Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep 16 18:13:32 2025
| Host         : DESKTOP-98PI6EB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_sipo_test_timing_summary_routed.rpt -pb fpga_sipo_test_timing_summary_routed.pb -rpx fpga_sipo_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_sipo_test
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                          Violations  
---------  ----------------  -----------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell          1000        
LUTAR-1    Warning           LUT drives async reset alert         5           
SYNTH-10   Warning           Wide multiplier                      4           
SYNTH-15   Warning           Byte wide write enable not inferred  8           
SYNTH-16   Warning           Address collision                    12          
TIMING-18  Warning           Missing input or output delay        15          
TIMING-20  Warning           Non-clocked latch                    32          
LATCH-1    Advisory          Existing latches in the design       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20259)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8162)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20259)
----------------------------
 There are 4537 register/latch pins with no clock driven by root clock pin: clk_125m (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/timer_0/int_sig_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/fee_mode_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/fee_mode_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/fee_mode_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/fee_mode_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/fee_mode_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/jtag_pc_we_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx_data_r_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx_data_r_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx_data_r_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx_data_r_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx_data_r_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx_data_r_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx_data_r_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_rst_ctrl/jtag_rst_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/csr_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/csr_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/csr_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/csr_state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/csr_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/ex_state_dff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/id_state_dff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/if_state_dff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/pc_state_dff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/cycle_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mcause_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mepc_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mie_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mscratch_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mstatus_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_csr_reg/mtvec_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_mem/mem_rsp_hsked_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[2]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8162)
---------------------------------------------------
 There are 8162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.053        0.000                      0                16145        0.031        0.000                      0                16137        9.146        0.000                       0                  6522  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.263        0.000                      0                  933        0.088        0.000                      0                  933       15.370        0.000                       0                   487  
sys_clk_pin                                                                                       0.053        0.000                      0                11204        0.031        0.000                      0                11204        9.146        0.000                       0                  6035  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.813        0.000                      0                  100        0.345        0.000                      0                  100  
**async_default**                                                                           sys_clk_pin                                                                                 sys_clk_pin                                                                                       9.904        0.000                      0                 3900        0.392        0.000                      0                 3900  
**default**                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                   31.968        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                              
(none)                                                                                      sys_clk_pin                                                                                                                                                                             
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  sys_clk_pin                                                                                 


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      sys_clk_pin                                                                                                                                                                             
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  sys_clk_pin                                                                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 1.819ns (31.861%)  route 3.890ns (68.139%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 35.926 - 33.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.348     3.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y29         LUT4 (Prop_lut4_I1_O)        0.262     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.759     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X68Y28         LUT6 (Prop_lut6_I3_O)        0.275     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.882     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I1_O)        0.128     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.711     8.732    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X67Y31         LUT3 (Prop_lut3_I1_O)        0.268     9.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X67Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393    35.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.341    36.267    
                         clock uncertainty           -0.035    36.232    
    SLICE_X67Y31         FDRE (Setup_fdre_C_D)        0.032    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.264    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 27.263    

Slack (MET) :             27.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.819ns (31.924%)  route 3.879ns (68.076%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 35.927 - 33.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.348     3.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y29         LUT4 (Prop_lut4_I1_O)        0.262     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.759     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X68Y28         LUT6 (Prop_lut6_I3_O)        0.275     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.882     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I1_O)        0.128     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.700     8.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y32         LUT3 (Prop_lut3_I1_O)        0.268     8.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X66Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.394    35.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.341    36.268    
                         clock uncertainty           -0.035    36.233    
    SLICE_X66Y32         FDRE (Setup_fdre_C_D)        0.076    36.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.309    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                 27.320    

Slack (MET) :             27.411ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 1.819ns (32.704%)  route 3.743ns (67.296%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 35.926 - 33.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.348     3.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y29         LUT4 (Prop_lut4_I1_O)        0.262     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.759     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X68Y28         LUT6 (Prop_lut6_I3_O)        0.275     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.882     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I1_O)        0.128     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.564     8.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X67Y31         LUT3 (Prop_lut3_I1_O)        0.268     8.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X67Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393    35.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.341    36.267    
                         clock uncertainty           -0.035    36.232    
    SLICE_X67Y31         FDRE (Setup_fdre_C_D)        0.032    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.264    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                 27.411    

Slack (MET) :             27.413ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 1.819ns (32.728%)  route 3.739ns (67.272%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 35.926 - 33.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.348     3.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y29         LUT4 (Prop_lut4_I1_O)        0.262     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.759     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X68Y28         LUT6 (Prop_lut6_I3_O)        0.275     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.882     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I1_O)        0.128     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.560     8.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X67Y31         LUT3 (Prop_lut3_I1_O)        0.268     8.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X67Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393    35.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.341    36.267    
                         clock uncertainty           -0.035    36.232    
    SLICE_X67Y31         FDRE (Setup_fdre_C_D)        0.030    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.262    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                 27.413    

Slack (MET) :             27.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.819ns (33.091%)  route 3.678ns (66.909%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 35.927 - 33.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.348     3.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y29         LUT4 (Prop_lut4_I1_O)        0.262     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.759     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X68Y28         LUT6 (Prop_lut6_I3_O)        0.275     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.882     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I1_O)        0.128     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.499     8.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y32         LUT3 (Prop_lut3_I1_O)        0.268     8.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X66Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.394    35.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.341    36.268    
                         clock uncertainty           -0.035    36.233    
    SLICE_X66Y32         FDRE (Setup_fdre_C_D)        0.072    36.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.305    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                 27.517    

Slack (MET) :             27.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.819ns (33.934%)  route 3.541ns (66.066%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 35.926 - 33.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.348     3.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y29         LUT4 (Prop_lut4_I1_O)        0.262     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.759     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X68Y28         LUT6 (Prop_lut6_I3_O)        0.275     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.882     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I1_O)        0.128     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.362     8.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X64Y31         LUT3 (Prop_lut3_I1_O)        0.268     8.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393    35.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.341    36.267    
                         clock uncertainty           -0.035    36.232    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.030    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.262    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                 27.610    

Slack (MET) :             27.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.819ns (34.661%)  route 3.429ns (65.339%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.925 - 33.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.348     3.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y29         LUT4 (Prop_lut4_I1_O)        0.262     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.759     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X68Y28         LUT6 (Prop_lut6_I3_O)        0.275     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.882     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I1_O)        0.128     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.250     8.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.268     8.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.392    35.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.366    36.291    
                         clock uncertainty           -0.035    36.256    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.032    36.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.288    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                 27.749    

Slack (MET) :             27.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 1.633ns (31.761%)  route 3.508ns (68.239%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.925 - 33.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.348     3.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y29         LUT4 (Prop_lut4_I1_O)        0.262     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.759     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X68Y28         LUT6 (Prop_lut6_I3_O)        0.275     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.657     7.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.105     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.554     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.105     8.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.392    35.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.366    36.291    
                         clock uncertainty           -0.035    36.256    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.030    36.286    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.286    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                 27.853    

Slack (MET) :             28.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.633ns (33.201%)  route 3.286ns (66.799%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.925 - 33.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.348     3.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y29         LUT4 (Prop_lut4_I1_O)        0.262     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.759     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X68Y28         LUT6 (Prop_lut6_I3_O)        0.275     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.646     7.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.343     8.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.105     8.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.392    35.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.342    36.267    
                         clock uncertainty           -0.035    36.232    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.030    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.262    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                 28.052    

Slack (MET) :             28.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.800ns (18.331%)  route 3.564ns (81.669%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 35.916 - 33.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.348     3.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.563     5.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.242     5.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     6.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.105     6.785 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.361     7.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.105     7.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.404     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.322    36.238    
                         clock uncertainty           -0.035    36.203    
    SLICE_X53Y21         FDRE (Setup_fdre_C_R)       -0.352    35.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.851    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                 28.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.706%)  route 0.127ns (47.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.630     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.127     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X38Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.371     1.499    
    SLICE_X38Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.118     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.900     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.394     1.475    
    SLICE_X38Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.388%)  route 0.123ns (46.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.123     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X34Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.392     1.478    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.110     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X34Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.392     1.478    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.634     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X31Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.908     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.407     1.470    
    SLICE_X31Y11         FDCE (Hold_fdce_C_D)         0.075     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.635     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X29Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.910     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.408     1.471    
    SLICE_X29Y9          FDPE (Hold_fdpe_C_D)         0.075     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.631     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X35Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.904     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.406     1.467    
    SLICE_X35Y14         FDPE (Hold_fdpe_C_D)         0.075     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.405     1.465    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.075     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.631     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X36Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.904     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X36Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.406     1.467    
    SLICE_X36Y13         FDCE (Hold_fdce_C_D)         0.076     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.061     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.900     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.407     1.462    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.078     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.752ns  (logic 4.611ns (23.345%)  route 15.141ns (76.655%))
  Logic Levels:           27  (CARRY4=4 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 24.377 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.356    15.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.105    15.891 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_3__4/O
                         net (fo=12, routed)          0.779    16.670    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.105    16.775 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_21/O
                         net (fo=31, routed)          0.843    17.618    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_6
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.128    17.746 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_19/O
                         net (fo=2, routed)           0.358    18.104    tinyriscv_soc_top_0/spi_0/req_valid_i
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.268    18.372 r  tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1/O
                         net (fo=12, routed)          0.689    19.061    tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1_n_1
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.108    19.169 r  tinyriscv_soc_top_0/spi_0/data_o[14]_INST_0/O
                         net (fo=1, routed)           0.508    19.677    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/data_o[8]
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.267    19.944 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_3__2/O
                         net (fo=1, routed)           0.464    20.408    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_3__2_n_1
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.513 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_2__3/O
                         net (fo=4, routed)           0.814    21.327    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_1
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.126    21.453 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[14]_i_4/O
                         net (fo=3, routed)           0.237    21.690    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_o[14]
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.283    21.973 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[14]_i_1/O
                         net (fo=10, routed)          0.982    22.955    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_wdata_reg[14]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.108    23.063 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_34/O
                         net (fo=9, routed)           0.651    23.714    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_i[14]
    SLICE_X52Y53         LUT5 (Prop_lut5_I4_O)        0.267    23.981 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[14]_i_1/O
                         net (fo=3, routed)           0.401    24.382    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value0[14]
    SLICE_X49Y52         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.264    24.377    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X49Y52         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[14]/C
                         clock pessimism              0.165    24.543    
                         clock uncertainty           -0.035    24.507    
    SLICE_X49Y52         FDCE (Setup_fdce_C_D)       -0.072    24.435    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[14]
  -------------------------------------------------------------------
                         required time                         24.435    
                         arrival time                         -24.382    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.739ns  (logic 4.611ns (23.359%)  route 15.128ns (76.641%))
  Logic Levels:           27  (CARRY4=4 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.356    15.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.105    15.891 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_3__4/O
                         net (fo=12, routed)          0.779    16.670    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.105    16.775 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_21/O
                         net (fo=31, routed)          0.843    17.618    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_6
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.128    17.746 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_19/O
                         net (fo=2, routed)           0.358    18.104    tinyriscv_soc_top_0/spi_0/req_valid_i
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.268    18.372 r  tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1/O
                         net (fo=12, routed)          0.689    19.061    tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1_n_1
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.108    19.169 r  tinyriscv_soc_top_0/spi_0/data_o[14]_INST_0/O
                         net (fo=1, routed)           0.508    19.677    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/data_o[8]
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.267    19.944 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_3__2/O
                         net (fo=1, routed)           0.464    20.408    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_3__2_n_1
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.513 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_2__3/O
                         net (fo=4, routed)           0.814    21.327    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_1
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.126    21.453 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[14]_i_4/O
                         net (fo=3, routed)           0.237    21.690    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_o[14]
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.283    21.973 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[14]_i_1/O
                         net (fo=10, routed)          0.982    22.955    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_wdata_reg[14]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.108    23.063 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_34/O
                         net (fo=9, routed)           0.651    23.714    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_i[14]
    SLICE_X52Y53         LUT5 (Prop_lut5_I4_O)        0.267    23.981 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[14]_i_1/O
                         net (fo=3, routed)           0.389    24.370    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value0[14]
    SLICE_X52Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.258    24.371    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X52Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[14]/C
                         clock pessimism              0.225    24.597    
                         clock uncertainty           -0.035    24.561    
    SLICE_X52Y51         FDCE (Setup_fdce_C_D)       -0.042    24.519    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[14]
  -------------------------------------------------------------------
                         required time                         24.519    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.702ns  (logic 4.611ns (23.404%)  route 15.091ns (76.596%))
  Logic Levels:           27  (CARRY4=4 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.356    15.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.105    15.891 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_3__4/O
                         net (fo=12, routed)          0.779    16.670    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.105    16.775 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_21/O
                         net (fo=31, routed)          0.843    17.618    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_6
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.128    17.746 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_19/O
                         net (fo=2, routed)           0.358    18.104    tinyriscv_soc_top_0/spi_0/req_valid_i
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.268    18.372 r  tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1/O
                         net (fo=12, routed)          0.689    19.061    tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1_n_1
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.108    19.169 r  tinyriscv_soc_top_0/spi_0/data_o[14]_INST_0/O
                         net (fo=1, routed)           0.508    19.677    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/data_o[8]
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.267    19.944 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_3__2/O
                         net (fo=1, routed)           0.464    20.408    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_3__2_n_1
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.513 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_2__3/O
                         net (fo=4, routed)           0.814    21.327    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_1
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.126    21.453 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[14]_i_4/O
                         net (fo=3, routed)           0.237    21.690    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_o[14]
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.283    21.973 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[14]_i_1/O
                         net (fo=10, routed)          0.982    22.955    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_wdata_reg[14]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.108    23.063 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_34/O
                         net (fo=9, routed)           0.429    23.492    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_i[14]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.267    23.759 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[30]_i_1/O
                         net (fo=3, routed)           0.573    24.333    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value0[30]
    SLICE_X52Y53         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.258    24.371    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X52Y53         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[30]/C
                         clock pessimism              0.225    24.597    
                         clock uncertainty           -0.035    24.561    
    SLICE_X52Y53         FDCE (Setup_fdce_C_D)       -0.039    24.522    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[30]
  -------------------------------------------------------------------
                         required time                         24.522    
                         arrival time                         -24.333    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.471ns  (logic 4.604ns (23.645%)  route 14.867ns (76.355%))
  Logic Levels:           27  (CARRY4=4 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 24.375 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.356    15.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.105    15.891 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_3__4/O
                         net (fo=12, routed)          0.779    16.670    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.105    16.775 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_21/O
                         net (fo=31, routed)          0.843    17.618    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_6
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.128    17.746 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_19/O
                         net (fo=2, routed)           0.358    18.104    tinyriscv_soc_top_0/spi_0/req_valid_i
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.268    18.372 r  tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1/O
                         net (fo=12, routed)          0.645    19.017    tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1_n_1
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.108    19.125 r  tinyriscv_soc_top_0/spi_0/data_o[9]_INST_0/O
                         net (fo=1, routed)           0.231    19.355    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/data_o[3]
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.267    19.622 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_3__1/O
                         net (fo=1, routed)           0.248    19.870    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_3__1_n_1
    SLICE_X50Y70         LUT6 (Prop_lut6_I0_O)        0.105    19.975 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_2__3/O
                         net (fo=4, routed)           0.850    20.825    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_0_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.126    20.951 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[9]_i_3/O
                         net (fo=3, routed)           0.383    21.334    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_o[9]
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.267    21.601 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[9]_i_1/O
                         net (fo=10, routed)          0.699    22.301    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_wdata_reg[9]
    SLICE_X51Y68         LUT2 (Prop_lut2_I1_O)        0.108    22.409 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_39/O
                         net (fo=9, routed)           0.901    23.310    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_i[9]
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.276    23.586 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[9]_i_1/O
                         net (fo=3, routed)           0.516    24.102    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value0[9]
    SLICE_X51Y53         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.262    24.375    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X51Y53         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[9]/C
                         clock pessimism              0.165    24.541    
                         clock uncertainty           -0.035    24.505    
    SLICE_X51Y53         FDCE (Setup_fdce_C_D)       -0.205    24.300    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[9]
  -------------------------------------------------------------------
                         required time                         24.300    
                         arrival time                         -24.102    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.680ns  (logic 4.611ns (23.430%)  route 15.069ns (76.570%))
  Logic Levels:           27  (CARRY4=4 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.356    15.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.105    15.891 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_3__4/O
                         net (fo=12, routed)          0.779    16.670    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.105    16.775 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_21/O
                         net (fo=31, routed)          0.843    17.618    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_6
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.128    17.746 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_19/O
                         net (fo=2, routed)           0.358    18.104    tinyriscv_soc_top_0/spi_0/req_valid_i
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.268    18.372 r  tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1/O
                         net (fo=12, routed)          0.689    19.061    tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1_n_1
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.108    19.169 r  tinyriscv_soc_top_0/spi_0/data_o[14]_INST_0/O
                         net (fo=1, routed)           0.508    19.677    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/data_o[8]
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.267    19.944 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_3__2/O
                         net (fo=1, routed)           0.464    20.408    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_3__2_n_1
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.513 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_2__3/O
                         net (fo=4, routed)           0.814    21.327    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_1
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.126    21.453 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[14]_i_4/O
                         net (fo=3, routed)           0.237    21.690    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_o[14]
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.283    21.973 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[14]_i_1/O
                         net (fo=10, routed)          0.982    22.955    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_wdata_reg[14]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.108    23.063 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_34/O
                         net (fo=9, routed)           0.429    23.492    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_i[14]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.267    23.759 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[30]_i_1/O
                         net (fo=3, routed)           0.552    24.311    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value0[30]
    SLICE_X54Y53         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.258    24.371    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X54Y53         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[30]/C
                         clock pessimism              0.225    24.597    
                         clock uncertainty           -0.035    24.561    
    SLICE_X54Y53         FDCE (Setup_fdce_C_D)       -0.012    24.549    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[30]
  -------------------------------------------------------------------
                         required time                         24.549    
                         arrival time                         -24.311    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.435ns  (logic 4.220ns (21.713%)  route 15.215ns (78.287%))
  Logic Levels:           25  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 24.375 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          0.982    18.079    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.275    18.354 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_5__1/O
                         net (fo=2, routed)           0.840    19.194    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_5__1_n_1
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.105    19.299 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__1/O
                         net (fo=4, routed)           0.609    19.908    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/reg_wr_delay_reg[7]
    SLICE_X53Y74         LUT4 (Prop_lut4_I3_O)        0.126    20.034 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_7/O
                         net (fo=1, routed)           0.716    20.750    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_7_n_1
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.275    21.025 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2/O
                         net (fo=2, routed)           0.458    21.483    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X49Y78         LUT4 (Prop_lut4_I1_O)        0.105    21.588 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/reg_mem_addr[7]_i_1/O
                         net (fo=10, routed)          0.860    22.448    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/cfg_datawidth_reg[3][0]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.105    22.553 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_41/O
                         net (fo=9, routed)           0.734    23.287    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_i[7]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.264    23.551 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[7]_i_1/O
                         net (fo=3, routed)           0.514    24.066    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value0[7]
    SLICE_X51Y53         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.262    24.375    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X51Y53         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[7]/C
                         clock pessimism              0.165    24.541    
                         clock uncertainty           -0.035    24.505    
    SLICE_X51Y53         FDCE (Setup_fdce_C_D)       -0.198    24.307    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise_reg[7]
  -------------------------------------------------------------------
                         required time                         24.307    
                         arrival time                         -24.066    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.441ns  (logic 4.220ns (21.707%)  route 15.221ns (78.293%))
  Logic Levels:           25  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 24.375 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          0.982    18.079    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.275    18.354 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_5__1/O
                         net (fo=2, routed)           0.840    19.194    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_5__1_n_1
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.105    19.299 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__1/O
                         net (fo=4, routed)           0.609    19.908    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/reg_wr_delay_reg[7]
    SLICE_X53Y74         LUT4 (Prop_lut4_I3_O)        0.126    20.034 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_7/O
                         net (fo=1, routed)           0.716    20.750    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_7_n_1
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.275    21.025 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2/O
                         net (fo=2, routed)           0.458    21.483    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X49Y78         LUT4 (Prop_lut4_I1_O)        0.105    21.588 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/reg_mem_addr[7]_i_1/O
                         net (fo=10, routed)          0.860    22.448    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/cfg_datawidth_reg[3][0]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.105    22.553 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_41/O
                         net (fo=9, routed)           0.734    23.287    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_i[7]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.264    23.551 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[7]_i_1/O
                         net (fo=3, routed)           0.520    24.071    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value0[7]
    SLICE_X50Y52         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.262    24.375    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X50Y52         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[7]/C
                         clock pessimism              0.165    24.541    
                         clock uncertainty           -0.035    24.505    
    SLICE_X50Y52         FDCE (Setup_fdce_C_D)       -0.163    24.342    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[7]
  -------------------------------------------------------------------
                         required time                         24.342    
                         arrival time                         -24.072    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.585ns  (logic 4.611ns (23.544%)  route 14.974ns (76.456%))
  Logic Levels:           27  (CARRY4=4 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.356    15.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.105    15.891 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_3__4/O
                         net (fo=12, routed)          0.779    16.670    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.105    16.775 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_21/O
                         net (fo=31, routed)          0.843    17.618    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_6
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.128    17.746 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_19/O
                         net (fo=2, routed)           0.358    18.104    tinyriscv_soc_top_0/spi_0/req_valid_i
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.268    18.372 r  tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1/O
                         net (fo=12, routed)          0.689    19.061    tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1_n_1
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.108    19.169 r  tinyriscv_soc_top_0/spi_0/data_o[14]_INST_0/O
                         net (fo=1, routed)           0.508    19.677    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/data_o[8]
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.267    19.944 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_3__2/O
                         net (fo=1, routed)           0.464    20.408    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_3__2_n_1
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.513 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[14]_i_2__3/O
                         net (fo=4, routed)           0.814    21.327    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_1
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.126    21.453 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[14]_i_4/O
                         net (fo=3, routed)           0.237    21.690    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_o[14]
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.283    21.973 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[14]_i_1/O
                         net (fo=10, routed)          0.982    22.955    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_wdata_reg[14]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.108    23.063 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_34/O
                         net (fo=9, routed)           0.429    23.492    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_i[14]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.267    23.759 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[30]_i_1/O
                         net (fo=3, routed)           0.456    24.215    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value0[30]
    SLICE_X52Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.258    24.371    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X52Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[30]/C
                         clock pessimism              0.225    24.597    
                         clock uncertainty           -0.035    24.561    
    SLICE_X52Y54         FDCE (Setup_fdce_C_D)       -0.059    24.502    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[30]
  -------------------------------------------------------------------
                         required time                         24.502    
                         arrival time                         -24.215    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.382ns  (logic 4.604ns (23.754%)  route 14.778ns (76.246%))
  Logic Levels:           27  (CARRY4=4 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 24.375 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.356    15.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.105    15.891 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_3__4/O
                         net (fo=12, routed)          0.779    16.670    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.105    16.775 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_21/O
                         net (fo=31, routed)          0.843    17.618    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_6
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.128    17.746 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/spi_0_i_19/O
                         net (fo=2, routed)           0.358    18.104    tinyriscv_soc_top_0/spi_0/req_valid_i
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.268    18.372 r  tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1/O
                         net (fo=12, routed)          0.645    19.017    tinyriscv_soc_top_0/spi_0/data_o[15]_INST_0_i_1_n_1
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.108    19.125 r  tinyriscv_soc_top_0/spi_0/data_o[9]_INST_0/O
                         net (fo=1, routed)           0.231    19.355    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/data_o[3]
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.267    19.622 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_3__1/O
                         net (fo=1, routed)           0.248    19.870    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_3__1_n_1
    SLICE_X50Y70         LUT6 (Prop_lut6_I0_O)        0.105    19.975 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_2__3/O
                         net (fo=4, routed)           0.850    20.825    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_0_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.126    20.951 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[9]_i_3/O
                         net (fo=3, routed)           0.383    21.334    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_o[9]
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.267    21.601 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[9]_i_1/O
                         net (fo=10, routed)          0.699    22.301    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_wdata_reg[9]
    SLICE_X51Y68         LUT2 (Prop_lut2_I1_O)        0.108    22.409 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_39/O
                         net (fo=9, routed)           0.901    23.310    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_i[9]
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.276    23.586 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[9]_i_1/O
                         net (fo=3, routed)           0.427    24.012    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value0[9]
    SLICE_X50Y52         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.262    24.375    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X50Y52         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[9]/C
                         clock pessimism              0.165    24.541    
                         clock uncertainty           -0.035    24.505    
    SLICE_X50Y52         FDCE (Setup_fdce_C_D)       -0.195    24.310    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value_reg[9]
  -------------------------------------------------------------------
                         required time                         24.310    
                         arrival time                         -24.012    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.325ns  (logic 4.220ns (21.837%)  route 15.105ns (78.163%))
  Logic Levels:           25  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 24.375 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          0.982    18.079    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.275    18.354 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_5__1/O
                         net (fo=2, routed)           0.840    19.194    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_5__1_n_1
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.105    19.299 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__1/O
                         net (fo=4, routed)           0.609    19.908    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/reg_wr_delay_reg[7]
    SLICE_X53Y74         LUT4 (Prop_lut4_I3_O)        0.126    20.034 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_7/O
                         net (fo=1, routed)           0.716    20.750    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_7_n_1
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.275    21.025 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2/O
                         net (fo=2, routed)           0.458    21.483    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X49Y78         LUT4 (Prop_lut4_I1_O)        0.105    21.588 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/reg_mem_addr[7]_i_1/O
                         net (fo=10, routed)          0.860    22.448    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/cfg_datawidth_reg[3][0]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.105    22.553 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_41/O
                         net (fo=9, routed)           0.734    23.287    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_i[7]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.264    23.551 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[7]_i_1/O
                         net (fo=3, routed)           0.404    23.956    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value0[7]
    SLICE_X51Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.262    24.375    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X51Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[7]/C
                         clock pessimism              0.165    24.541    
                         clock uncertainty           -0.035    24.505    
    SLICE_X51Y54         FDCE (Setup_fdce_C_D)       -0.218    24.287    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[7]
  -------------------------------------------------------------------
                         required time                         24.287    
                         arrival time                         -23.956    
  -------------------------------------------------------------------
                         slack                                  0.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.410%)  route 0.126ns (49.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.633     1.618    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/CLK_I
    SLICE_X43Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.746 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[29]/Q
                         net (fo=3, routed)           0.126     1.872    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/all_in[58]
    SLICE_X43Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.837     2.068    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/CLK_I
    SLICE_X43Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[29]/C
                         clock pessimism             -0.251     1.817    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.025     1.842    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][86]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.148ns (40.656%)  route 0.216ns (59.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.632     1.617    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.148     1.765 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][86]/Q
                         net (fo=1, routed)           0.216     1.981    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X1Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.945     2.177    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.672    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.243     1.915    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/inst_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.779%)  route 0.234ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.556     1.541    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.148     1.689 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[5]/Q
                         net (fo=3, routed)           0.234     1.922    tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/inst_addr_reg[31]_1[5]
    SLICE_X50Y82         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/inst_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.825     2.056    tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/clk_IBUF_BUFG
    SLICE_X50Y82         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/inst_addr_reg[5]/C
                         clock pessimism             -0.251     1.805    
    SLICE_X50Y82         FDCE (Hold_fdce_C_D)         0.007     1.812    tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/inst_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/inst_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.779%)  route 0.234ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.557     1.542    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/clk_IBUF_BUFG
    SLICE_X54Y83         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.148     1.690 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[1]/Q
                         net (fo=3, routed)           0.234     1.923    tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/inst_addr_reg[31]_1[1]
    SLICE_X50Y83         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/inst_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.826     2.057    tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/clk_IBUF_BUFG
    SLICE_X50Y83         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/inst_addr_reg[1]/C
                         clock pessimism             -0.251     1.806    
    SLICE_X50Y83         FDCE (Hold_fdce_C_D)         0.006     1.812    tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/inst_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.837%)  route 0.257ns (55.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.558     1.543    tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu_idu/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X46Y82         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.164     1.707 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[2]/Q
                         net (fo=3, routed)           0.257     1.964    tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu_idu/inst_addr_ff/Q[2]
    SLICE_X53Y83         LUT2 (Prop_lut2_I0_O)        0.045     2.009 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[2]_i_1__5/O
                         net (fo=1, routed)           0.000     2.009    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[31]_1[2]
    SLICE_X53Y83         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.825     2.056    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/clk_IBUF_BUFG
    SLICE_X53Y83         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[2]/C
                         clock pessimism             -0.251     1.805    
    SLICE_X53Y83         FDCE (Hold_fdce_C_D)         0.091     1.896    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.690%)  route 0.063ns (25.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.596     1.581    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_IBUF_BUFG
    SLICE_X85Y80         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDCE (Prop_fdce_C_Q)         0.141     1.722 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg[24]/Q
                         net (fo=2, routed)           0.063     1.785    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg_n_1_[24]
    SLICE_X84Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[24]_i_1/O
                         net (fo=1, routed)           0.000     1.830    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o0_in[24]
    SLICE_X84Y80         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.866     2.097    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_IBUF_BUFG
    SLICE_X84Y80         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[24]/C
                         clock pessimism             -0.503     1.594    
    SLICE_X84Y80         FDCE (Hold_fdce_C_D)         0.121     1.715    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][155]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.539%)  route 0.325ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.626     1.611    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][155]/Q
                         net (fo=1, routed)           0.325     2.100    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X1Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.938     2.170    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.686    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.982    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][156]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.148ns (33.920%)  route 0.288ns (66.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.626     1.611    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.148     1.759 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][156]/Q
                         net (fo=1, routed)           0.288     2.048    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[12]
    RAMB36_X1Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.938     2.170    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.686    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.243     1.929    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.316%)  route 0.287ns (60.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.565     1.550    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X49Y52         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data_reg[14]/Q
                         net (fo=4, routed)           0.287     1.978    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/adc_baseline[14]
    SLICE_X55Y51         LUT6 (Prop_lut6_I5_O)        0.045     2.023 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data[46]_i_1/O
                         net (fo=1, routed)           0.000     2.023    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data[46]_i_1_n_1
    SLICE_X55Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.833     2.064    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_clk
    SLICE_X55Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[46]/C
                         clock pessimism             -0.251     1.813    
    SLICE_X55Y51         FDCE (Hold_fdce_C_D)         0.091     1.904    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.634     1.619    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X23Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/Q
                         net (fo=1, routed)           0.055     1.816    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2
    SLICE_X23Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.909     2.140    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X23Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                         clock pessimism             -0.521     1.619    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.076     1.695    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y15  tinyriscv_soc_top_0/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y14  tinyriscv_soc_top_0/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y14  tinyriscv_soc_top_0/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y15  tinyriscv_soc_top_0/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y12  tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y12  tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y13  tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y12  tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y11  tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y13  tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y38  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y38  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y38  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y38  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y45  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.931ns (24.720%)  route 2.835ns (75.280%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 35.916 - 33.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.433     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.105     4.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.126     5.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.907     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.267     6.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.424     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X55Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.322    36.238    
                         clock uncertainty           -0.035    36.203    
    SLICE_X55Y21         FDCE (Recov_fdce_C_CLR)     -0.331    35.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.872    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 28.813    

Slack (MET) :             28.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.931ns (24.720%)  route 2.835ns (75.280%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 35.916 - 33.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.433     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.105     4.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.126     5.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.907     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.267     6.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.424     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X55Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.322    36.238    
                         clock uncertainty           -0.035    36.203    
    SLICE_X55Y21         FDCE (Recov_fdce_C_CLR)     -0.331    35.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.872    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 28.813    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.931ns (24.856%)  route 2.815ns (75.144%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 35.918 - 33.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.433     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.105     4.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.126     5.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.907     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.267     6.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.403     7.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X55Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.385    35.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.322    36.240    
                         clock uncertainty           -0.035    36.205    
    SLICE_X55Y20         FDCE (Recov_fdce_C_CLR)     -0.331    35.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.874    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                 28.836    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.931ns (24.856%)  route 2.815ns (75.144%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 35.918 - 33.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.433     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.105     4.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.126     5.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.907     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.267     6.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.403     7.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X55Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.385    35.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.322    36.240    
                         clock uncertainty           -0.035    36.205    
    SLICE_X55Y20         FDCE (Recov_fdce_C_CLR)     -0.331    35.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.874    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                 28.836    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.931ns (24.856%)  route 2.815ns (75.144%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 35.918 - 33.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.433     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.105     4.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.126     5.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.907     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.267     6.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.403     7.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X55Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.385    35.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.322    36.240    
                         clock uncertainty           -0.035    36.205    
    SLICE_X55Y20         FDCE (Recov_fdce_C_CLR)     -0.331    35.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.874    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                 28.836    

Slack (MET) :             28.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.931ns (24.720%)  route 2.835ns (75.280%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 35.916 - 33.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.433     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.105     4.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.126     5.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.907     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.267     6.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.424     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.322    36.238    
                         clock uncertainty           -0.035    36.203    
    SLICE_X54Y21         FDCE (Recov_fdce_C_CLR)     -0.292    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 28.852    

Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.931ns (24.720%)  route 2.835ns (75.280%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 35.916 - 33.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.433     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.105     4.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.126     5.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.907     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.267     6.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.424     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.322    36.238    
                         clock uncertainty           -0.035    36.203    
    SLICE_X54Y21         FDCE (Recov_fdce_C_CLR)     -0.258    35.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 28.886    

Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.931ns (24.720%)  route 2.835ns (75.280%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 35.916 - 33.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.433     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.105     4.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.126     5.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.907     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.267     6.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.424     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.322    36.238    
                         clock uncertainty           -0.035    36.203    
    SLICE_X54Y21         FDCE (Recov_fdce_C_CLR)     -0.258    35.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 28.886    

Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.931ns (24.720%)  route 2.835ns (75.280%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 35.916 - 33.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.433     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.105     4.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.126     5.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.907     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.267     6.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.424     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.322    36.238    
                         clock uncertainty           -0.035    36.203    
    SLICE_X54Y21         FDCE (Recov_fdce_C_CLR)     -0.258    35.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 28.886    

Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.931ns (24.720%)  route 2.835ns (75.280%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 35.916 - 33.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.433     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.105     4.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.126     5.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.907     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.267     6.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.424     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.322    36.238    
                         clock uncertainty           -0.035    36.203    
    SLICE_X54Y21         FDCE (Recov_fdce_C_CLR)     -0.258    35.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 28.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.126     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -0.391     1.479    
    SLICE_X35Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.126     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.391     1.479    
    SLICE_X35Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.126     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.391     1.479    
    SLICE_X35Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.126     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism             -0.391     1.479    
    SLICE_X35Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.126     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism             -0.391     1.479    
    SLICE_X35Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.205%)  route 0.146ns (50.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.146     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.900     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.371     1.498    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.205%)  route 0.146ns (50.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.146     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.900     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.371     1.498    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.205%)  route 0.146ns (50.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.146     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.900     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.371     1.498    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.205%)  route 0.146ns (50.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.146     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.900     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.371     1.498    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.205%)  route 0.146ns (50.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.146     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.900     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.371     1.498    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.904ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[19][19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 0.484ns (4.996%)  route 9.204ns (95.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 24.385 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.380     4.653    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.379     5.032 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.399     5.431    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     5.536 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        8.804    14.340    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X13Y66         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[19][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.272    24.385    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X13Y66         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[19][19]/C
                         clock pessimism              0.225    24.611    
                         clock uncertainty           -0.035    24.575    
    SLICE_X13Y66         FDCE (Recov_fdce_C_CLR)     -0.331    24.244    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[19][19]
  -------------------------------------------------------------------
                         required time                         24.244    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                  9.904    

Slack (MET) :             9.904ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[19][25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 0.484ns (4.996%)  route 9.204ns (95.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 24.385 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.380     4.653    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.379     5.032 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.399     5.431    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     5.536 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        8.804    14.340    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X13Y66         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[19][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.272    24.385    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X13Y66         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[19][25]/C
                         clock pessimism              0.225    24.611    
                         clock uncertainty           -0.035    24.575    
    SLICE_X13Y66         FDCE (Recov_fdce_C_CLR)     -0.331    24.244    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[19][25]
  -------------------------------------------------------------------
                         required time                         24.244    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                  9.904    

Slack (MET) :             9.977ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[18][19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 0.484ns (4.996%)  route 9.204ns (95.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 24.385 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.380     4.653    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.379     5.032 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.399     5.431    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     5.536 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        8.804    14.340    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X12Y66         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[18][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.272    24.385    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X12Y66         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[18][19]/C
                         clock pessimism              0.225    24.611    
                         clock uncertainty           -0.035    24.575    
    SLICE_X12Y66         FDCE (Recov_fdce_C_CLR)     -0.258    24.317    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[18][19]
  -------------------------------------------------------------------
                         required time                         24.317    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                  9.977    

Slack (MET) :             9.977ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[18][25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 0.484ns (4.996%)  route 9.204ns (95.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 24.385 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.380     4.653    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.379     5.032 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.399     5.431    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     5.536 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        8.804    14.340    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X12Y66         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[18][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.272    24.385    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X12Y66         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[18][25]/C
                         clock pessimism              0.225    24.611    
                         clock uncertainty           -0.035    24.575    
    SLICE_X12Y66         FDCE (Recov_fdce_C_CLR)     -0.258    24.317    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[18][25]
  -------------------------------------------------------------------
                         required time                         24.317    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                  9.977    

Slack (MET) :             10.012ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[16][19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 0.484ns (5.053%)  route 9.095ns (94.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.380     4.653    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.379     5.032 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.399     5.431    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     5.536 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        8.695    14.231    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X13Y67         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[16][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.271    24.384    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X13Y67         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[16][19]/C
                         clock pessimism              0.225    24.610    
                         clock uncertainty           -0.035    24.574    
    SLICE_X13Y67         FDCE (Recov_fdce_C_CLR)     -0.331    24.243    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[16][19]
  -------------------------------------------------------------------
                         required time                         24.243    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 10.012    

Slack (MET) :             10.012ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[16][25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 0.484ns (5.053%)  route 9.095ns (94.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.380     4.653    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.379     5.032 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.399     5.431    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     5.536 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        8.695    14.231    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X13Y67         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[16][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.271    24.384    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X13Y67         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[16][25]/C
                         clock pessimism              0.225    24.610    
                         clock uncertainty           -0.035    24.574    
    SLICE_X13Y67         FDCE (Recov_fdce_C_CLR)     -0.331    24.243    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[16][25]
  -------------------------------------------------------------------
                         required time                         24.243    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 10.012    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[23][19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 0.484ns (5.053%)  route 9.095ns (94.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.380     4.653    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.379     5.032 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.399     5.431    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     5.536 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        8.695    14.231    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X12Y67         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[23][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.271    24.384    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X12Y67         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[23][19]/C
                         clock pessimism              0.225    24.610    
                         clock uncertainty           -0.035    24.574    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.258    24.316    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[23][19]
  -------------------------------------------------------------------
                         required time                         24.316    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[23][25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 0.484ns (5.053%)  route 9.095ns (94.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.380     4.653    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.379     5.032 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.399     5.431    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     5.536 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        8.695    14.231    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X12Y67         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[23][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.271    24.384    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X12Y67         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[23][25]/C
                         clock pessimism              0.225    24.610    
                         clock uncertainty           -0.035    24.574    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.258    24.316    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[23][25]
  -------------------------------------------------------------------
                         required time                         24.316    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.175ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[54][22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 0.484ns (5.137%)  route 8.938ns (94.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 24.391 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.380     4.653    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.379     5.032 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.399     5.431    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     5.536 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        8.539    14.075    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X13Y54         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[54][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.278    24.391    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X13Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[54][22]/C
                         clock pessimism              0.225    24.617    
                         clock uncertainty           -0.035    24.581    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.331    24.250    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[54][22]
  -------------------------------------------------------------------
                         required time                         24.250    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                 10.175    

Slack (MET) :             10.175ns  (required time - arrival time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[54][24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 0.484ns (5.137%)  route 8.938ns (94.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 24.391 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.380     4.653    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.379     5.032 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.399     5.431    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     5.536 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        8.539    14.075    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X13Y54         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[54][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.278    24.391    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X13Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[54][24]/C
                         clock pessimism              0.225    24.617    
                         clock uncertainty           -0.035    24.581    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.331    24.250    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[54][24]
  -------------------------------------------------------------------
                         required time                         24.250    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                 10.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.141%)  route 0.475ns (71.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.566     1.551    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.219     1.911    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/rst_rd_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/q_o[6]_i_1/O
                         net (fo=27, routed)          0.256     2.212    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr_n_34
    SLICE_X38Y42         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.907     2.138    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X38Y42         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[0]/C
                         clock pessimism             -0.251     1.887    
    SLICE_X38Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.820    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.141%)  route 0.475ns (71.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.566     1.551    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.219     1.911    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/rst_rd_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/q_o[6]_i_1/O
                         net (fo=27, routed)          0.256     2.212    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr_n_34
    SLICE_X38Y42         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.907     2.138    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X38Y42         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[1]/C
                         clock pessimism             -0.251     1.887    
    SLICE_X38Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.820    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.141%)  route 0.475ns (71.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.566     1.551    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.219     1.911    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/rst_rd_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/q_o[6]_i_1/O
                         net (fo=27, routed)          0.256     2.212    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr_n_34
    SLICE_X38Y42         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.907     2.138    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X38Y42         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[1]/C
                         clock pessimism             -0.251     1.887    
    SLICE_X38Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.820    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_reset_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_rst_ctrl/jtag_rst_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.001%)  route 0.251ns (63.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.564     1.549    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X37Y84         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_reset_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.141     1.690 f  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_reset_req_reg/Q
                         net (fo=2, routed)           0.251     1.940    tinyriscv_soc_top_0/u_rst_ctrl/jtag_reset_req_o
    SLICE_X37Y83         FDCE                                         f  tinyriscv_soc_top_0/u_rst_ctrl/jtag_rst_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.832     2.063    tinyriscv_soc_top_0/u_rst_ctrl/clk_IBUF_BUFG
    SLICE_X37Y83         FDCE                                         r  tinyriscv_soc_top_0/u_rst_ctrl/jtag_rst_r_reg/C
                         clock pessimism             -0.501     1.562    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.470    tinyriscv_soc_top_0/u_rst_ctrl/jtag_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.560%)  route 0.603ns (76.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.566     1.551    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.219     1.911    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/rst_rd_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/q_o[6]_i_1/O
                         net (fo=27, routed)          0.384     2.340    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr_n_34
    SLICE_X38Y41         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.907     2.138    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X38Y41         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[2]/C
                         clock pessimism             -0.251     1.887    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.820    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.560%)  route 0.603ns (76.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.566     1.551    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.219     1.911    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/rst_rd_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/q_o[6]_i_1/O
                         net (fo=27, routed)          0.384     2.340    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr_n_34
    SLICE_X38Y41         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.907     2.138    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X38Y41         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[2]/C
                         clock pessimism             -0.251     1.887    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.820    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.486%)  route 0.606ns (76.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.566     1.551    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.219     1.911    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/rst_rd_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/q_o[6]_i_1/O
                         net (fo=27, routed)          0.386     2.343    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr_n_34
    SLICE_X36Y42         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.908     2.139    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X36Y42         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[3]/C
                         clock pessimism             -0.251     1.888    
    SLICE_X36Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.796    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.486%)  route 0.606ns (76.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.566     1.551    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.219     1.911    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/rst_rd_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/q_o[6]_i_1/O
                         net (fo=27, routed)          0.386     2.343    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr_n_34
    SLICE_X36Y42         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.908     2.139    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X36Y42         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[4]/C
                         clock pessimism             -0.251     1.888    
    SLICE_X36Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.796    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_gray_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.486%)  route 0.606ns (76.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.566     1.551    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst2/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.219     1.911    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/rst_rd_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/q_o[6]_i_1/O
                         net (fo=27, routed)          0.386     2.343    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr_n_34
    SLICE_X36Y42         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.908     2.139    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X36Y42         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[3]/C
                         clock pessimism             -0.251     1.888    
    SLICE_X36Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.796    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_rptr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[38][16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.851%)  route 0.348ns (65.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.566     1.551    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/sys_clk
    SLICE_X39Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/data_dest_reg[0]/Q
                         net (fo=1, routed)           0.157     1.849    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/rst_wr_ni
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.894 f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/fifo_rptr_sync_q[6]_i_1/O
                         net (fo=1634, routed)        0.190     2.084    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr_n_1
    SLICE_X34Y55         FDCE                                         f  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[38][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.839     2.070    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/clk_rd_i
    SLICE_X34Y55         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[38][16]/C
                         clock pessimism             -0.480     1.590    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.523    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage_reg[38][16]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.562    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       31.968ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.816ns  (logic 0.348ns (42.628%)  route 0.468ns (57.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.468     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y11         FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 31.968    

Slack (MET) :             32.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.369%)  route 0.387ns (52.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.387     0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y10         FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 32.058    

Slack (MET) :             32.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.711ns  (logic 0.348ns (48.947%)  route 0.363ns (51.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.363     0.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X36Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y15         FDCE (Setup_fdce_C_D)       -0.209    32.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.791    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                 32.080    

Slack (MET) :             32.102ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.690ns  (logic 0.348ns (50.419%)  route 0.342ns (49.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.342     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X36Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y15         FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                 32.102    

Slack (MET) :             32.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.775ns  (logic 0.433ns (55.838%)  route 0.342ns (44.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.342     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y10         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                 32.150    

Slack (MET) :             32.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.753ns  (logic 0.379ns (50.364%)  route 0.374ns (49.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.374     0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X37Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y15         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 32.172    

Slack (MET) :             32.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.621ns  (logic 0.379ns (61.022%)  route 0.242ns (38.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.242     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X32Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y10         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                 32.306    

Slack (MET) :             32.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.614ns  (logic 0.379ns (61.774%)  route 0.235ns (38.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.235     0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y15         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                 32.313    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.829ns  (logic 1.989ns (51.944%)  route 1.840ns (48.056%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         SRLC32E                      0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
    SLICE_X58Y32         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.498     1.830    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     2.379 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.701     3.080    u_ila_1/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.108     3.188 r  u_ila_1/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.641     3.829    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X57Y30         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.592ns  (logic 1.978ns (55.062%)  route 1.614ns (44.938%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         SRLC32E                      0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
    SLICE_X58Y34         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     1.345 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.643     1.988    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     2.516 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.971     3.487    u_ila_1/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.105     3.592 r  u_ila_1/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     3.592    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X57Y32         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.299ns  (logic 1.986ns (60.208%)  route 1.313ns (39.792%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         SRLC32E                      0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
    SLICE_X54Y33         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.498     1.830    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     2.379 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.814     3.194    u_ila_1/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.105     3.299 r  u_ila_1/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     3.299    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X55Y30         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.531ns  (logic 1.450ns (57.292%)  route 1.081ns (42.708%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         SRLC32E                      0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
    SLICE_X56Y32         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     1.345 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.657     2.002    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.105     2.107 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.424     2.531    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X55Y30         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK
                            (rising edge-triggered cell SRLC16E)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.510ns  (logic 1.328ns (52.915%)  route 1.182ns (47.085%))
  Logic Levels:           1  (SRLC16E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         SRLC16E                      0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK
    SLICE_X56Y31         SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.328     1.328 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/Q
                         net (fo=11, routed)          1.182     2.510    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/scnt_ce
    SLICE_X63Y31         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.501ns  (logic 1.450ns (57.966%)  route 1.051ns (42.034%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         SRLC32E                      0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
    SLICE_X56Y32         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     1.345 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.657     2.002    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.105     2.107 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.394     2.501    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X57Y30         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.435ns  (logic 1.458ns (59.878%)  route 0.977ns (40.122%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         SRLC32E                      0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X56Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.455     1.787    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X57Y32         LUT3 (Prop_lut3_I2_O)        0.126     1.913 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.522     2.435    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X59Y33         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.435ns  (logic 1.458ns (59.878%)  route 0.977ns (40.122%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         SRLC32E                      0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X56Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.455     1.787    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X57Y32         LUT3 (Prop_lut3_I2_O)        0.126     1.913 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.522     2.435    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X59Y33         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.435ns  (logic 1.458ns (59.878%)  route 0.977ns (40.122%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         SRLC32E                      0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X56Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.455     1.787    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X57Y32         LUT3 (Prop_lut3_I2_O)        0.126     1.913 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.522     2.435    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X59Y33         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.435ns  (logic 1.458ns (59.878%)  route 0.977ns (40.122%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         SRLC32E                      0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X56Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.455     1.787    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X57Y32         LUT3 (Prop_lut3_I2_O)        0.126     1.913 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.522     2.435    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X59Y33         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.663%)  route 0.130ns (50.337%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.130     0.258    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X57Y27         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.119%)  route 0.120ns (45.881%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.120     0.261    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X57Y27         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.164ns (62.491%)  route 0.098ns (37.509%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.098     0.262    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[5]
    SLICE_X53Y29         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.164ns (62.491%)  route 0.098ns (37.509%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/Q
                         net (fo=1, routed)           0.098     0.262    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[7]
    SLICE_X53Y29         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.725%)  route 0.121ns (46.275%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/Q
                         net (fo=2, routed)           0.121     0.262    u_ila_1/inst/ila_core_inst/debug_data_in[4]
    SLICE_X47Y34         FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.164ns (60.165%)  route 0.109ns (39.835%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.109     0.273    u_ila_1/inst/ila_core_inst/capture_qual_ctrl_1[0]
    SLICE_X52Y26         FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.148ns (53.686%)  route 0.128ns (46.314%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.128     0.276    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X56Y28         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.148ns (53.431%)  route 0.129ns (46.569%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.129     0.277    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X56Y27         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (58.890%)  route 0.114ns (41.110%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/Q
                         net (fo=2, routed)           0.114     0.278    u_ila_1/inst/ila_core_inst/debug_data_in[9]
    SLICE_X51Y34         FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.732%)  route 0.115ns (41.268%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/Q
                         net (fo=2, routed)           0.115     0.279    u_ila_1/inst/ila_core_inst/debug_data_in[14]
    SLICE_X51Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.635ns  (logic 1.109ns (67.839%)  route 0.526ns (32.161%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.515     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     4.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.526     4.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X37Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.615ns  (logic 1.107ns (68.552%)  route 0.508ns (31.448%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.516     3.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     4.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.508     4.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X34Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.611ns  (logic 1.109ns (68.819%)  route 0.502ns (31.181%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.516     3.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     4.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.502     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X37Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.585ns  (logic 1.081ns (68.197%)  route 0.504ns (31.803%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.516     3.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     4.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.504     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X37Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.580ns  (logic 1.084ns (68.623%)  route 0.496ns (31.377%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.517     3.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     4.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.496     4.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X35Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.580ns  (logic 1.087ns (68.804%)  route 0.493ns (31.196%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.515     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     4.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.493     4.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X36Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.573ns  (logic 1.084ns (68.904%)  route 0.489ns (31.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.515     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     4.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.489     4.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X37Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.559ns  (logic 0.379ns (24.310%)  route 1.180ns (75.690%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.501     3.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X53Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.379     3.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           1.180     4.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X36Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.498ns  (logic 1.100ns (73.410%)  route 0.398ns (26.590%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.515     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.398     4.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X34Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.485ns  (logic 1.087ns (73.207%)  route 0.398ns (26.793%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.516     3.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     4.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.398     4.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X36Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.057     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X49Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.057     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X49Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.141ns (69.983%)  route 0.060ns (30.017%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.624     1.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X40Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.060     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X41Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.528%)  route 0.073ns (36.472%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.625     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.128     1.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.073     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X49Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.141ns (59.704%)  route 0.095ns (40.296%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.095     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X49Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.266%)  route 0.117ns (47.734%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
                         net (fo=2, routed)           0.117     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
    SLICE_X46Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.484%)  route 0.121ns (48.516%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.121     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X49Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.486%)  route 0.100ns (41.514%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.634     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X31Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.100     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X32Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.723%)  route 0.124ns (49.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.624     1.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X40Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.124     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
    SLICE_X40Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.645%)  route 0.125ns (49.355%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.624     1.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X40Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.125     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X40Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.074ns  (logic 0.379ns (35.277%)  route 0.695ns (64.723%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.521     4.794    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/CLK_I
    SLICE_X31Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.379     5.173 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.695     5.868    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/din_i[1]
    SLICE_X29Y31         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.064ns  (logic 0.433ns (40.711%)  route 0.631ns (59.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.519     4.792    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X34Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.433     5.225 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.631     5.855    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[6]
    SLICE_X24Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.985ns  (logic 0.379ns (38.486%)  route 0.606ns (61.514%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.521     4.794    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/CLK_I
    SLICE_X31Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.379     5.173 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.606     5.779    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/din_i[0]
    SLICE_X29Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.888ns  (logic 0.379ns (42.692%)  route 0.509ns (57.308%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.525     4.798    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/Q
                         net (fo=1, routed)           0.509     5.686    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[8]
    SLICE_X24Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.882ns  (logic 0.379ns (42.983%)  route 0.503ns (57.017%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.527     4.800    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X24Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.379     5.179 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/Q
                         net (fo=4, routed)           0.503     5.681    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/din_i[3]
    SLICE_X28Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.882ns  (logic 0.379ns (42.993%)  route 0.503ns (57.007%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.522     4.795    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X29Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.379     5.174 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/Q
                         net (fo=1, routed)           0.503     5.676    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[7]
    SLICE_X24Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.872ns  (logic 0.379ns (43.468%)  route 0.493ns (56.532%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.525     4.798    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/Q
                         net (fo=1, routed)           0.493     5.670    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[0]
    SLICE_X29Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.844ns  (logic 0.433ns (51.314%)  route 0.411ns (48.686%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.519     4.792    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X34Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.433     5.225 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.411     5.636    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[3]
    SLICE_X28Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.841ns  (logic 0.433ns (51.503%)  route 0.408ns (48.497%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.519     4.792    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X34Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.433     5.225 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.408     5.632    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[5]
    SLICE_X28Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.839ns  (logic 0.433ns (51.619%)  route 0.406ns (48.381%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.519     4.792    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X34Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.433     5.225 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.406     5.631    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X28Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.919%)  route 0.111ns (44.081%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.632     1.617    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.111     1.870    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[1]
    SLICE_X28Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.555%)  route 0.117ns (45.445%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.632     1.617    u_ila_0/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X16Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.117     1.876    u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X17Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.906%)  route 0.131ns (48.094%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.635     1.620    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X24Y39         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.131     1.892    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X24Y40         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.483%)  route 0.147ns (53.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.632     1.617    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.128     1.745 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.147     1.893    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
    SLICE_X28Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.315%)  route 0.134ns (48.685%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.636     1.621    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X23Y38         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.134     1.896    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X23Y39         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.128ns (43.241%)  route 0.168ns (56.759%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.632     1.617    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X31Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.128     1.745 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           0.168     1.913    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X32Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.632     1.617    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.182     1.941    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X28Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.004%)  route 0.187ns (56.996%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.634     1.619    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X24Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.187     1.947    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X24Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.467%)  route 0.191ns (57.533%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.633     1.618    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X25Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.191     1.950    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X25Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.116%)  route 0.177ns (51.884%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.631     1.616    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X34Y34         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.177     1.957    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X28Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.339ns  (logic 0.379ns (16.205%)  route 1.960ns (83.795%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.960     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X54Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.387     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.339ns  (logic 0.379ns (16.205%)  route 1.960ns (83.795%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.960     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X54Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.387     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.339ns  (logic 0.379ns (16.205%)  route 1.960ns (83.795%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.960     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X54Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.387     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.060ns  (logic 0.379ns (18.396%)  route 1.681ns (81.604%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.681     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.060ns  (logic 0.379ns (18.396%)  route 1.681ns (81.604%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.681     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.060ns  (logic 0.379ns (18.396%)  route 1.681ns (81.604%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.681     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.060ns  (logic 0.379ns (18.396%)  route 1.681ns (81.604%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.681     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.060ns  (logic 0.379ns (18.396%)  route 1.681ns (81.604%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.681     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.060ns  (logic 0.379ns (18.396%)  route 1.681ns (81.604%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.681     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.060ns  (logic 0.379ns (18.396%)  route 1.681ns (81.604%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.681     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.520%)  route 0.116ns (47.480%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.116     0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X48Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.895     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X48Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.520%)  route 0.116ns (47.480%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.116     0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X52Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.894     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X52Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.302%)  route 0.110ns (42.698%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.110     0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X50Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.891     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X50Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.302%)  route 0.110ns (42.698%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X54Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.891     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X54Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.057%)  route 0.169ns (56.943%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.169     0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X47Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.894     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X47Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.057%)  route 0.169ns (56.943%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.169     0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X49Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.890     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X49Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.770%)  route 0.171ns (57.230%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.171     0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X51Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.893     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X51Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.770%)  route 0.171ns (57.230%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.171     0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X51Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.891     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X51Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.770%)  route 0.171ns (57.230%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.171     0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X53Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.894     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X53Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.003%)  route 0.179ns (55.997%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.179     0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X32Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X32Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.999ns (52.662%)  route 1.797ns (47.338%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
    SLICE_X38Y35         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     1.345 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.524     1.869    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     2.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.748     3.145    u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.126     3.271 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.525     3.796    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X35Y32         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.401     4.514    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X35Y32         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 1.986ns (56.172%)  route 1.550ns (43.828%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
    SLICE_X38Y39         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.470     1.802    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     2.351 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.079     3.431    u_ila_0/inst/ila_core_inst/u_ila_regs/DOUT_O
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.105     3.536 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     3.536    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X36Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.402     4.515    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X36Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.520ns  (logic 1.869ns (53.097%)  route 1.651ns (46.903%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
    SLICE_X42Y34         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     1.345 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.807     2.152    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.419     2.571 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.844     3.415    u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.105     3.520 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     3.520    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X31Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.403     4.516    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X31Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.087ns  (logic 1.437ns (46.549%)  route 1.650ns (53.451%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X30Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.834     2.166    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X35Y31         LUT3 (Prop_lut3_I2_O)        0.105     2.271 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.816     3.087    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X31Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.403     4.516    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X31Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 1.437ns (49.221%)  route 1.483ns (50.779%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X30Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.834     2.166    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X35Y31         LUT3 (Prop_lut3_I2_O)        0.105     2.271 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.648     2.920    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/O
    SLICE_X36Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.402     4.515    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X36Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.830ns  (logic 1.997ns (70.558%)  route 0.833ns (29.442%))
  Logic Levels:           2  (CARRY4=1 SRL16E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         SRL16E                       0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
    SLICE_X38Y46         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     1.332 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.833     2.165    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.665     2.830 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.830    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X38Y45         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.407     4.520    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X38Y45         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.830ns  (logic 1.997ns (70.558%)  route 0.833ns (29.442%))
  Logic Levels:           2  (CARRY4=1 SRL16E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         SRL16E                       0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
    SLICE_X38Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     1.332 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.833     2.165    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.665     2.830 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.830    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X38Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.407     4.520    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X38Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.997ns (70.658%)  route 0.829ns (29.342%))
  Logic Levels:           2  (CARRY4=1 SRL16E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         SRL16E                       0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
    SLICE_X34Y38         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     1.332 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.829     2.161    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.665     2.826 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.826    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X34Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.405     4.518    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X34Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 1.447ns (51.958%)  route 1.338ns (48.042%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X34Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     1.872    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y31         LUT3 (Prop_lut3_I2_O)        0.115     1.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.798     2.785    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X37Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.405     4.518    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X37Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 1.447ns (51.958%)  route 1.338ns (48.042%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X34Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     1.332 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     1.872    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y31         LUT3 (Prop_lut3_I2_O)        0.115     1.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.798     2.785    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X37Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.405     4.518    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X37Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.893%)  route 0.103ns (42.107%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/Q
                         net (fo=2, routed)           0.103     0.244    u_ila_0/inst/ila_core_inst/debug_data_in[7]
    SLICE_X27Y38         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.911     2.142    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y38         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[7]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.361%)  route 0.109ns (43.639%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.109     0.250    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X39Y39         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.906     2.137    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X39Y39         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.465%)  route 0.113ns (44.535%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.113     0.254    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X23Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.909     2.140    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X23Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.122     0.263    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X25Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.908     2.139    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X25Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg/C
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg/Q
                         net (fo=2, routed)           0.126     0.267    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag
    SLICE_X16Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.906     2.137    u_ila_0/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X16Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.129     0.270    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X24Y39         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.911     2.142    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X24Y39         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.376%)  route 0.139ns (49.624%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/Q
                         net (fo=2, routed)           0.139     0.280    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[10]
    SLICE_X39Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.904     2.135    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X39Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.576%)  route 0.162ns (53.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.162     0.303    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X24Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.908     2.139    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X24Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.416%)  route 0.169ns (54.584%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.169     0.310    u_ila_0/inst/ila_core_inst/debug_data_in[1]
    SLICE_X28Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.907     2.138    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.809%)  route 0.174ns (55.191%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.174     0.315    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X41Y38         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.906     2.137    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X41Y38         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7952 Endpoints
Min Delay          7952 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_125m
                            (input port)
  Destination:            eth_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.449ns  (logic 4.814ns (50.946%)  route 4.635ns (49.054%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.411    eth_txc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.492 r  eth_txc_OBUF_BUFG_inst/O
                         net (fo=4538, routed)        2.653     6.146    eth_txc_OBUF_BUFG
    C19                  OBUF (Prop_obuf_I_O)         3.303     9.449 r  eth_txc_OBUF_inst/O
                         net (fo=0)                   0.000     9.449    eth_txc
    C19                                                               r  eth_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 0.800ns (10.256%)  route 7.000ns (89.744%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=221, routed)         5.342     5.690    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.242     5.932 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[4]_i_6/O
                         net (fo=1, routed)           0.855     6.787    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[4]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.105     6.892 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[4]_i_2/O
                         net (fo=1, routed)           0.803     7.695    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[4]_i_2_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.105     7.800 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[4]_i_1/O
                         net (fo=1, routed)           0.000     7.800    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[4]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 0.975ns (12.799%)  route 6.643ns (87.201%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=53, routed)          2.560     2.939    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[5]
    SLICE_X27Y31         LUT6 (Prop_lut6_I5_O)        0.105     3.044 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.670     3.714    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.118     3.832 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.400     5.232    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.268     5.500 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.320     6.819    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.105     6.924 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.694     7.618    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X59Y38         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.466ns  (logic 0.975ns (13.059%)  route 6.491ns (86.941%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=53, routed)          2.560     2.939    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[5]
    SLICE_X27Y31         LUT6 (Prop_lut6_I5_O)        0.105     3.044 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.670     3.714    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.118     3.832 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.400     5.232    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.268     5.500 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.320     6.819    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.105     6.924 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.542     7.466    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X59Y39         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 0.975ns (13.063%)  route 6.489ns (86.937%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=53, routed)          2.560     2.939    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[5]
    SLICE_X27Y31         LUT6 (Prop_lut6_I5_O)        0.105     3.044 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.670     3.714    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.118     3.832 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.400     5.232    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.268     5.500 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.670     6.170    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.105     6.275 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_2/O
                         net (fo=4, routed)           1.190     7.464    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0
    SLICE_X59Y38         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 0.695ns (9.353%)  route 6.736ns (90.647%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=221, routed)         6.049     6.397    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_daddr_i[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.242     6.639 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_5/O
                         net (fo=3, routed)           0.687     7.326    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_5_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.105     7.431 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.431    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/next_state[0]
    SLICE_X8Y20          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 0.694ns (9.339%)  route 6.737ns (90.661%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=238, routed)         5.247     5.626    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.105     5.731 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[1]_i_4/O
                         net (fo=1, routed)           0.889     6.620    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[1]_i_4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[1]_i_2/O
                         net (fo=1, routed)           0.602     7.326    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[1]_i_2_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.105     7.431 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[1]_i_1/O
                         net (fo=1, routed)           0.000     7.431    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[1]_i_1_n_0
    SLICE_X11Y27         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.426ns  (logic 0.800ns (10.772%)  route 6.626ns (89.228%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=221, routed)         4.959     5.307    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.242     5.549 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[5]_i_6/O
                         net (fo=1, routed)           0.702     6.251    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[5]_i_6_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.105     6.356 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[5]_i_2/O
                         net (fo=1, routed)           0.965     7.321    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[5]_i_2_n_0
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.105     7.426 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[5]_i_1/O
                         net (fo=1, routed)           0.000     7.426    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[5]_i_1_n_0
    SLICE_X15Y28         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 0.800ns (10.779%)  route 6.622ns (89.221%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=221, routed)         5.237     5.585    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X5Y30          LUT6 (Prop_lut6_I4_O)        0.242     5.827 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]_i_6/O
                         net (fo=1, routed)           0.433     6.260    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]_i_6_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.105     6.365 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]_i_2/O
                         net (fo=1, routed)           0.952     7.317    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]_i_2_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.105     7.422 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]_i_1/O
                         net (fo=1, routed)           0.000     7.422    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 0.695ns (9.394%)  route 6.703ns (90.606%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.348     0.348 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=221, routed)         6.049     6.397    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_daddr_i[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.242     6.639 f  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_5/O
                         net (fo=3, routed)           0.654     7.293    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_5_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.105     7.398 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.398    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/next_state[3]
    SLICE_X8Y20          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.128ns (70.946%)  route 0.052ns (29.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/Q
                         net (fo=1, routed)           0.052     0.180    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0
    SLICE_X25Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.128ns (70.946%)  route 0.052ns (29.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/Q
                         net (fo=1, routed)           0.052     0.180    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0
    SLICE_X23Y39         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.128ns (70.946%)  route 0.052ns (29.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg/Q
                         net (fo=1, routed)           0.052     0.180    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en
    SLICE_X63Y31         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.128ns (70.946%)  route 0.052ns (29.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/C
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/Q
                         net (fo=1, routed)           0.052     0.180    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[0]
    SLICE_X61Y32         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.128ns (70.946%)  route 0.052ns (29.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/C
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/Q
                         net (fo=1, routed)           0.052     0.180    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[1]
    SLICE_X61Y30         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.128ns (70.946%)  route 0.052ns (29.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/Q
                         net (fo=1, routed)           0.052     0.180    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[3]
    SLICE_X63Y30         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.128ns (70.946%)  route 0.052ns (29.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/C
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/Q
                         net (fo=1, routed)           0.052     0.180    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[7]
    SLICE_X61Y31         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/C
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/Q
                         net (fo=1, routed)           0.053     0.181    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[8]
    SLICE_X61Y30         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/dm_resp_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/C
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/Q
                         net (fo=1, routed)           0.057     0.185    tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/recv_data[38]
    SLICE_X33Y89         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/dm_resp_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/dm_resp_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.084%)  route 0.057ns (30.916%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/C
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/Q
                         net (fo=1, routed)           0.057     0.185    tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/recv_data[28]
    SLICE_X34Y92         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/dm_resp_data_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           741 Endpoints
Min Delay           741 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.572ns  (logic 4.016ns (20.520%)  route 15.556ns (79.480%))
  Logic Levels:           23  (CARRY4=4 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          1.215    18.313    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.289    18.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_12/O
                         net (fo=57, routed)          1.066    19.667    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_addr[4]
    SLICE_X53Y59         LUT5 (Prop_lut5_I4_O)        0.277    19.944 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_3/O
                         net (fo=26, routed)          1.519    21.463    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_3_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.275    21.738 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[7]_i_6/O
                         net (fo=1, routed)           0.811    22.549    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[7]_i_6_n_1
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.105    22.654 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[7]_i_3/O
                         net (fo=1, routed)           0.771    23.425    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[7]_i_3_n_1
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.105    23.530 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[7]_i_1/O
                         net (fo=1, routed)           0.672    24.202    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[7]_i_1_n_1
    SLICE_X52Y66         LDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.040ns  (logic 3.836ns (20.147%)  route 15.204ns (79.853%))
  Logic Levels:           23  (CARRY4=4 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          1.215    18.313    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.289    18.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_12/O
                         net (fo=57, routed)          1.066    19.667    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_addr[4]
    SLICE_X53Y59         LUT5 (Prop_lut5_I2_O)        0.267    19.934 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[16]_i_3/O
                         net (fo=15, routed)          1.262    21.197    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[16]_i_3_n_1
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.105    21.302 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[6]_i_6/O
                         net (fo=1, routed)           0.834    22.136    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[6]_i_6_n_1
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.105    22.241 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[6]_i_3/O
                         net (fo=1, routed)           0.658    22.898    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[6]_i_3_n_1
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.105    23.003 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[6]_i_1/O
                         net (fo=1, routed)           0.667    23.670    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[6]_i_1_n_1
    SLICE_X48Y65         LDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.932ns  (logic 3.660ns (19.332%)  route 15.272ns (80.668%))
  Logic Levels:           23  (CARRY4=4 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          1.258    18.355    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.275    18.630 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_13/O
                         net (fo=113, routed)         1.062    19.692    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_addr[3]
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.105    19.797 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_fee_mode[4]_i_2/O
                         net (fo=17, routed)          0.966    20.763    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_fee_mode[4]_i_2_n_1
    SLICE_X52Y60         LUT6 (Prop_lut6_I0_O)        0.105    20.868 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[15]_i_9/O
                         net (fo=1, routed)           1.075    21.943    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[15]_i_9_n_1
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.105    22.048 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[15]_i_3/O
                         net (fo=1, routed)           0.676    22.724    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[15]_i_3_n_1
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.105    22.829 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[15]_i_1/O
                         net (fo=1, routed)           0.733    23.563    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[15]_i_1_n_1
    SLICE_X50Y67         LDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.926ns  (logic 4.012ns (21.198%)  route 14.914ns (78.802%))
  Logic Levels:           23  (CARRY4=4 LUT2=3 LUT3=2 LUT4=2 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          1.215    18.313    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.289    18.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_12/O
                         net (fo=57, routed)          1.290    19.892    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_addr[4]
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.281    20.173 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_8/O
                         net (fo=1, routed)           0.776    20.949    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_8_n_1
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.267    21.216 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_5/O
                         net (fo=24, routed)          1.119    22.334    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_5_n_1
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.105    22.439 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[2]_i_3/O
                         net (fo=1, routed)           0.220    22.659    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[2]_i_3_n_1
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.105    22.764 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[2]_i_1/O
                         net (fo=1, routed)           0.793    23.557    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[2]_i_1_n_1
    SLICE_X46Y63         LDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.893ns  (logic 3.660ns (19.372%)  route 15.233ns (80.628%))
  Logic Levels:           23  (CARRY4=4 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          1.101    18.198    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X53Y65         LUT2 (Prop_lut2_I0_O)        0.275    18.473 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_4/O
                         net (fo=84, routed)          1.405    19.879    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_addr[12]
    SLICE_X54Y56         LUT3 (Prop_lut3_I0_O)        0.105    19.984 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[14]_i_9/O
                         net (fo=3, routed)           0.807    20.791    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[14]_i_9_n_1
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.105    20.896 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[4]_i_8/O
                         net (fo=1, routed)           0.922    21.818    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[4]_i_8_n_1
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.105    21.923 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[4]_i_2/O
                         net (fo=1, routed)           0.673    22.596    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[4]_i_2_n_1
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.105    22.701 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[4]_i_1/O
                         net (fo=1, routed)           0.822    23.523    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[4]_i_1_n_1
    SLICE_X54Y65         LDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.791ns  (logic 3.907ns (20.792%)  route 14.884ns (79.208%))
  Logic Levels:           22  (CARRY4=4 LUT2=3 LUT3=2 LUT4=2 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          1.215    18.313    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.289    18.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_12/O
                         net (fo=57, routed)          1.290    19.892    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_addr[4]
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.281    20.173 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_8/O
                         net (fo=1, routed)           0.776    20.949    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_8_n_1
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.267    21.216 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_5/O
                         net (fo=24, routed)          1.241    22.456    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_5_n_1
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.105    22.561 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[5]_i_1/O
                         net (fo=1, routed)           0.860    23.422    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[5]_i_1_n_1
    SLICE_X46Y69         LDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.780ns  (logic 3.907ns (20.804%)  route 14.873ns (79.196%))
  Logic Levels:           22  (CARRY4=4 LUT2=3 LUT3=2 LUT4=2 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          1.215    18.313    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.289    18.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_12/O
                         net (fo=57, routed)          1.290    19.892    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_addr[4]
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.281    20.173 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_8/O
                         net (fo=1, routed)           0.776    20.949    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_8_n_1
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.267    21.216 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_5/O
                         net (fo=24, routed)          1.420    22.636    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_5_n_1
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.105    22.741 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[23]_i_1/O
                         net (fo=1, routed)           0.670    23.410    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[23]_i_1_n_1
    SLICE_X54Y70         LDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.757ns  (logic 4.016ns (21.411%)  route 14.741ns (78.589%))
  Logic Levels:           23  (CARRY4=4 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          1.215    18.313    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.289    18.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_12/O
                         net (fo=57, routed)          1.066    19.667    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_addr[4]
    SLICE_X53Y59         LUT5 (Prop_lut5_I4_O)        0.277    19.944 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_3/O
                         net (fo=26, routed)          1.197    21.142    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_3_n_1
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.275    21.417 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[3]_i_6/O
                         net (fo=1, routed)           0.314    21.731    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[3]_i_6_n_1
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.105    21.836 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[3]_i_3/O
                         net (fo=1, routed)           0.719    22.555    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[3]_i_3_n_1
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.105    22.660 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[3]_i_1/O
                         net (fo=1, routed)           0.727    23.387    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[3]_i_1_n_1
    SLICE_X43Y69         LDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.714ns  (logic 4.016ns (21.460%)  route 14.698ns (78.540%))
  Logic Levels:           23  (CARRY4=4 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          1.215    18.313    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.289    18.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_12/O
                         net (fo=57, routed)          1.066    19.667    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_addr[4]
    SLICE_X53Y59         LUT5 (Prop_lut5_I4_O)        0.277    19.944 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_3/O
                         net (fo=26, routed)          1.121    21.066    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_3_n_1
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.275    21.341 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[13]_i_6/O
                         net (fo=1, routed)           0.740    22.081    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[13]_i_6_n_1
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.105    22.186 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[13]_i_3/O
                         net (fo=1, routed)           0.394    22.580    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[13]_i_3_n_1
    SLICE_X49Y56         LUT6 (Prop_lut6_I2_O)        0.105    22.685 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[13]_i_1/O
                         net (fo=1, routed)           0.660    23.345    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[13]_i_1_n_1
    SLICE_X49Y67         LDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.682ns  (logic 3.907ns (20.913%)  route 14.775ns (79.087%))
  Logic Levels:           22  (CARRY4=4 LUT2=3 LUT3=2 LUT4=2 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.358     4.631    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.379     5.010 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep/Q
                         net (fo=100, routed)         0.518     5.527    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_rep_n_1
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_5/O
                         net (fo=73, routed)          1.090     6.722    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.125     6.847 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_71/O
                         net (fo=11, routed)          0.682     7.529    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.264     7.793 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39/O
                         net (fo=1, routed)           0.653     8.446    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_39_n_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.105     8.551 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21/O
                         net (fo=1, routed)           0.731     9.282    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_21_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.105     9.387 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10/O
                         net (fo=88, routed)          0.956    10.343    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_10_n_1
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.125    10.468 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3/O
                         net (fo=4, routed)           0.729    11.197    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[3]_i_3_n_1
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.264    11.461 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44/O
                         net (fo=1, routed)           0.000    11.461    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_44_n_1
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.905 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.905    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_33_n_1
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.005 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.005    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_27_n_1
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.105 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.105    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_20_n_1
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.205 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_19/CO[3]
                         net (fo=2, routed)           0.588    12.793    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    12.898 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14/O
                         net (fo=1, routed)           0.716    13.614    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_14_n_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.235    13.954    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.105    14.059 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.542    14.600    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.105    14.705 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_state[4]_i_4/O
                         net (fo=7, routed)           0.620    15.325    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.105    15.430 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=59, routed)          0.555    15.986    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/jtag_pc_we_reg
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.105    16.091 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=18, routed)          0.887    16.978    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[1]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.119    17.097 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_52/O
                         net (fo=88, routed)          1.215    18.313    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_7
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.289    18.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/u_ADC_UDP_top_inst_i_12/O
                         net (fo=57, routed)          1.290    19.892    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_addr[4]
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.281    20.173 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_8/O
                         net (fo=1, routed)           0.776    20.949    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_8_n_1
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.267    21.216 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_5/O
                         net (fo=24, routed)          1.277    22.492    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_5_n_1
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.105    22.597 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_1/O
                         net (fo=1, routed)           0.715    23.312    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]_i_1_n_1
    SLICE_X51Y74         LDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.141ns (72.609%)  route 0.053ns (27.391%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.567     1.552    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_clk
    SLICE_X44Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[16]/Q
                         net (fo=1, routed)           0.053     1.746    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_udp_tx_data[16]
    SLICE_X45Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.562     1.547    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_clk
    SLICE_X55Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[40]/Q
                         net (fo=1, routed)           0.110     1.798    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_udp_tx_data[40]
    SLICE_X55Y53         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[45]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.564     1.549    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_clk
    SLICE_X51Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[45]/Q
                         net (fo=1, routed)           0.108     1.798    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_udp_tx_data[45]
    SLICE_X51Y50         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_board_ip_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/ip_udp_head_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.030%)  route 0.123ns (48.970%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.563     1.548    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/rib_clk
    SLICE_X49Y58         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_board_ip_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.128     1.676 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_board_ip_reg[7]/Q
                         net (fo=2, routed)           0.123     1.799    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/BOARD_IP[7]
    SLICE_X48Y59         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/ip_udp_head_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[47]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.563     1.548    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_clk
    SLICE_X53Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[47]/Q
                         net (fo=1, routed)           0.111     1.800    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_udp_tx_data[47]
    SLICE_X53Y50         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.711%)  route 0.112ns (44.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.563     1.548    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_clk
    SLICE_X55Y52         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[42]/Q
                         net (fo=1, routed)           0.112     1.801    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_udp_tx_data[42]
    SLICE_X54Y52         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.711%)  route 0.112ns (44.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.563     1.548    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_clk
    SLICE_X55Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[46]/Q
                         net (fo=1, routed)           0.112     1.801    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_udp_tx_data[46]
    SLICE_X54Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[1].sys_udp_tx_data_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[80]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.564     1.549    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_clk
    SLICE_X51Y51         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[1].sys_udp_tx_data_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[1].sys_udp_tx_data_reg[80]/Q
                         net (fo=1, routed)           0.111     1.801    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_udp_tx_data[80]
    SLICE_X51Y50         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[80]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[1].sys_udp_tx_data_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[93]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.565     1.550    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_clk
    SLICE_X47Y50         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[1].sys_udp_tx_data_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[1].sys_udp_tx_data_reg[93]/Q
                         net (fo=1, routed)           0.110     1.801    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_udp_tx_data[93]
    SLICE_X46Y50         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[93]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.565     1.550    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_clk
    SLICE_X47Y50         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg[29]/Q
                         net (fo=1, routed)           0.114     1.805    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/sys_udp_tx_data[29]
    SLICE_X46Y50         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_data_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           265 Endpoints
Min Delay           265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 0.315ns (5.296%)  route 5.633ns (94.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.632     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.105     3.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.105     5.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.361     5.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.105     5.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.404     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 0.315ns (5.296%)  route 5.633ns (94.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.632     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.105     3.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.105     5.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.361     5.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.105     5.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.404     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 0.315ns (5.296%)  route 5.633ns (94.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.632     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.105     3.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.105     5.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.361     5.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.105     5.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.404     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 0.315ns (5.296%)  route 5.633ns (94.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.632     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.105     3.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.105     5.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.361     5.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.105     5.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.404     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 0.315ns (5.296%)  route 5.633ns (94.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.632     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.105     3.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.105     5.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.361     5.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.105     5.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.404     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 0.315ns (5.296%)  route 5.633ns (94.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.632     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.105     3.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.105     5.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.361     5.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.105     5.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.404     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.383     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X53Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.748ns  (logic 0.221ns (3.845%)  route 5.527ns (96.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.632     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.105     3.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.116     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.658     5.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X53Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.386     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X53Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.748ns  (logic 0.221ns (3.845%)  route 5.527ns (96.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.632     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.105     3.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.116     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.658     5.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X53Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.386     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X53Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.748ns  (logic 0.221ns (3.845%)  route 5.527ns (96.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.632     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.105     3.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.116     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.658     5.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X53Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.386     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X53Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.748ns  (logic 0.221ns (3.845%)  route 5.527ns (96.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.632     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.105     3.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.237     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.116     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.658     5.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X53Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.386     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X53Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.053     0.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.906     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.274%)  route 0.114ns (44.726%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.114     0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.906     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.880%)  route 0.153ns (52.120%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.153     0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X31Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.908     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.185%)  route 0.175ns (57.815%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.175     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X36Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.904     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.153%)  route 0.176ns (57.847%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X37Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.176     0.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X36Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.904     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.705%)  route 0.174ns (55.295%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.174     0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X36Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.904     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.854%)  route 0.219ns (63.146%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.219     0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.906     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.645%)  route 0.224ns (61.355%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.224     0.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X36Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.904     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.000ns (0.000%)  route 1.106ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.106     1.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X57Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.891     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X57Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.045ns (3.928%)  route 1.101ns (96.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           1.101     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     1.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.891     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X57Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1799 Endpoints
Min Delay          1799 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[15].not_x0.rf_dff/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.925ns  (logic 5.264ns (53.038%)  route 4.661ns (46.962%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_38
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23/O
                         net (fo=1, routed)           0.000     3.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23_n_1
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_1
    SLICE_X78Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.202    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15_n_1
    SLICE_X78Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.302    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16_n_1
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.402    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46_n_1
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.659 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/O[1]
                         net (fo=2, routed)           0.376     5.034    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/data1[1]
    SLICE_X77Y79         LUT1 (Prop_lut1_I0_O)        0.245     5.279 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[3]_i_14/O
                         net (fo=1, routed)           0.000     5.279    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[3]_i_14_n_1
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.736    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_7_n_1
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.916 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_8/O[0]
                         net (fo=1, routed)           0.634     6.550    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[4]
    SLICE_X76Y76         LUT6 (Prop_lut6_I2_O)        0.249     6.799 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[4]_i_5/O
                         net (fo=1, routed)           1.234     8.034    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[4]_5
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[4]_i_1/O
                         net (fo=33, routed)          1.786     9.925    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[15].not_x0.rf_dff/qout_r_reg[31]_0[4]
    SLICE_X83Y87         FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[15].not_x0.rf_dff/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.347     4.460    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[15].not_x0.rf_dff/clk_IBUF_BUFG
    SLICE_X83Y87         FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[15].not_x0.rf_dff/qout_r_reg[4]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.915ns  (logic 5.865ns (59.152%)  route 4.050ns (40.848%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_38
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23/O
                         net (fo=1, routed)           0.000     3.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23_n_1
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_1
    SLICE_X78Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.202    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15_n_1
    SLICE_X78Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.302    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16_n_1
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.402    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46_n_1
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_1
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.602    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10_n_1
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.702 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.702    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_1
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.802 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.802    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8_n_1
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.902 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.902    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8_n_1
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.002 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8_n_1
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10_n_1
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.359 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_27/O[1]
                         net (fo=2, routed)           0.603     5.962    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/data1[29]
    SLICE_X77Y86         LUT1 (Prop_lut1_I0_O)        0.245     6.207 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44/O
                         net (fo=1, routed)           0.000     6.207    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44_n_1
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     6.737 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_25/O[3]
                         net (fo=1, routed)           0.455     7.192    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[31]
    SLICE_X75Y86         LUT6 (Prop_lut6_I2_O)        0.257     7.449 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[31]_i_9/O
                         net (fo=1, routed)           1.214     8.663    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[31]_7
    SLICE_X55Y89         LUT6 (Prop_lut6_I3_O)        0.105     8.768 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_2/O
                         net (fo=33, routed)          1.147     9.915    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[31]_1[31]
    SLICE_X62Y99         FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.264     4.377    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/clk_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[31]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.903ns  (logic 5.865ns (59.222%)  route 4.038ns (40.778%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_38
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23/O
                         net (fo=1, routed)           0.000     3.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23_n_1
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_1
    SLICE_X78Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.202    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15_n_1
    SLICE_X78Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.302    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16_n_1
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.402    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46_n_1
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_1
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.602    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10_n_1
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.702 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.702    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_1
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.802 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.802    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8_n_1
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.902 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.902    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8_n_1
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.002 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8_n_1
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10_n_1
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.359 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_27/O[1]
                         net (fo=2, routed)           0.603     5.962    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/data1[29]
    SLICE_X77Y86         LUT1 (Prop_lut1_I0_O)        0.245     6.207 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44/O
                         net (fo=1, routed)           0.000     6.207    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44_n_1
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     6.737 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_25/O[3]
                         net (fo=1, routed)           0.455     7.192    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[31]
    SLICE_X75Y86         LUT6 (Prop_lut6_I2_O)        0.257     7.449 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[31]_i_9/O
                         net (fo=1, routed)           1.214     8.663    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[31]_7
    SLICE_X55Y89         LUT6 (Prop_lut6_I3_O)        0.105     8.768 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_2/O
                         net (fo=33, routed)          1.135     9.903    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[31]_2[31]
    SLICE_X64Y99         FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.264     4.377    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/clk_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[31]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[31].not_x0.rf_dff/qout_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.867ns  (logic 5.865ns (59.440%)  route 4.002ns (40.560%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_38
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23/O
                         net (fo=1, routed)           0.000     3.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23_n_1
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_1
    SLICE_X78Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.202    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15_n_1
    SLICE_X78Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.302    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16_n_1
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.402    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46_n_1
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_1
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.602    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10_n_1
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.702 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.702    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_1
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.802 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.802    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8_n_1
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.902 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.902    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8_n_1
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.002 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8_n_1
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10_n_1
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.359 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_27/O[1]
                         net (fo=2, routed)           0.603     5.962    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/data1[29]
    SLICE_X77Y86         LUT1 (Prop_lut1_I0_O)        0.245     6.207 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44/O
                         net (fo=1, routed)           0.000     6.207    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44_n_1
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     6.737 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_25/O[3]
                         net (fo=1, routed)           0.455     7.192    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[31]
    SLICE_X75Y86         LUT6 (Prop_lut6_I2_O)        0.257     7.449 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[31]_i_9/O
                         net (fo=1, routed)           1.214     8.663    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[31]_7
    SLICE_X55Y89         LUT6 (Prop_lut6_I3_O)        0.105     8.768 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_2/O
                         net (fo=33, routed)          1.099     9.867    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[31].not_x0.rf_dff/qout_r_reg[31]_0[31]
    SLICE_X66Y98         FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[31].not_x0.rf_dff/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.264     4.377    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[31].not_x0.rf_dff/clk_IBUF_BUFG
    SLICE_X66Y98         FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[31].not_x0.rf_dff/qout_r_reg[31]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 5.970ns (60.800%)  route 3.849ns (39.200%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_38
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23/O
                         net (fo=1, routed)           0.000     3.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23_n_1
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_1
    SLICE_X78Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.202    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15_n_1
    SLICE_X78Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.302    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16_n_1
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.402    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46_n_1
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_1
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.602    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10_n_1
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.702 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.702    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_1
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.802 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.802    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8_n_1
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.902 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.902    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8_n_1
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.002 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8_n_1
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10_n_1
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.359 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_27/O[1]
                         net (fo=2, routed)           0.603     5.962    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/data1[29]
    SLICE_X77Y86         LUT1 (Prop_lut1_I0_O)        0.245     6.207 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44/O
                         net (fo=1, routed)           0.000     6.207    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44_n_1
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     6.737 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_25/O[3]
                         net (fo=1, routed)           0.455     7.192    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[31]
    SLICE_X75Y86         LUT6 (Prop_lut6_I2_O)        0.257     7.449 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[31]_i_9/O
                         net (fo=1, routed)           1.214     8.663    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[31]_7
    SLICE_X55Y89         LUT6 (Prop_lut6_I3_O)        0.105     8.768 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_2/O
                         net (fo=33, routed)          0.946     9.714    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[31][4]
    SLICE_X64Y94         LUT4 (Prop_lut4_I3_O)        0.105     9.819 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r[31]_i_1__2/O
                         net (fo=1, routed)           0.000     9.819    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/D[31]
    SLICE_X64Y94         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.264     4.377    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/clk_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[31]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.806ns  (logic 5.650ns (57.619%)  route 4.156ns (42.381%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_38
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23/O
                         net (fo=1, routed)           0.000     3.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23_n_1
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_1
    SLICE_X78Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.202    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15_n_1
    SLICE_X78Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.302    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16_n_1
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.402    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46_n_1
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_1
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.602    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10_n_1
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/O[1]
                         net (fo=2, routed)           0.405     5.264    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X77Y81         LUT1 (Prop_lut1_I0_O)        0.245     5.509 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.509    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.966 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.966    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_6_n_1
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.064 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.064    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_6_n_1
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.324 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.334     6.659    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X76Y83         LUT6 (Prop_lut6_I2_O)        0.257     6.916 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3__0/O
                         net (fo=3, routed)           1.676     8.591    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I2_O)        0.105     8.696 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=31, routed)          1.110     9.806    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[31]_0[19]
    SLICE_X36Y103        FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.257     4.371    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/clk_IBUF_BUFG
    SLICE_X36Y103        FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.805ns  (logic 5.970ns (60.885%)  route 3.835ns (39.115%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_38
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23/O
                         net (fo=1, routed)           0.000     3.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23_n_1
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_1
    SLICE_X78Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.202    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15_n_1
    SLICE_X78Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.302    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16_n_1
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.402    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46_n_1
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_1
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.602    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10_n_1
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.702 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.702    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_1
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.802 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.802    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8_n_1
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.902 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.902    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8_n_1
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.002 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8_n_1
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10_n_1
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.359 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_27/O[1]
                         net (fo=2, routed)           0.603     5.962    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/data1[29]
    SLICE_X77Y86         LUT1 (Prop_lut1_I0_O)        0.245     6.207 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44/O
                         net (fo=1, routed)           0.000     6.207    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44_n_1
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     6.737 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_25/O[3]
                         net (fo=1, routed)           0.455     7.192    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[31]
    SLICE_X75Y86         LUT6 (Prop_lut6_I2_O)        0.257     7.449 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[31]_i_9/O
                         net (fo=1, routed)           1.214     8.663    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[31]_7
    SLICE_X55Y89         LUT6 (Prop_lut6_I3_O)        0.105     8.768 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_2/O
                         net (fo=33, routed)          0.932     9.700    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[31]_2[31]
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.105     9.805 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r[31]_i_1__1/O
                         net (fo=1, routed)           0.000     9.805    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/D[31]
    SLICE_X63Y96         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.264     4.377    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[31]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[13].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.801ns  (logic 5.650ns (57.649%)  route 4.151ns (42.351%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_38
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23/O
                         net (fo=1, routed)           0.000     3.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23_n_1
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_1
    SLICE_X78Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.202    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15_n_1
    SLICE_X78Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.302    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16_n_1
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.402    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46_n_1
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_1
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.602    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10_n_1
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/O[1]
                         net (fo=2, routed)           0.405     5.264    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X77Y81         LUT1 (Prop_lut1_I0_O)        0.245     5.509 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.509    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.966 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.966    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_6_n_1
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.064 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.064    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_6_n_1
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.324 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.334     6.659    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X76Y83         LUT6 (Prop_lut6_I2_O)        0.257     6.916 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3__0/O
                         net (fo=3, routed)           1.676     8.591    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I2_O)        0.105     8.696 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=31, routed)          1.105     9.801    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[13].not_x0.rf_dff/qout_r_reg[31]_0[19]
    SLICE_X37Y103        FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[13].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.257     4.371    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[13].not_x0.rf_dff/clk_IBUF_BUFG
    SLICE_X37Y103        FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[13].not_x0.rf_dff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[9].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.800ns  (logic 5.650ns (57.652%)  route 4.150ns (42.348%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_38
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23/O
                         net (fo=1, routed)           0.000     3.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23_n_1
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_1
    SLICE_X78Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.202    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15_n_1
    SLICE_X78Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.302    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16_n_1
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.402    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46_n_1
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_1
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.602    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10_n_1
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/O[1]
                         net (fo=2, routed)           0.405     5.264    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X77Y81         LUT1 (Prop_lut1_I0_O)        0.245     5.509 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.509    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.966 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.966    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_6_n_1
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.064 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.064    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_6_n_1
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.324 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.334     6.659    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X76Y83         LUT6 (Prop_lut6_I2_O)        0.257     6.916 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3__0/O
                         net (fo=3, routed)           1.676     8.591    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I2_O)        0.105     8.696 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=31, routed)          1.104     9.800    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[9].not_x0.rf_dff/qout_r_reg[31]_0[19]
    SLICE_X38Y104        FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[9].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.255     4.369    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[9].not_x0.rf_dff/clk_IBUF_BUFG
    SLICE_X38Y104        FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[9].not_x0.rf_dff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.791ns  (logic 5.865ns (59.905%)  route 3.926ns (40.095%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_38
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23/O
                         net (fo=1, routed)           0.000     3.786    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_23_n_1
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_1
    SLICE_X78Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.202    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_15_n_1
    SLICE_X78Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.302    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_16_n_1
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.402    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_46_n_1
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_1
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.602    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_10_n_1
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.702 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.702    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_1
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.802 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.802    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_8_n_1
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.902 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.902    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_8_n_1
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.002 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.002    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_8_n_1
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.102 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.102    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_10_n_1
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.359 f  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_27/O[1]
                         net (fo=2, routed)           0.603     5.962    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/data1[29]
    SLICE_X77Y86         LUT1 (Prop_lut1_I0_O)        0.245     6.207 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44/O
                         net (fo=1, routed)           0.000     6.207    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[31]_i_44_n_1
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     6.737 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_25/O[3]
                         net (fo=1, routed)           0.455     7.192    tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[31]
    SLICE_X75Y86         LUT6 (Prop_lut6_I2_O)        0.257     7.449 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[31]_i_9/O
                         net (fo=1, routed)           1.214     8.663    tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[31]_7
    SLICE_X55Y89         LUT6 (Prop_lut6_I3_O)        0.105     8.768 r  tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_2/O
                         net (fo=33, routed)          1.022     9.791    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[31]_1[31]
    SLICE_X67Y99         FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        1.264     4.377    tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/clk_IBUF_BUFG
    SLICE_X67Y99         FDRE                                         r  tinyriscv_soc_top_0/u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.258%)  route 0.124ns (46.742%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/ack_reg/C
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.124     0.265    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/tx/ack
    SLICE_X30Y87         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.836     2.067    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X30Y87         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.853%)  route 0.131ns (48.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_reg/C
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.131     0.272    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/req
    SLICE_X31Y93         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.840     2.071    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.192ns (57.757%)  route 0.140ns (42.243%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[8]/C
    SLICE_X31Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[8]/Q
                         net (fo=1, routed)           0.140     0.281    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[8]
    SLICE_X32Y82         LUT2 (Prop_lut2_I0_O)        0.051     0.332 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.332    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[8]_i_1_n_1
    SLICE_X32Y82         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.832     2.063    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X32Y82         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[8]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.373%)  route 0.191ns (50.627%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/C
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.191     0.332    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[16]
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.045     0.377 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     0.377    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[16]_i_1_n_1
    SLICE_X32Y84         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.834     2.065    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.719%)  route 0.196ns (51.281%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/C
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/Q
                         net (fo=1, routed)           0.196     0.337    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[18]
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.045     0.382 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[18]_i_1/O
                         net (fo=1, routed)           0.000     0.382    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[18]_i_1_n_1
    SLICE_X32Y84         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.834     2.065    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.454%)  route 0.198ns (51.546%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[0]/C
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[0]/Q
                         net (fo=1, routed)           0.198     0.339    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[0]
    SLICE_X33Y87         LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[0]_i_1_n_1
    SLICE_X33Y87         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.836     2.067    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X33Y87         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.184ns (47.722%)  route 0.202ns (52.278%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/C
    SLICE_X31Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/Q
                         net (fo=1, routed)           0.202     0.343    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[6]
    SLICE_X32Y82         LUT2 (Prop_lut2_I0_O)        0.043     0.386 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.386    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[6]_i_1_n_1
    SLICE_X32Y82         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.832     2.063    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X32Y82         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/udp_busy_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/fee_mode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.139%)  route 0.150ns (37.861%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/udp_busy_state_reg/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/udp_busy_state_reg/Q
                         net (fo=9, routed)           0.150     0.298    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/udp_busy_in
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.098     0.396 r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/fee_mode[2]_i_1/O
                         net (fo=1, routed)           0.000     0.396    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/fee_mode[2]_i_1_n_1
    SLICE_X41Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/fee_mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.838     2.069    tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/clk
    SLICE_X41Y54         FDCE                                         r  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/fee_mode_reg[2]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.177%)  route 0.222ns (54.823%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.222     0.363    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[12]
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.042     0.405 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     0.405    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[12]_i_1_n_1
    SLICE_X32Y84         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.834     2.065    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/C

Slack:                    inf
  Source:                 tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.206ns (50.793%)  route 0.200ns (49.207%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE                         0.000     0.000 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/C
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.200     0.364    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[30]
    SLICE_X33Y93         LUT2 (Prop_lut2_I0_O)        0.042     0.406 r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     0.406    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data[30]_i_1_n_1
    SLICE_X33Y93         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=6034, routed)        0.840     2.071    tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X33Y93         FDCE                                         r  tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/C





