//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_50
.address_size 64

	// .globl	_Z16__ox_intersect__i
.global .align 8 .b8 center[8];
.global .align 4 .f32 radius;
.global .align 4 .u32 num_materials;
.global .align 4 .b8 ray[36];
.global .align 4 .b8 _ZN21rti_internal_typeinfo6centerE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6radiusE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo13num_materialsE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo3rayE[8] = {82, 97, 121, 0, 36, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 16 .b8 _ZN21rti_internal_typename6centerE[14] = {111, 112, 116, 105, 120, 58, 58, 102, 108, 111, 97, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6radiusE[6] = {102, 108, 111, 97, 116, 0};
.global .align 16 .b8 _ZN21rti_internal_typename13num_materialsE[13] = {117, 110, 115, 105, 103, 110, 101, 100, 32, 105, 110, 116, 0};
.global .align 16 .b8 _ZN21rti_internal_typename3rayE[11] = {111, 112, 116, 105, 120, 58, 58, 82, 97, 121, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum6centerE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6radiusE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum13num_materialsE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum3rayE = 4919;
.global .align 1 .b8 _ZN21rti_internal_semantic6centerE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic6radiusE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic13num_materialsE[1];
.global .align 16 .b8 _ZN21rti_internal_semantic3rayE[13] = {114, 116, 67, 117, 114, 114, 101, 110, 116, 82, 97, 121, 0};
.global .align 16 .b8 _ZN23rti_internal_annotation6centerE[31] = {34, 112, 111, 115, 105, 116, 105, 111, 110, 32, 111, 102, 32, 99, 101, 110, 116, 101, 114, 32, 111, 102, 32, 99, 105, 114, 99, 108, 101, 34, 0};
.global .align 16 .b8 _ZN23rti_internal_annotation6radiusE[19] = {34, 114, 97, 100, 105, 117, 115, 32, 111, 102, 32, 99, 105, 114, 99, 108, 101, 34, 0};
.global .align 16 .b8 _ZN23rti_internal_annotation13num_materialsE[53] = {34, 110, 117, 109, 98, 101, 114, 32, 111, 102, 32, 109, 97, 116, 101, 114, 105, 97, 108, 115, 32, 97, 116, 116, 97, 99, 104, 101, 100, 32, 116, 111, 32, 103, 101, 111, 109, 101, 116, 114, 121, 32, 112, 114, 105, 109, 105, 116, 105, 118, 101, 34, 0};
.global .align 16 .b8 _ZN23rti_internal_annotation3rayE[26] = {34, 99, 117, 114, 114, 101, 110, 116, 108, 121, 32, 116, 114, 97, 118, 101, 114, 115, 101, 100, 32, 114, 97, 121, 34, 0};

.visible .entry _Z16__ox_intersect__i(
	.param .u32 _Z16__ox_intersect__i_param_0
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<30>;
	.reg .b32 	%r<10>;


	ld.global.f32 	%f2, [ray];
	ld.global.v2.f32 	{%f3, %f4}, [center];
	sub.ftz.f32 	%f6, %f2, %f3;
	ld.global.f32 	%f8, [ray+4];
	sub.ftz.f32 	%f9, %f8, %f4;
	mul.ftz.f32 	%f10, %f9, %f9;
	fma.rn.ftz.f32 	%f11, %f6, %f6, %f10;
	ld.global.f32 	%f12, [radius];
	mul.ftz.f32 	%f13, %f12, %f12;
	sub.ftz.f32 	%f14, %f11, %f13;
	ld.global.f32 	%f15, [ray+12];
	ld.global.f32 	%f16, [ray+16];
	mul.ftz.f32 	%f17, %f16, %f9;
	fma.rn.ftz.f32 	%f18, %f15, %f6, %f17;
	mul.ftz.f32 	%f19, %f16, %f16;
	fma.rn.ftz.f32 	%f20, %f15, %f15, %f19;
	mul.ftz.f32 	%f21, %f18, %f18;
	mul.ftz.f32 	%f22, %f20, %f14;
	sub.ftz.f32 	%f23, %f21, %f22;
	sqrt.approx.ftz.f32 	%f24, %f23;
	neg.ftz.f32 	%f25, %f18;
	sub.ftz.f32 	%f26, %f25, %f24;
	div.approx.ftz.f32 	%f27, %f26, %f14;
	sub.ftz.f32 	%f28, %f24, %f18;
	div.approx.ftz.f32 	%f29, %f28, %f14;
	min.ftz.f32 	%f1, %f27, %f29;
	// inline asm
	call (%r3), _rt_potential_intersection, (%f1);
	// inline asm
	setp.eq.s32	%p1, %r3, 0;
	ld.global.u32 	%r5, [num_materials];
	setp.eq.s32	%p2, %r5, 0;
	or.pred  	%p3, %p1, %p2;
	mov.u32 	%r9, 0;
	@%p3 bra 	BB0_2;

BB0_1:
	// inline asm
	call (%r6), _rt_report_intersection, (%r9);
	// inline asm
	ld.global.u32 	%r8, [num_materials];
	add.s32 	%r9, %r9, 1;
	setp.lt.u32	%p4, %r9, %r8;
	@%p4 bra 	BB0_1;

BB0_2:
	ret;
}

	// .globl	_Z11__ox_aabb__iPf
.visible .entry _Z11__ox_aabb__iPf(
	.param .u32 _Z11__ox_aabb__iPf_param_0,
	.param .u64 _Z11__ox_aabb__iPf_param_1
)
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_Z11__ox_aabb__iPf_param_1];
	cvta.to.global.u64 	%rd2, %rd1;
	ld.global.f32 	%f1, [center];
	ld.global.f32 	%f2, [radius];
	sub.ftz.f32 	%f3, %f1, %f2;
	st.global.f32 	[%rd2], %f3;
	ld.global.f32 	%f4, [center+4];
	ld.global.f32 	%f5, [radius];
	sub.ftz.f32 	%f6, %f4, %f5;
	st.global.f32 	[%rd2+4], %f6;
	mov.u32 	%r1, -1222130260;
	st.global.u32 	[%rd2+8], %r1;
	ld.global.f32 	%f7, [center];
	ld.global.f32 	%f8, [radius];
	add.ftz.f32 	%f9, %f7, %f8;
	st.global.f32 	[%rd2+12], %f9;
	ld.global.f32 	%f10, [center+4];
	ld.global.f32 	%f11, [radius];
	add.ftz.f32 	%f12, %f10, %f11;
	st.global.f32 	[%rd2+16], %f12;
	mov.u32 	%r2, 925353388;
	st.global.u32 	[%rd2+12], %r2;
	ret;
}


