<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p833" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_833{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_833{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_833{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_833{left:70px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-1.17px;}
#t5_833{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_833{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_833{left:720px;bottom:1054px;}
#t8_833{left:728px;bottom:1054px;letter-spacing:-0.15px;}
#t9_833{left:70px;bottom:1004px;letter-spacing:-0.09px;}
#ta_833{left:156px;bottom:1004px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tb_833{left:70px;bottom:980px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tc_833{left:70px;bottom:963px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_833{left:70px;bottom:946px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#te_833{left:70px;bottom:922px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_833{left:70px;bottom:905px;letter-spacing:-0.17px;word-spacing:-0.54px;}
#tg_833{left:70px;bottom:888px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_833{left:70px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_833{left:70px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_833{left:70px;bottom:838px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tk_833{left:70px;bottom:821px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_833{left:70px;bottom:804px;letter-spacing:-0.14px;}
#tm_833{left:70px;bottom:780px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_833{left:70px;bottom:763px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#to_833{left:70px;bottom:746px;letter-spacing:-0.17px;}
#tp_833{left:70px;bottom:722px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_833{left:70px;bottom:705px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_833{left:70px;bottom:659px;letter-spacing:0.13px;}
#ts_833{left:156px;bottom:659px;letter-spacing:0.11px;word-spacing:0.03px;}
#tt_833{left:70px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tu_833{left:70px;bottom:618px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tv_833{left:70px;bottom:601px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_833{left:70px;bottom:575px;}
#tx_833{left:96px;bottom:578px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ty_833{left:96px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_833{left:70px;bottom:535px;}
#t10_833{left:96px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_833{left:96px;bottom:522px;letter-spacing:-0.13px;}
#t12_833{left:70px;bottom:495px;}
#t13_833{left:96px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_833{left:70px;bottom:453px;letter-spacing:0.13px;}
#t15_833{left:156px;bottom:453px;letter-spacing:0.12px;word-spacing:0.01px;}
#t16_833{left:70px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t17_833{left:70px;bottom:412px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t18_833{left:70px;bottom:366px;letter-spacing:0.13px;}
#t19_833{left:156px;bottom:366px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1a_833{left:70px;bottom:341px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t1b_833{left:70px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_833{left:70px;bottom:300px;letter-spacing:-0.15px;}
#t1d_833{left:96px;bottom:300px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1e_833{left:96px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1f_833{left:96px;bottom:267px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1g_833{left:70px;bottom:242px;letter-spacing:-0.15px;}
#t1h_833{left:96px;bottom:242px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_833{left:70px;bottom:218px;letter-spacing:-0.14px;}
#t1j_833{left:96px;bottom:218px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_833{left:96px;bottom:201px;letter-spacing:-0.18px;}

.s1_833{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_833{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_833{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_833{font-size:14px;font-family:Symbol_3ef;color:#000;}
.s5_833{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_833{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_833{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts833" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg833Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg833" style="-webkit-user-select: none;"><object width="935" height="1210" data="833/833.svg" type="image/svg+xml" id="pdf833" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_833" class="t s1_833">Vol. 3B </span><span id="t2_833" class="t s1_833">20-119 </span>
<span id="t3_833" class="t s2_833">PERFORMANCE MONITORING </span>
<span id="t4_833" class="t s3_833">The replay tags defined in Table A-5 also enable Processor Event-Based Sampling (PEBS, see Section 18.4.9). Each </span>
<span id="t5_833" class="t s3_833">of these replay tags can also be used in normal sampling by not setting Bit 24 nor Bit 25 in IA_32_PEBS_EN- </span>
<span id="t6_833" class="t s3_833">ABLE_MSR. Each of these metrics requires that the Replay_Event be used to count the tagged </span><span id="t7_833" class="t s4_833">μ</span><span id="t8_833" class="t s3_833">ops. </span>
<span id="t9_833" class="t s5_833">20.6.3.8 </span><span id="ta_833" class="t s5_833">Processor Event-Based Sampling (PEBS) </span>
<span id="tb_833" class="t s3_833">The debug store (DS) mechanism in processors based on Intel NetBurst microarchitecture allow two types of infor- </span>
<span id="tc_833" class="t s3_833">mation to be collected for use in debugging and tuning programs: PEBS records and BTS records. See Section </span>
<span id="td_833" class="t s3_833">18.4.5, “Branch Trace Store (BTS),” for a description of the BTS mechanism. </span>
<span id="te_833" class="t s3_833">PEBS permits the saving of precise architectural information associated with one or more performance events in </span>
<span id="tf_833" class="t s3_833">the precise event records buffer, which is part of the DS save area (see Section 18.4.9, “BTS and DS Save Area”). </span>
<span id="tg_833" class="t s3_833">To use this mechanism, a counter is configured to overflow after it has counted a preset number of events. After </span>
<span id="th_833" class="t s3_833">the counter overflows, the processor copies the current state of the general-purpose and EFLAGS registers and </span>
<span id="ti_833" class="t s3_833">instruction pointer into a record in the precise event records buffer. The processor then resets the count in the </span>
<span id="tj_833" class="t s3_833">performance counter and restarts the counter. When the precise event records buffer is nearly full, an interrupt is </span>
<span id="tk_833" class="t s3_833">generated, allowing the precise event records to be saved. A circular buffer is not supported for precise event </span>
<span id="tl_833" class="t s3_833">records. </span>
<span id="tm_833" class="t s3_833">PEBS is supported only for a subset of the at-retirement events: Execution_event, Front_end_event, and </span>
<span id="tn_833" class="t s3_833">Replay_event. Also, PEBS can only be carried out using the one performance counter, the MSR_IQ_COUNTER4 </span>
<span id="to_833" class="t s3_833">MSR. </span>
<span id="tp_833" class="t s3_833">In processors based on Intel Core microarchitecture, a similar PEBS mechanism is also supported using </span>
<span id="tq_833" class="t s3_833">IA32_PMC0 and IA32_PERFEVTSEL0 MSRs (See Section 20.6.2.4). </span>
<span id="tr_833" class="t s6_833">20.6.3.8.1 </span><span id="ts_833" class="t s6_833">Detection of the Availability of the PEBS Facilities </span>
<span id="tt_833" class="t s3_833">The DS feature flag (bit 21) returned by the CPUID instruction indicates (when set) the availability of the DS mech- </span>
<span id="tu_833" class="t s3_833">anism in the processor, which supports the PEBS (and BTS) facilities. When this bit is set, the following PEBS facil- </span>
<span id="tv_833" class="t s3_833">ities are available: </span>
<span id="tw_833" class="t s7_833">• </span><span id="tx_833" class="t s3_833">The PEBS_UNAVAILABLE flag in the IA32_MISC_ENABLE MSR indicates (when clear) the availability of the </span>
<span id="ty_833" class="t s3_833">PEBS facilities, including the MSR_PEBS_ENABLE MSR. </span>
<span id="tz_833" class="t s7_833">• </span><span id="t10_833" class="t s3_833">The enable PEBS flag (bit 24) in the MSR_PEBS_ENABLE MSR allows PEBS to be enabled (set) or disabled </span>
<span id="t11_833" class="t s3_833">(clear). </span>
<span id="t12_833" class="t s7_833">• </span><span id="t13_833" class="t s3_833">The IA32_DS_AREA MSR can be programmed to point to the DS save area. </span>
<span id="t14_833" class="t s6_833">20.6.3.8.2 </span><span id="t15_833" class="t s6_833">Setting Up the DS Save Area </span>
<span id="t16_833" class="t s3_833">Section 18.4.9.2, “Setting Up the DS Save Area,” describes how to set up and enable the DS save area. This proce- </span>
<span id="t17_833" class="t s3_833">dure is common for PEBS and BTS. </span>
<span id="t18_833" class="t s6_833">20.6.3.8.3 </span><span id="t19_833" class="t s6_833">Setting Up the PEBS Buffer </span>
<span id="t1a_833" class="t s3_833">Only the MSR_IQ_COUNTER4 performance counter can be used for PEBS. Use the following procedure to set up the </span>
<span id="t1b_833" class="t s3_833">processor and this counter for PEBS: </span>
<span id="t1c_833" class="t s3_833">1. </span><span id="t1d_833" class="t s3_833">Set up the precise event buffering facilities. Place values in the precise event buffer base, precise event index, </span>
<span id="t1e_833" class="t s3_833">precise event absolute maximum, and precise event interrupt threshold, and precise event counter reset fields </span>
<span id="t1f_833" class="t s3_833">of the DS buffer management area (see Figure 18-5) to set up the precise event records buffer in memory. </span>
<span id="t1g_833" class="t s3_833">2. </span><span id="t1h_833" class="t s3_833">Enable PEBS. Set the Enable PEBS flag (bit 24) in MSR_PEBS_ENABLE MSR. </span>
<span id="t1i_833" class="t s3_833">3. </span><span id="t1j_833" class="t s3_833">Set up the MSR_IQ_COUNTER4 performance counter and its associated CCCR and one or more ESCRs for </span>
<span id="t1k_833" class="t s3_833">PEBS. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
