$date
  Sun Jul 28 21:27:25 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fpga_bench $end
$var reg 1 ! c $end
$scope module bench_clock_1 $end
$var reg 1 " o $end
$var reg 1 # s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
1#
#2500000
0!
0"
0#
#5000000
1!
1"
1#
#7500000
0!
0"
0#
#10000000
1!
1"
1#
#12500000
0!
0"
0#
#15000000
1!
1"
1#
#17500000
0!
0"
0#
#20000000
1!
1"
1#
#22500000
0!
0"
0#
#25000000
1!
1"
1#
#27500000
0!
0"
0#
#30000000
1!
1"
1#
#32500000
0!
0"
0#
#35000000
1!
1"
1#
