{
  "module_name": "fsl_raid.h",
  "hash_id": "703b5f4c3511e71ed906d2c4365128fe3956a3ea65ddd4786d5acb019cac2724",
  "original_prompt": "Ingested from linux-6.6.14/drivers/dma/fsl_raid.h",
  "human_readable_source": " \n\n#define FSL_RE_MAX_CHANS\t\t4\n#define FSL_RE_DPAA_MODE\t\tBIT(30)\n#define FSL_RE_NON_DPAA_MODE\t\tBIT(31)\n#define FSL_RE_GFM_POLY\t\t\t0x1d000000\n#define FSL_RE_ADD_JOB(x)\t\t((x) << 16)\n#define FSL_RE_RMVD_JOB(x)\t\t((x) << 16)\n#define FSL_RE_CFG1_CBSI\t\t0x08000000\n#define FSL_RE_CFG1_CBS0\t\t0x00080000\n#define FSL_RE_SLOT_FULL_SHIFT\t\t8\n#define FSL_RE_SLOT_FULL(x)\t\t((x) >> FSL_RE_SLOT_FULL_SHIFT)\n#define FSL_RE_SLOT_AVAIL_SHIFT\t\t8\n#define FSL_RE_SLOT_AVAIL(x)\t\t((x) >> FSL_RE_SLOT_AVAIL_SHIFT)\n#define FSL_RE_PQ_OPCODE\t\t0x1B\n#define FSL_RE_XOR_OPCODE\t\t0x1A\n#define FSL_RE_MOVE_OPCODE\t\t0x8\n#define FSL_RE_FRAME_ALIGN\t\t16\n#define FSL_RE_BLOCK_SIZE\t\t0x3  \n#define FSL_RE_CACHEABLE_IO\t\t0x0\n#define FSL_RE_BUFFER_OUTPUT\t\t0x0\n#define FSL_RE_INTR_ON_ERROR\t\t0x1\n#define FSL_RE_DATA_DEP\t\t\t0x1\n#define FSL_RE_ENABLE_DPI\t\t0x0\n#define FSL_RE_RING_SIZE\t\t0x400\n#define FSL_RE_RING_SIZE_MASK\t\t(FSL_RE_RING_SIZE - 1)\n#define FSL_RE_RING_SIZE_SHIFT\t\t8\n#define FSL_RE_ADDR_BIT_SHIFT\t\t4\n#define FSL_RE_ADDR_BIT_MASK\t\t(BIT(FSL_RE_ADDR_BIT_SHIFT) - 1)\n#define FSL_RE_ERROR\t\t\t0x40000000\n#define FSL_RE_INTR\t\t\t0x80000000\n#define FSL_RE_CLR_INTR\t\t\t0x80000000\n#define FSL_RE_PAUSE\t\t\t0x80000000\n#define FSL_RE_ENABLE\t\t\t0x80000000\n#define FSL_RE_REG_LIODN_MASK\t\t0x00000FFF\n\n#define FSL_RE_CDB_OPCODE_MASK\t\t0xF8000000\n#define FSL_RE_CDB_OPCODE_SHIFT\t\t27\n#define FSL_RE_CDB_EXCLEN_MASK\t\t0x03000000\n#define FSL_RE_CDB_EXCLEN_SHIFT\t\t24\n#define FSL_RE_CDB_EXCLQ1_MASK\t\t0x00F00000\n#define FSL_RE_CDB_EXCLQ1_SHIFT\t\t20\n#define FSL_RE_CDB_EXCLQ2_MASK\t\t0x000F0000\n#define FSL_RE_CDB_EXCLQ2_SHIFT\t\t16\n#define FSL_RE_CDB_BLKSIZE_MASK\t\t0x0000C000\n#define FSL_RE_CDB_BLKSIZE_SHIFT\t14\n#define FSL_RE_CDB_CACHE_MASK\t\t0x00003000\n#define FSL_RE_CDB_CACHE_SHIFT\t\t12\n#define FSL_RE_CDB_BUFFER_MASK\t\t0x00000800\n#define FSL_RE_CDB_BUFFER_SHIFT\t\t11\n#define FSL_RE_CDB_ERROR_MASK\t\t0x00000400\n#define FSL_RE_CDB_ERROR_SHIFT\t\t10\n#define FSL_RE_CDB_NRCS_MASK\t\t0x0000003C\n#define FSL_RE_CDB_NRCS_SHIFT\t\t6\n#define FSL_RE_CDB_DEPEND_MASK\t\t0x00000008\n#define FSL_RE_CDB_DEPEND_SHIFT\t\t3\n#define FSL_RE_CDB_DPI_MASK\t\t0x00000004\n#define FSL_RE_CDB_DPI_SHIFT\t\t2\n\n \n#define FSL_RE_CF_DESC_SIZE\t\t320\n#define FSL_RE_CF_CDB_SIZE\t\t512\n#define FSL_RE_CF_CDB_ALIGN\t\t64\n\nstruct fsl_re_ctrl {\n\t \n\t__be32 global_config;\t \n\tu8     rsvd1[4];\n\t__be32 galois_field_config;  \n\tu8     rsvd2[4];\n\t__be32 jq_wrr_config;    \n\tu8     rsvd3[4];\n\t__be32 crc_config;\t \n\tu8     rsvd4[228];\n\t__be32 system_reset;\t \n\tu8     rsvd5[252];\n\t__be32 global_status;\t \n\tu8     rsvd6[832];\n\t__be32 re_liodn_base;\t \n\tu8     rsvd7[1712];\n\t__be32 re_version_id;\t \n\t__be32 re_version_id_2;  \n\tu8     rsvd8[512];\n\t__be32 host_config;\t \n};\n\nstruct fsl_re_chan_cfg {\n\t \n\t__be32 jr_config_0;\t \n\t__be32 jr_config_1;\t \n\t__be32 jr_interrupt_status;  \n\tu8     rsvd1[4];\n\t__be32 jr_command;\t \n\tu8     rsvd2[4];\n\t__be32 jr_status;\t \n\tu8     rsvd3[228];\n\n\t \n\t__be32 inbring_base_h;\t \n\t__be32 inbring_base_l;\t \n\t__be32 inbring_size;\t \n\tu8     rsvd4[4];\n\t__be32 inbring_slot_avail;  \n\tu8     rsvd5[4];\n\t__be32 inbring_add_job;\t \n\tu8     rsvd6[4];\n\t__be32 inbring_cnsmr_indx;  \n\tu8     rsvd7[220];\n\n\t \n\t__be32 oubring_base_h;\t \n\t__be32 oubring_base_l;\t \n\t__be32 oubring_size;\t \n\tu8     rsvd8[4];\n\t__be32 oubring_job_rmvd;  \n\tu8     rsvd9[4];\n\t__be32 oubring_slot_full;  \n\tu8     rsvd10[4];\n\t__be32 oubring_prdcr_indx;  \n};\n\n \nstruct fsl_re_move_cdb {\n\t__be32 cdb32;\n};\n\n \n#define FSL_RE_DPI_APPS_MASK\t\t0xC0000000\n#define FSL_RE_DPI_APPS_SHIFT\t\t30\n#define FSL_RE_DPI_REF_MASK\t\t0x30000000\n#define FSL_RE_DPI_REF_SHIFT\t\t28\n#define FSL_RE_DPI_GUARD_MASK\t\t0x0C000000\n#define FSL_RE_DPI_GUARD_SHIFT\t\t26\n#define FSL_RE_DPI_ATTR_MASK\t\t0x03000000\n#define FSL_RE_DPI_ATTR_SHIFT\t\t24\n#define FSL_RE_DPI_META_MASK\t\t0x0000FFFF\n\nstruct fsl_re_dpi {\n\t__be32 dpi32;\n\t__be32 ref;\n};\n\n \nstruct fsl_re_xor_cdb {\n\t__be32 cdb32;\n\tu8 gfm[16];\n\tstruct fsl_re_dpi dpi_dest_spec;\n\tstruct fsl_re_dpi dpi_src_spec[16];\n};\n\n \nstruct fsl_re_noop_cdb {\n\t__be32 cdb32;\n};\n\n \nstruct fsl_re_pq_cdb {\n\t__be32 cdb32;\n\tu8 gfm_q1[16];\n\tu8 gfm_q2[16];\n\tstruct fsl_re_dpi dpi_dest_spec[2];\n\tstruct fsl_re_dpi dpi_src_spec[16];\n};\n\n \n#define FSL_RE_CF_ADDR_HIGH_MASK\t0x000000FF\n#define FSL_RE_CF_EXT_MASK\t\t0x80000000\n#define FSL_RE_CF_EXT_SHIFT\t\t31\n#define FSL_RE_CF_FINAL_MASK\t\t0x40000000\n#define FSL_RE_CF_FINAL_SHIFT\t\t30\n#define FSL_RE_CF_LENGTH_MASK\t\t0x000FFFFF\n#define FSL_RE_CF_BPID_MASK\t\t0x00FF0000\n#define FSL_RE_CF_BPID_SHIFT\t\t16\n#define FSL_RE_CF_OFFSET_MASK\t\t0x00001FFF\n\nstruct fsl_re_cmpnd_frame {\n\t__be32 addr_high;\n\t__be32 addr_low;\n\t__be32 efrl32;\n\t__be32 rbro32;\n};\n\n \n#define FSL_RE_HWDESC_LIODN_MASK\t0x3F000000\n#define FSL_RE_HWDESC_LIODN_SHIFT\t24\n#define FSL_RE_HWDESC_BPID_MASK\t\t0x00FF0000\n#define FSL_RE_HWDESC_BPID_SHIFT\t16\n#define FSL_RE_HWDESC_ELIODN_MASK\t0x0000F000\n#define FSL_RE_HWDESC_ELIODN_SHIFT\t12\n#define FSL_RE_HWDESC_FMT_SHIFT\t\t29\n#define FSL_RE_HWDESC_FMT_MASK\t\t(0x3 << FSL_RE_HWDESC_FMT_SHIFT)\n\nstruct fsl_re_hw_desc {\n\t__be32 lbea32;\n\t__be32 addr_low;\n\t__be32 fmt32;\n\t__be32 status;\n};\n\n \nstruct fsl_re_drv_private {\n\tu8 total_chans;\n\tstruct dma_device dma_dev;\n\tstruct fsl_re_ctrl *re_regs;\n\tstruct fsl_re_chan *re_jrs[FSL_RE_MAX_CHANS];\n\tstruct dma_pool *cf_desc_pool;\n\tstruct dma_pool *hw_desc_pool;\n};\n\n \nstruct fsl_re_chan {\n\tchar name[16];\n\tspinlock_t desc_lock;  \n\tstruct list_head ack_q;   \n\tstruct list_head active_q;  \n\tstruct list_head submit_q;\n\tstruct list_head free_q;  \n\tstruct device *dev;\n\tstruct fsl_re_drv_private *re_dev;\n\tstruct dma_chan chan;\n\tstruct fsl_re_chan_cfg *jrregs;\n\tint irq;\n\tstruct tasklet_struct irqtask;\n\tu32 alloc_count;\n\n\t \n\tdma_addr_t inb_phys_addr;\n\tstruct fsl_re_hw_desc *inb_ring_virt_addr;\n\tu32 inb_count;\n\n\t \n\tdma_addr_t oub_phys_addr;\n\tstruct fsl_re_hw_desc *oub_ring_virt_addr;\n\tu32 oub_count;\n};\n\n \nstruct fsl_re_desc {\n\tstruct dma_async_tx_descriptor async_tx;\n\tstruct list_head node;\n\tstruct fsl_re_hw_desc hwdesc;\n\tstruct fsl_re_chan *re_chan;\n\n\t \n\tvoid *cf_addr;\n\tdma_addr_t cf_paddr;\n\n\tvoid *cdb_addr;\n\tdma_addr_t cdb_paddr;\n\tint status;\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}