Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Dec 16 14:25:35 2025
| Host         : LAPTOP-NKP96QE8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    16 |
| Minimum Number of register sites lost to control set restrictions |    78 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           31 |
| No           | No                    | Yes                    |              10 |            7 |
| No           | Yes                   | No                     |              20 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |             110 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                             | sw_IBUF[0]       |                1 |              1 |
|  clk_IBUF_BUFG |                             | data_mux         |                2 |              5 |
|  clk_IBUF_BUFG | vga_inst/anim_timer_reg[5]  | vga_inst/SR[0]   |                2 |              6 |
|  clk_IBUF_BUFG | vga_inst/rom_x_reg[0][0]    | sw_IBUF[0]       |                2 |             10 |
|  clk_IBUF_BUFG | vga_inst/ram2_y_reg[0][0]   | sw_IBUF[0]       |                4 |             10 |
|  clk_IBUF_BUFG | vga_inst/ram2_x_reg[0][0]   | sw_IBUF[0]       |                3 |             10 |
|  clk_IBUF_BUFG | vga_inst/ram1_y_reg[0][0]   | sw_IBUF[0]       |                4 |             10 |
|  clk_IBUF_BUFG | vga_inst/ram1_x_reg[0][0]   | sw_IBUF[0]       |                2 |             10 |
|  clk_IBUF_BUFG | vga_inst/cursor_y_reg[0][0] | sw_IBUF[0]       |                3 |             10 |
|  clk_IBUF_BUFG | vga_inst/cursor_x_reg[0][0] | sw_IBUF[0]       |                3 |             10 |
|  clk_IBUF_BUFG | vga_inst/E[0]               | sw_IBUF[0]       |                2 |             10 |
|  clk_25        |                             | sw_IBUF[0]       |                7 |             10 |
|  clk_25        | vga_inst/v_count            | sw_IBUF[0]       |                3 |             10 |
|  clk_IBUF_BUFG |                             | p_2_in           |                4 |             14 |
|  clk_IBUF_BUFG | cursor_x[3]_i_9_n_0         | btn_IBUF[0]      |                6 |             24 |
|  clk_IBUF_BUFG |                             |                  |               31 |             68 |
+----------------+-----------------------------+------------------+------------------+----------------+


