Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dbdf456d8a004f2d83c677ac613abe21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot seg_top_behav xil_defaultlib.seg_top xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 24 for port 'ip_ena' [C:/Users/Asus/Desktop/y23-g05/uvm/verif/seg_top.sv:20]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4100] "C:/Users/Asus/Desktop/y23-g05/uvm/uvm_project/seg_col.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Asus/Desktop/y23-g05/uvm/uvm_project/seg_col.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.seg_agent_pkg
Compiling package xil_defaultlib.configuration_pkg
WARNING: [XSIM 43-3373] "C:/Users/Asus/Desktop/y23-g05/uvm/verif/configuration/seg_config.sv" Line 51. System function $fgets is used as system task. This system function should have a LHS e.g. x=$fgets().
WARNING: [XSIM 43-3373] "C:/Users/Asus/Desktop/y23-g05/uvm/verif/configuration/seg_config.sv" Line 72. System function $fgets is used as system task. This system function should have a LHS e.g. x=$fgets().
WARNING: [XSIM 43-3373] "C:/Users/Asus/Desktop/y23-g05/uvm/verif/configuration/seg_config.sv" Line 94. System function $fgets is used as system task. This system function should have a LHS e.g. x=$fgets().
Compiling package xil_defaultlib.test_pkg
Compiling package xil_defaultlib.seg_axi_agent_pkg
Compiling package xil_defaultlib.seg_sequence_pkg
Compiling module xil_defaultlib.seg_interface
Compiling architecture arch_imp of entity xil_defaultlib.ip_v1_0_S00_AXI [ip_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_subsystem [memory_subsystem_default]
Compiling architecture behavioral of entity xil_defaultlib.ip [ip_default]
Compiling architecture arch_imp of entity xil_defaultlib.ip_v1_0 [ip_v1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling module xil_defaultlib.seg_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot seg_top_behav
