<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1_map.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jul 18 15:14:51 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2850 items scored, 0 timing errors detected.
Report:  138.504MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            256 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            1 unconstrained path found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2850 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.780ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[1]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.795ns  (26.4% logic, 73.6% route), 7 logic levels.

 Constraint Details:

      6.795ns physical path delay Packetiser/SLICE_187 to Streamer1/SLICE_180 meets
     20.000ns delay constraint less
      0.425ns LSR_SET requirement (totaling 19.575ns) by 12.780ns

 Physical Path Details:

      Data path Packetiser/SLICE_187 to Streamer1/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Packetiser/SLICE_187 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_260.A0 opRxStream.Destination_Q[1]
CTOF_DEL    ---     0.238 */SLICE_260.A0 to */SLICE_260.F0 Control/SLICE_260
ROUTE         1   e 0.908 */SLICE_260.F0 to   SLICE_217.A1 Control/State_srsts_0_a2_1_3[1]
CTOF_DEL    ---     0.238   SLICE_217.A1 to   SLICE_217.F1 SLICE_217
ROUTE         3   e 0.232   SLICE_217.F1 to   SLICE_217.A0 N_535
CTOF_DEL    ---     0.238   SLICE_217.A0 to   SLICE_217.F0 SLICE_217
ROUTE         2   e 0.908   SLICE_217.F0 to */SLICE_215.A1 Streamer1/N_618
CTOF_DEL    ---     0.238 */SLICE_215.A1 to */SLICE_215.F1 Streamer1/SLICE_215
ROUTE         2   e 0.232 */SLICE_215.F1 to */SLICE_215.A0 Streamer1/N_619
CTOF_DEL    ---     0.238 */SLICE_215.A0 to */SLICE_215.F0 Streamer1/SLICE_215
ROUTE         1   e 0.908 */SLICE_215.F0 to */SLICE_178.A1 Streamer1/N_251
CTOF_DEL    ---     0.238 */SLICE_178.A1 to */SLICE_178.F1 Streamer1/SLICE_178
ROUTE         1   e 0.908 */SLICE_178.F1 to *SLICE_180.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.795   (26.4% logic, 73.6% route), 7 logic levels.

Report:  138.504MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            256 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.939ns delay ipReset to Control/SLICE_79 (4.862ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_242.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_242.A1 to */SLICE_242.F1 Control/SLICE_242
ROUTE         2   e 0.908 */SLICE_242.F1 to */SLICE_219.A1 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_219.A1 to */SLICE_219.F1 Control/SLICE_219
ROUTE         5   e 0.232 */SLICE_219.F1 to */SLICE_219.A0 Control/opAddress_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_219.A0 to */SLICE_219.F0 Control/SLICE_219
ROUTE         1   e 0.908 */SLICE_219.F0 to *l/SLICE_79.C1 Control/N_500
CTOF_DEL    ---     0.238 *l/SLICE_79.C1 to *l/SLICE_79.F1 Control/SLICE_79
ROUTE         1   e 0.001 *l/SLICE_79.F1 to */SLICE_79.DI1 Control/State_nss[1] (to ipClk_c)
                  --------
                    4.862   (39.2% logic, 60.8% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.578ns delay ipReset to Streamer1/SLICE_180 (4.153ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_215.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Streamer1/SLICE_215
ROUTE         1   e 0.908 */SLICE_215.F0 to */SLICE_178.A1 Streamer1/N_251
CTOF_DEL    ---     0.238 */SLICE_178.A1 to */SLICE_178.F1 Streamer1/SLICE_178
ROUTE         1   e 0.908 */SLICE_178.F1 to *SLICE_180.LSR Streamer1/fb (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_141 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_237.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_237.B1 to */SLICE_237.F1 Packetiser/SLICE_237
ROUTE         6   e 0.908 */SLICE_237.F1 to */SLICE_250.A0 Packetiser/N_526
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 Packetiser/SLICE_250
ROUTE         1   e 0.908 */SLICE_250.F0 to */SLICE_141.C0 Packetiser/UART_TxData_13_0_iv_0_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_141.C0 to */SLICE_141.F0 Packetiser/SLICE_141
ROUTE         1   e 0.001 */SLICE_141.F0 to *SLICE_141.DI0 Packetiser/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_143 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_243.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_243.D1 to */SLICE_243.F1 Packetiser/SLICE_243
ROUTE         1   e 0.908 */SLICE_243.F1 to */SLICE_234.D0 Packetiser/rxState_srsts_i_a3_0_6[0]
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 Packetiser/SLICE_234
ROUTE         2   e 0.908 */SLICE_234.F0 to */SLICE_143.B0 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_143.B0 to */SLICE_143.F0 Packetiser/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 Packetiser/N_83_i (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_143 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_243.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_243.D1 to */SLICE_243.F1 Packetiser/SLICE_243
ROUTE         1   e 0.908 */SLICE_243.F1 to */SLICE_234.D0 Packetiser/rxState_srsts_i_a3_0_6[0]
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 Packetiser/SLICE_234
ROUTE         2   e 0.908 */SLICE_234.F0 to */SLICE_143.A1 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_143.A1 to */SLICE_143.F1 Packetiser/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 Packetiser/N_41s (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_138 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_236.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_236.B1 to */SLICE_236.F1 Packetiser/SLICE_236
ROUTE         6   e 0.908 */SLICE_236.F1 to */SLICE_237.B0 Packetiser/N_527
CTOF_DEL    ---     0.238 */SLICE_237.B0 to */SLICE_237.F0 Packetiser/SLICE_237
ROUTE         1   e 0.908 */SLICE_237.F0 to */SLICE_138.C1 Packetiser/UART_TxData_13_0_iv_0_0_0[1]
CTOF_DEL    ---     0.238 */SLICE_138.C1 to */SLICE_138.F1 Packetiser/SLICE_138
ROUTE         1   e 0.001 */SLICE_138.F1 to *SLICE_138.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_139 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_237.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_237.B1 to */SLICE_237.F1 Packetiser/SLICE_237
ROUTE         6   e 0.908 */SLICE_237.F1 to */SLICE_236.A0 Packetiser/N_526
CTOF_DEL    ---     0.238 */SLICE_236.A0 to */SLICE_236.F0 Packetiser/SLICE_236
ROUTE         1   e 0.908 */SLICE_236.F0 to */SLICE_139.C1 Packetiser/UART_TxData_13_0_iv_0_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_139.C1 to */SLICE_139.F1 Packetiser/SLICE_139
ROUTE         1   e 0.001 */SLICE_139.F1 to *SLICE_139.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_140 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_237.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_237.B1 to */SLICE_237.F1 Packetiser/SLICE_237
ROUTE         6   e 0.908 */SLICE_237.F1 to */SLICE_248.A1 Packetiser/N_526
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 Packetiser/SLICE_248
ROUTE         1   e 0.908 */SLICE_248.F1 to */SLICE_140.C1 Packetiser/UART_TxData_13_0_iv_0_0_0[5]
CTOF_DEL    ---     0.238 */SLICE_140.C1 to */SLICE_140.F1 Packetiser/SLICE_140
ROUTE         1   e 0.001 */SLICE_140.F1 to *SLICE_140.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_141 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_237.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_237.B1 to */SLICE_237.F1 Packetiser/SLICE_237
ROUTE         6   e 0.908 */SLICE_237.F1 to */SLICE_248.A0 Packetiser/N_526
CTOF_DEL    ---     0.238 */SLICE_248.A0 to */SLICE_248.F0 Packetiser/SLICE_248
ROUTE         1   e 0.908 */SLICE_248.F0 to */SLICE_141.C1 Packetiser/UART_TxData_13_0_iv_0_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_141.C1 to */SLICE_141.F1 Packetiser/SLICE_141
ROUTE         1   e 0.001 */SLICE_141.F1 to *SLICE_141.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_140 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_237.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_237.B1 to */SLICE_237.F1 Packetiser/SLICE_237
ROUTE         6   e 0.908 */SLICE_237.F1 to */SLICE_238.A0 Packetiser/N_526
CTOF_DEL    ---     0.238 */SLICE_238.A0 to */SLICE_238.F0 Packetiser/SLICE_238
ROUTE         1   e 0.908 */SLICE_238.F0 to */SLICE_140.C0 Packetiser/UART_TxData_13_0_iv_0_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_140.C0 to */SLICE_140.F0 Packetiser/SLICE_140
ROUTE         1   e 0.001 */SLICE_140.F0 to *SLICE_140.DI0 Packetiser/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.379ns delay ipReset to Control/SLICE_61 (4.153ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_242.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_242.A1 to */SLICE_242.F1 Control/SLICE_242
ROUTE         2   e 0.908 */SLICE_242.F1 to */SLICE_219.A1 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_219.A1 to */SLICE_219.F1 Control/SLICE_219
ROUTE         5   e 0.908 */SLICE_219.F1 to *l/SLICE_61.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.379ns delay ipReset to Control/SLICE_58 (4.153ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_242.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_242.A1 to */SLICE_242.F1 Control/SLICE_242
ROUTE         2   e 0.908 */SLICE_242.F1 to */SLICE_219.A1 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_219.A1 to */SLICE_219.F1 Control/SLICE_219
ROUTE         5   e 0.908 */SLICE_219.F1 to *l/SLICE_58.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.379ns delay ipReset to Control/SLICE_60 (4.153ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_242.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_242.A1 to */SLICE_242.F1 Control/SLICE_242
ROUTE         2   e 0.908 */SLICE_242.F1 to */SLICE_219.A1 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_219.A1 to */SLICE_219.F1 Control/SLICE_219
ROUTE         5   e 0.908 */SLICE_219.F1 to *l/SLICE_60.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.379ns delay ipReset to Control/SLICE_59 (4.153ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_242.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_242.A1 to */SLICE_242.F1 Control/SLICE_242
ROUTE         2   e 0.908 */SLICE_242.F1 to */SLICE_219.A1 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_219.A1 to */SLICE_219.F1 Control/SLICE_219
ROUTE         5   e 0.908 */SLICE_219.F1 to *l/SLICE_59.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.150ns delay ipReset to Packetiser/UART_Inst/SLICE_126 (4.073ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *t/SLICE_32.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_32.B0 to */SLICE_32.FCO Packetiser/UART_Inst/SLICE_32
ROUTE         1   e 0.001 */SLICE_32.FCO to */SLICE_31.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_31.FCI to */SLICE_31.FCO Packetiser/UART_Inst/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_30.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_30.FCI to */SLICE_30.FCO Packetiser/UART_Inst/SLICE_30
ROUTE         1   e 0.001 */SLICE_30.FCO to */SLICE_29.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_29.FCI to */SLICE_29.FCO Packetiser/UART_Inst/SLICE_29
ROUTE         1   e 0.001 */SLICE_29.FCO to */SLICE_28.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 */SLICE_28.FCI to *t/SLICE_28.F1 Packetiser/UART_Inst/SLICE_28
ROUTE         1   e 0.908 *t/SLICE_28.F1 to */SLICE_126.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_126.A0 to */SLICE_126.F0 Packetiser/UART_Inst/SLICE_126
ROUTE         1   e 0.001 */SLICE_126.F0 to *SLICE_126.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    4.073   (55.3% logic, 44.7% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.148ns delay ipReset to Packetiser/UART_Inst/SLICE_126 (4.071ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *t/SLICE_32.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_32.B0 to */SLICE_32.FCO Packetiser/UART_Inst/SLICE_32
ROUTE         1   e 0.001 */SLICE_32.FCO to */SLICE_31.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_31.FCI to */SLICE_31.FCO Packetiser/UART_Inst/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_30.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_30.FCI to */SLICE_30.FCO Packetiser/UART_Inst/SLICE_30
ROUTE         1   e 0.001 */SLICE_30.FCO to */SLICE_29.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_29.FCI to */SLICE_29.FCO Packetiser/UART_Inst/SLICE_29
ROUTE         1   e 0.001 */SLICE_29.FCO to */SLICE_28.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 */SLICE_28.FCI to */SLICE_28.FCO Packetiser/UART_Inst/SLICE_28
ROUTE         1   e 0.001 */SLICE_28.FCO to */SLICE_27.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 */SLICE_27.FCI to *t/SLICE_27.F0 Packetiser/UART_Inst/SLICE_27
ROUTE         1   e 0.908 *t/SLICE_27.F0 to */SLICE_126.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_126.A1 to */SLICE_126.F1 Packetiser/UART_Inst/SLICE_126
ROUTE         1   e 0.001 */SLICE_126.F1 to *SLICE_126.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    4.071   (55.2% logic, 44.8% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.082ns delay ipReset to Packetiser/UART_Inst/SLICE_125 (4.005ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *t/SLICE_32.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_32.B0 to */SLICE_32.FCO Packetiser/UART_Inst/SLICE_32
ROUTE         1   e 0.001 */SLICE_32.FCO to */SLICE_31.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_31.FCI to */SLICE_31.FCO Packetiser/UART_Inst/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_30.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_30.FCI to */SLICE_30.FCO Packetiser/UART_Inst/SLICE_30
ROUTE         1   e 0.001 */SLICE_30.FCO to */SLICE_29.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 */SLICE_29.FCI to *t/SLICE_29.F1 Packetiser/UART_Inst/SLICE_29
ROUTE         1   e 0.908 *t/SLICE_29.F1 to */SLICE_125.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_125.A0 to */SLICE_125.F0 Packetiser/UART_Inst/SLICE_125
ROUTE         1   e 0.001 */SLICE_125.F0 to *SLICE_125.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    4.005   (54.6% logic, 45.4% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.080ns delay ipReset to Packetiser/UART_Inst/SLICE_125 (4.003ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *t/SLICE_32.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_32.B0 to */SLICE_32.FCO Packetiser/UART_Inst/SLICE_32
ROUTE         1   e 0.001 */SLICE_32.FCO to */SLICE_31.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_31.FCI to */SLICE_31.FCO Packetiser/UART_Inst/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_30.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_30.FCI to */SLICE_30.FCO Packetiser/UART_Inst/SLICE_30
ROUTE         1   e 0.001 */SLICE_30.FCO to */SLICE_29.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_29.FCI to */SLICE_29.FCO Packetiser/UART_Inst/SLICE_29
ROUTE         1   e 0.001 */SLICE_29.FCO to */SLICE_28.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 */SLICE_28.FCI to *t/SLICE_28.F0 Packetiser/UART_Inst/SLICE_28
ROUTE         1   e 0.908 *t/SLICE_28.F0 to */SLICE_125.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_125.A1 to */SLICE_125.F1 Packetiser/UART_Inst/SLICE_125
ROUTE         1   e 0.001 */SLICE_125.F1 to *SLICE_125.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    4.003   (54.5% logic, 45.5% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.014ns delay ipReset to Packetiser/UART_Inst/SLICE_124 (3.937ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *t/SLICE_32.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_32.B0 to */SLICE_32.FCO Packetiser/UART_Inst/SLICE_32
ROUTE         1   e 0.001 */SLICE_32.FCO to */SLICE_31.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_31.FCI to */SLICE_31.FCO Packetiser/UART_Inst/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_30.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_30.FCI to *t/SLICE_30.F1 Packetiser/UART_Inst/SLICE_30
ROUTE         1   e 0.908 *t/SLICE_30.F1 to */SLICE_124.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_124.A0 to */SLICE_124.F0 Packetiser/UART_Inst/SLICE_124
ROUTE         1   e 0.001 */SLICE_124.F0 to *SLICE_124.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.937   (53.8% logic, 46.2% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.012ns delay ipReset to Packetiser/UART_Inst/SLICE_124 (3.935ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *t/SLICE_32.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_32.B0 to */SLICE_32.FCO Packetiser/UART_Inst/SLICE_32
ROUTE         1   e 0.001 */SLICE_32.FCO to */SLICE_31.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_31.FCI to */SLICE_31.FCO Packetiser/UART_Inst/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_30.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_30.FCI to */SLICE_30.FCO Packetiser/UART_Inst/SLICE_30
ROUTE         1   e 0.001 */SLICE_30.FCO to */SLICE_29.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 */SLICE_29.FCI to *t/SLICE_29.F0 Packetiser/UART_Inst/SLICE_29
ROUTE         1   e 0.908 *t/SLICE_29.F0 to */SLICE_124.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_124.A1 to */SLICE_124.F1 Packetiser/UART_Inst/SLICE_124
ROUTE         1   e 0.001 */SLICE_124.F1 to *SLICE_124.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.935   (53.7% logic, 46.3% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.946ns delay ipReset to Packetiser/UART_Inst/SLICE_123 (3.869ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *t/SLICE_32.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_32.B0 to */SLICE_32.FCO Packetiser/UART_Inst/SLICE_32
ROUTE         1   e 0.001 */SLICE_32.FCO to */SLICE_31.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_31.FCI to *t/SLICE_31.F1 Packetiser/UART_Inst/SLICE_31
ROUTE         1   e 0.908 *t/SLICE_31.F1 to */SLICE_123.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_123.A0 to */SLICE_123.F0 Packetiser/UART_Inst/SLICE_123
ROUTE         1   e 0.001 */SLICE_123.F0 to *SLICE_123.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.869   (53.0% logic, 47.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.944ns delay ipReset to Packetiser/UART_Inst/SLICE_123 (3.867ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *t/SLICE_32.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_32.B0 to */SLICE_32.FCO Packetiser/UART_Inst/SLICE_32
ROUTE         1   e 0.001 */SLICE_32.FCO to */SLICE_31.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_31.FCI to */SLICE_31.FCO Packetiser/UART_Inst/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_30.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_30.FCI to *t/SLICE_30.F0 Packetiser/UART_Inst/SLICE_30
ROUTE         1   e 0.908 *t/SLICE_30.F0 to */SLICE_123.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_123.A1 to */SLICE_123.F1 Packetiser/UART_Inst/SLICE_123
ROUTE         1   e 0.001 */SLICE_123.F1 to *SLICE_123.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.867   (53.0% logic, 47.0% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.876ns delay ipReset to Packetiser/UART_Inst/SLICE_122 (3.799ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *t/SLICE_32.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_32.B0 to */SLICE_32.FCO Packetiser/UART_Inst/SLICE_32
ROUTE         1   e 0.001 */SLICE_32.FCO to */SLICE_31.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_31.FCI to *t/SLICE_31.F0 Packetiser/UART_Inst/SLICE_31
ROUTE         1   e 0.908 *t/SLICE_31.F0 to */SLICE_122.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_122.A1 to */SLICE_122.F1 Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 */SLICE_122.F1 to *SLICE_122.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.799   (52.1% logic, 47.9% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to Packetiser/SLICE_142 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_233.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 Packetiser/SLICE_233
ROUTE         5   e 0.908 */SLICE_233.F0 to */SLICE_142.A1 Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 Packetiser/SLICE_142
ROUTE         1   e 0.232 */SLICE_142.F1 to */SLICE_142.A0 Packetiser/UART_TxSend_0_sqmuxa_1_i_0_0
CTOF_DEL    ---     0.238 */SLICE_142.A0 to */SLICE_142.F0 Packetiser/SLICE_142
ROUTE         1   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 Packetiser/fb_0 (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.452ns delay ipReset to Packetiser/UART_Inst/SLICE_122 (3.375ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *t/SLICE_32.B0 ipReset_c
CTOF1_DEL   ---     0.367 *t/SLICE_32.B0 to *t/SLICE_32.F1 Packetiser/UART_Inst/SLICE_32
ROUTE         1   e 0.908 *t/SLICE_32.F1 to */SLICE_122.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_122.A0 to */SLICE_122.F0 Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 */SLICE_122.F0 to *SLICE_122.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.375   (46.2% logic, 53.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_111 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_228.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.C0 to */SLICE_228.F0 Packetiser/UART_Inst/SLICE_228
ROUTE         2   e 0.908 */SLICE_228.F0 to *SLICE_111.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_94 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_276.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.B0 to */SLICE_276.F0 Packetiser/SLICE_276
ROUTE         4   e 0.908 */SLICE_276.F0 to */SLICE_94.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_108 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_247.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.A1 to */SLICE_247.F1 Packetiser/UART_Inst/SLICE_247
ROUTE         2   e 0.908 */SLICE_247.F1 to *SLICE_108.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_62 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_242.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_242.A1 to */SLICE_242.F1 Control/SLICE_242
ROUTE         2   e 0.908 */SLICE_242.F1 to */SLICE_62.LSR Control/opAddress_0_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_110 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_228.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.C0 to */SLICE_228.F0 Packetiser/UART_Inst/SLICE_228
ROUTE         2   e 0.908 */SLICE_228.F0 to *SLICE_110.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_93 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_276.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.B0 to */SLICE_276.F0 Packetiser/SLICE_276
ROUTE         4   e 0.908 */SLICE_276.F0 to */SLICE_93.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_196 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_276.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.B0 to */SLICE_276.F0 Packetiser/SLICE_276
ROUTE         4   e 0.908 */SLICE_276.F0 to *SLICE_196.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_181 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_216.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_216.B0 to */SLICE_216.F0 Packetiser/SLICE_216
ROUTE         1   e 0.908 */SLICE_216.F0 to *SLICE_181.LSR Packetiser/fb (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_109 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_247.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.A1 to */SLICE_247.F1 Packetiser/UART_Inst/SLICE_247
ROUTE         2   e 0.908 */SLICE_247.F1 to *SLICE_109.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_136 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_229.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_229.C0 to */SLICE_229.F0 Packetiser/UART_Inst/SLICE_229
ROUTE         1   e 0.908 */SLICE_229.F0 to *SLICE_136.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to Packetiser/SLICE_139 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_230.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 Packetiser/SLICE_230
ROUTE         1   e 0.908 */SLICE_230.F1 to */SLICE_139.B0 Packetiser/UART_TxData_13_0_iv_0_0_1[2]
CTOF_DEL    ---     0.238 */SLICE_139.B0 to */SLICE_139.F0 Packetiser/SLICE_139
ROUTE         1   e 0.001 */SLICE_139.F0 to *SLICE_139.DI0 Packetiser/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to Packetiser/SLICE_138 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_231.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 Packetiser/SLICE_231
ROUTE         1   e 0.908 */SLICE_231.F1 to */SLICE_138.B0 Packetiser/UART_TxData_13_0_iv_0_0_1[0]
CTOF_DEL    ---     0.238 */SLICE_138.B0 to */SLICE_138.F0 Packetiser/SLICE_138
ROUTE         1   e 0.001 */SLICE_138.F0 to *SLICE_138.DI0 Packetiser/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_64 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_64.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_128 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_245.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_245.C1 to */SLICE_245.F1 Packetiser/UART_Inst/SLICE_245
ROUTE         4   e 0.908 */SLICE_245.F1 to */SLICE_128.CE Packetiser/UART_Inst/N_169 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_132 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_136.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_136.D0 to */SLICE_136.F0 Packetiser/UART_Inst/SLICE_136
ROUTE         5   e 0.908 */SLICE_136.F0 to */SLICE_132.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_129 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_245.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_245.C1 to */SLICE_245.F1 Packetiser/UART_Inst/SLICE_245
ROUTE         4   e 0.908 */SLICE_245.F1 to */SLICE_129.CE Packetiser/UART_Inst/N_169 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_133 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_136.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_136.D0 to */SLICE_136.F0 Packetiser/UART_Inst/SLICE_136
ROUTE         5   e 0.908 */SLICE_136.F0 to */SLICE_133.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_101 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to */SLICE_101.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_104 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to */SLICE_104.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_105 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to */SLICE_105.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_130 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_245.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_245.C1 to */SLICE_245.F1 Packetiser/UART_Inst/SLICE_245
ROUTE         4   e 0.908 */SLICE_245.F1 to */SLICE_130.CE Packetiser/UART_Inst/N_169 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_134 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_136.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_136.D0 to */SLICE_136.F0 Packetiser/UART_Inst/SLICE_136
ROUTE         5   e 0.908 */SLICE_136.F0 to */SLICE_134.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_106 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to */SLICE_106.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_40 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_272.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.C0 to */SLICE_272.F0 Packetiser/SLICE_272
ROUTE         5   e 0.908 */SLICE_272.F0 to *r/SLICE_40.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_268 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to */SLICE_268.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_188 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_271.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_271.C0 to */SLICE_271.F0 Packetiser/SLICE_271
ROUTE         4   e 0.908 */SLICE_271.F0 to */SLICE_188.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_194 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_273.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_273.C0 to */SLICE_273.F0 Packetiser/SLICE_273
ROUTE         4   e 0.908 */SLICE_273.F0 to */SLICE_194.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_68 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_68.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_213 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_270.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C0 to */SLICE_270.F0 Packetiser/SLICE_270
ROUTE         4   e 0.908 */SLICE_270.F0 to */SLICE_213.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_211 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_270.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C0 to */SLICE_270.F0 Packetiser/SLICE_270
ROUTE         4   e 0.908 */SLICE_270.F0 to */SLICE_211.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_66 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_66.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_67 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_67.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_71 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_71.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_75 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_75.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_76 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_76.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_83 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_83.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_87 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_87.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_91 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_91.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_70 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_70.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_74 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_74.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_78 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_78.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_207 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_221.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_221.D0 to */SLICE_221.F0 Control/SLICE_221
ROUTE         4   e 0.908 */SLICE_221.F0 to */SLICE_207.CE Control/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_37 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_272.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.C0 to */SLICE_272.F0 Packetiser/SLICE_272
ROUTE         5   e 0.908 */SLICE_272.F0 to *r/SLICE_37.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_149 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_272.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.C0 to */SLICE_272.F0 Packetiser/SLICE_272
ROUTE         5   e 0.908 */SLICE_272.F0 to */SLICE_149.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_72 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_72.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_38 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_272.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.C0 to */SLICE_272.F0 Packetiser/SLICE_272
ROUTE         5   e 0.908 */SLICE_272.F0 to *r/SLICE_38.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_190 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_271.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_271.C0 to */SLICE_271.F0 Packetiser/SLICE_271
ROUTE         4   e 0.908 */SLICE_271.F0 to */SLICE_190.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_138 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_233.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 Packetiser/SLICE_233
ROUTE         5   e 0.908 */SLICE_233.F0 to */SLICE_138.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_63 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_63.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_140 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_233.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 Packetiser/SLICE_233
ROUTE         5   e 0.908 */SLICE_233.F0 to */SLICE_140.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_198 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_259.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.A0 to */SLICE_259.F0 Control/SLICE_259
ROUTE         8   e 0.908 */SLICE_259.F0 to */SLICE_198.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_118 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_226.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_226.B0 to */SLICE_226.F0 Packetiser/UART_Inst/SLICE_226
ROUTE         4   e 0.908 */SLICE_226.F0 to */SLICE_118.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_202 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_259.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.A0 to */SLICE_259.F0 Control/SLICE_259
ROUTE         8   e 0.908 */SLICE_259.F0 to */SLICE_202.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_141 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_233.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 Packetiser/SLICE_233
ROUTE         5   e 0.908 */SLICE_233.F0 to */SLICE_141.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_200 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_259.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.A0 to */SLICE_259.F0 Control/SLICE_259
ROUTE         8   e 0.908 */SLICE_259.F0 to */SLICE_200.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_119 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_226.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_226.B0 to */SLICE_226.F0 Packetiser/UART_Inst/SLICE_226
ROUTE         4   e 0.908 */SLICE_226.F0 to */SLICE_119.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_205 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_259.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.A0 to */SLICE_259.F0 Control/SLICE_259
ROUTE         8   e 0.908 */SLICE_259.F0 to */SLICE_205.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_96 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to *r/SLICE_96.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_197 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_259.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.A0 to */SLICE_259.F0 Control/SLICE_259
ROUTE         8   e 0.908 */SLICE_259.F0 to */SLICE_197.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_95 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to *r/SLICE_95.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_80 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_80.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_100 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to */SLICE_100.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_84 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_84.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_136 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_225.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_225.A0 to */SLICE_225.F0 Packetiser/UART_Inst/SLICE_225
ROUTE         1   e 0.908 */SLICE_225.F0 to */SLICE_136.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_88 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_88.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_120 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_226.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_226.B0 to */SLICE_226.F0 Packetiser/UART_Inst/SLICE_226
ROUTE         4   e 0.908 */SLICE_226.F0 to */SLICE_120.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_182 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to */SLICE_182.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_97 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to *r/SLICE_97.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_203 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_259.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.A0 to */SLICE_259.F0 Control/SLICE_259
ROUTE         8   e 0.908 */SLICE_259.F0 to */SLICE_203.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_191 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_269.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_269.B0 to */SLICE_269.F0 Packetiser/SLICE_269
ROUTE         2   e 0.908 */SLICE_269.F0 to */SLICE_191.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_81 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_81.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_99 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to *r/SLICE_99.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_85 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_85.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_193 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_273.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_273.C0 to */SLICE_273.F0 Packetiser/SLICE_273
ROUTE         4   e 0.908 */SLICE_273.F0 to */SLICE_193.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_89 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_89.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_214 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_270.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C0 to */SLICE_270.F0 Packetiser/SLICE_270
ROUTE         4   e 0.908 */SLICE_270.F0 to */SLICE_214.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_183 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to */SLICE_183.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_189 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_271.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_271.C0 to */SLICE_271.F0 Packetiser/SLICE_271
ROUTE         4   e 0.908 */SLICE_271.F0 to */SLICE_189.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_208 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_221.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_221.D0 to */SLICE_221.F0 Control/SLICE_221
ROUTE         4   e 0.908 */SLICE_221.F0 to */SLICE_208.CE Control/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_195 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_273.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_273.C0 to */SLICE_273.F0 Packetiser/SLICE_273
ROUTE         4   e 0.908 */SLICE_273.F0 to */SLICE_195.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_185 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to */SLICE_185.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_210 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_221.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_221.D0 to */SLICE_221.F0 Control/SLICE_221
ROUTE         4   e 0.908 */SLICE_221.F0 to */SLICE_210.CE Control/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_196 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_269.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_269.B0 to */SLICE_269.F0 Packetiser/SLICE_269
ROUTE         2   e 0.908 */SLICE_269.F0 to */SLICE_196.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_135 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_136.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_136.D0 to */SLICE_136.F0 Packetiser/UART_Inst/SLICE_136
ROUTE         5   e 0.908 */SLICE_136.F0 to */SLICE_135.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_127 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_245.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_245.C1 to */SLICE_245.F1 Packetiser/UART_Inst/SLICE_245
ROUTE         4   e 0.908 */SLICE_245.F1 to */SLICE_127.CE Packetiser/UART_Inst/N_169 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_117 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_226.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_226.B0 to */SLICE_226.F0 Packetiser/UART_Inst/SLICE_226
ROUTE         4   e 0.908 */SLICE_226.F0 to */SLICE_117.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_235 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_246.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_246.C1 to */SLICE_246.F1 Packetiser/UART_Inst/SLICE_246
ROUTE         1   e 0.908 */SLICE_246.F1 to */SLICE_235.CE Packetiser/UART_Inst/N_35 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_73 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_73.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_82 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_82.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_184 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to */SLICE_184.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_98 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to *r/SLICE_98.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_107 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to */SLICE_107.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_192 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_273.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_273.C0 to */SLICE_273.F0 Packetiser/SLICE_273
ROUTE         4   e 0.908 */SLICE_273.F0 to */SLICE_192.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_187 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_271.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_271.C0 to */SLICE_271.F0 Packetiser/SLICE_271
ROUTE         4   e 0.908 */SLICE_271.F0 to */SLICE_187.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_86 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_86.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_65 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_65.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_204 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_259.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.A0 to */SLICE_259.F0 Control/SLICE_259
ROUTE         8   e 0.908 */SLICE_259.F0 to */SLICE_204.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_90 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_249.A1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_249.A1 to   SLICE_249.F1 SLICE_249
ROUTE        16   e 0.908   SLICE_249.F1 to *l/SLICE_90.CE Control/N_240_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_209 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_221.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_221.D0 to */SLICE_221.F0 Control/SLICE_221
ROUTE         4   e 0.908 */SLICE_221.F0 to */SLICE_209.CE Control/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_77 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_77.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_102 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_224.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE        13   e 0.908 */SLICE_224.F1 to */SLICE_102.CE Packetiser/N_76_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_39 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_272.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.C0 to */SLICE_272.F0 Packetiser/SLICE_272
ROUTE         5   e 0.908 */SLICE_272.F0 to *r/SLICE_39.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_69 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_241.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.D1 to */SLICE_241.F1 Control/SLICE_241
ROUTE        16   e 0.908 */SLICE_241.F1 to *l/SLICE_69.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_139 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_233.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 Packetiser/SLICE_233
ROUTE         5   e 0.908 */SLICE_233.F0 to */SLICE_139.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_199 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_259.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.A0 to */SLICE_259.F0 Control/SLICE_259
ROUTE         8   e 0.908 */SLICE_259.F0 to */SLICE_199.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_212 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_270.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C0 to */SLICE_270.F0 Packetiser/SLICE_270
ROUTE         4   e 0.908 */SLICE_270.F0 to */SLICE_212.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.211ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_227.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_227.C0 to */SLICE_227.F0 Packetiser/UART_Inst/SLICE_227
ROUTE         1   e 0.908 */SLICE_227.F0 to *_Tx_MGIOL.LSR N_187_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.208ns delay ipReset to ipReset_MGIOL (3.007ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_276.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.B0 to */SLICE_276.F0 Packetiser/SLICE_276
ROUTE         4   e 0.908 */SLICE_276.F0 to *set_MGIOL.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.107ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_264.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 Packetiser/UART_Inst/SLICE_264
ROUTE         1   e 0.908 */SLICE_264.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.049ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_263.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_263.B0 to */SLICE_263.F0 Packetiser/UART_Inst/SLICE_263
ROUTE         1   e 0.908 */SLICE_263.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.044ns delay ipReset to ipReset_MGIOL (3.007ns delay and 0.037ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_196.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_196.A1 to */SLICE_196.F1 Packetiser/SLICE_196
ROUTE         1   e 0.908 */SLICE_196.F1 to *eset_MGIOL.CE Packetiser.N_113_1_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.936ns delay ipReset to Packetiser/SLICE_37 (2.859ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_40.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_40.B0 to */SLICE_40.FCO Packetiser/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_39.FCI to */SLICE_39.FCO Packetiser/SLICE_39
ROUTE         1   e 0.001 */SLICE_39.FCO to */SLICE_38.FCI Packetiser/un1_BytesReceived_3_a_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_38.FCI to */SLICE_38.FCO Packetiser/SLICE_38
ROUTE         1   e 0.001 */SLICE_38.FCO to */SLICE_37.FCI Packetiser/un1_BytesReceived_3_a_4_cry_6
FCITOF1_DE  ---     0.310 */SLICE_37.FCI to *r/SLICE_37.F1 Packetiser/SLICE_37
ROUTE         1   e 0.001 *r/SLICE_37.F1 to */SLICE_37.DI1 Packetiser/un1_BytesReceived_3_a_4_0[8] (to ipClk_c)
                  --------
                    2.859   (68.1% logic, 31.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.868ns delay ipReset to Packetiser/SLICE_38 (2.791ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_40.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_40.B0 to */SLICE_40.FCO Packetiser/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_39.FCI to */SLICE_39.FCO Packetiser/SLICE_39
ROUTE         1   e 0.001 */SLICE_39.FCO to */SLICE_38.FCI Packetiser/un1_BytesReceived_3_a_4_cry_4
FCITOF1_DE  ---     0.310 */SLICE_38.FCI to *r/SLICE_38.F1 Packetiser/SLICE_38
ROUTE         1   e 0.001 *r/SLICE_38.F1 to */SLICE_38.DI1 Packetiser/un1_BytesReceived_3_a_4_0[6] (to ipClk_c)
                  --------
                    2.791   (67.4% logic, 32.6% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.866ns delay ipReset to Packetiser/SLICE_37 (2.789ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_40.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_40.B0 to */SLICE_40.FCO Packetiser/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_39.FCI to */SLICE_39.FCO Packetiser/SLICE_39
ROUTE         1   e 0.001 */SLICE_39.FCO to */SLICE_38.FCI Packetiser/un1_BytesReceived_3_a_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_38.FCI to */SLICE_38.FCO Packetiser/SLICE_38
ROUTE         1   e 0.001 */SLICE_38.FCO to */SLICE_37.FCI Packetiser/un1_BytesReceived_3_a_4_cry_6
FCITOF0_DE  ---     0.240 */SLICE_37.FCI to *r/SLICE_37.F0 Packetiser/SLICE_37
ROUTE         1   e 0.001 *r/SLICE_37.F0 to */SLICE_37.DI0 Packetiser/un1_BytesReceived_3_a_4_0[7] (to ipClk_c)
                  --------
                    2.789   (67.3% logic, 32.7% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.800ns delay ipReset to Packetiser/SLICE_39 (2.723ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_40.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_40.B0 to */SLICE_40.FCO Packetiser/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_39.FCI to *r/SLICE_39.F1 Packetiser/SLICE_39
ROUTE         1   e 0.001 *r/SLICE_39.F1 to */SLICE_39.DI1 Packetiser/un1_BytesReceived_3_a_4_0[4] (to ipClk_c)
                  --------
                    2.723   (66.6% logic, 33.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.798ns delay ipReset to Packetiser/SLICE_38 (2.721ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_40.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_40.B0 to */SLICE_40.FCO Packetiser/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_39.FCI to */SLICE_39.FCO Packetiser/SLICE_39
ROUTE         1   e 0.001 */SLICE_39.FCO to */SLICE_38.FCI Packetiser/un1_BytesReceived_3_a_4_cry_4
FCITOF0_DE  ---     0.240 */SLICE_38.FCI to *r/SLICE_38.F0 Packetiser/SLICE_38
ROUTE         1   e 0.001 *r/SLICE_38.F0 to */SLICE_38.DI0 Packetiser/un1_BytesReceived_3_a_4_0[5] (to ipClk_c)
                  --------
                    2.721   (66.5% logic, 33.5% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.754ns delay ipReset to ipReset_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.754ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.730ns delay ipReset to Packetiser/SLICE_39 (2.653ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_40.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_40.B0 to */SLICE_40.FCO Packetiser/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_39.FCI to *r/SLICE_39.F0 Packetiser/SLICE_39
ROUTE         1   e 0.001 *r/SLICE_39.F0 to */SLICE_39.DI0 Packetiser/un1_BytesReceived_3_a_4_0[3] (to ipClk_c)
                  --------
                    2.653   (65.7% logic, 34.3% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.647ns delay ipReset to Packetiser/SLICE_145 (2.570ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_145.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_145.D1 to */SLICE_145.F1 Packetiser/SLICE_145
ROUTE         1   e 0.232 */SLICE_145.F1 to */SLICE_145.D0 Packetiser/rxState_srsts_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_145.D0 to */SLICE_145.F0 Packetiser/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 Packetiser/N_90_i (to ipClk_c)
                  --------
                    2.570   (55.6% logic, 44.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.647ns delay ipReset to Streamer1/SLICE_180 (2.570ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_180.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_180.C1 to */SLICE_180.F1 Streamer1/SLICE_180
ROUTE         1   e 0.232 */SLICE_180.F1 to */SLICE_180.A0 Streamer1/N_512
CTOF_DEL    ---     0.238 */SLICE_180.A0 to */SLICE_180.F0 Streamer1/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Streamer1/wUpper_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.570   (55.6% logic, 44.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.617ns delay ipReset to Packetiser/SLICE_40 (2.540ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_41.B1 ipReset_c
C1TOFCO_DE  ---     0.367 *r/SLICE_41.B1 to */SLICE_41.FCO Packetiser/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI Packetiser/un1_BytesReceived_3_a_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_40.FCI to *r/SLICE_40.F1 Packetiser/SLICE_40
ROUTE         1   e 0.001 *r/SLICE_40.F1 to */SLICE_40.DI1 Packetiser/un1_BytesReceived_3_a_4_0[2] (to ipClk_c)
                  --------
                    2.540   (64.2% logic, 35.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.547ns delay ipReset to Packetiser/SLICE_40 (2.470ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_41.B1 ipReset_c
C1TOFCO_DE  ---     0.367 *r/SLICE_41.B1 to */SLICE_41.FCO Packetiser/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI Packetiser/un1_BytesReceived_3_a_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_40.FCI to *r/SLICE_40.F0 Packetiser/SLICE_40
ROUTE         1   e 0.001 *r/SLICE_40.F0 to */SLICE_40.DI0 Packetiser/un1_BytesReceived_3_a_4_0[1] (to ipClk_c)
                  --------
                    2.470   (63.2% logic, 36.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[0] to Register/SLICE_150 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to */SLICE_150.C0 ipBtn_c[0]
CTOOFX_DEL  ---     0.399 */SLICE_150.C0 to *LICE_150.OFX0 Register/SLICE_150
ROUTE         1   e 0.001 *LICE_150.OFX0 to *SLICE_150.DI0 Register/opRdData_6[0] (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[1] to Register/SLICE_151 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to */SLICE_151.C0 ipBtn_c[1]
CTOOFX_DEL  ---     0.399 */SLICE_151.C0 to *LICE_151.OFX0 Register/SLICE_151
ROUTE         1   e 0.001 *LICE_151.OFX0 to *SLICE_151.DI0 Register/opRdData_6[1] (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[2] to Register/SLICE_152 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to */SLICE_152.C0 ipBtn_c[2]
CTOOFX_DEL  ---     0.399 */SLICE_152.C0 to *LICE_152.OFX0 Register/SLICE_152
ROUTE         1   e 0.001 *LICE_152.OFX0 to *SLICE_152.DI0 Register/opRdData_6[2] (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[3] to Register/SLICE_153 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to */SLICE_153.C0 ipBtn_c[3]
CTOOFX_DEL  ---     0.399 */SLICE_153.C0 to *LICE_153.OFX0 Register/SLICE_153
ROUTE         1   e 0.001 *LICE_153.OFX0 to *SLICE_153.DI0 Register/opRdData_6[3] (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_169 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to  SLICE_169.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_42 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_42.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_43 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_43.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_44 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_44.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_45 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_45.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_46 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_46.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_47 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_47.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_48 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_48.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_49 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_49.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_50 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_50.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_51 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_51.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_52 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_52.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_53 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_53.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_54 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_54.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_55 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_55.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_56 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_56.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_57 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_57.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_142 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_142.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_195 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_195.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_211 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_211.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_213 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_213.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_214 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_214.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_187 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_187.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_67 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_67.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_63 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_63.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_194 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_194.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_71 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_71.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_73 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_73.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_74 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_74.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_189 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_189.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_192 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_192.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_69 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_69.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Streamer1/SLICE_177 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_177.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_66 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_66.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_65 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_65.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_70 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_70.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Streamer1/SLICE_178 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_178.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_190 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_190.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_235 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_235.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_193 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_193.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_212 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_212.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_68 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_68.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_149 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_149.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_64 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_64.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_72 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_72.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_188 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *SLICE_188.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to SLICE_174 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to   SLICE_174.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_174.A0 to   SLICE_174.F0 SLICE_174
ROUTE         1   e 0.001   SLICE_174.F0 to  SLICE_174.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_146 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_146.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_146.C0 to */SLICE_146.F0 Packetiser/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_62 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_62.D1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_62.D1 to *l/SLICE_62.F1 Control/SLICE_62
ROUTE         1   e 0.001 *l/SLICE_62.F1 to */SLICE_62.DI1 Control/BytesWritten_8[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_77 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_77.C1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_77.C1 to *l/SLICE_77.F1 Control/SLICE_77
ROUTE         1   e 0.001 *l/SLICE_77.F1 to */SLICE_77.DI1 Control/OutputData_RNO[29] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_127 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_127.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_127.D1 to */SLICE_127.F1 Packetiser/UART_Inst/SLICE_127
ROUTE         1   e 0.001 */SLICE_127.F1 to *SLICE_127.DI1 Packetiser/UART_Inst/N_173_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_117 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_117.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_117.C0 to */SLICE_117.F0 Packetiser/UART_Inst/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F0 to *SLICE_117.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_76 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_76.C0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_76.C0 to *l/SLICE_76.F0 Control/SLICE_76
ROUTE         1   e 0.001 *l/SLICE_76.F0 to */SLICE_76.DI0 Control/N_591 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_78 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_78.C0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_78.C0 to *l/SLICE_78.F0 Control/SLICE_78
ROUTE         1   e 0.001 *l/SLICE_78.F0 to */SLICE_78.DI0 Control/OutputData_RNO[30] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_79 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_79.D0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_79.D0 to *l/SLICE_79.F0 Control/SLICE_79
ROUTE         1   e 0.001 *l/SLICE_79.F0 to */SLICE_79.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_148 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_148.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_148.D0 to */SLICE_148.F0 Packetiser/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 Packetiser/N_205_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_131 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_131.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_131.D0 to */SLICE_131.F0 Packetiser/UART_Inst/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_148 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_148.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_148.D1 to */SLICE_148.F1 Packetiser/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F1 to *SLICE_148.DI1 Packetiser/N_203_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_196 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_196.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_196.C0 to */SLICE_196.F0 Packetiser/SLICE_196
ROUTE         1   e 0.001 */SLICE_196.F0 to *SLICE_196.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_75 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_75.C1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_75.C1 to *l/SLICE_75.F1 Control/SLICE_75
ROUTE         1   e 0.001 *l/SLICE_75.F1 to */SLICE_75.DI1 Control/N_584 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_94 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_94.D0 ipReset_c
CTOF_DEL    ---     0.238 *r/SLICE_94.D0 to *r/SLICE_94.F0 Packetiser/SLICE_94
ROUTE         1   e 0.001 *r/SLICE_94.F0 to */SLICE_94.DI0 Packetiser/BytesReceived_5[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_119 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_119.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_119.C1 to */SLICE_119.F1 Packetiser/UART_Inst/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F1 to *SLICE_119.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Streamer1/SLICE_179 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_179.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_179.C0 to */SLICE_179.F0 Streamer1/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 Streamer1/N_37s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_118 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_118.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_118.C0 to */SLICE_118.F0 Packetiser/UART_Inst/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_120 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_120.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_120.C0 to */SLICE_120.F0 Packetiser/UART_Inst/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F0 to *SLICE_120.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_146 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_146.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_146.D1 to */SLICE_146.F1 Packetiser/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F1 to *SLICE_146.DI1 Packetiser/N_211_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_76 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_76.C1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_76.C1 to *l/SLICE_76.F1 Control/SLICE_76
ROUTE         1   e 0.001 *l/SLICE_76.F1 to */SLICE_76.DI1 Control/N_598 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_129 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_129.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_129.D1 to */SLICE_129.F1 Packetiser/UART_Inst/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F1 to *SLICE_129.DI1 Packetiser/UART_Inst/N_181_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_147 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_147.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Packetiser/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F1 to *SLICE_147.DI1 Packetiser/N_207_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_144 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_144.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_144.D1 to */SLICE_144.F1 Packetiser/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 Packetiser/N_88_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_130 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_130.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_130.D0 to */SLICE_130.F0 Packetiser/UART_Inst/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 Packetiser/UART_Inst/N_183_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_93 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_93.C1 ipReset_c
CTOF_DEL    ---     0.238 *r/SLICE_93.C1 to *r/SLICE_93.F1 Packetiser/SLICE_93
ROUTE         1   e 0.001 *r/SLICE_93.F1 to */SLICE_93.DI1 Packetiser/BytesReceived_5[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_78 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_78.C1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_78.C1 to *l/SLICE_78.F1 Control/SLICE_78
ROUTE         1   e 0.001 *l/SLICE_78.F1 to */SLICE_78.DI1 Control/N_626 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_130 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_130.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_130.C1 to */SLICE_130.F1 Packetiser/UART_Inst/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 Packetiser/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_92 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_92.D0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_92.D0 to *l/SLICE_92.F0 Control/SLICE_92
ROUTE         1   e 0.001 *l/SLICE_92.F0 to */SLICE_92.DI0 Control/N_26s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_191 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_191.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_191.C0 to */SLICE_191.F0 Packetiser/SLICE_191
ROUTE         1   e 0.001 */SLICE_191.F0 to *SLICE_191.DI0 Packetiser/N_134_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_181 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_181.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_181.C0 to */SLICE_181.F0 Packetiser/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Packetiser/N_31_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_136 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_136.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_136.D0 to */SLICE_136.F0 Packetiser/UART_Inst/SLICE_136
ROUTE         5   e 0.001 */SLICE_136.F0 to *SLICE_136.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_117 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_117.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_117.C1 to */SLICE_117.F1 Packetiser/UART_Inst/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F1 to *SLICE_117.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_92 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_92.D1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_92.D1 to *l/SLICE_92.F1 Control/SLICE_92
ROUTE         1   e 0.001 *l/SLICE_92.F1 to */SLICE_92.DI1 Control/N_27s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_119 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_119.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_119.C0 to */SLICE_119.F0 Packetiser/UART_Inst/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F0 to *SLICE_119.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_128 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_128.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_128.D0 to */SLICE_128.F0 Packetiser/UART_Inst/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F0 to *SLICE_128.DI0 Packetiser/UART_Inst/N_175_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_128 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_128.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_128.D1 to */SLICE_128.F1 Packetiser/UART_Inst/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F1 to *SLICE_128.DI1 Packetiser/UART_Inst/N_177_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Streamer1/SLICE_178 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_178.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_178.C0 to */SLICE_178.F0 Streamer1/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 Streamer1/N_248_i_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_127 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_127.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_127.D0 to */SLICE_127.F0 Packetiser/UART_Inst/SLICE_127
ROUTE         1   e 0.001 */SLICE_127.F0 to *SLICE_127.DI0 Packetiser/UART_Inst/N_171_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_62 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_62.C0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_62.C0 to *l/SLICE_62.F0 Control/SLICE_62
ROUTE         1   e 0.001 *l/SLICE_62.F0 to */SLICE_62.DI0 Control/N_242_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_129 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_129.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_129.D0 to */SLICE_129.F0 Packetiser/UART_Inst/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F0 to *SLICE_129.DI0 Packetiser/UART_Inst/N_179_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_120 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_120.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_120.C1 to */SLICE_120.F1 Packetiser/UART_Inst/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F1 to *SLICE_120.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_77 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_77.C0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_77.C0 to *l/SLICE_77.F0 Control/SLICE_77
ROUTE         1   e 0.001 *l/SLICE_77.F0 to */SLICE_77.DI0 Control/OutputData_RNO[28] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_75 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *l/SLICE_75.C0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_75.C0 to *l/SLICE_75.F0 Control/SLICE_75
ROUTE         1   e 0.001 *l/SLICE_75.F0 to */SLICE_75.DI0 Control/N_577 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_118 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_118.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_118.C1 to */SLICE_118.F1 Packetiser/UART_Inst/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F1 to *SLICE_118.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_147 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_147.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_147.D0 to */SLICE_147.F0 Packetiser/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Packetiser/N_209_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_144 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_144.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_144.D0 to */SLICE_144.F0 Packetiser/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_93 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *r/SLICE_93.D0 ipReset_c
CTOF_DEL    ---     0.238 *r/SLICE_93.D0 to *r/SLICE_93.F0 Packetiser/SLICE_93
ROUTE         1   e 0.001 *r/SLICE_93.F0 to */SLICE_93.DI0 Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_121 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_121.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_121.D0 to */SLICE_121.F0 Packetiser/UART_Inst/SLICE_121
ROUTE         1   e 0.001 */SLICE_121.F0 to *SLICE_121.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_116 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_116.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_114 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_114.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_112 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_112.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_115 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_115.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_206 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_206.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_201 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_201.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_186 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_186.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_113 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to */SLICE_113.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.062ns delay ipReset to ipUART_Rx_MGIOL (1.861ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       178   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            1 unconstrained path found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.146ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.871      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.146   (71.1% logic, 28.9% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  138.504 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 185
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.001ns         SLICE_174.F0 to        SLICE_174.DI0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_27.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_28.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_28.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_29.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_29.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_30.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_30.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_31.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_31.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_32.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_32.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_37.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_38.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_38.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_39.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_39.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_40.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_40.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_41.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_42.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_43.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_44.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_45.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_46.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_47.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_48.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_49.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_50.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_51.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_52.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_53.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_54.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_55.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_56.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_57.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_62.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_62.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_63.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_64.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_65.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_66.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_67.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_68.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_69.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_70.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_71.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_72.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_73.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_74.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_75.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_75.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_76.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_76.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_77.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_77.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_78.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_78.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_79.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_92.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_92.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_93.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_93.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_94.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_112.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_113.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_114.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_115.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_116.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_117.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_117.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_118.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_118.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_119.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_119.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_120.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_120.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_121.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_122.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_122.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_123.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_123.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_124.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_124.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_125.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_125.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_126.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_126.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_127.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_127.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_128.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_128.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_129.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_129.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_130.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_130.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_131.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_136.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_138.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_139.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_140.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_141.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_142.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_143.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_144.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_144.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_145.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_146.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_146.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_147.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_147.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_148.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_148.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_149.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_169.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_174.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_177.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_178.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_178.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_179.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_180.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_180.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_181.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_186.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_187.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_188.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_189.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_190.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_191.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_192.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_193.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_194.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_195.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_196.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_196.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_201.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_206.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_211.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_212.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_213.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_214.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_215.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_216.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_221.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_224.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_225.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_226.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_227.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_228.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_229.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_230.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_231.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_232.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_233.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_235.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_236.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_237.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_238.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_241.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_242.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_242.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_243.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_245.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_246.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_247.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_249.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_250.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_259.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_263.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_264.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_269.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_270.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_271.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_272.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_273.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_276.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns       ipBtn[3].PADDI to egister/SLICE_153.C0 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to egister/SLICE_152.C0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to egister/SLICE_151.C0 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to egister/SLICE_150.C0 ipBtn_c[0]

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2850 paths, 1 nets, and 1640 connections (89.91% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jul 18 15:14:52 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2850 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2850 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_109 to Packetiser/UART_Inst/SLICE_109 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_109 to Packetiser/UART_Inst/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_109.CLK to */SLICE_109.Q0 Packetiser/UART_Inst/SLICE_109 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_109.Q0 to */SLICE_109.B1 Packetiser/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 */SLICE_109.B1 to */SLICE_109.F1 Packetiser/UART_Inst/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F1 to *SLICE_109.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 185
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.001ns         SLICE_174.F0 to        SLICE_174.DI0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_27.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_28.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_28.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_29.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_29.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_30.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_30.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_31.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_31.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_32.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_32.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_37.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_38.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_38.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_39.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_39.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_40.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_40.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_41.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_42.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_43.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_44.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_45.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_46.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_47.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_48.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_49.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_50.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_51.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_52.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_53.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_54.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_55.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_56.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_57.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_62.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_62.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_63.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_64.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_65.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_66.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_67.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_68.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_69.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_70.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_71.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_72.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_73.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_74.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_75.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_75.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_76.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_76.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_77.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_77.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_78.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_78.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_79.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_92.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_92.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_93.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_93.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_94.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_112.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_113.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_114.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_115.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_116.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_117.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_117.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_118.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_118.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_119.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_119.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_120.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_120.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_121.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_122.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_122.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_123.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_123.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_124.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_124.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_125.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_125.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_126.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_126.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_127.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_127.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_128.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_128.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_129.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_129.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_130.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_130.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_131.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_136.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_138.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_139.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_140.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_141.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_142.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_143.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_144.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_144.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_145.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_146.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_146.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_147.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_147.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_148.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_148.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_149.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_169.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_174.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_177.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_178.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_178.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_179.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_180.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_180.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_181.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_186.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_187.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_188.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_189.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_190.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_191.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_192.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_193.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_194.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_195.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_196.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_196.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_201.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_206.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_211.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_212.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_213.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_214.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_215.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_216.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_221.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_224.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_225.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_226.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_227.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_228.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_229.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_230.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_231.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_232.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_233.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_235.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_236.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_237.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_238.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_241.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_242.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_242.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_243.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_245.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_246.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_247.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_249.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_250.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_259.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_263.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_264.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_269.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_270.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_271.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_272.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_273.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_276.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns       ipBtn[3].PADDI to egister/SLICE_153.C0 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to egister/SLICE_152.C0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to egister/SLICE_151.C0 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to egister/SLICE_150.C0 ipBtn_c[0]

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2850 paths, 1 nets, and 1640 connections (89.91% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
