;redcode
;assert 1
	SPL 0, <402
	CMP -279, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB <0, @302
	MOV -7, <-20
	DJN 210, 60
	SPL 0, <402
	SUB -0, 308
	SUB <0, @302
	CMP -279, <-126
	SUB @60, 0
	CMP -279, <-126
	CMP -207, <-120
	MOV -87, <-20
	SUB @0, 0
	SPL 0, <402
	MOV -7, <-21
	SPL 0, <402
	MOV -7, <-21
	ADD 30, 9
	CMP -279, <-126
	SPL 0, <462
	SPL 0, <462
	DJN 210, 60
	SUB @0, 0
	SLT 20, @12
	SLT 30, 9
	CMP @0, @3
	ADD 30, 9
	SLT 20, @12
	SUB 100, 10
	SLT 20, @12
	SUB 300, 90
	SPL @0, -80
	CMP @0, @3
	CMP #0, -80
	SPL 20, <402
	MOV -1, <-30
	SPL 0, <402
	MOV #297, @101
	ADD 210, 60
	DAT <297, #1
	CMP #179, <-127
	ADD 210, 60
	CMP -279, <-126
	MOV -1, <-30
	MOV -7, <-20
