;redcode
;assert 1
	SPL 0, <753
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 60
	SPL @270, @1
	SUB @-117, 100
	SUB @127, 106
	SUB @127, 106
	DAT #11, <10
	JMN <-117, 900
	SUB 11, @10
	DAT #127, #106
	DAT #0, #450
	SUB @-117, 100
	DAT #-117, #100
	DAT #121, #105
	ADD 20, @-12
	SPL <197, 100
	JMN <127, 106
	SLT 20, @12
	SLT 20, @12
	CMP -702, -11
	CMP #902, -101
	ADD -7, <-20
	JMN @12, #200
	SUB #-90, <210
	SUB #71, @200
	JMN -702, @-11
	ADD #270, <1
	JMP @12, #200
	SUB @121, 106
	SUB #71, @200
	DJN -1, @-20
	ADD #270, <1
	SUB -207, @-120
	SUB -207, @-928
	SUB 20, 12
	SUB 20, 12
	SUB @121, 103
	SUB @-117, 100
	SUB @-117, 100
	SUB @-117, 100
	SPL <-117, 100
	SUB @127, 106
	JMN <-117, 900
	MOV -7, <-20
	MOV -7, <-20
	ADD 121, 100
	SLT 20, @12
	MOV -7, <-20
	SUB 0, -2
	SPL 0
	SUB @121, 103
	SUB @121, 103
	SUB @121, 106
	SUB 0, 0
	SLT @0, @2
	ADD -31, <-520
	SUB -1, <-2
	JMZ -1, @-20
	SUB <3, @2
	ADD 210, 30
	SUB 20, @52
	SUB @121, 106
	SUB 100, 0
	JMP 121, 100
	SLT 210, 31
	SLT 210, 31
	SLT <0, @2
	MOV <0, @2
	MOV <0, @2
	SUB #870, <0
	SUB @0, @2
	SUB #870, <0
	SUB #12, @20
	ADD 100, 0
	CMP @121, 103
	SUB 100, 0
	SUB 12, @10
	SUB #12, @200
	ADD #870, <0
	SUB #12, @200
	SUB @121, 103
	SUB @121, 106
	CMP 0, -2
	SUB #12, @20
	SUB 12, @10
	CMP -207, <-120
	SPL 0, -2
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-2
	MOV -1, <-20
