// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [39:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [15:0] out_V_TDATA;
output   out_V_TVALID;
input  [111:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
wire   [0:0] icmp_ln249_fu_1700_p2;
wire   [0:0] icmp_ln253_fu_1712_p2;
reg    ap_predicate_op165_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [0:0] icmp_ln249_reg_5756;
reg   [0:0] icmp_ln249_reg_5756_pp0_iter4_reg;
reg   [0:0] icmp_ln290_reg_6029;
reg   [0:0] icmp_ln290_reg_6029_pp0_iter4_reg;
reg    ap_predicate_op1131_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state6_io;
wire    ap_CS_iter5_fsm_state6;
reg    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
reg    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] p_ZL7threshs_0_0_address0;
reg    p_ZL7threshs_0_0_ce0;
wire   [5:0] p_ZL7threshs_0_0_q0;
wire   [3:0] p_ZL7threshs_0_1_address0;
reg    p_ZL7threshs_0_1_ce0;
wire   [6:0] p_ZL7threshs_0_1_q0;
wire   [3:0] p_ZL7threshs_0_2_address0;
reg    p_ZL7threshs_0_2_ce0;
wire   [7:0] p_ZL7threshs_0_2_q0;
wire   [3:0] p_ZL7threshs_0_3_address0;
reg    p_ZL7threshs_0_3_ce0;
wire   [7:0] p_ZL7threshs_0_3_q0;
wire   [3:0] p_ZL7threshs_0_4_address0;
reg    p_ZL7threshs_0_4_ce0;
wire   [8:0] p_ZL7threshs_0_4_q0;
wire   [3:0] p_ZL7threshs_0_5_address0;
reg    p_ZL7threshs_0_5_ce0;
wire   [8:0] p_ZL7threshs_0_5_q0;
wire   [3:0] p_ZL7threshs_0_6_address0;
reg    p_ZL7threshs_0_6_ce0;
wire   [8:0] p_ZL7threshs_0_6_q0;
wire   [3:0] p_ZL7threshs_0_7_address0;
reg    p_ZL7threshs_0_7_ce0;
wire   [8:0] p_ZL7threshs_0_7_q0;
wire   [3:0] p_ZL7threshs_0_8_address0;
reg    p_ZL7threshs_0_8_ce0;
wire   [8:0] p_ZL7threshs_0_8_q0;
wire   [3:0] p_ZL7threshs_0_9_address0;
reg    p_ZL7threshs_0_9_ce0;
wire   [9:0] p_ZL7threshs_0_9_q0;
wire   [3:0] p_ZL7threshs_0_10_address0;
reg    p_ZL7threshs_0_10_ce0;
wire   [9:0] p_ZL7threshs_0_10_q0;
wire   [3:0] p_ZL7threshs_0_11_address0;
reg    p_ZL7threshs_0_11_ce0;
wire   [9:0] p_ZL7threshs_0_11_q0;
wire   [3:0] p_ZL7threshs_0_12_address0;
reg    p_ZL7threshs_0_12_ce0;
wire   [9:0] p_ZL7threshs_0_12_q0;
wire   [3:0] p_ZL7threshs_0_13_address0;
reg    p_ZL7threshs_0_13_ce0;
wire   [9:0] p_ZL7threshs_0_13_q0;
wire   [3:0] p_ZL7threshs_0_14_address0;
reg    p_ZL7threshs_0_14_ce0;
wire   [9:0] p_ZL7threshs_0_14_q0;
wire   [3:0] p_ZL7threshs_1_0_address0;
reg    p_ZL7threshs_1_0_ce0;
wire   [4:0] p_ZL7threshs_1_0_q0;
wire   [3:0] p_ZL7threshs_1_1_address0;
reg    p_ZL7threshs_1_1_ce0;
wire   [6:0] p_ZL7threshs_1_1_q0;
wire   [3:0] p_ZL7threshs_1_2_address0;
reg    p_ZL7threshs_1_2_ce0;
wire   [6:0] p_ZL7threshs_1_2_q0;
wire   [3:0] p_ZL7threshs_1_3_address0;
reg    p_ZL7threshs_1_3_ce0;
wire   [7:0] p_ZL7threshs_1_3_q0;
wire   [3:0] p_ZL7threshs_1_4_address0;
reg    p_ZL7threshs_1_4_ce0;
wire   [7:0] p_ZL7threshs_1_4_q0;
wire   [3:0] p_ZL7threshs_1_5_address0;
reg    p_ZL7threshs_1_5_ce0;
wire   [8:0] p_ZL7threshs_1_5_q0;
wire   [3:0] p_ZL7threshs_1_6_address0;
reg    p_ZL7threshs_1_6_ce0;
wire   [8:0] p_ZL7threshs_1_6_q0;
wire   [3:0] p_ZL7threshs_1_7_address0;
reg    p_ZL7threshs_1_7_ce0;
wire   [8:0] p_ZL7threshs_1_7_q0;
wire   [3:0] p_ZL7threshs_1_8_address0;
reg    p_ZL7threshs_1_8_ce0;
wire   [8:0] p_ZL7threshs_1_8_q0;
wire   [3:0] p_ZL7threshs_1_9_address0;
reg    p_ZL7threshs_1_9_ce0;
wire   [8:0] p_ZL7threshs_1_9_q0;
wire   [3:0] p_ZL7threshs_1_10_address0;
reg    p_ZL7threshs_1_10_ce0;
wire   [8:0] p_ZL7threshs_1_10_q0;
wire   [3:0] p_ZL7threshs_1_11_address0;
reg    p_ZL7threshs_1_11_ce0;
wire   [9:0] p_ZL7threshs_1_11_q0;
wire   [3:0] p_ZL7threshs_1_12_address0;
reg    p_ZL7threshs_1_12_ce0;
wire   [9:0] p_ZL7threshs_1_12_q0;
wire   [3:0] p_ZL7threshs_1_13_address0;
reg    p_ZL7threshs_1_13_ce0;
wire   [9:0] p_ZL7threshs_1_13_q0;
wire   [3:0] p_ZL7threshs_1_14_address0;
reg    p_ZL7threshs_1_14_ce0;
wire   [9:0] p_ZL7threshs_1_14_q0;
wire   [3:0] p_ZL7threshs_2_0_address0;
reg    p_ZL7threshs_2_0_ce0;
wire   [5:0] p_ZL7threshs_2_0_q0;
wire   [3:0] p_ZL7threshs_2_1_address0;
reg    p_ZL7threshs_2_1_ce0;
wire   [6:0] p_ZL7threshs_2_1_q0;
wire   [3:0] p_ZL7threshs_2_2_address0;
reg    p_ZL7threshs_2_2_ce0;
wire   [7:0] p_ZL7threshs_2_2_q0;
wire   [3:0] p_ZL7threshs_2_3_address0;
reg    p_ZL7threshs_2_3_ce0;
wire   [7:0] p_ZL7threshs_2_3_q0;
wire   [3:0] p_ZL7threshs_2_4_address0;
reg    p_ZL7threshs_2_4_ce0;
wire   [7:0] p_ZL7threshs_2_4_q0;
wire   [3:0] p_ZL7threshs_2_5_address0;
reg    p_ZL7threshs_2_5_ce0;
wire   [8:0] p_ZL7threshs_2_5_q0;
wire   [3:0] p_ZL7threshs_2_6_address0;
reg    p_ZL7threshs_2_6_ce0;
wire   [8:0] p_ZL7threshs_2_6_q0;
wire   [3:0] p_ZL7threshs_2_7_address0;
reg    p_ZL7threshs_2_7_ce0;
wire   [8:0] p_ZL7threshs_2_7_q0;
wire   [3:0] p_ZL7threshs_2_8_address0;
reg    p_ZL7threshs_2_8_ce0;
wire   [8:0] p_ZL7threshs_2_8_q0;
wire   [3:0] p_ZL7threshs_2_9_address0;
reg    p_ZL7threshs_2_9_ce0;
wire   [8:0] p_ZL7threshs_2_9_q0;
wire   [3:0] p_ZL7threshs_2_10_address0;
reg    p_ZL7threshs_2_10_ce0;
wire   [9:0] p_ZL7threshs_2_10_q0;
wire   [3:0] p_ZL7threshs_2_11_address0;
reg    p_ZL7threshs_2_11_ce0;
wire   [9:0] p_ZL7threshs_2_11_q0;
wire   [3:0] p_ZL7threshs_2_12_address0;
reg    p_ZL7threshs_2_12_ce0;
wire   [9:0] p_ZL7threshs_2_12_q0;
wire   [3:0] p_ZL7threshs_2_13_address0;
reg    p_ZL7threshs_2_13_ce0;
wire   [9:0] p_ZL7threshs_2_13_q0;
wire   [3:0] p_ZL7threshs_2_14_address0;
reg    p_ZL7threshs_2_14_ce0;
wire   [9:0] p_ZL7threshs_2_14_q0;
wire   [3:0] p_ZL7threshs_3_0_address0;
reg    p_ZL7threshs_3_0_ce0;
wire   [4:0] p_ZL7threshs_3_0_q0;
wire   [3:0] p_ZL7threshs_3_1_address0;
reg    p_ZL7threshs_3_1_ce0;
wire   [5:0] p_ZL7threshs_3_1_q0;
wire   [3:0] p_ZL7threshs_3_2_address0;
reg    p_ZL7threshs_3_2_ce0;
wire   [6:0] p_ZL7threshs_3_2_q0;
wire   [3:0] p_ZL7threshs_3_3_address0;
reg    p_ZL7threshs_3_3_ce0;
wire   [7:0] p_ZL7threshs_3_3_q0;
wire   [3:0] p_ZL7threshs_3_4_address0;
reg    p_ZL7threshs_3_4_ce0;
wire   [7:0] p_ZL7threshs_3_4_q0;
wire   [3:0] p_ZL7threshs_3_5_address0;
reg    p_ZL7threshs_3_5_ce0;
wire   [7:0] p_ZL7threshs_3_5_q0;
wire   [3:0] p_ZL7threshs_3_6_address0;
reg    p_ZL7threshs_3_6_ce0;
wire   [8:0] p_ZL7threshs_3_6_q0;
wire   [3:0] p_ZL7threshs_3_7_address0;
reg    p_ZL7threshs_3_7_ce0;
wire   [8:0] p_ZL7threshs_3_7_q0;
wire   [3:0] p_ZL7threshs_3_8_address0;
reg    p_ZL7threshs_3_8_ce0;
wire   [8:0] p_ZL7threshs_3_8_q0;
wire   [3:0] p_ZL7threshs_3_9_address0;
reg    p_ZL7threshs_3_9_ce0;
wire   [8:0] p_ZL7threshs_3_9_q0;
wire   [3:0] p_ZL7threshs_3_10_address0;
reg    p_ZL7threshs_3_10_ce0;
wire   [8:0] p_ZL7threshs_3_10_q0;
wire   [3:0] p_ZL7threshs_3_11_address0;
reg    p_ZL7threshs_3_11_ce0;
wire   [8:0] p_ZL7threshs_3_11_q0;
wire   [3:0] p_ZL7threshs_3_12_address0;
reg    p_ZL7threshs_3_12_ce0;
wire   [9:0] p_ZL7threshs_3_12_q0;
wire   [3:0] p_ZL7threshs_3_13_address0;
reg    p_ZL7threshs_3_13_ce0;
wire   [9:0] p_ZL7threshs_3_13_q0;
wire   [3:0] p_ZL7threshs_3_14_address0;
reg    p_ZL7threshs_3_14_ce0;
wire   [9:0] p_ZL7threshs_3_14_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
reg   [31:0] nf_2_reg_5751;
reg   [31:0] nf_2_reg_5751_pp0_iter1_reg;
reg   [31:0] nf_2_reg_5751_pp0_iter2_reg;
reg   [31:0] nf_2_reg_5751_pp0_iter3_reg;
wire   [0:0] icmp_ln249_reg_5756_pp0_iter0_reg;
reg   [0:0] icmp_ln249_reg_5756_pp0_iter1_reg;
reg   [0:0] icmp_ln249_reg_5756_pp0_iter2_reg;
reg   [0:0] icmp_ln249_reg_5756_pp0_iter3_reg;
wire   [35:0] tmp_fu_1914_p66;
wire   [35:0] inElem_fu_2048_p1;
wire   [5:0] trunc_ln257_fu_2052_p1;
wire   [0:0] icmp_ln272_fu_2376_p2;
reg   [0:0] icmp_ln272_reg_5841;
reg   [0:0] icmp_ln272_reg_5841_pp0_iter1_reg;
reg   [0:0] icmp_ln272_reg_5841_pp0_iter2_reg;
reg   [0:0] icmp_ln272_reg_5841_pp0_iter3_reg;
wire   [2:0] local_temp_V_36_fu_2382_p1;
reg   [2:0] local_temp_V_36_reg_5849;
reg   [2:0] local_temp_V_36_reg_5849_pp0_iter1_reg;
reg   [2:0] local_temp_V_37_reg_5854;
reg   [2:0] local_temp_V_37_reg_5854_pp0_iter1_reg;
reg   [2:0] local_temp_V_37_reg_5854_pp0_iter2_reg;
reg   [2:0] local_temp_V_38_reg_5859;
reg   [2:0] local_temp_V_38_reg_5859_pp0_iter1_reg;
reg   [2:0] local_temp_V_39_reg_5864;
reg   [2:0] local_temp_V_39_reg_5864_pp0_iter1_reg;
reg   [2:0] local_temp_V_39_reg_5864_pp0_iter2_reg;
reg   [2:0] local_temp_V_39_reg_5864_pp0_iter3_reg;
reg   [2:0] local_temp_V_40_reg_5869;
reg   [2:0] local_temp_V_41_reg_5874;
reg   [2:0] local_temp_V_41_reg_5874_pp0_iter1_reg;
reg   [2:0] local_temp_V_41_reg_5874_pp0_iter2_reg;
reg   [2:0] local_temp_V_42_reg_5879;
reg   [2:0] local_temp_V_42_reg_5879_pp0_iter1_reg;
reg   [2:0] local_temp_V_43_reg_5884;
reg   [2:0] local_temp_V_43_reg_5884_pp0_iter1_reg;
reg   [2:0] local_temp_V_44_reg_5889;
reg   [2:0] local_temp_V_reg_5894;
reg   [2:0] local_temp_V_reg_5894_pp0_iter1_reg;
reg   [2:0] local_temp_V_9_reg_5899;
reg   [2:0] local_temp_V_9_reg_5899_pp0_iter1_reg;
reg   [2:0] local_temp_V_9_reg_5899_pp0_iter2_reg;
reg   [2:0] local_temp_V_11_reg_5904;
reg   [2:0] local_temp_V_11_reg_5904_pp0_iter1_reg;
reg   [2:0] local_temp_V_12_reg_5909;
reg   [2:0] local_temp_V_12_reg_5909_pp0_iter1_reg;
reg   [2:0] local_temp_V_12_reg_5909_pp0_iter2_reg;
reg   [2:0] local_temp_V_12_reg_5909_pp0_iter3_reg;
reg   [2:0] local_temp_V_13_reg_5914;
reg   [2:0] local_temp_V_14_reg_5919;
reg   [2:0] local_temp_V_14_reg_5919_pp0_iter1_reg;
reg   [2:0] local_temp_V_14_reg_5919_pp0_iter2_reg;
reg   [2:0] local_temp_V_15_reg_5924;
reg   [2:0] local_temp_V_15_reg_5924_pp0_iter1_reg;
reg   [2:0] local_temp_V_16_reg_5929;
reg   [2:0] local_temp_V_16_reg_5929_pp0_iter1_reg;
reg   [2:0] local_temp_V_17_reg_5934;
reg   [2:0] local_temp_V_18_reg_5939;
reg   [2:0] local_temp_V_18_reg_5939_pp0_iter1_reg;
reg   [2:0] local_temp_V_19_reg_5944;
reg   [2:0] local_temp_V_19_reg_5944_pp0_iter1_reg;
reg   [2:0] local_temp_V_19_reg_5944_pp0_iter2_reg;
reg   [2:0] local_temp_V_20_reg_5949;
reg   [2:0] local_temp_V_20_reg_5949_pp0_iter1_reg;
reg   [2:0] local_temp_V_21_reg_5954;
reg   [2:0] local_temp_V_21_reg_5954_pp0_iter1_reg;
reg   [2:0] local_temp_V_21_reg_5954_pp0_iter2_reg;
reg   [2:0] local_temp_V_21_reg_5954_pp0_iter3_reg;
reg   [2:0] local_temp_V_22_reg_5959;
reg   [2:0] local_temp_V_23_reg_5964;
reg   [2:0] local_temp_V_23_reg_5964_pp0_iter1_reg;
reg   [2:0] local_temp_V_23_reg_5964_pp0_iter2_reg;
reg   [2:0] local_temp_V_24_reg_5969;
reg   [2:0] local_temp_V_24_reg_5969_pp0_iter1_reg;
reg   [2:0] local_temp_V_25_reg_5974;
reg   [2:0] local_temp_V_25_reg_5974_pp0_iter1_reg;
reg   [2:0] local_temp_V_26_reg_5979;
reg   [2:0] local_temp_V_27_reg_5984;
reg   [2:0] local_temp_V_27_reg_5984_pp0_iter1_reg;
reg   [2:0] local_temp_V_28_reg_5989;
reg   [2:0] local_temp_V_28_reg_5989_pp0_iter1_reg;
reg   [2:0] local_temp_V_28_reg_5989_pp0_iter2_reg;
reg   [2:0] local_temp_V_29_reg_5994;
reg   [2:0] local_temp_V_29_reg_5994_pp0_iter1_reg;
reg   [2:0] local_temp_V_30_reg_5999;
reg   [2:0] local_temp_V_30_reg_5999_pp0_iter1_reg;
reg   [2:0] local_temp_V_30_reg_5999_pp0_iter2_reg;
reg   [2:0] local_temp_V_30_reg_5999_pp0_iter3_reg;
reg   [2:0] local_temp_V_31_reg_6004;
reg   [2:0] local_temp_V_32_reg_6009;
reg   [2:0] local_temp_V_32_reg_6009_pp0_iter1_reg;
reg   [2:0] local_temp_V_32_reg_6009_pp0_iter2_reg;
reg   [2:0] local_temp_V_33_reg_6014;
reg   [2:0] local_temp_V_33_reg_6014_pp0_iter1_reg;
reg   [2:0] local_temp_V_34_reg_6019;
reg   [2:0] local_temp_V_34_reg_6019_pp0_iter1_reg;
reg   [2:0] local_temp_V_35_reg_6024;
wire   [0:0] icmp_ln290_fu_2742_p2;
reg   [0:0] icmp_ln290_reg_6029_pp0_iter1_reg;
reg   [0:0] icmp_ln290_reg_6029_pp0_iter2_reg;
reg   [0:0] icmp_ln290_reg_6029_pp0_iter3_reg;
wire   [3:0] r_V_fu_2788_p1;
reg   [3:0] r_V_reg_6033;
reg   [3:0] r_V_1_reg_6038;
reg   [3:0] r_V_1_reg_6038_pp0_iter2_reg;
reg   [3:0] r_V_2_reg_6043;
reg   [3:0] r_V_3_reg_6048;
reg   [3:0] r_V_3_reg_6048_pp0_iter2_reg;
reg   [3:0] r_V_3_reg_6048_pp0_iter3_reg;
wire   [6:0] zext_ln1494_4_fu_2835_p1;
reg   [3:0] r_V_5_reg_6066;
reg   [3:0] r_V_5_reg_6066_pp0_iter2_reg;
reg   [3:0] r_V_6_reg_6071;
reg   [3:0] r_V_7_reg_6076;
wire   [6:0] zext_ln1494_8_fu_2882_p1;
wire   [6:0] zext_ln1494_fu_2907_p1;
wire   [6:0] zext_ln1494_2_fu_2913_p1;
wire   [6:0] zext_ln1494_6_fu_2919_p1;
wire   [6:0] zext_ln1494_7_fu_2925_p1;
wire   [35:0] ap_phi_reg_pp0_iter0_inElem_1_reg_1541;
reg   [35:0] ap_phi_reg_pp0_iter1_inElem_1_reg_1541;
wire   [63:0] idxprom2_i_fu_3193_p1;
reg   [31:0] sf_fu_458;
wire   [31:0] sf_2_fu_2736_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_1;
reg   [22:0] i_fu_462;
wire   [22:0] i_2_fu_1706_p2;
reg   [22:0] ap_sig_allocacmp_i_1;
reg   [13:0] accu_V_fu_466;
wire   [13:0] accu_V_8_fu_3280_p2;
reg   [13:0] ap_sig_allocacmp_accu_V_load;
reg   [13:0] accu_V_1_fu_470;
wire   [13:0] accu_V_9_fu_3310_p2;
reg   [13:0] ap_sig_allocacmp_accu_V_1_load;
reg   [13:0] accu_V_2_fu_474;
wire   [13:0] accu_V_10_fu_3340_p2;
reg   [13:0] ap_sig_allocacmp_accu_V_2_load;
reg   [13:0] accu_V_3_fu_478;
wire   [13:0] accu_V_11_fu_3370_p2;
reg   [13:0] ap_sig_allocacmp_accu_V_3_load;
reg   [35:0] inputBuf_V_fu_482;
reg   [35:0] inputBuf_V_1_fu_486;
reg   [35:0] inputBuf_V_2_fu_490;
reg   [35:0] inputBuf_V_3_fu_494;
reg   [35:0] inputBuf_V_4_fu_498;
reg   [35:0] inputBuf_V_5_fu_502;
reg   [35:0] inputBuf_V_6_fu_506;
reg   [35:0] inputBuf_V_7_fu_510;
reg   [35:0] inputBuf_V_8_fu_514;
reg   [35:0] inputBuf_V_9_fu_518;
reg   [35:0] inputBuf_V_10_fu_522;
reg   [35:0] inputBuf_V_11_fu_526;
reg   [35:0] inputBuf_V_12_fu_530;
reg   [35:0] inputBuf_V_13_fu_534;
reg   [35:0] inputBuf_V_14_fu_538;
reg   [35:0] inputBuf_V_15_fu_542;
reg   [35:0] inputBuf_V_16_fu_546;
reg   [35:0] inputBuf_V_17_fu_550;
reg   [35:0] inputBuf_V_18_fu_554;
reg   [35:0] inputBuf_V_19_fu_558;
reg   [35:0] inputBuf_V_20_fu_562;
reg   [35:0] inputBuf_V_21_fu_566;
reg   [35:0] inputBuf_V_22_fu_570;
reg   [35:0] inputBuf_V_23_fu_574;
reg   [35:0] inputBuf_V_24_fu_578;
reg   [35:0] inputBuf_V_25_fu_582;
reg   [35:0] inputBuf_V_26_fu_586;
reg   [35:0] inputBuf_V_27_fu_590;
reg   [35:0] inputBuf_V_28_fu_594;
reg   [35:0] inputBuf_V_29_fu_598;
reg   [35:0] inputBuf_V_30_fu_602;
reg   [35:0] inputBuf_V_31_fu_606;
reg   [35:0] inputBuf_V_32_fu_610;
reg   [35:0] inputBuf_V_33_fu_614;
reg   [35:0] inputBuf_V_34_fu_618;
reg   [35:0] inputBuf_V_35_fu_622;
reg   [35:0] inputBuf_V_36_fu_626;
reg   [35:0] inputBuf_V_37_fu_630;
reg   [35:0] inputBuf_V_38_fu_634;
reg   [35:0] inputBuf_V_39_fu_638;
reg   [35:0] inputBuf_V_40_fu_642;
reg   [35:0] inputBuf_V_41_fu_646;
reg   [35:0] inputBuf_V_42_fu_650;
reg   [35:0] inputBuf_V_43_fu_654;
reg   [35:0] inputBuf_V_44_fu_658;
reg   [35:0] inputBuf_V_45_fu_662;
reg   [35:0] inputBuf_V_46_fu_666;
reg   [35:0] inputBuf_V_47_fu_670;
reg   [35:0] inputBuf_V_48_fu_674;
reg   [35:0] inputBuf_V_49_fu_678;
reg   [35:0] inputBuf_V_50_fu_682;
reg   [35:0] inputBuf_V_51_fu_686;
reg   [35:0] inputBuf_V_52_fu_690;
reg   [35:0] inputBuf_V_53_fu_694;
reg   [35:0] inputBuf_V_54_fu_698;
reg   [35:0] inputBuf_V_55_fu_702;
reg   [35:0] inputBuf_V_56_fu_706;
reg   [35:0] inputBuf_V_57_fu_710;
reg   [35:0] inputBuf_V_58_fu_714;
reg   [35:0] inputBuf_V_59_fu_718;
reg   [35:0] inputBuf_V_60_fu_722;
reg   [35:0] inputBuf_V_61_fu_726;
reg   [35:0] inputBuf_V_62_fu_730;
reg   [35:0] inputBuf_V_63_fu_734;
reg   [31:0] nf_1_fu_738;
wire   [31:0] nf_3_fu_2765_p3;
reg   [31:0] ap_sig_allocacmp_nf_2;
wire   [5:0] tmp_fu_1914_p65;
wire   [31:0] nf_fu_2753_p2;
wire   [0:0] icmp_ln302_fu_2759_p2;
wire   [3:0] r_V_4_fu_2822_p4;
wire   [3:0] r_V_8_fu_2869_p4;
wire   [3:0] ret_V_1_fu_2970_p0;
wire   [6:0] zext_ln1494_1_fu_2967_p1;
wire   [2:0] ret_V_1_fu_2970_p1;
wire   [6:0] ret_V_1_fu_2970_p2;
wire   [3:0] ret_V_5_fu_2986_p0;
wire   [6:0] zext_ln1494_5_fu_2983_p1;
wire   [2:0] ret_V_5_fu_2986_p1;
wire   [6:0] ret_V_5_fu_2986_p2;
wire   [3:0] ret_V_10_fu_2999_p0;
wire   [2:0] ret_V_10_fu_2999_p1;
wire   [6:0] ret_V_10_fu_2999_p2;
wire   [3:0] ret_V_14_fu_3012_p0;
wire   [2:0] ret_V_14_fu_3012_p1;
wire   [6:0] ret_V_14_fu_3012_p2;
wire   [3:0] ret_V_19_fu_3025_p0;
wire   [2:0] ret_V_19_fu_3025_p1;
wire   [6:0] ret_V_19_fu_3025_p2;
wire   [3:0] ret_V_23_fu_3038_p0;
wire   [2:0] ret_V_23_fu_3038_p1;
wire   [6:0] ret_V_23_fu_3038_p2;
wire   [3:0] ret_V_28_fu_3051_p0;
wire   [2:0] ret_V_28_fu_3051_p1;
wire   [6:0] ret_V_28_fu_3051_p2;
wire   [3:0] ret_V_32_fu_3064_p0;
wire   [2:0] ret_V_32_fu_3064_p1;
wire   [6:0] ret_V_32_fu_3064_p2;
wire   [3:0] ret_V_3_fu_3120_p0;
wire   [6:0] zext_ln1494_3_fu_3117_p1;
wire   [2:0] ret_V_3_fu_3120_p1;
wire   [6:0] ret_V_3_fu_3120_p2;
wire   [7:0] grp_fu_5105_p3;
wire   [7:0] grp_fu_5114_p3;
wire   [3:0] ret_V_12_fu_3139_p0;
wire   [2:0] ret_V_12_fu_3139_p1;
wire   [6:0] ret_V_12_fu_3139_p2;
wire   [7:0] grp_fu_5123_p3;
wire   [7:0] grp_fu_5132_p3;
wire   [3:0] ret_V_21_fu_3158_p0;
wire   [2:0] ret_V_21_fu_3158_p1;
wire   [6:0] ret_V_21_fu_3158_p2;
wire   [7:0] grp_fu_5141_p3;
wire   [7:0] grp_fu_5150_p3;
wire   [3:0] ret_V_30_fu_3177_p0;
wire   [2:0] ret_V_30_fu_3177_p1;
wire   [6:0] ret_V_30_fu_3177_p2;
wire   [7:0] grp_fu_5159_p3;
wire   [7:0] grp_fu_5168_p3;
wire   [8:0] grp_fu_5204_p3;
wire   [13:0] zext_ln840_3_fu_3256_p1;
wire   [13:0] grp_fu_5195_p3;
wire   [7:0] grp_fu_5177_p3;
wire   [8:0] grp_fu_5186_p3;
wire   [9:0] zext_ln840_6_fu_3267_p1;
wire   [9:0] zext_ln840_4_fu_3264_p1;
wire   [9:0] add_ln840_7_fu_3270_p2;
wire   [13:0] zext_ln840_7_fu_3276_p1;
(* use_dsp48 = "no" *) wire   [13:0] add_ln840_3_fu_3259_p2;
wire   [8:0] grp_fu_5240_p3;
wire   [13:0] zext_ln840_11_fu_3286_p1;
wire   [13:0] grp_fu_5231_p3;
wire   [7:0] grp_fu_5213_p3;
wire   [8:0] grp_fu_5222_p3;
wire   [9:0] zext_ln840_14_fu_3297_p1;
wire   [9:0] zext_ln840_12_fu_3294_p1;
wire   [9:0] add_ln840_16_fu_3300_p2;
wire   [13:0] zext_ln840_15_fu_3306_p1;
(* use_dsp48 = "no" *) wire   [13:0] add_ln840_12_fu_3289_p2;
wire   [8:0] grp_fu_5276_p3;
wire   [13:0] zext_ln840_19_fu_3316_p1;
wire   [13:0] grp_fu_5267_p3;
wire   [7:0] grp_fu_5249_p3;
wire   [8:0] grp_fu_5258_p3;
wire   [9:0] zext_ln840_22_fu_3327_p1;
wire   [9:0] zext_ln840_20_fu_3324_p1;
wire   [9:0] add_ln840_25_fu_3330_p2;
wire   [13:0] zext_ln840_23_fu_3336_p1;
(* use_dsp48 = "no" *) wire   [13:0] add_ln840_21_fu_3319_p2;
wire   [8:0] grp_fu_5312_p3;
wire   [13:0] zext_ln840_27_fu_3346_p1;
wire   [13:0] grp_fu_5303_p3;
wire   [7:0] grp_fu_5285_p3;
wire   [8:0] grp_fu_5294_p3;
wire   [9:0] zext_ln840_30_fu_3357_p1;
wire   [9:0] zext_ln840_28_fu_3354_p1;
wire   [9:0] add_ln840_34_fu_3360_p2;
wire   [13:0] zext_ln840_31_fu_3366_p1;
(* use_dsp48 = "no" *) wire   [13:0] add_ln840_30_fu_3349_p2;
wire   [13:0] zext_ln1039_fu_3376_p1;
wire   [0:0] icmp_ln1039_fu_3380_p2;
wire   [0:0] result_V_fu_3386_p2;
wire   [13:0] zext_ln1039_1_fu_3396_p1;
wire   [0:0] icmp_ln1039_1_fu_3400_p2;
wire   [0:0] xor_ln1039_fu_3406_p2;
wire   [13:0] zext_ln1039_2_fu_3416_p1;
wire   [0:0] icmp_ln1039_2_fu_3420_p2;
wire   [0:0] xor_ln1039_1_fu_3426_p2;
wire   [13:0] zext_ln1039_3_fu_3436_p1;
wire   [0:0] icmp_ln1039_3_fu_3440_p2;
wire   [0:0] xor_ln1039_2_fu_3446_p2;
wire   [13:0] zext_ln1039_4_fu_3456_p1;
wire   [0:0] icmp_ln1039_4_fu_3460_p2;
wire   [0:0] xor_ln1039_3_fu_3466_p2;
wire   [13:0] zext_ln1039_5_fu_3476_p1;
wire   [0:0] icmp_ln1039_5_fu_3480_p2;
wire   [0:0] xor_ln1039_4_fu_3486_p2;
wire   [13:0] zext_ln1039_6_fu_3496_p1;
wire   [0:0] icmp_ln1039_6_fu_3500_p2;
wire   [0:0] xor_ln1039_5_fu_3506_p2;
wire   [13:0] zext_ln1039_7_fu_3516_p1;
wire   [0:0] icmp_ln1039_7_fu_3520_p2;
wire   [0:0] xor_ln1039_6_fu_3526_p2;
wire   [13:0] zext_ln1039_8_fu_3536_p1;
wire   [0:0] icmp_ln1039_8_fu_3540_p2;
wire   [0:0] xor_ln1039_7_fu_3546_p2;
wire   [13:0] zext_ln1039_9_fu_3556_p1;
wire   [0:0] icmp_ln1039_9_fu_3560_p2;
wire   [0:0] xor_ln1039_8_fu_3566_p2;
wire   [13:0] zext_ln1039_10_fu_3576_p1;
wire   [0:0] icmp_ln1039_10_fu_3580_p2;
wire   [0:0] xor_ln1039_9_fu_3586_p2;
wire   [13:0] zext_ln1039_11_fu_3596_p1;
wire   [0:0] icmp_ln1039_11_fu_3600_p2;
wire   [0:0] xor_ln1039_10_fu_3606_p2;
wire   [13:0] zext_ln1039_12_fu_3616_p1;
wire   [0:0] icmp_ln1039_12_fu_3620_p2;
wire   [0:0] xor_ln1039_11_fu_3626_p2;
wire   [13:0] zext_ln1039_13_fu_3636_p1;
wire   [0:0] icmp_ln1039_13_fu_3640_p2;
wire   [0:0] xor_ln1039_12_fu_3646_p2;
wire   [13:0] zext_ln1039_14_fu_3656_p1;
wire   [0:0] icmp_ln1039_14_fu_3660_p2;
wire   [0:0] xor_ln1039_13_fu_3666_p2;
wire   [1:0] zext_ln215_fu_3392_p1;
wire   [1:0] zext_ln218_1_fu_3432_p1;
wire   [1:0] add_ln840_36_fu_3676_p2;
wire   [1:0] zext_ln218_fu_3412_p1;
wire   [1:0] add_ln840_37_fu_3682_p2;
wire   [1:0] zext_ln218_2_fu_3452_p1;
wire   [1:0] zext_ln218_3_fu_3472_p1;
wire   [1:0] add_ln840_38_fu_3692_p2;
wire   [1:0] zext_ln218_4_fu_3492_p1;
wire   [1:0] zext_ln218_5_fu_3512_p1;
wire   [1:0] add_ln840_39_fu_3702_p2;
wire   [2:0] zext_ln840_35_fu_3708_p1;
wire   [2:0] zext_ln840_34_fu_3698_p1;
wire   [2:0] add_ln840_40_fu_3712_p2;
wire   [2:0] zext_ln840_33_fu_3688_p1;
wire   [2:0] add_ln840_41_fu_3718_p2;
wire   [1:0] zext_ln218_6_fu_3532_p1;
wire   [1:0] zext_ln218_7_fu_3552_p1;
wire   [1:0] add_ln840_42_fu_3728_p2;
wire   [1:0] zext_ln218_8_fu_3572_p1;
wire   [1:0] zext_ln218_9_fu_3592_p1;
wire   [1:0] add_ln840_43_fu_3738_p2;
wire   [2:0] zext_ln840_38_fu_3744_p1;
wire   [2:0] zext_ln840_37_fu_3734_p1;
wire   [2:0] add_ln840_44_fu_3748_p2;
wire   [1:0] zext_ln218_10_fu_3612_p1;
wire   [1:0] zext_ln218_11_fu_3632_p1;
wire   [1:0] add_ln840_45_fu_3758_p2;
wire   [1:0] zext_ln218_12_fu_3652_p1;
wire   [1:0] zext_ln840_32_fu_3672_p1;
wire   [1:0] add_ln840_46_fu_3768_p2;
wire   [2:0] zext_ln840_41_fu_3774_p1;
wire   [2:0] zext_ln840_40_fu_3764_p1;
wire   [2:0] add_ln840_47_fu_3778_p2;
wire   [3:0] zext_ln840_42_fu_3784_p1;
wire   [3:0] zext_ln840_39_fu_3754_p1;
wire   [3:0] add_ln840_48_fu_3788_p2;
wire   [3:0] zext_ln840_36_fu_3724_p1;
wire   [13:0] zext_ln1039_15_fu_3800_p1;
wire   [0:0] icmp_ln1039_15_fu_3804_p2;
wire   [0:0] result_V_2_fu_3810_p2;
wire   [13:0] zext_ln1039_16_fu_3820_p1;
wire   [0:0] icmp_ln1039_16_fu_3824_p2;
wire   [0:0] xor_ln1039_15_fu_3830_p2;
wire   [13:0] zext_ln1039_17_fu_3840_p1;
wire   [0:0] icmp_ln1039_17_fu_3844_p2;
wire   [0:0] xor_ln1039_16_fu_3850_p2;
wire   [13:0] zext_ln1039_18_fu_3860_p1;
wire   [0:0] icmp_ln1039_18_fu_3864_p2;
wire   [0:0] xor_ln1039_17_fu_3870_p2;
wire   [13:0] zext_ln1039_19_fu_3880_p1;
wire   [0:0] icmp_ln1039_19_fu_3884_p2;
wire   [0:0] xor_ln1039_18_fu_3890_p2;
wire   [13:0] zext_ln1039_20_fu_3900_p1;
wire   [0:0] icmp_ln1039_20_fu_3904_p2;
wire   [0:0] xor_ln1039_19_fu_3910_p2;
wire   [13:0] zext_ln1039_21_fu_3920_p1;
wire   [0:0] icmp_ln1039_21_fu_3924_p2;
wire   [0:0] xor_ln1039_20_fu_3930_p2;
wire   [13:0] zext_ln1039_22_fu_3940_p1;
wire   [0:0] icmp_ln1039_22_fu_3944_p2;
wire   [0:0] xor_ln1039_21_fu_3950_p2;
wire   [13:0] zext_ln1039_23_fu_3960_p1;
wire   [0:0] icmp_ln1039_23_fu_3964_p2;
wire   [0:0] xor_ln1039_22_fu_3970_p2;
wire   [13:0] zext_ln1039_24_fu_3980_p1;
wire   [0:0] icmp_ln1039_24_fu_3984_p2;
wire   [0:0] xor_ln1039_23_fu_3990_p2;
wire   [13:0] zext_ln1039_25_fu_4000_p1;
wire   [0:0] icmp_ln1039_25_fu_4004_p2;
wire   [0:0] xor_ln1039_24_fu_4010_p2;
wire   [13:0] zext_ln1039_26_fu_4020_p1;
wire   [0:0] icmp_ln1039_26_fu_4024_p2;
wire   [0:0] xor_ln1039_25_fu_4030_p2;
wire   [13:0] zext_ln1039_27_fu_4040_p1;
wire   [0:0] icmp_ln1039_27_fu_4044_p2;
wire   [0:0] xor_ln1039_26_fu_4050_p2;
wire   [13:0] zext_ln1039_28_fu_4060_p1;
wire   [0:0] icmp_ln1039_28_fu_4064_p2;
wire   [0:0] xor_ln1039_27_fu_4070_p2;
wire   [13:0] zext_ln1039_29_fu_4080_p1;
wire   [0:0] icmp_ln1039_29_fu_4084_p2;
wire   [0:0] xor_ln1039_28_fu_4090_p2;
wire   [1:0] zext_ln215_1_fu_3816_p1;
wire   [1:0] zext_ln218_14_fu_3856_p1;
wire   [1:0] add_ln840_50_fu_4100_p2;
wire   [1:0] zext_ln218_13_fu_3836_p1;
wire   [1:0] add_ln840_51_fu_4106_p2;
wire   [1:0] zext_ln218_15_fu_3876_p1;
wire   [1:0] zext_ln218_16_fu_3896_p1;
wire   [1:0] add_ln840_52_fu_4116_p2;
wire   [1:0] zext_ln218_17_fu_3916_p1;
wire   [1:0] zext_ln218_18_fu_3936_p1;
wire   [1:0] add_ln840_53_fu_4126_p2;
wire   [2:0] zext_ln840_46_fu_4132_p1;
wire   [2:0] zext_ln840_45_fu_4122_p1;
wire   [2:0] add_ln840_54_fu_4136_p2;
wire   [2:0] zext_ln840_44_fu_4112_p1;
wire   [2:0] add_ln840_55_fu_4142_p2;
wire   [1:0] zext_ln218_19_fu_3956_p1;
wire   [1:0] zext_ln218_20_fu_3976_p1;
wire   [1:0] add_ln840_56_fu_4152_p2;
wire   [1:0] zext_ln218_21_fu_3996_p1;
wire   [1:0] zext_ln218_22_fu_4016_p1;
wire   [1:0] add_ln840_57_fu_4162_p2;
wire   [2:0] zext_ln840_49_fu_4168_p1;
wire   [2:0] zext_ln840_48_fu_4158_p1;
wire   [2:0] add_ln840_58_fu_4172_p2;
wire   [1:0] zext_ln218_23_fu_4036_p1;
wire   [1:0] zext_ln218_24_fu_4056_p1;
wire   [1:0] add_ln840_59_fu_4182_p2;
wire   [1:0] zext_ln218_25_fu_4076_p1;
wire   [1:0] zext_ln840_43_fu_4096_p1;
wire   [1:0] add_ln840_60_fu_4192_p2;
wire   [2:0] zext_ln840_52_fu_4198_p1;
wire   [2:0] zext_ln840_51_fu_4188_p1;
wire   [2:0] add_ln840_61_fu_4202_p2;
wire   [3:0] zext_ln840_53_fu_4208_p1;
wire   [3:0] zext_ln840_50_fu_4178_p1;
wire   [3:0] add_ln840_62_fu_4212_p2;
wire   [3:0] zext_ln840_47_fu_4148_p1;
wire   [13:0] zext_ln1039_30_fu_4224_p1;
wire   [0:0] icmp_ln1039_30_fu_4228_p2;
wire   [0:0] result_V_4_fu_4234_p2;
wire   [13:0] zext_ln1039_31_fu_4244_p1;
wire   [0:0] icmp_ln1039_31_fu_4248_p2;
wire   [0:0] xor_ln1039_30_fu_4254_p2;
wire   [13:0] zext_ln1039_32_fu_4264_p1;
wire   [0:0] icmp_ln1039_32_fu_4268_p2;
wire   [0:0] xor_ln1039_31_fu_4274_p2;
wire   [13:0] zext_ln1039_33_fu_4284_p1;
wire   [0:0] icmp_ln1039_33_fu_4288_p2;
wire   [0:0] xor_ln1039_32_fu_4294_p2;
wire   [13:0] zext_ln1039_34_fu_4304_p1;
wire   [0:0] icmp_ln1039_34_fu_4308_p2;
wire   [0:0] xor_ln1039_33_fu_4314_p2;
wire   [13:0] zext_ln1039_35_fu_4324_p1;
wire   [0:0] icmp_ln1039_35_fu_4328_p2;
wire   [0:0] xor_ln1039_34_fu_4334_p2;
wire   [13:0] zext_ln1039_36_fu_4344_p1;
wire   [0:0] icmp_ln1039_36_fu_4348_p2;
wire   [0:0] xor_ln1039_35_fu_4354_p2;
wire   [13:0] zext_ln1039_37_fu_4364_p1;
wire   [0:0] icmp_ln1039_37_fu_4368_p2;
wire   [0:0] xor_ln1039_36_fu_4374_p2;
wire   [13:0] zext_ln1039_38_fu_4384_p1;
wire   [0:0] icmp_ln1039_38_fu_4388_p2;
wire   [0:0] xor_ln1039_37_fu_4394_p2;
wire   [13:0] zext_ln1039_39_fu_4404_p1;
wire   [0:0] icmp_ln1039_39_fu_4408_p2;
wire   [0:0] xor_ln1039_38_fu_4414_p2;
wire   [13:0] zext_ln1039_40_fu_4424_p1;
wire   [0:0] icmp_ln1039_40_fu_4428_p2;
wire   [0:0] xor_ln1039_39_fu_4434_p2;
wire   [13:0] zext_ln1039_41_fu_4444_p1;
wire   [0:0] icmp_ln1039_41_fu_4448_p2;
wire   [0:0] xor_ln1039_40_fu_4454_p2;
wire   [13:0] zext_ln1039_42_fu_4464_p1;
wire   [0:0] icmp_ln1039_42_fu_4468_p2;
wire   [0:0] xor_ln1039_41_fu_4474_p2;
wire   [13:0] zext_ln1039_43_fu_4484_p1;
wire   [0:0] icmp_ln1039_43_fu_4488_p2;
wire   [0:0] xor_ln1039_42_fu_4494_p2;
wire   [13:0] zext_ln1039_44_fu_4504_p1;
wire   [0:0] icmp_ln1039_44_fu_4508_p2;
wire   [0:0] xor_ln1039_43_fu_4514_p2;
wire   [1:0] zext_ln215_2_fu_4240_p1;
wire   [1:0] zext_ln218_27_fu_4280_p1;
wire   [1:0] add_ln840_64_fu_4524_p2;
wire   [1:0] zext_ln218_26_fu_4260_p1;
wire   [1:0] add_ln840_65_fu_4530_p2;
wire   [1:0] zext_ln218_28_fu_4300_p1;
wire   [1:0] zext_ln218_29_fu_4320_p1;
wire   [1:0] add_ln840_66_fu_4540_p2;
wire   [1:0] zext_ln218_30_fu_4340_p1;
wire   [1:0] zext_ln218_31_fu_4360_p1;
wire   [1:0] add_ln840_67_fu_4550_p2;
wire   [2:0] zext_ln840_57_fu_4556_p1;
wire   [2:0] zext_ln840_56_fu_4546_p1;
wire   [2:0] add_ln840_68_fu_4560_p2;
wire   [2:0] zext_ln840_55_fu_4536_p1;
wire   [2:0] add_ln840_69_fu_4566_p2;
wire   [1:0] zext_ln218_32_fu_4380_p1;
wire   [1:0] zext_ln218_33_fu_4400_p1;
wire   [1:0] add_ln840_70_fu_4576_p2;
wire   [1:0] zext_ln218_34_fu_4420_p1;
wire   [1:0] zext_ln218_35_fu_4440_p1;
wire   [1:0] add_ln840_71_fu_4586_p2;
wire   [2:0] zext_ln840_60_fu_4592_p1;
wire   [2:0] zext_ln840_59_fu_4582_p1;
wire   [2:0] add_ln840_72_fu_4596_p2;
wire   [1:0] zext_ln218_36_fu_4460_p1;
wire   [1:0] zext_ln218_37_fu_4480_p1;
wire   [1:0] add_ln840_73_fu_4606_p2;
wire   [1:0] zext_ln218_38_fu_4500_p1;
wire   [1:0] zext_ln840_54_fu_4520_p1;
wire   [1:0] add_ln840_74_fu_4616_p2;
wire   [2:0] zext_ln840_63_fu_4622_p1;
wire   [2:0] zext_ln840_62_fu_4612_p1;
wire   [2:0] add_ln840_75_fu_4626_p2;
wire   [3:0] zext_ln840_64_fu_4632_p1;
wire   [3:0] zext_ln840_61_fu_4602_p1;
wire   [3:0] add_ln840_76_fu_4636_p2;
wire   [3:0] zext_ln840_58_fu_4572_p1;
wire   [13:0] zext_ln1039_45_fu_4648_p1;
wire   [0:0] icmp_ln1039_45_fu_4652_p2;
wire   [0:0] result_V_6_fu_4658_p2;
wire   [13:0] zext_ln1039_46_fu_4668_p1;
wire   [0:0] icmp_ln1039_46_fu_4672_p2;
wire   [0:0] xor_ln1039_45_fu_4678_p2;
wire   [13:0] zext_ln1039_47_fu_4688_p1;
wire   [0:0] icmp_ln1039_47_fu_4692_p2;
wire   [0:0] xor_ln1039_46_fu_4698_p2;
wire   [13:0] zext_ln1039_48_fu_4708_p1;
wire   [0:0] icmp_ln1039_48_fu_4712_p2;
wire   [0:0] xor_ln1039_47_fu_4718_p2;
wire   [13:0] zext_ln1039_49_fu_4728_p1;
wire   [0:0] icmp_ln1039_49_fu_4732_p2;
wire   [0:0] xor_ln1039_48_fu_4738_p2;
wire   [13:0] zext_ln1039_50_fu_4748_p1;
wire   [0:0] icmp_ln1039_50_fu_4752_p2;
wire   [0:0] xor_ln1039_49_fu_4758_p2;
wire   [13:0] zext_ln1039_51_fu_4768_p1;
wire   [0:0] icmp_ln1039_51_fu_4772_p2;
wire   [0:0] xor_ln1039_50_fu_4778_p2;
wire   [13:0] zext_ln1039_52_fu_4788_p1;
wire   [0:0] icmp_ln1039_52_fu_4792_p2;
wire   [0:0] xor_ln1039_51_fu_4798_p2;
wire   [13:0] zext_ln1039_53_fu_4808_p1;
wire   [0:0] icmp_ln1039_53_fu_4812_p2;
wire   [0:0] xor_ln1039_52_fu_4818_p2;
wire   [13:0] zext_ln1039_54_fu_4828_p1;
wire   [0:0] icmp_ln1039_54_fu_4832_p2;
wire   [0:0] xor_ln1039_53_fu_4838_p2;
wire   [13:0] zext_ln1039_55_fu_4848_p1;
wire   [0:0] icmp_ln1039_55_fu_4852_p2;
wire   [0:0] xor_ln1039_54_fu_4858_p2;
wire   [13:0] zext_ln1039_56_fu_4868_p1;
wire   [0:0] icmp_ln1039_56_fu_4872_p2;
wire   [0:0] xor_ln1039_55_fu_4878_p2;
wire   [13:0] zext_ln1039_57_fu_4888_p1;
wire   [0:0] icmp_ln1039_57_fu_4892_p2;
wire   [0:0] xor_ln1039_56_fu_4898_p2;
wire   [13:0] zext_ln1039_58_fu_4908_p1;
wire   [0:0] icmp_ln1039_58_fu_4912_p2;
wire   [0:0] xor_ln1039_57_fu_4918_p2;
wire   [13:0] zext_ln1039_59_fu_4928_p1;
wire   [0:0] icmp_ln1039_59_fu_4932_p2;
wire   [0:0] xor_ln1039_58_fu_4938_p2;
wire   [1:0] zext_ln215_3_fu_4664_p1;
wire   [1:0] zext_ln218_40_fu_4704_p1;
wire   [1:0] add_ln840_78_fu_4948_p2;
wire   [1:0] zext_ln218_39_fu_4684_p1;
wire   [1:0] add_ln840_79_fu_4954_p2;
wire   [1:0] zext_ln218_41_fu_4724_p1;
wire   [1:0] zext_ln218_42_fu_4744_p1;
wire   [1:0] add_ln840_80_fu_4964_p2;
wire   [1:0] zext_ln218_43_fu_4764_p1;
wire   [1:0] zext_ln218_44_fu_4784_p1;
wire   [1:0] add_ln840_81_fu_4974_p2;
wire   [2:0] zext_ln840_68_fu_4980_p1;
wire   [2:0] zext_ln840_67_fu_4970_p1;
wire   [2:0] add_ln840_82_fu_4984_p2;
wire   [2:0] zext_ln840_66_fu_4960_p1;
wire   [2:0] add_ln840_83_fu_4990_p2;
wire   [1:0] zext_ln218_45_fu_4804_p1;
wire   [1:0] zext_ln218_46_fu_4824_p1;
wire   [1:0] add_ln840_84_fu_5000_p2;
wire   [1:0] zext_ln218_47_fu_4844_p1;
wire   [1:0] zext_ln218_48_fu_4864_p1;
wire   [1:0] add_ln840_85_fu_5010_p2;
wire   [2:0] zext_ln840_71_fu_5016_p1;
wire   [2:0] zext_ln840_70_fu_5006_p1;
wire   [2:0] add_ln840_86_fu_5020_p2;
wire   [1:0] zext_ln218_49_fu_4884_p1;
wire   [1:0] zext_ln218_50_fu_4904_p1;
wire   [1:0] add_ln840_87_fu_5030_p2;
wire   [1:0] zext_ln218_51_fu_4924_p1;
wire   [1:0] zext_ln840_65_fu_4944_p1;
wire   [1:0] add_ln840_88_fu_5040_p2;
wire   [2:0] zext_ln840_74_fu_5046_p1;
wire   [2:0] zext_ln840_73_fu_5036_p1;
wire   [2:0] add_ln840_89_fu_5050_p2;
wire   [3:0] zext_ln840_75_fu_5056_p1;
wire   [3:0] zext_ln840_72_fu_5026_p1;
wire   [3:0] add_ln840_90_fu_5060_p2;
wire   [3:0] zext_ln840_69_fu_4996_p1;
wire   [3:0] result_V_7_fu_5066_p2;
wire   [3:0] result_V_5_fu_4642_p2;
wire   [3:0] result_V_3_fu_4218_p2;
wire   [3:0] result_V_1_fu_3794_p2;
wire   [3:0] grp_fu_5105_p0;
wire   [2:0] grp_fu_5105_p1;
wire   [6:0] grp_fu_5105_p2;
wire   [3:0] grp_fu_5114_p0;
wire   [2:0] grp_fu_5114_p1;
wire   [6:0] grp_fu_5114_p2;
wire   [3:0] grp_fu_5123_p0;
wire   [2:0] grp_fu_5123_p1;
wire   [6:0] grp_fu_5123_p2;
wire   [3:0] grp_fu_5132_p0;
wire   [2:0] grp_fu_5132_p1;
wire   [6:0] grp_fu_5132_p2;
wire   [3:0] grp_fu_5141_p0;
wire   [2:0] grp_fu_5141_p1;
wire   [6:0] grp_fu_5141_p2;
wire   [3:0] grp_fu_5150_p0;
wire   [2:0] grp_fu_5150_p1;
wire   [6:0] grp_fu_5150_p2;
wire   [3:0] grp_fu_5159_p0;
wire   [2:0] grp_fu_5159_p1;
wire   [6:0] grp_fu_5159_p2;
wire   [3:0] grp_fu_5168_p0;
wire   [2:0] grp_fu_5168_p1;
wire   [6:0] grp_fu_5168_p2;
wire   [3:0] grp_fu_5177_p0;
wire   [2:0] grp_fu_5177_p1;
wire   [6:0] grp_fu_5177_p2;
wire   [3:0] grp_fu_5186_p0;
wire   [2:0] grp_fu_5186_p1;
wire   [7:0] grp_fu_5186_p2;
wire   [3:0] grp_fu_5195_p0;
wire   [2:0] grp_fu_5195_p1;
wire   [13:0] grp_fu_5195_p2;
wire   [3:0] grp_fu_5204_p0;
wire   [2:0] grp_fu_5204_p1;
wire   [7:0] grp_fu_5204_p2;
wire   [3:0] grp_fu_5213_p0;
wire   [2:0] grp_fu_5213_p1;
wire   [6:0] grp_fu_5213_p2;
wire   [3:0] grp_fu_5222_p0;
wire   [2:0] grp_fu_5222_p1;
wire   [7:0] grp_fu_5222_p2;
wire   [3:0] grp_fu_5231_p0;
wire   [2:0] grp_fu_5231_p1;
wire   [13:0] grp_fu_5231_p2;
wire   [3:0] grp_fu_5240_p0;
wire   [2:0] grp_fu_5240_p1;
wire   [7:0] grp_fu_5240_p2;
wire   [3:0] grp_fu_5249_p0;
wire   [2:0] grp_fu_5249_p1;
wire   [6:0] grp_fu_5249_p2;
wire   [3:0] grp_fu_5258_p0;
wire   [2:0] grp_fu_5258_p1;
wire   [7:0] grp_fu_5258_p2;
wire   [3:0] grp_fu_5267_p0;
wire   [2:0] grp_fu_5267_p1;
wire   [13:0] grp_fu_5267_p2;
wire   [3:0] grp_fu_5276_p0;
wire   [2:0] grp_fu_5276_p1;
wire   [7:0] grp_fu_5276_p2;
wire   [3:0] grp_fu_5285_p0;
wire   [2:0] grp_fu_5285_p1;
wire   [6:0] grp_fu_5285_p2;
wire   [3:0] grp_fu_5294_p0;
wire   [2:0] grp_fu_5294_p1;
wire   [7:0] grp_fu_5294_p2;
wire   [3:0] grp_fu_5303_p0;
wire   [2:0] grp_fu_5303_p1;
wire   [13:0] grp_fu_5303_p2;
wire   [3:0] grp_fu_5312_p0;
wire   [2:0] grp_fu_5312_p1;
wire   [7:0] grp_fu_5312_p2;
reg    grp_fu_5105_ce;
reg    grp_fu_5114_ce;
reg    grp_fu_5123_ce;
reg    grp_fu_5132_ce;
reg    grp_fu_5141_ce;
reg    grp_fu_5150_ce;
reg    grp_fu_5159_ce;
reg    grp_fu_5168_ce;
reg    grp_fu_5177_ce;
reg    grp_fu_5186_ce;
reg    grp_fu_5195_ce;
reg    grp_fu_5204_ce;
reg    grp_fu_5213_ce;
reg    grp_fu_5222_ce;
reg    grp_fu_5231_ce;
reg    grp_fu_5240_ce;
reg    grp_fu_5249_ce;
reg    grp_fu_5258_ce;
reg    grp_fu_5267_ce;
reg    grp_fu_5276_ce;
reg    grp_fu_5285_ce;
reg    grp_fu_5294_ce;
reg    grp_fu_5303_ce;
reg    grp_fu_5312_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
reg    ap_ST_iter2_fsm_state3_blk;
reg    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
reg    ap_ST_iter5_fsm_state6_blk;
wire    ap_start_int;
wire   [6:0] grp_fu_5105_p10;
wire   [7:0] grp_fu_5105_p20;
wire   [6:0] grp_fu_5114_p10;
wire   [7:0] grp_fu_5114_p20;
wire   [6:0] grp_fu_5123_p10;
wire   [7:0] grp_fu_5123_p20;
wire   [6:0] grp_fu_5132_p10;
wire   [7:0] grp_fu_5132_p20;
wire   [6:0] grp_fu_5141_p10;
wire   [7:0] grp_fu_5141_p20;
wire   [6:0] grp_fu_5150_p10;
wire   [7:0] grp_fu_5150_p20;
wire   [6:0] grp_fu_5159_p10;
wire   [7:0] grp_fu_5159_p20;
wire   [6:0] grp_fu_5168_p10;
wire   [7:0] grp_fu_5168_p20;
wire   [6:0] grp_fu_5177_p10;
wire   [7:0] grp_fu_5177_p20;
wire   [6:0] grp_fu_5186_p10;
wire   [8:0] grp_fu_5186_p20;
wire   [6:0] grp_fu_5195_p10;
wire   [6:0] grp_fu_5204_p10;
wire   [8:0] grp_fu_5204_p20;
wire   [6:0] grp_fu_5213_p10;
wire   [7:0] grp_fu_5213_p20;
wire   [6:0] grp_fu_5222_p10;
wire   [8:0] grp_fu_5222_p20;
wire   [6:0] grp_fu_5231_p10;
wire   [6:0] grp_fu_5240_p10;
wire   [8:0] grp_fu_5240_p20;
wire   [6:0] grp_fu_5249_p10;
wire   [7:0] grp_fu_5249_p20;
wire   [6:0] grp_fu_5258_p10;
wire   [8:0] grp_fu_5258_p20;
wire   [6:0] grp_fu_5267_p10;
wire   [6:0] grp_fu_5276_p10;
wire   [8:0] grp_fu_5276_p20;
wire   [6:0] grp_fu_5285_p10;
wire   [7:0] grp_fu_5285_p20;
wire   [6:0] grp_fu_5294_p10;
wire   [8:0] grp_fu_5294_p20;
wire   [6:0] grp_fu_5303_p10;
wire   [6:0] grp_fu_5312_p10;
wire   [8:0] grp_fu_5312_p20;
wire   [6:0] ret_V_10_fu_2999_p10;
wire   [6:0] ret_V_12_fu_3139_p10;
wire   [6:0] ret_V_14_fu_3012_p10;
wire   [6:0] ret_V_19_fu_3025_p10;
wire   [6:0] ret_V_1_fu_2970_p10;
wire   [6:0] ret_V_21_fu_3158_p10;
wire   [6:0] ret_V_23_fu_3038_p10;
wire   [6:0] ret_V_28_fu_3051_p10;
wire   [6:0] ret_V_30_fu_3177_p10;
wire   [6:0] ret_V_32_fu_3064_p10;
wire   [6:0] ret_V_3_fu_3120_p10;
wire   [6:0] ret_V_5_fu_2986_p10;
reg    ap_condition_3971;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_0_address0),
    .ce0(p_ZL7threshs_0_0_ce0),
    .q0(p_ZL7threshs_0_0_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_1_address0),
    .ce0(p_ZL7threshs_0_1_ce0),
    .q0(p_ZL7threshs_0_1_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_2_address0),
    .ce0(p_ZL7threshs_0_2_ce0),
    .q0(p_ZL7threshs_0_2_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_3_address0),
    .ce0(p_ZL7threshs_0_3_ce0),
    .q0(p_ZL7threshs_0_3_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_4_address0),
    .ce0(p_ZL7threshs_0_4_ce0),
    .q0(p_ZL7threshs_0_4_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_5_address0),
    .ce0(p_ZL7threshs_0_5_ce0),
    .q0(p_ZL7threshs_0_5_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_6_address0),
    .ce0(p_ZL7threshs_0_6_ce0),
    .q0(p_ZL7threshs_0_6_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_7_address0),
    .ce0(p_ZL7threshs_0_7_ce0),
    .q0(p_ZL7threshs_0_7_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_8_address0),
    .ce0(p_ZL7threshs_0_8_ce0),
    .q0(p_ZL7threshs_0_8_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_9_address0),
    .ce0(p_ZL7threshs_0_9_ce0),
    .q0(p_ZL7threshs_0_9_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_10_address0),
    .ce0(p_ZL7threshs_0_10_ce0),
    .q0(p_ZL7threshs_0_10_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_11_address0),
    .ce0(p_ZL7threshs_0_11_ce0),
    .q0(p_ZL7threshs_0_11_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_12_address0),
    .ce0(p_ZL7threshs_0_12_ce0),
    .q0(p_ZL7threshs_0_12_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_13_address0),
    .ce0(p_ZL7threshs_0_13_ce0),
    .q0(p_ZL7threshs_0_13_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_14_address0),
    .ce0(p_ZL7threshs_0_14_ce0),
    .q0(p_ZL7threshs_0_14_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_0_address0),
    .ce0(p_ZL7threshs_1_0_ce0),
    .q0(p_ZL7threshs_1_0_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_1_address0),
    .ce0(p_ZL7threshs_1_1_ce0),
    .q0(p_ZL7threshs_1_1_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_2_address0),
    .ce0(p_ZL7threshs_1_2_ce0),
    .q0(p_ZL7threshs_1_2_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_3_address0),
    .ce0(p_ZL7threshs_1_3_ce0),
    .q0(p_ZL7threshs_1_3_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_4_address0),
    .ce0(p_ZL7threshs_1_4_ce0),
    .q0(p_ZL7threshs_1_4_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_5_address0),
    .ce0(p_ZL7threshs_1_5_ce0),
    .q0(p_ZL7threshs_1_5_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_6_address0),
    .ce0(p_ZL7threshs_1_6_ce0),
    .q0(p_ZL7threshs_1_6_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_7_address0),
    .ce0(p_ZL7threshs_1_7_ce0),
    .q0(p_ZL7threshs_1_7_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_8_address0),
    .ce0(p_ZL7threshs_1_8_ce0),
    .q0(p_ZL7threshs_1_8_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_9_address0),
    .ce0(p_ZL7threshs_1_9_ce0),
    .q0(p_ZL7threshs_1_9_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_10_address0),
    .ce0(p_ZL7threshs_1_10_ce0),
    .q0(p_ZL7threshs_1_10_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_11_address0),
    .ce0(p_ZL7threshs_1_11_ce0),
    .q0(p_ZL7threshs_1_11_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_12_address0),
    .ce0(p_ZL7threshs_1_12_ce0),
    .q0(p_ZL7threshs_1_12_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_13_address0),
    .ce0(p_ZL7threshs_1_13_ce0),
    .q0(p_ZL7threshs_1_13_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_14_address0),
    .ce0(p_ZL7threshs_1_14_ce0),
    .q0(p_ZL7threshs_1_14_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_0_address0),
    .ce0(p_ZL7threshs_2_0_ce0),
    .q0(p_ZL7threshs_2_0_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_1_address0),
    .ce0(p_ZL7threshs_2_1_ce0),
    .q0(p_ZL7threshs_2_1_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_2_address0),
    .ce0(p_ZL7threshs_2_2_ce0),
    .q0(p_ZL7threshs_2_2_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_3_address0),
    .ce0(p_ZL7threshs_2_3_ce0),
    .q0(p_ZL7threshs_2_3_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_4_address0),
    .ce0(p_ZL7threshs_2_4_ce0),
    .q0(p_ZL7threshs_2_4_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_5_address0),
    .ce0(p_ZL7threshs_2_5_ce0),
    .q0(p_ZL7threshs_2_5_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_6_address0),
    .ce0(p_ZL7threshs_2_6_ce0),
    .q0(p_ZL7threshs_2_6_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_7_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_7_address0),
    .ce0(p_ZL7threshs_2_7_ce0),
    .q0(p_ZL7threshs_2_7_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_8_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_8_address0),
    .ce0(p_ZL7threshs_2_8_ce0),
    .q0(p_ZL7threshs_2_8_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_9_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_9_address0),
    .ce0(p_ZL7threshs_2_9_ce0),
    .q0(p_ZL7threshs_2_9_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_10_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_10_address0),
    .ce0(p_ZL7threshs_2_10_ce0),
    .q0(p_ZL7threshs_2_10_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_11_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_11_address0),
    .ce0(p_ZL7threshs_2_11_ce0),
    .q0(p_ZL7threshs_2_11_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_12_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_12_address0),
    .ce0(p_ZL7threshs_2_12_ce0),
    .q0(p_ZL7threshs_2_12_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_13_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_13_address0),
    .ce0(p_ZL7threshs_2_13_ce0),
    .q0(p_ZL7threshs_2_13_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_14_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_14_address0),
    .ce0(p_ZL7threshs_2_14_ce0),
    .q0(p_ZL7threshs_2_14_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_0_address0),
    .ce0(p_ZL7threshs_3_0_ce0),
    .q0(p_ZL7threshs_3_0_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_1_address0),
    .ce0(p_ZL7threshs_3_1_ce0),
    .q0(p_ZL7threshs_3_1_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_2_address0),
    .ce0(p_ZL7threshs_3_2_ce0),
    .q0(p_ZL7threshs_3_2_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_3_address0),
    .ce0(p_ZL7threshs_3_3_ce0),
    .q0(p_ZL7threshs_3_3_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_4_address0),
    .ce0(p_ZL7threshs_3_4_ce0),
    .q0(p_ZL7threshs_3_4_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_5_address0),
    .ce0(p_ZL7threshs_3_5_ce0),
    .q0(p_ZL7threshs_3_5_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_6_address0),
    .ce0(p_ZL7threshs_3_6_ce0),
    .q0(p_ZL7threshs_3_6_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_7_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_7_address0),
    .ce0(p_ZL7threshs_3_7_ce0),
    .q0(p_ZL7threshs_3_7_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_8_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_8_address0),
    .ce0(p_ZL7threshs_3_8_ce0),
    .q0(p_ZL7threshs_3_8_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_9_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_9_address0),
    .ce0(p_ZL7threshs_3_9_ce0),
    .q0(p_ZL7threshs_3_9_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_10_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_10_address0),
    .ce0(p_ZL7threshs_3_10_ce0),
    .q0(p_ZL7threshs_3_10_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_11_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_11_address0),
    .ce0(p_ZL7threshs_3_11_ce0),
    .q0(p_ZL7threshs_3_11_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_12_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_12_address0),
    .ce0(p_ZL7threshs_3_12_ce0),
    .q0(p_ZL7threshs_3_12_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_13_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_13_address0),
    .ce0(p_ZL7threshs_3_13_ce0),
    .q0(p_ZL7threshs_3_13_q0)
);

MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_14_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_14_address0),
    .ce0(p_ZL7threshs_3_14_ce0),
    .q0(p_ZL7threshs_3_14_q0)
);

MVAU_hls_11_mux_646_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 36 ),
    .din3_WIDTH( 36 ),
    .din4_WIDTH( 36 ),
    .din5_WIDTH( 36 ),
    .din6_WIDTH( 36 ),
    .din7_WIDTH( 36 ),
    .din8_WIDTH( 36 ),
    .din9_WIDTH( 36 ),
    .din10_WIDTH( 36 ),
    .din11_WIDTH( 36 ),
    .din12_WIDTH( 36 ),
    .din13_WIDTH( 36 ),
    .din14_WIDTH( 36 ),
    .din15_WIDTH( 36 ),
    .din16_WIDTH( 36 ),
    .din17_WIDTH( 36 ),
    .din18_WIDTH( 36 ),
    .din19_WIDTH( 36 ),
    .din20_WIDTH( 36 ),
    .din21_WIDTH( 36 ),
    .din22_WIDTH( 36 ),
    .din23_WIDTH( 36 ),
    .din24_WIDTH( 36 ),
    .din25_WIDTH( 36 ),
    .din26_WIDTH( 36 ),
    .din27_WIDTH( 36 ),
    .din28_WIDTH( 36 ),
    .din29_WIDTH( 36 ),
    .din30_WIDTH( 36 ),
    .din31_WIDTH( 36 ),
    .din32_WIDTH( 36 ),
    .din33_WIDTH( 36 ),
    .din34_WIDTH( 36 ),
    .din35_WIDTH( 36 ),
    .din36_WIDTH( 36 ),
    .din37_WIDTH( 36 ),
    .din38_WIDTH( 36 ),
    .din39_WIDTH( 36 ),
    .din40_WIDTH( 36 ),
    .din41_WIDTH( 36 ),
    .din42_WIDTH( 36 ),
    .din43_WIDTH( 36 ),
    .din44_WIDTH( 36 ),
    .din45_WIDTH( 36 ),
    .din46_WIDTH( 36 ),
    .din47_WIDTH( 36 ),
    .din48_WIDTH( 36 ),
    .din49_WIDTH( 36 ),
    .din50_WIDTH( 36 ),
    .din51_WIDTH( 36 ),
    .din52_WIDTH( 36 ),
    .din53_WIDTH( 36 ),
    .din54_WIDTH( 36 ),
    .din55_WIDTH( 36 ),
    .din56_WIDTH( 36 ),
    .din57_WIDTH( 36 ),
    .din58_WIDTH( 36 ),
    .din59_WIDTH( 36 ),
    .din60_WIDTH( 36 ),
    .din61_WIDTH( 36 ),
    .din62_WIDTH( 36 ),
    .din63_WIDTH( 36 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 36 ))
mux_646_36_1_1_U1(
    .din0(inputBuf_V_fu_482),
    .din1(inputBuf_V_1_fu_486),
    .din2(inputBuf_V_2_fu_490),
    .din3(inputBuf_V_3_fu_494),
    .din4(inputBuf_V_4_fu_498),
    .din5(inputBuf_V_5_fu_502),
    .din6(inputBuf_V_6_fu_506),
    .din7(inputBuf_V_7_fu_510),
    .din8(inputBuf_V_8_fu_514),
    .din9(inputBuf_V_9_fu_518),
    .din10(inputBuf_V_10_fu_522),
    .din11(inputBuf_V_11_fu_526),
    .din12(inputBuf_V_12_fu_530),
    .din13(inputBuf_V_13_fu_534),
    .din14(inputBuf_V_14_fu_538),
    .din15(inputBuf_V_15_fu_542),
    .din16(inputBuf_V_16_fu_546),
    .din17(inputBuf_V_17_fu_550),
    .din18(inputBuf_V_18_fu_554),
    .din19(inputBuf_V_19_fu_558),
    .din20(inputBuf_V_20_fu_562),
    .din21(inputBuf_V_21_fu_566),
    .din22(inputBuf_V_22_fu_570),
    .din23(inputBuf_V_23_fu_574),
    .din24(inputBuf_V_24_fu_578),
    .din25(inputBuf_V_25_fu_582),
    .din26(inputBuf_V_26_fu_586),
    .din27(inputBuf_V_27_fu_590),
    .din28(inputBuf_V_28_fu_594),
    .din29(inputBuf_V_29_fu_598),
    .din30(inputBuf_V_30_fu_602),
    .din31(inputBuf_V_31_fu_606),
    .din32(inputBuf_V_32_fu_610),
    .din33(inputBuf_V_33_fu_614),
    .din34(inputBuf_V_34_fu_618),
    .din35(inputBuf_V_35_fu_622),
    .din36(inputBuf_V_36_fu_626),
    .din37(inputBuf_V_37_fu_630),
    .din38(inputBuf_V_38_fu_634),
    .din39(inputBuf_V_39_fu_638),
    .din40(inputBuf_V_40_fu_642),
    .din41(inputBuf_V_41_fu_646),
    .din42(inputBuf_V_42_fu_650),
    .din43(inputBuf_V_43_fu_654),
    .din44(inputBuf_V_44_fu_658),
    .din45(inputBuf_V_45_fu_662),
    .din46(inputBuf_V_46_fu_666),
    .din47(inputBuf_V_47_fu_670),
    .din48(inputBuf_V_48_fu_674),
    .din49(inputBuf_V_49_fu_678),
    .din50(inputBuf_V_50_fu_682),
    .din51(inputBuf_V_51_fu_686),
    .din52(inputBuf_V_52_fu_690),
    .din53(inputBuf_V_53_fu_694),
    .din54(inputBuf_V_54_fu_698),
    .din55(inputBuf_V_55_fu_702),
    .din56(inputBuf_V_56_fu_706),
    .din57(inputBuf_V_57_fu_710),
    .din58(inputBuf_V_58_fu_714),
    .din59(inputBuf_V_59_fu_718),
    .din60(inputBuf_V_60_fu_722),
    .din61(inputBuf_V_61_fu_726),
    .din62(inputBuf_V_62_fu_730),
    .din63(inputBuf_V_63_fu_734),
    .din64(tmp_fu_1914_p65),
    .dout(tmp_fu_1914_p66)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U2(
    .din0(ret_V_1_fu_2970_p0),
    .din1(ret_V_1_fu_2970_p1),
    .dout(ret_V_1_fu_2970_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U3(
    .din0(ret_V_5_fu_2986_p0),
    .din1(ret_V_5_fu_2986_p1),
    .dout(ret_V_5_fu_2986_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U4(
    .din0(ret_V_10_fu_2999_p0),
    .din1(ret_V_10_fu_2999_p1),
    .dout(ret_V_10_fu_2999_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U5(
    .din0(ret_V_14_fu_3012_p0),
    .din1(ret_V_14_fu_3012_p1),
    .dout(ret_V_14_fu_3012_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U6(
    .din0(ret_V_19_fu_3025_p0),
    .din1(ret_V_19_fu_3025_p1),
    .dout(ret_V_19_fu_3025_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U7(
    .din0(ret_V_23_fu_3038_p0),
    .din1(ret_V_23_fu_3038_p1),
    .dout(ret_V_23_fu_3038_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U8(
    .din0(ret_V_28_fu_3051_p0),
    .din1(ret_V_28_fu_3051_p1),
    .dout(ret_V_28_fu_3051_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U9(
    .din0(ret_V_32_fu_3064_p0),
    .din1(ret_V_32_fu_3064_p1),
    .dout(ret_V_32_fu_3064_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U10(
    .din0(ret_V_3_fu_3120_p0),
    .din1(ret_V_3_fu_3120_p1),
    .dout(ret_V_3_fu_3120_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U11(
    .din0(ret_V_12_fu_3139_p0),
    .din1(ret_V_12_fu_3139_p1),
    .dout(ret_V_12_fu_3139_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U12(
    .din0(ret_V_21_fu_3158_p0),
    .din1(ret_V_21_fu_3158_p1),
    .dout(ret_V_21_fu_3158_p2)
);

MVAU_hls_11_mul_4ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4ns_3ns_7_1_1_U13(
    .din0(ret_V_30_fu_3177_p0),
    .din1(ret_V_30_fu_3177_p1),
    .dout(ret_V_30_fu_3177_p2)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5105_p0),
    .din1(grp_fu_5105_p1),
    .din2(grp_fu_5105_p2),
    .ce(grp_fu_5105_ce),
    .dout(grp_fu_5105_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5114_p0),
    .din1(grp_fu_5114_p1),
    .din2(grp_fu_5114_p2),
    .ce(grp_fu_5114_ce),
    .dout(grp_fu_5114_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5123_p0),
    .din1(grp_fu_5123_p1),
    .din2(grp_fu_5123_p2),
    .ce(grp_fu_5123_ce),
    .dout(grp_fu_5123_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5132_p0),
    .din1(grp_fu_5132_p1),
    .din2(grp_fu_5132_p2),
    .ce(grp_fu_5132_ce),
    .dout(grp_fu_5132_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5141_p0),
    .din1(grp_fu_5141_p1),
    .din2(grp_fu_5141_p2),
    .ce(grp_fu_5141_ce),
    .dout(grp_fu_5141_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5150_p0),
    .din1(grp_fu_5150_p1),
    .din2(grp_fu_5150_p2),
    .ce(grp_fu_5150_ce),
    .dout(grp_fu_5150_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5159_p0),
    .din1(grp_fu_5159_p1),
    .din2(grp_fu_5159_p2),
    .ce(grp_fu_5159_ce),
    .dout(grp_fu_5159_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5168_p0),
    .din1(grp_fu_5168_p1),
    .din2(grp_fu_5168_p2),
    .ce(grp_fu_5168_ce),
    .dout(grp_fu_5168_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5177_p0),
    .din1(grp_fu_5177_p1),
    .din2(grp_fu_5177_p2),
    .ce(grp_fu_5177_ce),
    .dout(grp_fu_5177_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_4ns_3ns_8ns_9_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5186_p0),
    .din1(grp_fu_5186_p1),
    .din2(grp_fu_5186_p2),
    .ce(grp_fu_5186_ce),
    .dout(grp_fu_5186_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_4ns_3ns_14ns_14_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5195_p0),
    .din1(grp_fu_5195_p1),
    .din2(grp_fu_5195_p2),
    .ce(grp_fu_5195_ce),
    .dout(grp_fu_5195_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_4ns_3ns_8ns_9_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5204_p0),
    .din1(grp_fu_5204_p1),
    .din2(grp_fu_5204_p2),
    .ce(grp_fu_5204_ce),
    .dout(grp_fu_5204_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5213_p0),
    .din1(grp_fu_5213_p1),
    .din2(grp_fu_5213_p2),
    .ce(grp_fu_5213_ce),
    .dout(grp_fu_5213_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_4ns_3ns_8ns_9_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5222_p0),
    .din1(grp_fu_5222_p1),
    .din2(grp_fu_5222_p2),
    .ce(grp_fu_5222_ce),
    .dout(grp_fu_5222_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_4ns_3ns_14ns_14_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5231_p0),
    .din1(grp_fu_5231_p1),
    .din2(grp_fu_5231_p2),
    .ce(grp_fu_5231_ce),
    .dout(grp_fu_5231_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_4ns_3ns_8ns_9_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5240_p0),
    .din1(grp_fu_5240_p1),
    .din2(grp_fu_5240_p2),
    .ce(grp_fu_5240_ce),
    .dout(grp_fu_5240_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5249_p0),
    .din1(grp_fu_5249_p1),
    .din2(grp_fu_5249_p2),
    .ce(grp_fu_5249_ce),
    .dout(grp_fu_5249_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_4ns_3ns_8ns_9_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5258_p0),
    .din1(grp_fu_5258_p1),
    .din2(grp_fu_5258_p2),
    .ce(grp_fu_5258_ce),
    .dout(grp_fu_5258_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_4ns_3ns_14ns_14_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5267_p0),
    .din1(grp_fu_5267_p1),
    .din2(grp_fu_5267_p2),
    .ce(grp_fu_5267_ce),
    .dout(grp_fu_5267_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_4ns_3ns_8ns_9_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5276_p0),
    .din1(grp_fu_5276_p1),
    .din2(grp_fu_5276_p2),
    .ce(grp_fu_5276_ce),
    .dout(grp_fu_5276_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_7ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_3ns_7ns_8_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5285_p0),
    .din1(grp_fu_5285_p1),
    .din2(grp_fu_5285_p2),
    .ce(grp_fu_5285_ce),
    .dout(grp_fu_5285_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_4ns_3ns_8ns_9_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5294_p0),
    .din1(grp_fu_5294_p1),
    .din2(grp_fu_5294_p2),
    .ce(grp_fu_5294_ce),
    .dout(grp_fu_5294_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_4ns_3ns_14ns_14_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5303_p0),
    .din1(grp_fu_5303_p1),
    .din2(grp_fu_5303_p2),
    .ce(grp_fu_5303_ce),
    .dout(grp_fu_5303_p3)
);

MVAU_hls_11_mac_muladd_4ns_3ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_4ns_3ns_8ns_9_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5312_p0),
    .din1(grp_fu_5312_p1),
    .din2(grp_fu_5312_p2),
    .ce(grp_fu_5312_ce),
    .dout(grp_fu_5312_p3)
);

MVAU_hls_11_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_1541 <= tmp_fu_1914_p66;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd62)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd15)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd16)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd17)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd18)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd19)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd20)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd21)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd22)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd23)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd24)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd25)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd26)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd27)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd28)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd29)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd30)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd31)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd32)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd33)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd34)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd35)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd36)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd37)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd38)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd39)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd40)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd41)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd42)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd43)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd44)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd45)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd46)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd47)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd48)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd49)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd50)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd51)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd52)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd53)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd54)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd55)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd56)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd57)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd58)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd59)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd60)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd61)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd63)))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_1541 <= inElem_fu_2048_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_1541 <= ap_phi_reg_pp0_iter0_inElem_1_reg_1541;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3971)) begin
        if ((icmp_ln249_fu_1700_p2 == 1'd0)) begin
            i_fu_462 <= i_2_fu_1706_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_462 <= 23'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3971)) begin
        if (((icmp_ln290_fu_2742_p2 == 1'd1) & (icmp_ln249_fu_1700_p2 == 1'd0))) begin
            nf_1_fu_738 <= nf_3_fu_2765_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_738 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3971)) begin
        if (((icmp_ln290_fu_2742_p2 == 1'd1) & (icmp_ln249_fu_1700_p2 == 1'd0))) begin
            sf_fu_458 <= 32'd0;
        end else if (((icmp_ln290_fu_2742_p2 == 1'd0) & (icmp_ln249_fu_1700_p2 == 1'd0))) begin
            sf_fu_458 <= sf_2_fu_2736_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_458 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_5756_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        accu_V_1_fu_470 <= accu_V_9_fu_3310_p2;
        accu_V_2_fu_474 <= accu_V_10_fu_3340_p2;
        accu_V_3_fu_478 <= accu_V_11_fu_3370_p2;
        accu_V_fu_466 <= accu_V_8_fu_3280_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_5756 <= icmp_ln249_fu_1700_p2;
        nf_2_reg_5751 <= ap_sig_allocacmp_nf_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_5756_pp0_iter1_reg <= icmp_ln249_reg_5756;
        icmp_ln272_reg_5841_pp0_iter1_reg <= icmp_ln272_reg_5841;
        icmp_ln290_reg_6029_pp0_iter1_reg <= icmp_ln290_reg_6029;
        local_temp_V_11_reg_5904_pp0_iter1_reg <= local_temp_V_11_reg_5904;
        local_temp_V_12_reg_5909_pp0_iter1_reg <= local_temp_V_12_reg_5909;
        local_temp_V_14_reg_5919_pp0_iter1_reg <= local_temp_V_14_reg_5919;
        local_temp_V_15_reg_5924_pp0_iter1_reg <= local_temp_V_15_reg_5924;
        local_temp_V_16_reg_5929_pp0_iter1_reg <= local_temp_V_16_reg_5929;
        local_temp_V_18_reg_5939_pp0_iter1_reg <= local_temp_V_18_reg_5939;
        local_temp_V_19_reg_5944_pp0_iter1_reg <= local_temp_V_19_reg_5944;
        local_temp_V_20_reg_5949_pp0_iter1_reg <= local_temp_V_20_reg_5949;
        local_temp_V_21_reg_5954_pp0_iter1_reg <= local_temp_V_21_reg_5954;
        local_temp_V_23_reg_5964_pp0_iter1_reg <= local_temp_V_23_reg_5964;
        local_temp_V_24_reg_5969_pp0_iter1_reg <= local_temp_V_24_reg_5969;
        local_temp_V_25_reg_5974_pp0_iter1_reg <= local_temp_V_25_reg_5974;
        local_temp_V_27_reg_5984_pp0_iter1_reg <= local_temp_V_27_reg_5984;
        local_temp_V_28_reg_5989_pp0_iter1_reg <= local_temp_V_28_reg_5989;
        local_temp_V_29_reg_5994_pp0_iter1_reg <= local_temp_V_29_reg_5994;
        local_temp_V_30_reg_5999_pp0_iter1_reg <= local_temp_V_30_reg_5999;
        local_temp_V_32_reg_6009_pp0_iter1_reg <= local_temp_V_32_reg_6009;
        local_temp_V_33_reg_6014_pp0_iter1_reg <= local_temp_V_33_reg_6014;
        local_temp_V_34_reg_6019_pp0_iter1_reg <= local_temp_V_34_reg_6019;
        local_temp_V_36_reg_5849_pp0_iter1_reg <= local_temp_V_36_reg_5849;
        local_temp_V_37_reg_5854_pp0_iter1_reg <= local_temp_V_37_reg_5854;
        local_temp_V_38_reg_5859_pp0_iter1_reg <= local_temp_V_38_reg_5859;
        local_temp_V_39_reg_5864_pp0_iter1_reg <= local_temp_V_39_reg_5864;
        local_temp_V_41_reg_5874_pp0_iter1_reg <= local_temp_V_41_reg_5874;
        local_temp_V_42_reg_5879_pp0_iter1_reg <= local_temp_V_42_reg_5879;
        local_temp_V_43_reg_5884_pp0_iter1_reg <= local_temp_V_43_reg_5884;
        local_temp_V_9_reg_5899_pp0_iter1_reg <= local_temp_V_9_reg_5899;
        local_temp_V_reg_5894_pp0_iter1_reg <= local_temp_V_reg_5894;
        nf_2_reg_5751_pp0_iter1_reg <= nf_2_reg_5751;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln249_reg_5756_pp0_iter2_reg <= icmp_ln249_reg_5756_pp0_iter1_reg;
        icmp_ln272_reg_5841_pp0_iter2_reg <= icmp_ln272_reg_5841_pp0_iter1_reg;
        icmp_ln290_reg_6029_pp0_iter2_reg <= icmp_ln290_reg_6029_pp0_iter1_reg;
        local_temp_V_12_reg_5909_pp0_iter2_reg <= local_temp_V_12_reg_5909_pp0_iter1_reg;
        local_temp_V_14_reg_5919_pp0_iter2_reg <= local_temp_V_14_reg_5919_pp0_iter1_reg;
        local_temp_V_19_reg_5944_pp0_iter2_reg <= local_temp_V_19_reg_5944_pp0_iter1_reg;
        local_temp_V_21_reg_5954_pp0_iter2_reg <= local_temp_V_21_reg_5954_pp0_iter1_reg;
        local_temp_V_23_reg_5964_pp0_iter2_reg <= local_temp_V_23_reg_5964_pp0_iter1_reg;
        local_temp_V_28_reg_5989_pp0_iter2_reg <= local_temp_V_28_reg_5989_pp0_iter1_reg;
        local_temp_V_30_reg_5999_pp0_iter2_reg <= local_temp_V_30_reg_5999_pp0_iter1_reg;
        local_temp_V_32_reg_6009_pp0_iter2_reg <= local_temp_V_32_reg_6009_pp0_iter1_reg;
        local_temp_V_37_reg_5854_pp0_iter2_reg <= local_temp_V_37_reg_5854_pp0_iter1_reg;
        local_temp_V_39_reg_5864_pp0_iter2_reg <= local_temp_V_39_reg_5864_pp0_iter1_reg;
        local_temp_V_41_reg_5874_pp0_iter2_reg <= local_temp_V_41_reg_5874_pp0_iter1_reg;
        local_temp_V_9_reg_5899_pp0_iter2_reg <= local_temp_V_9_reg_5899_pp0_iter1_reg;
        nf_2_reg_5751_pp0_iter2_reg <= nf_2_reg_5751_pp0_iter1_reg;
        r_V_1_reg_6038_pp0_iter2_reg <= r_V_1_reg_6038;
        r_V_3_reg_6048_pp0_iter2_reg <= r_V_3_reg_6048;
        r_V_5_reg_6066_pp0_iter2_reg <= r_V_5_reg_6066;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln249_reg_5756_pp0_iter3_reg <= icmp_ln249_reg_5756_pp0_iter2_reg;
        icmp_ln272_reg_5841_pp0_iter3_reg <= icmp_ln272_reg_5841_pp0_iter2_reg;
        icmp_ln290_reg_6029_pp0_iter3_reg <= icmp_ln290_reg_6029_pp0_iter2_reg;
        local_temp_V_12_reg_5909_pp0_iter3_reg <= local_temp_V_12_reg_5909_pp0_iter2_reg;
        local_temp_V_21_reg_5954_pp0_iter3_reg <= local_temp_V_21_reg_5954_pp0_iter2_reg;
        local_temp_V_30_reg_5999_pp0_iter3_reg <= local_temp_V_30_reg_5999_pp0_iter2_reg;
        local_temp_V_39_reg_5864_pp0_iter3_reg <= local_temp_V_39_reg_5864_pp0_iter2_reg;
        nf_2_reg_5751_pp0_iter3_reg <= nf_2_reg_5751_pp0_iter2_reg;
        r_V_3_reg_6048_pp0_iter3_reg <= r_V_3_reg_6048_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        icmp_ln249_reg_5756_pp0_iter4_reg <= icmp_ln249_reg_5756_pp0_iter3_reg;
        icmp_ln290_reg_6029_pp0_iter4_reg <= icmp_ln290_reg_6029_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0))) begin
        icmp_ln272_reg_5841 <= icmp_ln272_fu_2376_p2;
        icmp_ln290_reg_6029 <= icmp_ln290_fu_2742_p2;
        local_temp_V_11_reg_5904 <= {{weights_V_TDATA[35:33]}};
        local_temp_V_12_reg_5909 <= {{weights_V_TDATA[38:36]}};
        local_temp_V_13_reg_5914 <= {{weights_V_TDATA[41:39]}};
        local_temp_V_14_reg_5919 <= {{weights_V_TDATA[44:42]}};
        local_temp_V_15_reg_5924 <= {{weights_V_TDATA[47:45]}};
        local_temp_V_16_reg_5929 <= {{weights_V_TDATA[50:48]}};
        local_temp_V_17_reg_5934 <= {{weights_V_TDATA[53:51]}};
        local_temp_V_18_reg_5939 <= {{weights_V_TDATA[56:54]}};
        local_temp_V_19_reg_5944 <= {{weights_V_TDATA[59:57]}};
        local_temp_V_20_reg_5949 <= {{weights_V_TDATA[62:60]}};
        local_temp_V_21_reg_5954 <= {{weights_V_TDATA[65:63]}};
        local_temp_V_22_reg_5959 <= {{weights_V_TDATA[68:66]}};
        local_temp_V_23_reg_5964 <= {{weights_V_TDATA[71:69]}};
        local_temp_V_24_reg_5969 <= {{weights_V_TDATA[74:72]}};
        local_temp_V_25_reg_5974 <= {{weights_V_TDATA[77:75]}};
        local_temp_V_26_reg_5979 <= {{weights_V_TDATA[80:78]}};
        local_temp_V_27_reg_5984 <= {{weights_V_TDATA[83:81]}};
        local_temp_V_28_reg_5989 <= {{weights_V_TDATA[86:84]}};
        local_temp_V_29_reg_5994 <= {{weights_V_TDATA[89:87]}};
        local_temp_V_30_reg_5999 <= {{weights_V_TDATA[92:90]}};
        local_temp_V_31_reg_6004 <= {{weights_V_TDATA[95:93]}};
        local_temp_V_32_reg_6009 <= {{weights_V_TDATA[98:96]}};
        local_temp_V_33_reg_6014 <= {{weights_V_TDATA[101:99]}};
        local_temp_V_34_reg_6019 <= {{weights_V_TDATA[104:102]}};
        local_temp_V_35_reg_6024 <= {{weights_V_TDATA[107:105]}};
        local_temp_V_36_reg_5849 <= local_temp_V_36_fu_2382_p1;
        local_temp_V_37_reg_5854 <= {{weights_V_TDATA[5:3]}};
        local_temp_V_38_reg_5859 <= {{weights_V_TDATA[8:6]}};
        local_temp_V_39_reg_5864 <= {{weights_V_TDATA[11:9]}};
        local_temp_V_40_reg_5869 <= {{weights_V_TDATA[14:12]}};
        local_temp_V_41_reg_5874 <= {{weights_V_TDATA[17:15]}};
        local_temp_V_42_reg_5879 <= {{weights_V_TDATA[20:18]}};
        local_temp_V_43_reg_5884 <= {{weights_V_TDATA[23:21]}};
        local_temp_V_44_reg_5889 <= {{weights_V_TDATA[26:24]}};
        local_temp_V_9_reg_5899 <= {{weights_V_TDATA[32:30]}};
        local_temp_V_reg_5894 <= {{weights_V_TDATA[29:27]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd10))) begin
        inputBuf_V_10_fu_522 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd11))) begin
        inputBuf_V_11_fu_526 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd12))) begin
        inputBuf_V_12_fu_530 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd13))) begin
        inputBuf_V_13_fu_534 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd14))) begin
        inputBuf_V_14_fu_538 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd15))) begin
        inputBuf_V_15_fu_542 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd16))) begin
        inputBuf_V_16_fu_546 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd17))) begin
        inputBuf_V_17_fu_550 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd18))) begin
        inputBuf_V_18_fu_554 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd19))) begin
        inputBuf_V_19_fu_558 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd1))) begin
        inputBuf_V_1_fu_486 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd20))) begin
        inputBuf_V_20_fu_562 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd21))) begin
        inputBuf_V_21_fu_566 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd22))) begin
        inputBuf_V_22_fu_570 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd23))) begin
        inputBuf_V_23_fu_574 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd24))) begin
        inputBuf_V_24_fu_578 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd25))) begin
        inputBuf_V_25_fu_582 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd26))) begin
        inputBuf_V_26_fu_586 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd27))) begin
        inputBuf_V_27_fu_590 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd28))) begin
        inputBuf_V_28_fu_594 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd29))) begin
        inputBuf_V_29_fu_598 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd2))) begin
        inputBuf_V_2_fu_490 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd30))) begin
        inputBuf_V_30_fu_602 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd31))) begin
        inputBuf_V_31_fu_606 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd32))) begin
        inputBuf_V_32_fu_610 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd33))) begin
        inputBuf_V_33_fu_614 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd34))) begin
        inputBuf_V_34_fu_618 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd35))) begin
        inputBuf_V_35_fu_622 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd36))) begin
        inputBuf_V_36_fu_626 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd37))) begin
        inputBuf_V_37_fu_630 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd38))) begin
        inputBuf_V_38_fu_634 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd39))) begin
        inputBuf_V_39_fu_638 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd3))) begin
        inputBuf_V_3_fu_494 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd40))) begin
        inputBuf_V_40_fu_642 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd41))) begin
        inputBuf_V_41_fu_646 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd42))) begin
        inputBuf_V_42_fu_650 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd43))) begin
        inputBuf_V_43_fu_654 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd44))) begin
        inputBuf_V_44_fu_658 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd45))) begin
        inputBuf_V_45_fu_662 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd46))) begin
        inputBuf_V_46_fu_666 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd47))) begin
        inputBuf_V_47_fu_670 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd48))) begin
        inputBuf_V_48_fu_674 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd49))) begin
        inputBuf_V_49_fu_678 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd4))) begin
        inputBuf_V_4_fu_498 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd50))) begin
        inputBuf_V_50_fu_682 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd51))) begin
        inputBuf_V_51_fu_686 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd52))) begin
        inputBuf_V_52_fu_690 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd53))) begin
        inputBuf_V_53_fu_694 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd54))) begin
        inputBuf_V_54_fu_698 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd55))) begin
        inputBuf_V_55_fu_702 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd56))) begin
        inputBuf_V_56_fu_706 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd57))) begin
        inputBuf_V_57_fu_710 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd58))) begin
        inputBuf_V_58_fu_714 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd59))) begin
        inputBuf_V_59_fu_718 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd5))) begin
        inputBuf_V_5_fu_502 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd60))) begin
        inputBuf_V_60_fu_722 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd61))) begin
        inputBuf_V_61_fu_726 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd62))) begin
        inputBuf_V_62_fu_730 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd63))) begin
        inputBuf_V_63_fu_734 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd6))) begin
        inputBuf_V_6_fu_506 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd7))) begin
        inputBuf_V_7_fu_510 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd8))) begin
        inputBuf_V_8_fu_514 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd9))) begin
        inputBuf_V_9_fu_518 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1712_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (trunc_ln257_fu_2052_p1 == 6'd0))) begin
        inputBuf_V_fu_482 <= inElem_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln249_reg_5756_pp0_iter0_reg == 1'd0))) begin
        r_V_1_reg_6038 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_1541[7:4]}};
        r_V_2_reg_6043 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_1541[11:8]}};
        r_V_3_reg_6048 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_1541[15:12]}};
        r_V_5_reg_6066 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_1541[23:20]}};
        r_V_6_reg_6071 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_1541[27:24]}};
        r_V_7_reg_6076 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_1541[31:28]}};
        r_V_reg_6033 <= r_V_fu_2788_p1;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter2_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_iter2_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter3_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter5_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_iter5_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln249_reg_5756_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_sig_allocacmp_accu_V_1_load = accu_V_9_fu_3310_p2;
    end else begin
        ap_sig_allocacmp_accu_V_1_load = accu_V_1_fu_470;
    end
end

always @ (*) begin
    if (((icmp_ln249_reg_5756_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_sig_allocacmp_accu_V_2_load = accu_V_10_fu_3340_p2;
    end else begin
        ap_sig_allocacmp_accu_V_2_load = accu_V_2_fu_474;
    end
end

always @ (*) begin
    if (((icmp_ln249_reg_5756_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_sig_allocacmp_accu_V_3_load = accu_V_11_fu_3370_p2;
    end else begin
        ap_sig_allocacmp_accu_V_3_load = accu_V_3_fu_478;
    end
end

always @ (*) begin
    if (((icmp_ln249_reg_5756_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_sig_allocacmp_accu_V_load = accu_V_8_fu_3280_p2;
    end else begin
        ap_sig_allocacmp_accu_V_load = accu_V_fu_466;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 23'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_462;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_2 = nf_1_fu_738;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_1 = sf_fu_458;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5105_ce = 1'b1;
    end else begin
        grp_fu_5105_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5114_ce = 1'b1;
    end else begin
        grp_fu_5114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5123_ce = 1'b1;
    end else begin
        grp_fu_5123_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5132_ce = 1'b1;
    end else begin
        grp_fu_5132_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5141_ce = 1'b1;
    end else begin
        grp_fu_5141_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5150_ce = 1'b1;
    end else begin
        grp_fu_5150_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5159_ce = 1'b1;
    end else begin
        grp_fu_5159_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5168_ce = 1'b1;
    end else begin
        grp_fu_5168_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5177_ce = 1'b1;
    end else begin
        grp_fu_5177_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5186_ce = 1'b1;
    end else begin
        grp_fu_5186_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5195_ce = 1'b1;
    end else begin
        grp_fu_5195_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5204_ce = 1'b1;
    end else begin
        grp_fu_5204_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5213_ce = 1'b1;
    end else begin
        grp_fu_5213_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5222_ce = 1'b1;
    end else begin
        grp_fu_5222_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5231_ce = 1'b1;
    end else begin
        grp_fu_5231_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5240_ce = 1'b1;
    end else begin
        grp_fu_5240_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5249_ce = 1'b1;
    end else begin
        grp_fu_5249_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5258_ce = 1'b1;
    end else begin
        grp_fu_5258_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5267_ce = 1'b1;
    end else begin
        grp_fu_5267_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5276_ce = 1'b1;
    end else begin
        grp_fu_5276_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5285_ce = 1'b1;
    end else begin
        grp_fu_5285_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5294_ce = 1'b1;
    end else begin
        grp_fu_5294_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5303_ce = 1'b1;
    end else begin
        grp_fu_5303_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5312_ce = 1'b1;
    end else begin
        grp_fu_5312_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op165_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (ap_predicate_op165_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op1131_write_state6 == 1'b1) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_predicate_op1131_write_state6 == 1'b1) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1700_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter2_fsm_state3) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter3_fsm_state4) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & ((1'b0 == ap_CS_iter4_fsm_state5) | ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_5756_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

assign accu_V_10_fu_3340_p2 = (zext_ln840_23_fu_3336_p1 + add_ln840_21_fu_3319_p2);

assign accu_V_11_fu_3370_p2 = (zext_ln840_31_fu_3366_p1 + add_ln840_30_fu_3349_p2);

assign accu_V_8_fu_3280_p2 = (zext_ln840_7_fu_3276_p1 + add_ln840_3_fu_3259_p2);

assign accu_V_9_fu_3310_p2 = (zext_ln840_15_fu_3306_p1 + add_ln840_12_fu_3289_p2);

assign add_ln840_12_fu_3289_p2 = (zext_ln840_11_fu_3286_p1 + grp_fu_5231_p3);

assign add_ln840_16_fu_3300_p2 = (zext_ln840_14_fu_3297_p1 + zext_ln840_12_fu_3294_p1);

assign add_ln840_21_fu_3319_p2 = (zext_ln840_19_fu_3316_p1 + grp_fu_5267_p3);

assign add_ln840_25_fu_3330_p2 = (zext_ln840_22_fu_3327_p1 + zext_ln840_20_fu_3324_p1);

assign add_ln840_30_fu_3349_p2 = (zext_ln840_27_fu_3346_p1 + grp_fu_5303_p3);

assign add_ln840_34_fu_3360_p2 = (zext_ln840_30_fu_3357_p1 + zext_ln840_28_fu_3354_p1);

assign add_ln840_36_fu_3676_p2 = (zext_ln215_fu_3392_p1 + zext_ln218_1_fu_3432_p1);

assign add_ln840_37_fu_3682_p2 = (add_ln840_36_fu_3676_p2 + zext_ln218_fu_3412_p1);

assign add_ln840_38_fu_3692_p2 = (zext_ln218_2_fu_3452_p1 + zext_ln218_3_fu_3472_p1);

assign add_ln840_39_fu_3702_p2 = (zext_ln218_4_fu_3492_p1 + zext_ln218_5_fu_3512_p1);

assign add_ln840_3_fu_3259_p2 = (zext_ln840_3_fu_3256_p1 + grp_fu_5195_p3);

assign add_ln840_40_fu_3712_p2 = (zext_ln840_35_fu_3708_p1 + zext_ln840_34_fu_3698_p1);

assign add_ln840_41_fu_3718_p2 = (add_ln840_40_fu_3712_p2 + zext_ln840_33_fu_3688_p1);

assign add_ln840_42_fu_3728_p2 = (zext_ln218_6_fu_3532_p1 + zext_ln218_7_fu_3552_p1);

assign add_ln840_43_fu_3738_p2 = (zext_ln218_8_fu_3572_p1 + zext_ln218_9_fu_3592_p1);

assign add_ln840_44_fu_3748_p2 = (zext_ln840_38_fu_3744_p1 + zext_ln840_37_fu_3734_p1);

assign add_ln840_45_fu_3758_p2 = (zext_ln218_10_fu_3612_p1 + zext_ln218_11_fu_3632_p1);

assign add_ln840_46_fu_3768_p2 = (zext_ln218_12_fu_3652_p1 + zext_ln840_32_fu_3672_p1);

assign add_ln840_47_fu_3778_p2 = (zext_ln840_41_fu_3774_p1 + zext_ln840_40_fu_3764_p1);

assign add_ln840_48_fu_3788_p2 = (zext_ln840_42_fu_3784_p1 + zext_ln840_39_fu_3754_p1);

assign add_ln840_50_fu_4100_p2 = (zext_ln215_1_fu_3816_p1 + zext_ln218_14_fu_3856_p1);

assign add_ln840_51_fu_4106_p2 = (add_ln840_50_fu_4100_p2 + zext_ln218_13_fu_3836_p1);

assign add_ln840_52_fu_4116_p2 = (zext_ln218_15_fu_3876_p1 + zext_ln218_16_fu_3896_p1);

assign add_ln840_53_fu_4126_p2 = (zext_ln218_17_fu_3916_p1 + zext_ln218_18_fu_3936_p1);

assign add_ln840_54_fu_4136_p2 = (zext_ln840_46_fu_4132_p1 + zext_ln840_45_fu_4122_p1);

assign add_ln840_55_fu_4142_p2 = (add_ln840_54_fu_4136_p2 + zext_ln840_44_fu_4112_p1);

assign add_ln840_56_fu_4152_p2 = (zext_ln218_19_fu_3956_p1 + zext_ln218_20_fu_3976_p1);

assign add_ln840_57_fu_4162_p2 = (zext_ln218_21_fu_3996_p1 + zext_ln218_22_fu_4016_p1);

assign add_ln840_58_fu_4172_p2 = (zext_ln840_49_fu_4168_p1 + zext_ln840_48_fu_4158_p1);

assign add_ln840_59_fu_4182_p2 = (zext_ln218_23_fu_4036_p1 + zext_ln218_24_fu_4056_p1);

assign add_ln840_60_fu_4192_p2 = (zext_ln218_25_fu_4076_p1 + zext_ln840_43_fu_4096_p1);

assign add_ln840_61_fu_4202_p2 = (zext_ln840_52_fu_4198_p1 + zext_ln840_51_fu_4188_p1);

assign add_ln840_62_fu_4212_p2 = (zext_ln840_53_fu_4208_p1 + zext_ln840_50_fu_4178_p1);

assign add_ln840_64_fu_4524_p2 = (zext_ln215_2_fu_4240_p1 + zext_ln218_27_fu_4280_p1);

assign add_ln840_65_fu_4530_p2 = (add_ln840_64_fu_4524_p2 + zext_ln218_26_fu_4260_p1);

assign add_ln840_66_fu_4540_p2 = (zext_ln218_28_fu_4300_p1 + zext_ln218_29_fu_4320_p1);

assign add_ln840_67_fu_4550_p2 = (zext_ln218_30_fu_4340_p1 + zext_ln218_31_fu_4360_p1);

assign add_ln840_68_fu_4560_p2 = (zext_ln840_57_fu_4556_p1 + zext_ln840_56_fu_4546_p1);

assign add_ln840_69_fu_4566_p2 = (add_ln840_68_fu_4560_p2 + zext_ln840_55_fu_4536_p1);

assign add_ln840_70_fu_4576_p2 = (zext_ln218_32_fu_4380_p1 + zext_ln218_33_fu_4400_p1);

assign add_ln840_71_fu_4586_p2 = (zext_ln218_34_fu_4420_p1 + zext_ln218_35_fu_4440_p1);

assign add_ln840_72_fu_4596_p2 = (zext_ln840_60_fu_4592_p1 + zext_ln840_59_fu_4582_p1);

assign add_ln840_73_fu_4606_p2 = (zext_ln218_36_fu_4460_p1 + zext_ln218_37_fu_4480_p1);

assign add_ln840_74_fu_4616_p2 = (zext_ln218_38_fu_4500_p1 + zext_ln840_54_fu_4520_p1);

assign add_ln840_75_fu_4626_p2 = (zext_ln840_63_fu_4622_p1 + zext_ln840_62_fu_4612_p1);

assign add_ln840_76_fu_4636_p2 = (zext_ln840_64_fu_4632_p1 + zext_ln840_61_fu_4602_p1);

assign add_ln840_78_fu_4948_p2 = (zext_ln215_3_fu_4664_p1 + zext_ln218_40_fu_4704_p1);

assign add_ln840_79_fu_4954_p2 = (add_ln840_78_fu_4948_p2 + zext_ln218_39_fu_4684_p1);

assign add_ln840_7_fu_3270_p2 = (zext_ln840_6_fu_3267_p1 + zext_ln840_4_fu_3264_p1);

assign add_ln840_80_fu_4964_p2 = (zext_ln218_41_fu_4724_p1 + zext_ln218_42_fu_4744_p1);

assign add_ln840_81_fu_4974_p2 = (zext_ln218_43_fu_4764_p1 + zext_ln218_44_fu_4784_p1);

assign add_ln840_82_fu_4984_p2 = (zext_ln840_68_fu_4980_p1 + zext_ln840_67_fu_4970_p1);

assign add_ln840_83_fu_4990_p2 = (add_ln840_82_fu_4984_p2 + zext_ln840_66_fu_4960_p1);

assign add_ln840_84_fu_5000_p2 = (zext_ln218_45_fu_4804_p1 + zext_ln218_46_fu_4824_p1);

assign add_ln840_85_fu_5010_p2 = (zext_ln218_47_fu_4844_p1 + zext_ln218_48_fu_4864_p1);

assign add_ln840_86_fu_5020_p2 = (zext_ln840_71_fu_5016_p1 + zext_ln840_70_fu_5006_p1);

assign add_ln840_87_fu_5030_p2 = (zext_ln218_49_fu_4884_p1 + zext_ln218_50_fu_4904_p1);

assign add_ln840_88_fu_5040_p2 = (zext_ln218_51_fu_4924_p1 + zext_ln840_65_fu_4944_p1);

assign add_ln840_89_fu_5050_p2 = (zext_ln840_74_fu_5046_p1 + zext_ln840_73_fu_5036_p1);

assign add_ln840_90_fu_5060_p2 = (zext_ln840_75_fu_5056_p1 + zext_ln840_72_fu_5026_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state6_io = ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_3971 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1700_p2 == 1'd0)) | ((ap_predicate_op165_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op1131_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_1_reg_1541 = 'bx;

always @ (*) begin
    ap_predicate_op1131_write_state6 = ((icmp_ln290_reg_6029_pp0_iter4_reg == 1'd1) & (icmp_ln249_reg_5756_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op165_read_state1 = ((icmp_ln253_fu_1712_p2 == 1'd1) & (icmp_ln249_fu_1700_p2 == 1'd0));
end

assign grp_fu_5105_p0 = zext_ln1494_4_fu_2835_p1;

assign grp_fu_5105_p1 = grp_fu_5105_p10;

assign grp_fu_5105_p10 = local_temp_V_40_reg_5869;

assign grp_fu_5105_p2 = grp_fu_5105_p20;

assign grp_fu_5105_p20 = ret_V_5_fu_2986_p2;

assign grp_fu_5114_p0 = zext_ln1494_8_fu_2882_p1;

assign grp_fu_5114_p1 = grp_fu_5114_p10;

assign grp_fu_5114_p10 = local_temp_V_44_reg_5889;

assign grp_fu_5114_p2 = grp_fu_5114_p20;

assign grp_fu_5114_p20 = ret_V_1_fu_2970_p2;

assign grp_fu_5123_p0 = zext_ln1494_4_fu_2835_p1;

assign grp_fu_5123_p1 = grp_fu_5123_p10;

assign grp_fu_5123_p10 = local_temp_V_13_reg_5914;

assign grp_fu_5123_p2 = grp_fu_5123_p20;

assign grp_fu_5123_p20 = ret_V_14_fu_3012_p2;

assign grp_fu_5132_p0 = zext_ln1494_8_fu_2882_p1;

assign grp_fu_5132_p1 = grp_fu_5132_p10;

assign grp_fu_5132_p10 = local_temp_V_17_reg_5934;

assign grp_fu_5132_p2 = grp_fu_5132_p20;

assign grp_fu_5132_p20 = ret_V_10_fu_2999_p2;

assign grp_fu_5141_p0 = zext_ln1494_4_fu_2835_p1;

assign grp_fu_5141_p1 = grp_fu_5141_p10;

assign grp_fu_5141_p10 = local_temp_V_22_reg_5959;

assign grp_fu_5141_p2 = grp_fu_5141_p20;

assign grp_fu_5141_p20 = ret_V_23_fu_3038_p2;

assign grp_fu_5150_p0 = zext_ln1494_8_fu_2882_p1;

assign grp_fu_5150_p1 = grp_fu_5150_p10;

assign grp_fu_5150_p10 = local_temp_V_26_reg_5979;

assign grp_fu_5150_p2 = grp_fu_5150_p20;

assign grp_fu_5150_p20 = ret_V_19_fu_3025_p2;

assign grp_fu_5159_p0 = zext_ln1494_4_fu_2835_p1;

assign grp_fu_5159_p1 = grp_fu_5159_p10;

assign grp_fu_5159_p10 = local_temp_V_31_reg_6004;

assign grp_fu_5159_p2 = grp_fu_5159_p20;

assign grp_fu_5159_p20 = ret_V_32_fu_3064_p2;

assign grp_fu_5168_p0 = zext_ln1494_8_fu_2882_p1;

assign grp_fu_5168_p1 = grp_fu_5168_p10;

assign grp_fu_5168_p10 = local_temp_V_35_reg_6024;

assign grp_fu_5168_p2 = grp_fu_5168_p20;

assign grp_fu_5168_p20 = ret_V_28_fu_3051_p2;

assign grp_fu_5177_p0 = zext_ln1494_fu_2907_p1;

assign grp_fu_5177_p1 = grp_fu_5177_p10;

assign grp_fu_5177_p10 = local_temp_V_36_reg_5849_pp0_iter1_reg;

assign grp_fu_5177_p2 = grp_fu_5177_p20;

assign grp_fu_5177_p20 = ret_V_3_fu_3120_p2;

assign grp_fu_5186_p0 = zext_ln1494_2_fu_2913_p1;

assign grp_fu_5186_p1 = grp_fu_5186_p10;

assign grp_fu_5186_p10 = local_temp_V_38_reg_5859_pp0_iter1_reg;

assign grp_fu_5186_p2 = grp_fu_5186_p20;

assign grp_fu_5186_p20 = grp_fu_5114_p3;

assign grp_fu_5195_p0 = zext_ln1494_6_fu_2919_p1;

assign grp_fu_5195_p1 = grp_fu_5195_p10;

assign grp_fu_5195_p10 = local_temp_V_42_reg_5879_pp0_iter1_reg;

assign grp_fu_5195_p2 = ((icmp_ln272_reg_5841_pp0_iter3_reg[0:0] == 1'b1) ? 14'd0 : ap_sig_allocacmp_accu_V_load);

assign grp_fu_5204_p0 = zext_ln1494_7_fu_2925_p1;

assign grp_fu_5204_p1 = grp_fu_5204_p10;

assign grp_fu_5204_p10 = local_temp_V_43_reg_5884_pp0_iter1_reg;

assign grp_fu_5204_p2 = grp_fu_5204_p20;

assign grp_fu_5204_p20 = grp_fu_5105_p3;

assign grp_fu_5213_p0 = zext_ln1494_fu_2907_p1;

assign grp_fu_5213_p1 = grp_fu_5213_p10;

assign grp_fu_5213_p10 = local_temp_V_reg_5894_pp0_iter1_reg;

assign grp_fu_5213_p2 = grp_fu_5213_p20;

assign grp_fu_5213_p20 = ret_V_12_fu_3139_p2;

assign grp_fu_5222_p0 = zext_ln1494_2_fu_2913_p1;

assign grp_fu_5222_p1 = grp_fu_5222_p10;

assign grp_fu_5222_p10 = local_temp_V_11_reg_5904_pp0_iter1_reg;

assign grp_fu_5222_p2 = grp_fu_5222_p20;

assign grp_fu_5222_p20 = grp_fu_5132_p3;

assign grp_fu_5231_p0 = zext_ln1494_6_fu_2919_p1;

assign grp_fu_5231_p1 = grp_fu_5231_p10;

assign grp_fu_5231_p10 = local_temp_V_15_reg_5924_pp0_iter1_reg;

assign grp_fu_5231_p2 = ((icmp_ln272_reg_5841_pp0_iter3_reg[0:0] == 1'b1) ? 14'd0 : ap_sig_allocacmp_accu_V_1_load);

assign grp_fu_5240_p0 = zext_ln1494_7_fu_2925_p1;

assign grp_fu_5240_p1 = grp_fu_5240_p10;

assign grp_fu_5240_p10 = local_temp_V_16_reg_5929_pp0_iter1_reg;

assign grp_fu_5240_p2 = grp_fu_5240_p20;

assign grp_fu_5240_p20 = grp_fu_5123_p3;

assign grp_fu_5249_p0 = zext_ln1494_fu_2907_p1;

assign grp_fu_5249_p1 = grp_fu_5249_p10;

assign grp_fu_5249_p10 = local_temp_V_18_reg_5939_pp0_iter1_reg;

assign grp_fu_5249_p2 = grp_fu_5249_p20;

assign grp_fu_5249_p20 = ret_V_21_fu_3158_p2;

assign grp_fu_5258_p0 = zext_ln1494_2_fu_2913_p1;

assign grp_fu_5258_p1 = grp_fu_5258_p10;

assign grp_fu_5258_p10 = local_temp_V_20_reg_5949_pp0_iter1_reg;

assign grp_fu_5258_p2 = grp_fu_5258_p20;

assign grp_fu_5258_p20 = grp_fu_5150_p3;

assign grp_fu_5267_p0 = zext_ln1494_6_fu_2919_p1;

assign grp_fu_5267_p1 = grp_fu_5267_p10;

assign grp_fu_5267_p10 = local_temp_V_24_reg_5969_pp0_iter1_reg;

assign grp_fu_5267_p2 = ((icmp_ln272_reg_5841_pp0_iter3_reg[0:0] == 1'b1) ? 14'd0 : ap_sig_allocacmp_accu_V_2_load);

assign grp_fu_5276_p0 = zext_ln1494_7_fu_2925_p1;

assign grp_fu_5276_p1 = grp_fu_5276_p10;

assign grp_fu_5276_p10 = local_temp_V_25_reg_5974_pp0_iter1_reg;

assign grp_fu_5276_p2 = grp_fu_5276_p20;

assign grp_fu_5276_p20 = grp_fu_5141_p3;

assign grp_fu_5285_p0 = zext_ln1494_fu_2907_p1;

assign grp_fu_5285_p1 = grp_fu_5285_p10;

assign grp_fu_5285_p10 = local_temp_V_27_reg_5984_pp0_iter1_reg;

assign grp_fu_5285_p2 = grp_fu_5285_p20;

assign grp_fu_5285_p20 = ret_V_30_fu_3177_p2;

assign grp_fu_5294_p0 = zext_ln1494_2_fu_2913_p1;

assign grp_fu_5294_p1 = grp_fu_5294_p10;

assign grp_fu_5294_p10 = local_temp_V_29_reg_5994_pp0_iter1_reg;

assign grp_fu_5294_p2 = grp_fu_5294_p20;

assign grp_fu_5294_p20 = grp_fu_5168_p3;

assign grp_fu_5303_p0 = zext_ln1494_6_fu_2919_p1;

assign grp_fu_5303_p1 = grp_fu_5303_p10;

assign grp_fu_5303_p10 = local_temp_V_33_reg_6014_pp0_iter1_reg;

assign grp_fu_5303_p2 = ((icmp_ln272_reg_5841_pp0_iter3_reg[0:0] == 1'b1) ? 14'd0 : ap_sig_allocacmp_accu_V_3_load);

assign grp_fu_5312_p0 = zext_ln1494_7_fu_2925_p1;

assign grp_fu_5312_p1 = grp_fu_5312_p10;

assign grp_fu_5312_p10 = local_temp_V_34_reg_6019_pp0_iter1_reg;

assign grp_fu_5312_p2 = grp_fu_5312_p20;

assign grp_fu_5312_p20 = grp_fu_5159_p3;

assign i_2_fu_1706_p2 = (ap_sig_allocacmp_i_1 + 23'd1);

assign icmp_ln1039_10_fu_3580_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_10_fu_3576_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_11_fu_3600_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_11_fu_3596_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_12_fu_3620_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_12_fu_3616_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_13_fu_3640_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_13_fu_3636_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_14_fu_3660_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_14_fu_3656_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_15_fu_3804_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_15_fu_3800_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_16_fu_3824_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_16_fu_3820_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_17_fu_3844_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_17_fu_3840_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_18_fu_3864_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_18_fu_3860_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_19_fu_3884_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_19_fu_3880_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_1_fu_3400_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_1_fu_3396_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_20_fu_3904_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_20_fu_3900_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_21_fu_3924_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_21_fu_3920_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_22_fu_3944_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_22_fu_3940_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_23_fu_3964_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_23_fu_3960_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_24_fu_3984_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_24_fu_3980_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_25_fu_4004_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_25_fu_4000_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_26_fu_4024_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_26_fu_4020_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_27_fu_4044_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_27_fu_4040_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_28_fu_4064_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_28_fu_4060_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_29_fu_4084_p2 = ((accu_V_9_fu_3310_p2 < zext_ln1039_29_fu_4080_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_2_fu_3420_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_2_fu_3416_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_30_fu_4228_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_30_fu_4224_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_31_fu_4248_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_31_fu_4244_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_32_fu_4268_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_32_fu_4264_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_33_fu_4288_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_33_fu_4284_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_34_fu_4308_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_34_fu_4304_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_35_fu_4328_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_35_fu_4324_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_36_fu_4348_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_36_fu_4344_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_37_fu_4368_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_37_fu_4364_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_38_fu_4388_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_38_fu_4384_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_39_fu_4408_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_39_fu_4404_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_3_fu_3440_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_3_fu_3436_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_40_fu_4428_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_40_fu_4424_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_41_fu_4448_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_41_fu_4444_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_42_fu_4468_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_42_fu_4464_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_43_fu_4488_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_43_fu_4484_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_44_fu_4508_p2 = ((accu_V_10_fu_3340_p2 < zext_ln1039_44_fu_4504_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_45_fu_4652_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_45_fu_4648_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_46_fu_4672_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_46_fu_4668_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_47_fu_4692_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_47_fu_4688_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_48_fu_4712_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_48_fu_4708_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_49_fu_4732_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_49_fu_4728_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_4_fu_3460_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_4_fu_3456_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_50_fu_4752_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_50_fu_4748_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_51_fu_4772_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_51_fu_4768_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_52_fu_4792_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_52_fu_4788_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_53_fu_4812_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_53_fu_4808_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_54_fu_4832_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_54_fu_4828_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_55_fu_4852_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_55_fu_4848_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_56_fu_4872_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_56_fu_4868_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_57_fu_4892_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_57_fu_4888_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_58_fu_4912_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_58_fu_4908_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_59_fu_4932_p2 = ((accu_V_11_fu_3370_p2 < zext_ln1039_59_fu_4928_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_5_fu_3480_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_5_fu_3476_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_6_fu_3500_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_6_fu_3496_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_7_fu_3520_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_7_fu_3516_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_8_fu_3540_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_8_fu_3536_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_9_fu_3560_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_9_fu_3556_p1) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_3380_p2 = ((accu_V_8_fu_3280_p2 < zext_ln1039_fu_3376_p1) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_1700_p2 = ((ap_sig_allocacmp_i_1 == 23'd4435968) ? 1'b1 : 1'b0);

assign icmp_ln249_reg_5756_pp0_iter0_reg = icmp_ln249_reg_5756;

assign icmp_ln253_fu_1712_p2 = ((ap_sig_allocacmp_nf_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_2376_p2 = ((ap_sig_allocacmp_sf_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_2742_p2 = ((sf_2_fu_2736_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_2759_p2 = ((nf_fu_2753_p2 == 32'd16) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_3193_p1 = nf_2_reg_5751_pp0_iter3_reg;

assign inElem_fu_2048_p1 = in0_V_TDATA[35:0];

assign local_temp_V_36_fu_2382_p1 = weights_V_TDATA[2:0];

assign nf_3_fu_2765_p3 = ((icmp_ln302_fu_2759_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_2753_p2);

assign nf_fu_2753_p2 = (ap_sig_allocacmp_nf_2 + 32'd1);

assign out_V_TDATA = {{{{result_V_7_fu_5066_p2}, {result_V_5_fu_4642_p2}}, {result_V_3_fu_4218_p2}}, {result_V_1_fu_3794_p2}};

assign p_ZL7threshs_0_0_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_10_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_11_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_12_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_13_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_14_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_1_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_2_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_3_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_4_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_5_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_6_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_7_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_8_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_0_9_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_0_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_10_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_11_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_12_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_13_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_14_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_1_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_2_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_3_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_4_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_5_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_6_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_7_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_8_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_1_9_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_0_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_10_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_11_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_12_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_13_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_14_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_1_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_2_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_3_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_4_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_5_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_6_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_7_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_8_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_2_9_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_0_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_10_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_11_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_12_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_13_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_14_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_1_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_2_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_3_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_4_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_5_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_6_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_7_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_8_address0 = idxprom2_i_fu_3193_p1;

assign p_ZL7threshs_3_9_address0 = idxprom2_i_fu_3193_p1;

assign r_V_4_fu_2822_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_1541[19:16]}};

assign r_V_8_fu_2869_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_1541[35:32]}};

assign r_V_fu_2788_p1 = ap_phi_reg_pp0_iter1_inElem_1_reg_1541[3:0];

assign result_V_1_fu_3794_p2 = (add_ln840_48_fu_3788_p2 + zext_ln840_36_fu_3724_p1);

assign result_V_2_fu_3810_p2 = (icmp_ln1039_15_fu_3804_p2 ^ 1'd1);

assign result_V_3_fu_4218_p2 = (add_ln840_62_fu_4212_p2 + zext_ln840_47_fu_4148_p1);

assign result_V_4_fu_4234_p2 = (icmp_ln1039_30_fu_4228_p2 ^ 1'd1);

assign result_V_5_fu_4642_p2 = (add_ln840_76_fu_4636_p2 + zext_ln840_58_fu_4572_p1);

assign result_V_6_fu_4658_p2 = (icmp_ln1039_45_fu_4652_p2 ^ 1'd1);

assign result_V_7_fu_5066_p2 = (add_ln840_90_fu_5060_p2 + zext_ln840_69_fu_4996_p1);

assign result_V_fu_3386_p2 = (icmp_ln1039_fu_3380_p2 ^ 1'd1);

assign ret_V_10_fu_2999_p0 = zext_ln1494_1_fu_2967_p1;

assign ret_V_10_fu_2999_p1 = ret_V_10_fu_2999_p10;

assign ret_V_10_fu_2999_p10 = local_temp_V_9_reg_5899_pp0_iter2_reg;

assign ret_V_12_fu_3139_p0 = zext_ln1494_3_fu_3117_p1;

assign ret_V_12_fu_3139_p1 = ret_V_12_fu_3139_p10;

assign ret_V_12_fu_3139_p10 = local_temp_V_12_reg_5909_pp0_iter3_reg;

assign ret_V_14_fu_3012_p0 = zext_ln1494_5_fu_2983_p1;

assign ret_V_14_fu_3012_p1 = ret_V_14_fu_3012_p10;

assign ret_V_14_fu_3012_p10 = local_temp_V_14_reg_5919_pp0_iter2_reg;

assign ret_V_19_fu_3025_p0 = zext_ln1494_1_fu_2967_p1;

assign ret_V_19_fu_3025_p1 = ret_V_19_fu_3025_p10;

assign ret_V_19_fu_3025_p10 = local_temp_V_19_reg_5944_pp0_iter2_reg;

assign ret_V_1_fu_2970_p0 = zext_ln1494_1_fu_2967_p1;

assign ret_V_1_fu_2970_p1 = ret_V_1_fu_2970_p10;

assign ret_V_1_fu_2970_p10 = local_temp_V_37_reg_5854_pp0_iter2_reg;

assign ret_V_21_fu_3158_p0 = zext_ln1494_3_fu_3117_p1;

assign ret_V_21_fu_3158_p1 = ret_V_21_fu_3158_p10;

assign ret_V_21_fu_3158_p10 = local_temp_V_21_reg_5954_pp0_iter3_reg;

assign ret_V_23_fu_3038_p0 = zext_ln1494_5_fu_2983_p1;

assign ret_V_23_fu_3038_p1 = ret_V_23_fu_3038_p10;

assign ret_V_23_fu_3038_p10 = local_temp_V_23_reg_5964_pp0_iter2_reg;

assign ret_V_28_fu_3051_p0 = zext_ln1494_1_fu_2967_p1;

assign ret_V_28_fu_3051_p1 = ret_V_28_fu_3051_p10;

assign ret_V_28_fu_3051_p10 = local_temp_V_28_reg_5989_pp0_iter2_reg;

assign ret_V_30_fu_3177_p0 = zext_ln1494_3_fu_3117_p1;

assign ret_V_30_fu_3177_p1 = ret_V_30_fu_3177_p10;

assign ret_V_30_fu_3177_p10 = local_temp_V_30_reg_5999_pp0_iter3_reg;

assign ret_V_32_fu_3064_p0 = zext_ln1494_5_fu_2983_p1;

assign ret_V_32_fu_3064_p1 = ret_V_32_fu_3064_p10;

assign ret_V_32_fu_3064_p10 = local_temp_V_32_reg_6009_pp0_iter2_reg;

assign ret_V_3_fu_3120_p0 = zext_ln1494_3_fu_3117_p1;

assign ret_V_3_fu_3120_p1 = ret_V_3_fu_3120_p10;

assign ret_V_3_fu_3120_p10 = local_temp_V_39_reg_5864_pp0_iter3_reg;

assign ret_V_5_fu_2986_p0 = zext_ln1494_5_fu_2983_p1;

assign ret_V_5_fu_2986_p1 = ret_V_5_fu_2986_p10;

assign ret_V_5_fu_2986_p10 = local_temp_V_41_reg_5874_pp0_iter2_reg;

assign sf_2_fu_2736_p2 = (ap_sig_allocacmp_sf_1 + 32'd1);

assign tmp_fu_1914_p65 = ap_sig_allocacmp_sf_1[5:0];

assign trunc_ln257_fu_2052_p1 = ap_sig_allocacmp_sf_1[5:0];

assign xor_ln1039_10_fu_3606_p2 = (icmp_ln1039_11_fu_3600_p2 ^ 1'd1);

assign xor_ln1039_11_fu_3626_p2 = (icmp_ln1039_12_fu_3620_p2 ^ 1'd1);

assign xor_ln1039_12_fu_3646_p2 = (icmp_ln1039_13_fu_3640_p2 ^ 1'd1);

assign xor_ln1039_13_fu_3666_p2 = (icmp_ln1039_14_fu_3660_p2 ^ 1'd1);

assign xor_ln1039_15_fu_3830_p2 = (icmp_ln1039_16_fu_3824_p2 ^ 1'd1);

assign xor_ln1039_16_fu_3850_p2 = (icmp_ln1039_17_fu_3844_p2 ^ 1'd1);

assign xor_ln1039_17_fu_3870_p2 = (icmp_ln1039_18_fu_3864_p2 ^ 1'd1);

assign xor_ln1039_18_fu_3890_p2 = (icmp_ln1039_19_fu_3884_p2 ^ 1'd1);

assign xor_ln1039_19_fu_3910_p2 = (icmp_ln1039_20_fu_3904_p2 ^ 1'd1);

assign xor_ln1039_1_fu_3426_p2 = (icmp_ln1039_2_fu_3420_p2 ^ 1'd1);

assign xor_ln1039_20_fu_3930_p2 = (icmp_ln1039_21_fu_3924_p2 ^ 1'd1);

assign xor_ln1039_21_fu_3950_p2 = (icmp_ln1039_22_fu_3944_p2 ^ 1'd1);

assign xor_ln1039_22_fu_3970_p2 = (icmp_ln1039_23_fu_3964_p2 ^ 1'd1);

assign xor_ln1039_23_fu_3990_p2 = (icmp_ln1039_24_fu_3984_p2 ^ 1'd1);

assign xor_ln1039_24_fu_4010_p2 = (icmp_ln1039_25_fu_4004_p2 ^ 1'd1);

assign xor_ln1039_25_fu_4030_p2 = (icmp_ln1039_26_fu_4024_p2 ^ 1'd1);

assign xor_ln1039_26_fu_4050_p2 = (icmp_ln1039_27_fu_4044_p2 ^ 1'd1);

assign xor_ln1039_27_fu_4070_p2 = (icmp_ln1039_28_fu_4064_p2 ^ 1'd1);

assign xor_ln1039_28_fu_4090_p2 = (icmp_ln1039_29_fu_4084_p2 ^ 1'd1);

assign xor_ln1039_2_fu_3446_p2 = (icmp_ln1039_3_fu_3440_p2 ^ 1'd1);

assign xor_ln1039_30_fu_4254_p2 = (icmp_ln1039_31_fu_4248_p2 ^ 1'd1);

assign xor_ln1039_31_fu_4274_p2 = (icmp_ln1039_32_fu_4268_p2 ^ 1'd1);

assign xor_ln1039_32_fu_4294_p2 = (icmp_ln1039_33_fu_4288_p2 ^ 1'd1);

assign xor_ln1039_33_fu_4314_p2 = (icmp_ln1039_34_fu_4308_p2 ^ 1'd1);

assign xor_ln1039_34_fu_4334_p2 = (icmp_ln1039_35_fu_4328_p2 ^ 1'd1);

assign xor_ln1039_35_fu_4354_p2 = (icmp_ln1039_36_fu_4348_p2 ^ 1'd1);

assign xor_ln1039_36_fu_4374_p2 = (icmp_ln1039_37_fu_4368_p2 ^ 1'd1);

assign xor_ln1039_37_fu_4394_p2 = (icmp_ln1039_38_fu_4388_p2 ^ 1'd1);

assign xor_ln1039_38_fu_4414_p2 = (icmp_ln1039_39_fu_4408_p2 ^ 1'd1);

assign xor_ln1039_39_fu_4434_p2 = (icmp_ln1039_40_fu_4428_p2 ^ 1'd1);

assign xor_ln1039_3_fu_3466_p2 = (icmp_ln1039_4_fu_3460_p2 ^ 1'd1);

assign xor_ln1039_40_fu_4454_p2 = (icmp_ln1039_41_fu_4448_p2 ^ 1'd1);

assign xor_ln1039_41_fu_4474_p2 = (icmp_ln1039_42_fu_4468_p2 ^ 1'd1);

assign xor_ln1039_42_fu_4494_p2 = (icmp_ln1039_43_fu_4488_p2 ^ 1'd1);

assign xor_ln1039_43_fu_4514_p2 = (icmp_ln1039_44_fu_4508_p2 ^ 1'd1);

assign xor_ln1039_45_fu_4678_p2 = (icmp_ln1039_46_fu_4672_p2 ^ 1'd1);

assign xor_ln1039_46_fu_4698_p2 = (icmp_ln1039_47_fu_4692_p2 ^ 1'd1);

assign xor_ln1039_47_fu_4718_p2 = (icmp_ln1039_48_fu_4712_p2 ^ 1'd1);

assign xor_ln1039_48_fu_4738_p2 = (icmp_ln1039_49_fu_4732_p2 ^ 1'd1);

assign xor_ln1039_49_fu_4758_p2 = (icmp_ln1039_50_fu_4752_p2 ^ 1'd1);

assign xor_ln1039_4_fu_3486_p2 = (icmp_ln1039_5_fu_3480_p2 ^ 1'd1);

assign xor_ln1039_50_fu_4778_p2 = (icmp_ln1039_51_fu_4772_p2 ^ 1'd1);

assign xor_ln1039_51_fu_4798_p2 = (icmp_ln1039_52_fu_4792_p2 ^ 1'd1);

assign xor_ln1039_52_fu_4818_p2 = (icmp_ln1039_53_fu_4812_p2 ^ 1'd1);

assign xor_ln1039_53_fu_4838_p2 = (icmp_ln1039_54_fu_4832_p2 ^ 1'd1);

assign xor_ln1039_54_fu_4858_p2 = (icmp_ln1039_55_fu_4852_p2 ^ 1'd1);

assign xor_ln1039_55_fu_4878_p2 = (icmp_ln1039_56_fu_4872_p2 ^ 1'd1);

assign xor_ln1039_56_fu_4898_p2 = (icmp_ln1039_57_fu_4892_p2 ^ 1'd1);

assign xor_ln1039_57_fu_4918_p2 = (icmp_ln1039_58_fu_4912_p2 ^ 1'd1);

assign xor_ln1039_58_fu_4938_p2 = (icmp_ln1039_59_fu_4932_p2 ^ 1'd1);

assign xor_ln1039_5_fu_3506_p2 = (icmp_ln1039_6_fu_3500_p2 ^ 1'd1);

assign xor_ln1039_6_fu_3526_p2 = (icmp_ln1039_7_fu_3520_p2 ^ 1'd1);

assign xor_ln1039_7_fu_3546_p2 = (icmp_ln1039_8_fu_3540_p2 ^ 1'd1);

assign xor_ln1039_8_fu_3566_p2 = (icmp_ln1039_9_fu_3560_p2 ^ 1'd1);

assign xor_ln1039_9_fu_3586_p2 = (icmp_ln1039_10_fu_3580_p2 ^ 1'd1);

assign xor_ln1039_fu_3406_p2 = (icmp_ln1039_1_fu_3400_p2 ^ 1'd1);

assign zext_ln1039_10_fu_3576_p1 = p_ZL7threshs_0_10_q0;

assign zext_ln1039_11_fu_3596_p1 = p_ZL7threshs_0_11_q0;

assign zext_ln1039_12_fu_3616_p1 = p_ZL7threshs_0_12_q0;

assign zext_ln1039_13_fu_3636_p1 = p_ZL7threshs_0_13_q0;

assign zext_ln1039_14_fu_3656_p1 = p_ZL7threshs_0_14_q0;

assign zext_ln1039_15_fu_3800_p1 = p_ZL7threshs_1_0_q0;

assign zext_ln1039_16_fu_3820_p1 = p_ZL7threshs_1_1_q0;

assign zext_ln1039_17_fu_3840_p1 = p_ZL7threshs_1_2_q0;

assign zext_ln1039_18_fu_3860_p1 = p_ZL7threshs_1_3_q0;

assign zext_ln1039_19_fu_3880_p1 = p_ZL7threshs_1_4_q0;

assign zext_ln1039_1_fu_3396_p1 = p_ZL7threshs_0_1_q0;

assign zext_ln1039_20_fu_3900_p1 = p_ZL7threshs_1_5_q0;

assign zext_ln1039_21_fu_3920_p1 = p_ZL7threshs_1_6_q0;

assign zext_ln1039_22_fu_3940_p1 = p_ZL7threshs_1_7_q0;

assign zext_ln1039_23_fu_3960_p1 = p_ZL7threshs_1_8_q0;

assign zext_ln1039_24_fu_3980_p1 = p_ZL7threshs_1_9_q0;

assign zext_ln1039_25_fu_4000_p1 = p_ZL7threshs_1_10_q0;

assign zext_ln1039_26_fu_4020_p1 = p_ZL7threshs_1_11_q0;

assign zext_ln1039_27_fu_4040_p1 = p_ZL7threshs_1_12_q0;

assign zext_ln1039_28_fu_4060_p1 = p_ZL7threshs_1_13_q0;

assign zext_ln1039_29_fu_4080_p1 = p_ZL7threshs_1_14_q0;

assign zext_ln1039_2_fu_3416_p1 = p_ZL7threshs_0_2_q0;

assign zext_ln1039_30_fu_4224_p1 = p_ZL7threshs_2_0_q0;

assign zext_ln1039_31_fu_4244_p1 = p_ZL7threshs_2_1_q0;

assign zext_ln1039_32_fu_4264_p1 = p_ZL7threshs_2_2_q0;

assign zext_ln1039_33_fu_4284_p1 = p_ZL7threshs_2_3_q0;

assign zext_ln1039_34_fu_4304_p1 = p_ZL7threshs_2_4_q0;

assign zext_ln1039_35_fu_4324_p1 = p_ZL7threshs_2_5_q0;

assign zext_ln1039_36_fu_4344_p1 = p_ZL7threshs_2_6_q0;

assign zext_ln1039_37_fu_4364_p1 = p_ZL7threshs_2_7_q0;

assign zext_ln1039_38_fu_4384_p1 = p_ZL7threshs_2_8_q0;

assign zext_ln1039_39_fu_4404_p1 = p_ZL7threshs_2_9_q0;

assign zext_ln1039_3_fu_3436_p1 = p_ZL7threshs_0_3_q0;

assign zext_ln1039_40_fu_4424_p1 = p_ZL7threshs_2_10_q0;

assign zext_ln1039_41_fu_4444_p1 = p_ZL7threshs_2_11_q0;

assign zext_ln1039_42_fu_4464_p1 = p_ZL7threshs_2_12_q0;

assign zext_ln1039_43_fu_4484_p1 = p_ZL7threshs_2_13_q0;

assign zext_ln1039_44_fu_4504_p1 = p_ZL7threshs_2_14_q0;

assign zext_ln1039_45_fu_4648_p1 = p_ZL7threshs_3_0_q0;

assign zext_ln1039_46_fu_4668_p1 = p_ZL7threshs_3_1_q0;

assign zext_ln1039_47_fu_4688_p1 = p_ZL7threshs_3_2_q0;

assign zext_ln1039_48_fu_4708_p1 = p_ZL7threshs_3_3_q0;

assign zext_ln1039_49_fu_4728_p1 = p_ZL7threshs_3_4_q0;

assign zext_ln1039_4_fu_3456_p1 = p_ZL7threshs_0_4_q0;

assign zext_ln1039_50_fu_4748_p1 = p_ZL7threshs_3_5_q0;

assign zext_ln1039_51_fu_4768_p1 = p_ZL7threshs_3_6_q0;

assign zext_ln1039_52_fu_4788_p1 = p_ZL7threshs_3_7_q0;

assign zext_ln1039_53_fu_4808_p1 = p_ZL7threshs_3_8_q0;

assign zext_ln1039_54_fu_4828_p1 = p_ZL7threshs_3_9_q0;

assign zext_ln1039_55_fu_4848_p1 = p_ZL7threshs_3_10_q0;

assign zext_ln1039_56_fu_4868_p1 = p_ZL7threshs_3_11_q0;

assign zext_ln1039_57_fu_4888_p1 = p_ZL7threshs_3_12_q0;

assign zext_ln1039_58_fu_4908_p1 = p_ZL7threshs_3_13_q0;

assign zext_ln1039_59_fu_4928_p1 = p_ZL7threshs_3_14_q0;

assign zext_ln1039_5_fu_3476_p1 = p_ZL7threshs_0_5_q0;

assign zext_ln1039_6_fu_3496_p1 = p_ZL7threshs_0_6_q0;

assign zext_ln1039_7_fu_3516_p1 = p_ZL7threshs_0_7_q0;

assign zext_ln1039_8_fu_3536_p1 = p_ZL7threshs_0_8_q0;

assign zext_ln1039_9_fu_3556_p1 = p_ZL7threshs_0_9_q0;

assign zext_ln1039_fu_3376_p1 = p_ZL7threshs_0_0_q0;

assign zext_ln1494_1_fu_2967_p1 = r_V_1_reg_6038_pp0_iter2_reg;

assign zext_ln1494_2_fu_2913_p1 = r_V_2_reg_6043;

assign zext_ln1494_3_fu_3117_p1 = r_V_3_reg_6048_pp0_iter3_reg;

assign zext_ln1494_4_fu_2835_p1 = r_V_4_fu_2822_p4;

assign zext_ln1494_5_fu_2983_p1 = r_V_5_reg_6066_pp0_iter2_reg;

assign zext_ln1494_6_fu_2919_p1 = r_V_6_reg_6071;

assign zext_ln1494_7_fu_2925_p1 = r_V_7_reg_6076;

assign zext_ln1494_8_fu_2882_p1 = r_V_8_fu_2869_p4;

assign zext_ln1494_fu_2907_p1 = r_V_reg_6033;

assign zext_ln215_1_fu_3816_p1 = result_V_2_fu_3810_p2;

assign zext_ln215_2_fu_4240_p1 = result_V_4_fu_4234_p2;

assign zext_ln215_3_fu_4664_p1 = result_V_6_fu_4658_p2;

assign zext_ln215_fu_3392_p1 = result_V_fu_3386_p2;

assign zext_ln218_10_fu_3612_p1 = xor_ln1039_10_fu_3606_p2;

assign zext_ln218_11_fu_3632_p1 = xor_ln1039_11_fu_3626_p2;

assign zext_ln218_12_fu_3652_p1 = xor_ln1039_12_fu_3646_p2;

assign zext_ln218_13_fu_3836_p1 = xor_ln1039_15_fu_3830_p2;

assign zext_ln218_14_fu_3856_p1 = xor_ln1039_16_fu_3850_p2;

assign zext_ln218_15_fu_3876_p1 = xor_ln1039_17_fu_3870_p2;

assign zext_ln218_16_fu_3896_p1 = xor_ln1039_18_fu_3890_p2;

assign zext_ln218_17_fu_3916_p1 = xor_ln1039_19_fu_3910_p2;

assign zext_ln218_18_fu_3936_p1 = xor_ln1039_20_fu_3930_p2;

assign zext_ln218_19_fu_3956_p1 = xor_ln1039_21_fu_3950_p2;

assign zext_ln218_1_fu_3432_p1 = xor_ln1039_1_fu_3426_p2;

assign zext_ln218_20_fu_3976_p1 = xor_ln1039_22_fu_3970_p2;

assign zext_ln218_21_fu_3996_p1 = xor_ln1039_23_fu_3990_p2;

assign zext_ln218_22_fu_4016_p1 = xor_ln1039_24_fu_4010_p2;

assign zext_ln218_23_fu_4036_p1 = xor_ln1039_25_fu_4030_p2;

assign zext_ln218_24_fu_4056_p1 = xor_ln1039_26_fu_4050_p2;

assign zext_ln218_25_fu_4076_p1 = xor_ln1039_27_fu_4070_p2;

assign zext_ln218_26_fu_4260_p1 = xor_ln1039_30_fu_4254_p2;

assign zext_ln218_27_fu_4280_p1 = xor_ln1039_31_fu_4274_p2;

assign zext_ln218_28_fu_4300_p1 = xor_ln1039_32_fu_4294_p2;

assign zext_ln218_29_fu_4320_p1 = xor_ln1039_33_fu_4314_p2;

assign zext_ln218_2_fu_3452_p1 = xor_ln1039_2_fu_3446_p2;

assign zext_ln218_30_fu_4340_p1 = xor_ln1039_34_fu_4334_p2;

assign zext_ln218_31_fu_4360_p1 = xor_ln1039_35_fu_4354_p2;

assign zext_ln218_32_fu_4380_p1 = xor_ln1039_36_fu_4374_p2;

assign zext_ln218_33_fu_4400_p1 = xor_ln1039_37_fu_4394_p2;

assign zext_ln218_34_fu_4420_p1 = xor_ln1039_38_fu_4414_p2;

assign zext_ln218_35_fu_4440_p1 = xor_ln1039_39_fu_4434_p2;

assign zext_ln218_36_fu_4460_p1 = xor_ln1039_40_fu_4454_p2;

assign zext_ln218_37_fu_4480_p1 = xor_ln1039_41_fu_4474_p2;

assign zext_ln218_38_fu_4500_p1 = xor_ln1039_42_fu_4494_p2;

assign zext_ln218_39_fu_4684_p1 = xor_ln1039_45_fu_4678_p2;

assign zext_ln218_3_fu_3472_p1 = xor_ln1039_3_fu_3466_p2;

assign zext_ln218_40_fu_4704_p1 = xor_ln1039_46_fu_4698_p2;

assign zext_ln218_41_fu_4724_p1 = xor_ln1039_47_fu_4718_p2;

assign zext_ln218_42_fu_4744_p1 = xor_ln1039_48_fu_4738_p2;

assign zext_ln218_43_fu_4764_p1 = xor_ln1039_49_fu_4758_p2;

assign zext_ln218_44_fu_4784_p1 = xor_ln1039_50_fu_4778_p2;

assign zext_ln218_45_fu_4804_p1 = xor_ln1039_51_fu_4798_p2;

assign zext_ln218_46_fu_4824_p1 = xor_ln1039_52_fu_4818_p2;

assign zext_ln218_47_fu_4844_p1 = xor_ln1039_53_fu_4838_p2;

assign zext_ln218_48_fu_4864_p1 = xor_ln1039_54_fu_4858_p2;

assign zext_ln218_49_fu_4884_p1 = xor_ln1039_55_fu_4878_p2;

assign zext_ln218_4_fu_3492_p1 = xor_ln1039_4_fu_3486_p2;

assign zext_ln218_50_fu_4904_p1 = xor_ln1039_56_fu_4898_p2;

assign zext_ln218_51_fu_4924_p1 = xor_ln1039_57_fu_4918_p2;

assign zext_ln218_5_fu_3512_p1 = xor_ln1039_5_fu_3506_p2;

assign zext_ln218_6_fu_3532_p1 = xor_ln1039_6_fu_3526_p2;

assign zext_ln218_7_fu_3552_p1 = xor_ln1039_7_fu_3546_p2;

assign zext_ln218_8_fu_3572_p1 = xor_ln1039_8_fu_3566_p2;

assign zext_ln218_9_fu_3592_p1 = xor_ln1039_9_fu_3586_p2;

assign zext_ln218_fu_3412_p1 = xor_ln1039_fu_3406_p2;

assign zext_ln840_11_fu_3286_p1 = grp_fu_5240_p3;

assign zext_ln840_12_fu_3294_p1 = grp_fu_5213_p3;

assign zext_ln840_14_fu_3297_p1 = grp_fu_5222_p3;

assign zext_ln840_15_fu_3306_p1 = add_ln840_16_fu_3300_p2;

assign zext_ln840_19_fu_3316_p1 = grp_fu_5276_p3;

assign zext_ln840_20_fu_3324_p1 = grp_fu_5249_p3;

assign zext_ln840_22_fu_3327_p1 = grp_fu_5258_p3;

assign zext_ln840_23_fu_3336_p1 = add_ln840_25_fu_3330_p2;

assign zext_ln840_27_fu_3346_p1 = grp_fu_5312_p3;

assign zext_ln840_28_fu_3354_p1 = grp_fu_5285_p3;

assign zext_ln840_30_fu_3357_p1 = grp_fu_5294_p3;

assign zext_ln840_31_fu_3366_p1 = add_ln840_34_fu_3360_p2;

assign zext_ln840_32_fu_3672_p1 = xor_ln1039_13_fu_3666_p2;

assign zext_ln840_33_fu_3688_p1 = add_ln840_37_fu_3682_p2;

assign zext_ln840_34_fu_3698_p1 = add_ln840_38_fu_3692_p2;

assign zext_ln840_35_fu_3708_p1 = add_ln840_39_fu_3702_p2;

assign zext_ln840_36_fu_3724_p1 = add_ln840_41_fu_3718_p2;

assign zext_ln840_37_fu_3734_p1 = add_ln840_42_fu_3728_p2;

assign zext_ln840_38_fu_3744_p1 = add_ln840_43_fu_3738_p2;

assign zext_ln840_39_fu_3754_p1 = add_ln840_44_fu_3748_p2;

assign zext_ln840_3_fu_3256_p1 = grp_fu_5204_p3;

assign zext_ln840_40_fu_3764_p1 = add_ln840_45_fu_3758_p2;

assign zext_ln840_41_fu_3774_p1 = add_ln840_46_fu_3768_p2;

assign zext_ln840_42_fu_3784_p1 = add_ln840_47_fu_3778_p2;

assign zext_ln840_43_fu_4096_p1 = xor_ln1039_28_fu_4090_p2;

assign zext_ln840_44_fu_4112_p1 = add_ln840_51_fu_4106_p2;

assign zext_ln840_45_fu_4122_p1 = add_ln840_52_fu_4116_p2;

assign zext_ln840_46_fu_4132_p1 = add_ln840_53_fu_4126_p2;

assign zext_ln840_47_fu_4148_p1 = add_ln840_55_fu_4142_p2;

assign zext_ln840_48_fu_4158_p1 = add_ln840_56_fu_4152_p2;

assign zext_ln840_49_fu_4168_p1 = add_ln840_57_fu_4162_p2;

assign zext_ln840_4_fu_3264_p1 = grp_fu_5177_p3;

assign zext_ln840_50_fu_4178_p1 = add_ln840_58_fu_4172_p2;

assign zext_ln840_51_fu_4188_p1 = add_ln840_59_fu_4182_p2;

assign zext_ln840_52_fu_4198_p1 = add_ln840_60_fu_4192_p2;

assign zext_ln840_53_fu_4208_p1 = add_ln840_61_fu_4202_p2;

assign zext_ln840_54_fu_4520_p1 = xor_ln1039_43_fu_4514_p2;

assign zext_ln840_55_fu_4536_p1 = add_ln840_65_fu_4530_p2;

assign zext_ln840_56_fu_4546_p1 = add_ln840_66_fu_4540_p2;

assign zext_ln840_57_fu_4556_p1 = add_ln840_67_fu_4550_p2;

assign zext_ln840_58_fu_4572_p1 = add_ln840_69_fu_4566_p2;

assign zext_ln840_59_fu_4582_p1 = add_ln840_70_fu_4576_p2;

assign zext_ln840_60_fu_4592_p1 = add_ln840_71_fu_4586_p2;

assign zext_ln840_61_fu_4602_p1 = add_ln840_72_fu_4596_p2;

assign zext_ln840_62_fu_4612_p1 = add_ln840_73_fu_4606_p2;

assign zext_ln840_63_fu_4622_p1 = add_ln840_74_fu_4616_p2;

assign zext_ln840_64_fu_4632_p1 = add_ln840_75_fu_4626_p2;

assign zext_ln840_65_fu_4944_p1 = xor_ln1039_58_fu_4938_p2;

assign zext_ln840_66_fu_4960_p1 = add_ln840_79_fu_4954_p2;

assign zext_ln840_67_fu_4970_p1 = add_ln840_80_fu_4964_p2;

assign zext_ln840_68_fu_4980_p1 = add_ln840_81_fu_4974_p2;

assign zext_ln840_69_fu_4996_p1 = add_ln840_83_fu_4990_p2;

assign zext_ln840_6_fu_3267_p1 = grp_fu_5186_p3;

assign zext_ln840_70_fu_5006_p1 = add_ln840_84_fu_5000_p2;

assign zext_ln840_71_fu_5016_p1 = add_ln840_85_fu_5010_p2;

assign zext_ln840_72_fu_5026_p1 = add_ln840_86_fu_5020_p2;

assign zext_ln840_73_fu_5036_p1 = add_ln840_87_fu_5030_p2;

assign zext_ln840_74_fu_5046_p1 = add_ln840_88_fu_5040_p2;

assign zext_ln840_75_fu_5056_p1 = add_ln840_89_fu_5050_p2;

assign zext_ln840_7_fu_3276_p1 = add_ln840_7_fu_3270_p2;

endmodule //MVAU_hls_11_Matrix_Vector_Activate_Stream_Batch
