QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 14:26:13 on Nov 29,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/forwarding/forwarding_unit.vhd proj/src/ALU/mux_16t1.vhd proj/src/ALU/AddSub_overflow.vhd proj/src/ALU/Branch.vhd proj/src/ALU/mux_4t1.vhd proj/src/ALU/carry_adder_N_over.vhd proj/src/ALU/ALU_Total.vhd proj/src/loadHandler/load_handler.vhd proj/src/barrel_shifter/barrel_shifter.vhd proj/src/Lab2_components/dffg.vhd proj/src/Lab2_components/RegFile/RV32_regFile.vhd proj/src/Lab2_components/RegFile/mux_32t1.vhd proj/src/Lab2_components/RegFile/decoder_5t32.vhd proj/src/Lab2_components/RegFile/dffg_N.vhd proj/src/Lab2_components/Lab1/xorg2.vhd proj/src/Lab2_components/Lab1/org2.vhd proj/src/Lab2_components/Lab1/mux2t1_N.vhd proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd proj/src/Lab2_components/Lab1/invg.vhd proj/src/Lab2_components/Lab1/andg2.vhd proj/src/Lab2_components/Lab1/Adder.vhd proj/src/Lab2_components/Lab1/RegLd.vhd proj/src/Lab2_components/Lab1/Reg.vhd proj/src/Lab2_components/Lab1/Multiplier.vhd proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd proj/src/Lab2_components/Lab1/Adder/full_adder.vhd proj/src/Lab2_components/Extenders/extender_Nt32.vhd proj/src/fetch/fetch.vhd proj/src/fetch/Left_Shifter.vhd proj/src/fetch/mux2t1_N.vhd proj/src/fetch/PC.vhd proj/src/fetch/dffg_N_reset.vhd proj/src/Pipeline Registers/Nbit_reg.vhd proj/src/Pipeline Registers/IF_ID.vhd proj/src/Pipeline Registers/ID_EX.vhd proj/src/Pipeline Registers/MEM_WB.vhd proj/src/Pipeline Registers/EX_MEM.vhd proj/src/extender/butter_extender_Nt32.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/mem.vhd proj/src/control/control.vhd proj/src/hazard_detection/hazard_detection.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(31): (vcom-1615) Existing package body 'RISCV_types(body)' at line 31 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package NUMERIC_STD
-- Compiling entity forwarding_unit
-- Compiling architecture dataflow of forwarding_unit
-- Compiling entity mux_16t1
-- Compiling architecture Behavioral of mux_16t1
-- Compiling entity AddSub_overflow
-- Compiling architecture structural of AddSub_overflow
-- Compiling entity Branch
-- Compiling architecture structural of Branch
-- Compiling entity mux_4t1
-- Compiling architecture Behavioral of mux_4t1
-- Compiling entity carry_adder_N_over
-- Compiling architecture structural of carry_adder_N_over
-- Compiling entity ALU_Total
-- Compiling architecture structural of ALU_Total
-- Compiling entity load_handler
-- Compiling architecture behavioral of load_handler
-- Compiling entity barrel_shifter
-- Compiling architecture structural of barrel_shifter
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Loading package RISCV_types
-- Compiling entity RV32_regFile
-- Compiling architecture structural of RV32_regFile
-- Compiling entity mux_32t1
-- Compiling architecture dataflow of mux_32t1
-- Compiling entity decoder_5t32
-- Compiling architecture dataflow of decoder_5t32
-- Compiling entity dffg_N
-- Compiling architecture behavioral of dffg_N
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity org2
-- Compiling architecture dataflow of org2
** Warning: proj/src/Lab2_components/Lab1/mux2t1_N.vhd(21): (vcom-1615) Existing entity 'mux2t1_N' at /home/shanen/CPRE 3810 Project 1/Proj_part_2/proj/src/fetch/mux2t1_N.vhd(21) will be overwritten.
-- Compiling entity mux2t1_N
** Warning: proj/src/Lab2_components/Lab1/mux2t1_N.vhd(30): (vcom-1615) Existing architecture 'mux2t1_N(structural)' at /home/shanen/CPRE 3810 Project 1/Proj_part_2/proj/src/fetch/mux2t1_N.vhd(30) will be overwritten.
-- Compiling architecture structural of mux2t1_N
-- Compiling entity TPU_MV_Element
-- Compiling architecture structure of TPU_MV_Element
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity Adder
-- Compiling architecture behavior of Adder
-- Compiling entity RegLd
-- Compiling architecture behavior of RegLd
-- Compiling entity Reg
-- Compiling architecture behavior of Reg
-- Compiling entity Multiplier
-- Compiling architecture behavior of Multiplier
-- Compiling entity add_sub_N
-- Compiling architecture structural of add_sub_N
-- Compiling entity mux2t1_dataflow
-- Compiling architecture behavior of mux2t1_dataflow
-- Compiling entity mux2t1
-- Compiling architecture behavior of mux2t1
-- Compiling entity ones_comp_N
-- Compiling architecture structural of ones_comp_N
-- Compiling entity carry_adder_N
-- Compiling architecture structural of carry_adder_N
-- Compiling entity full_adder
-- Compiling architecture behavior of full_adder
-- Compiling entity extender_Nt32
-- Compiling architecture GenerateBased of extender_Nt32
-- Compiling entity fetch
-- Compiling architecture structural of fetch
-- Compiling entity Left_Shifter
-- Compiling architecture structural of Left_Shifter
** Warning: proj/src/fetch/mux2t1_N.vhd(21): (vcom-1615) Existing entity 'mux2t1_N' at proj/src/Lab2_components/Lab1/mux2t1_N.vhd(21) will be overwritten.
-- Compiling entity mux2t1_N
** Warning: proj/src/fetch/mux2t1_N.vhd(30): (vcom-1615) Existing architecture 'mux2t1_N(structural)' at proj/src/Lab2_components/Lab1/mux2t1_N.vhd(30) will be overwritten.
-- Compiling architecture structural of mux2t1_N
-- Compiling entity PC
-- Compiling architecture structural of PC
-- Compiling entity dffg_N_reset
-- Compiling architecture behavioral of dffg_N_reset
-- Compiling entity Nbit_reg
-- Compiling architecture structural of Nbit_reg
-- Compiling entity IF_ID
-- Compiling architecture structural of IF_ID
-- Compiling entity ID_EX
-- Compiling architecture structural of ID_EX
-- Compiling entity MEM_WB
-- Compiling architecture structural of MEM_WB
-- Compiling entity EX_MEM
-- Compiling architecture structural of EX_MEM
-- Compiling entity butter_extender_Nt32
-- Compiling architecture GenerateBased of butter_extender_Nt32
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity control
-- Compiling architecture dataflow of control
-- Compiling entity hazard_detection
-- Compiling architecture dataflow of hazard_detection
End time: 14:26:13 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
