
IO_Tile_25_33

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (17 5)  (1311 533)  (1311 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



RAM_Tile_25_29

 (3 0)  (1309 464)  (1309 464)  routing T_25_29.sp12_v_t_23 <X> T_25_29.sp12_v_b_0


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



RAM_Tile_25_17

 (3 0)  (1309 272)  (1309 272)  routing T_25_17.sp12_v_t_23 <X> T_25_17.sp12_v_b_0


IO_Tile_33_11

 (16 0)  (1742 176)  (1742 176)  IOB_0 IO Functioning bit
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (12 4)  (1738 180)  (1738 180)  routing T_33_11.lc_trk_g1_1 <X> T_33_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 180)  (1742 180)  IOB_0 IO Functioning bit
 (13 5)  (1739 181)  (1739 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 184)  (1731 184)  routing T_33_11.span4_vert_b_1 <X> T_33_11.lc_trk_g1_1
 (7 8)  (1733 184)  (1733 184)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (8 9)  (1734 185)  (1734 185)  routing T_33_11.span4_vert_b_1 <X> T_33_11.lc_trk_g1_1


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



IO_Tile_33_7

 (11 2)  (1737 114)  (1737 114)  routing T_33_7.span4_vert_b_1 <X> T_33_7.span4_vert_t_13


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g0_5
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 109)  (1734 109)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g1_5
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


RAM_Tile_25_5

 (3 4)  (1309 84)  (1309 84)  routing T_25_5.sp12_v_t_23 <X> T_25_5.sp12_h_r_0


LogicTile_31_5

 (2 4)  (1620 84)  (1620 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_5

 (13 3)  (1739 83)  (1739 83)  routing T_33_5.span4_horz_31 <X> T_33_5.span4_vert_b_1


IO_Tile_33_4

 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 69)  (1734 69)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


LogicTile_20_3

 (8 8)  (1044 56)  (1044 56)  routing T_20_3.sp4_v_b_1 <X> T_20_3.sp4_h_r_7
 (9 8)  (1045 56)  (1045 56)  routing T_20_3.sp4_v_b_1 <X> T_20_3.sp4_h_r_7
 (10 8)  (1046 56)  (1046 56)  routing T_20_3.sp4_v_b_1 <X> T_20_3.sp4_h_r_7


LogicTile_24_3

 (8 8)  (1260 56)  (1260 56)  routing T_24_3.sp4_h_l_42 <X> T_24_3.sp4_h_r_7


LogicTile_26_3

 (31 0)  (1379 48)  (1379 48)  routing T_26_3.lc_trk_g2_7 <X> T_26_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 48)  (1380 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 48)  (1381 48)  routing T_26_3.lc_trk_g2_7 <X> T_26_3.wire_logic_cluster/lc_0/in_3
 (40 0)  (1388 48)  (1388 48)  LC_0 Logic Functioning bit
 (41 0)  (1389 48)  (1389 48)  LC_0 Logic Functioning bit
 (42 0)  (1390 48)  (1390 48)  LC_0 Logic Functioning bit
 (43 0)  (1391 48)  (1391 48)  LC_0 Logic Functioning bit
 (31 1)  (1379 49)  (1379 49)  routing T_26_3.lc_trk_g2_7 <X> T_26_3.wire_logic_cluster/lc_0/in_3
 (40 1)  (1388 49)  (1388 49)  LC_0 Logic Functioning bit
 (41 1)  (1389 49)  (1389 49)  LC_0 Logic Functioning bit
 (42 1)  (1390 49)  (1390 49)  LC_0 Logic Functioning bit
 (43 1)  (1391 49)  (1391 49)  LC_0 Logic Functioning bit
 (47 1)  (1395 49)  (1395 49)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (22 10)  (1370 58)  (1370 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1371 58)  (1371 58)  routing T_26_3.sp4_h_r_31 <X> T_26_3.lc_trk_g2_7
 (24 10)  (1372 58)  (1372 58)  routing T_26_3.sp4_h_r_31 <X> T_26_3.lc_trk_g2_7
 (21 11)  (1369 59)  (1369 59)  routing T_26_3.sp4_h_r_31 <X> T_26_3.lc_trk_g2_7


LogicTile_28_3

 (12 12)  (1468 60)  (1468 60)  routing T_28_3.sp4_h_l_45 <X> T_28_3.sp4_h_r_11
 (13 13)  (1469 61)  (1469 61)  routing T_28_3.sp4_h_l_45 <X> T_28_3.sp4_h_r_11


LogicTile_32_3

 (8 8)  (1680 56)  (1680 56)  routing T_32_3.sp4_h_l_46 <X> T_32_3.sp4_h_r_7
 (10 8)  (1682 56)  (1682 56)  routing T_32_3.sp4_h_l_46 <X> T_32_3.sp4_h_r_7


IO_Tile_33_3

 (11 2)  (1737 50)  (1737 50)  routing T_33_3.span4_horz_7 <X> T_33_3.span4_vert_t_13
 (12 2)  (1738 50)  (1738 50)  routing T_33_3.span4_horz_7 <X> T_33_3.span4_vert_t_13


IO_Tile_17_0

 (0 2)  (897 12)  (897 12)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_20_0

 (11 1)  (1069 14)  (1069 14)  routing T_20_0.span4_horz_l_12 <X> T_20_0.span4_vert_25

