
v1_right_keyboard_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ff74  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e0  08020034  08020034  00021034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020614  08020614  00022254  2**0
                  CONTENTS
  4 .ARM          00000000  08020614  08020614  00022254  2**0
                  CONTENTS
  5 .preinit_array 00000000  08020614  08020614  00022254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020614  08020614  00021614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08020618  08020618  00021618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  0802061c  00022000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000122b0  20000254  08020870  00022254  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012504  08020870  00022504  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00022254  2**0
                  CONTENTS, READONLY
 12 .debug_info   0008ffba  00000000  00000000  00022282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00015343  00000000  00000000  000b223c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003740  00000000  00000000  000c7580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000263a  00000000  00000000  000cacc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003fe9f  00000000  00000000  000cd2fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00095794  00000000  00000000  0010d199  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4e5c  00000000  00000000  001a292d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000041e7  00000000  00000000  00297789  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  0000033c  00000000  00000000  0029b970  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000024  00000000  00000000  0029bcac  2**2
                  CONTENTS, READONLY
 22 .debug_frame  0000a5f4  00000000  00000000  0029bcd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000016b  00000000  00000000  002a62c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000254 	.word	0x20000254
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0802001c 	.word	0x0802001c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000258 	.word	0x20000258
 8000104:	0802001c 	.word	0x0802001c
	...

08000110 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000110:	b672      	cpsid	i
@    ORRS    r1, r1, r2                              @ Set the CYCCNTENA bit
@    STR     r1, [r0]                                @ Enable the cycle count register
@
@    /* Setup Vector Table Offset Register.  */
@
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 8000112:	4816      	ldr	r0, [pc, #88]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD08                              @ Offset to vector base register
 8000114:	4a16      	ldr	r2, [pc, #88]	@ (8000170 <__tx_DBGHandler+0x8>)
    ADD     r0, r0, r2                              @ Build vector base register
 8000116:	4410      	add	r0, r2
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000118:	4916      	ldr	r1, [pc, #88]	@ (8000174 <__tx_DBGHandler+0xc>)
    STR     r1, [r0]                                @ Set vector table address
 800011a:	6001      	str	r1, [r0, #0]
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800011c:	4816      	ldr	r0, [pc, #88]	@ (8000178 <__tx_DBGHandler+0x10>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800011e:	4915      	ldr	r1, [pc, #84]	@ (8000174 <__tx_DBGHandler+0xc>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000120:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000122:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 8000124:	4811      	ldr	r0, [pc, #68]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r1, =SYSTICK_CYCLES
 8000126:	4915      	ldr	r1, [pc, #84]	@ (800017c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 8000128:	6141      	str	r1, [r0, #20]
    LDR     r1, =0x7                                // Build SysTick Control Enable Value
 800012a:	4915      	ldr	r1, [pc, #84]	@ (8000180 <__tx_DBGHandler+0x18>)
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 800012c:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */

    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 800012e:	4915      	ldr	r1, [pc, #84]	@ (8000184 <__tx_DBGHandler+0x1c>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 8000130:	480e      	ldr	r0, [pc, #56]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD18                              //
 8000132:	4a15      	ldr	r2, [pc, #84]	@ (8000188 <__tx_DBGHandler+0x20>)
    ADD     r0, r0, r2                              //
 8000134:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 4-7 Priority Registers
 8000136:	6001      	str	r1, [r0, #0]
    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 8000138:	4914      	ldr	r1, [pc, #80]	@ (800018c <__tx_DBGHandler+0x24>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 800013a:	480c      	ldr	r0, [pc, #48]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD1C                              //
 800013c:	4a14      	ldr	r2, [pc, #80]	@ (8000190 <__tx_DBGHandler+0x28>)
    ADD     r0, r0, r2                              //
 800013e:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 8-11 Priority Registers
 8000140:	6001      	str	r1, [r0, #0]
                                                    // Note: SVC must be lowest priority, which is 0xFF
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 8000142:	4914      	ldr	r1, [pc, #80]	@ (8000194 <__tx_DBGHandler+0x2c>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 8000144:	4809      	ldr	r0, [pc, #36]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD20                              //
 8000146:	4a14      	ldr	r2, [pc, #80]	@ (8000198 <__tx_DBGHandler+0x30>)
    ADD     r0, r0, r2                              //
 8000148:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 12-15 Priority Registers
 800014a:	6001      	str	r1, [r0, #0]
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 800014c:	4770      	bx	lr

0800014e <__tx_BadHandler>:

/* Define shells for each of the unused vectors.  */
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 800014e:	e7fe      	b.n	800014e <__tx_BadHandler>

08000150 <__tx_HardfaultHandler>:

/* added to catch the hardfault */
    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000150:	e7fe      	b.n	8000150 <__tx_HardfaultHandler>

08000152 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0, lr}
 8000152:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* BL <your C Function>.... */
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0, r1}
 8000154:	bc03      	pop	{r0, r1}
    MOV     lr, r1
 8000156:	468e      	mov	lr, r1
    BX      lr
 8000158:	4770      	bx	lr

0800015a <SysTick_Handler>:
__tx_SysTickHandler:
    .thumb_func
SysTick_Handler:
// VOID SysTick_Handler (VOID)
// {
    PUSH    {r0, lr}
 800015a:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800015c:	f000 f8a8 	bl	80002b0 <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0, r1}
 8000160:	bc03      	pop	{r0, r1}
    MOV     lr, r1
 8000162:	468e      	mov	lr, r1
    BX      lr
 8000164:	4770      	bx	lr

08000166 <__tx_NMIHandler>:

/* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000166:	e7fe      	b.n	8000166 <__tx_NMIHandler>

08000168 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000168:	e7fe      	b.n	8000168 <__tx_DBGHandler>
 800016a:	0000      	.short	0x0000
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 800016c:	e000e000 	.word	0xe000e000
    LDR     r2, =0xD08                              @ Offset to vector base register
 8000170:	00000d08 	.word	0x00000d08
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000174:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000178:	200115ec 	.word	0x200115ec
    LDR     r1, =SYSTICK_CYCLES
 800017c:	0000f9ff 	.word	0x0000f9ff
    LDR     r1, =0x7                                // Build SysTick Control Enable Value
 8000180:	00000007 	.word	0x00000007
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 8000184:	00000000 	.word	0x00000000
    LDR     r2, =0xD18                              //
 8000188:	00000d18 	.word	0x00000d18
    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 800018c:	ff000000 	.word	0xff000000
    LDR     r2, =0xD1C                              //
 8000190:	00000d1c 	.word	0x00000d1c
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 8000194:	40ff0000 	.word	0x40ff0000
    LDR     r2, =0xD20                              //
 8000198:	00000d20 	.word	0x00000d20
 800019c:	00000000 	.word	0x00000000

080001a0 <_tx_thread_schedule>:
@       from the first schedule request. Subsequent scheduling occurs
@       from the PendSV handling routines below. */
@
@    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
@
    MOVS    r0, #0                                  @ Build value for TX_FALSE
 80001a0:	2000      	movs	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 80001a2:	4a26      	ldr	r2, [pc, #152]	@ (800023c <__tx_ts_ready+0xc>)
    STR     r0, [r2, #0]                            @ Clear preempt disable flag
 80001a4:	6010      	str	r0, [r2, #0]
@
@    /* Enable interrupts */
@
    CPSIE   i
 80001a6:	b662      	cpsie	i
@
@    /* Enter the scheduler for the first time.  */
@
    LDR     r0, =#0x10000000                        @ Load PENDSVSET bit
 80001a8:	4825      	ldr	r0, [pc, #148]	@ (8000240 <__tx_ts_ready+0x10>)
    LDR     r1, =#0xE000ED04                        @ Load NVIC base
 80001aa:	4926      	ldr	r1, [pc, #152]	@ (8000244 <__tx_ts_ready+0x14>)
    STR     r0, [r1]                                @ Set PENDSVBIT in ICSR
 80001ac:	6008      	str	r0, [r1, #0]
    DSB                                             @ Complete all memory accesses
 80001ae:	f3bf 8f4f 	dsb	sy
    ISB                                             @ Flush pipeline
 80001b2:	f3bf 8f6f 	isb	sy

080001b6 <__tx_wait_here>:
@
@    /* Wait here for the PendSV to take place.  */
@
__tx_wait_here:
    B       __tx_wait_here                          @ Wait for the PendSV to happen
 80001b6:	e7fe      	b.n	80001b6 <__tx_wait_here>

080001b8 <PendSV_Handler>:
    BL  _tx_execution_thread_exit                   @ Call the thread exit function
    POP     {r0, r1}                                @ Recover LR
    MOV     lr, r1                                  @
    CPSIE   i                                       @ Enable interrupts
#endif
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 80001b8:	4823      	ldr	r0, [pc, #140]	@ (8000248 <__tx_ts_ready+0x18>)
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 80001ba:	4a24      	ldr	r2, [pc, #144]	@ (800024c <__tx_ts_ready+0x1c>)
    MOVS    r3, #0                                  @ Build NULL value
 80001bc:	2300      	movs	r3, #0
    LDR     r1, [r0]                                @ Pickup current thread pointer
 80001be:	6801      	ldr	r1, [r0, #0]
@
@    /* Determine if there is a current thread to finish preserving.  */
@
    CMP     r1,#0                                   @ If NULL, skip preservation
 80001c0:	2900      	cmp	r1, #0
    BEQ     __tx_ts_new                             @
 80001c2:	d015      	beq.n	80001f0 <__tx_ts_new>
@
@    /* Recover PSP and preserve current thread context.  */
@
    STR     r3, [r0]                                @ Set _tx_thread_current_ptr to NULL
 80001c4:	6003      	str	r3, [r0, #0]
    MRS     r3, PSP                                 @ Pickup PSP pointer (thread's stack pointer)
 80001c6:	f3ef 8309 	mrs	r3, PSP
    SUBS    r3, r3, #16                             @ Allocate stack space
 80001ca:	3b10      	subs	r3, #16
    STM     r3!, {r4-r7}                            @ Save its remaining registers (M3 Instruction: STMDB r12!, {r4-r11})
 80001cc:	c3f0      	stmia	r3!, {r4, r5, r6, r7}
    MOV     r4,r8                                   @
 80001ce:	4644      	mov	r4, r8
    MOV     r5,r9                                   @
 80001d0:	464d      	mov	r5, r9
    MOV     r6,r10                                  @
 80001d2:	4656      	mov	r6, sl
    MOV     r7,r11                                  @
 80001d4:	465f      	mov	r7, fp
    SUBS    r3, r3, #32                             @ Allocate stack space
 80001d6:	3b20      	subs	r3, #32
    STM     r3!,{r4-r7}                             @
 80001d8:	c3f0      	stmia	r3!, {r4, r5, r6, r7}
    SUBS    r3, r3, #20                             @ Allocate stack space
 80001da:	3b14      	subs	r3, #20
    MOV     r5, lr                                  @ Move LR into R4
 80001dc:	4675      	mov	r5, lr
    STR     r5, [r3]                                @ Save LR
 80001de:	601d      	str	r5, [r3, #0]
    STR     r3, [r1, #8]                            @ Save its stack pointer
 80001e0:	608b      	str	r3, [r1, #8]
@
@    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */
@
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 80001e2:	4c1b      	ldr	r4, [pc, #108]	@ (8000250 <__tx_ts_ready+0x20>)
    LDR     r5, [r4]                                @ Pickup current time-slice
 80001e4:	6825      	ldr	r5, [r4, #0]
    CMP     r5, #0                                  @ If not active, skip processing
 80001e6:	2d00      	cmp	r5, #0
    BEQ     __tx_ts_new                             @
 80001e8:	d002      	beq.n	80001f0 <__tx_ts_new>
@
@    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */
@
    STR     r5, [r1, #24]                           @ Save current time-slice
 80001ea:	618d      	str	r5, [r1, #24]
@
@    /* Clear the global time-slice.  */
@
    MOVS    r5, #0                                  @ Build clear value
 80001ec:	2500      	movs	r5, #0
    STR     r5, [r4]                                @ Clear time-slice
 80001ee:	6025      	str	r5, [r4, #0]

080001f0 <__tx_ts_new>:
@
__tx_ts_new:
@
@    /* Now we are looking for a new thread to execute!  */
@
    CPSID   i                                       @ Disable interrupts
 80001f0:	b672      	cpsid	i
    LDR     r1, [r2]                                @ Is there another thread ready to execute?
 80001f2:	6811      	ldr	r1, [r2, #0]
    CMP     r1, #0                                  @
 80001f4:	2900      	cmp	r1, #0
    BEQ     __tx_ts_wait                            @ No, skip to the wait processing
 80001f6:	d014      	beq.n	8000222 <__tx_ts_wait>
@
@    /* Yes, another thread is ready for else, make the current thread the new thread.  */
@
    STR     r1, [r0]                                @ Setup the current thread pointer to the new thread
 80001f8:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       @ Enable interrupts
 80001fa:	b662      	cpsie	i

080001fc <__tx_ts_restore>:
@
@    /* Increment the thread run count.  */
@
__tx_ts_restore:
    LDR     r7, [r1, #4]                            @ Pickup the current thread run count
 80001fc:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 80001fe:	4c14      	ldr	r4, [pc, #80]	@ (8000250 <__tx_ts_ready+0x20>)
    LDR     r5, [r1, #24]                           @ Pickup thread's current time-slice
 8000200:	698d      	ldr	r5, [r1, #24]
    ADDS    r7, r7, #1                              @ Increment the thread run count
 8000202:	3701      	adds	r7, #1
    STR     r7, [r1, #4]                            @ Store the new run count
 8000204:	604f      	str	r7, [r1, #4]
@
@    /* Setup global time-slice with thread's current time-slice.  */
@
    STR     r5, [r4]                                @ Setup global time-slice
 8000206:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                @ Recover r3
#endif
@
@    /* Restore the thread context and PSP.  */
@
    LDR     r3, [r1, #8]                            @ Pickup thread's stack pointer
 8000208:	688b      	ldr	r3, [r1, #8]
    LDR     r5, [r3]                                @ Recover saved LR
 800020a:	681d      	ldr	r5, [r3, #0]
    ADDS    r3, r3, #4                              @ Position past LR
 800020c:	3304      	adds	r3, #4
    MOV     lr, r5                                  @ Restore LR
 800020e:	46ae      	mov	lr, r5
    LDM     r3!,{r4-r7}                             @ Recover thread's registers (r4-r11)
 8000210:	cbf0      	ldmia	r3!, {r4, r5, r6, r7}
    MOV     r11,r7                                  @
 8000212:	46bb      	mov	fp, r7
    MOV     r10,r6                                  @
 8000214:	46b2      	mov	sl, r6
    MOV     r9,r5                                   @
 8000216:	46a9      	mov	r9, r5
    MOV     r8,r4                                   @
 8000218:	46a0      	mov	r8, r4
    LDM     r3!,{r4-r7}                             @
 800021a:	cbf0      	ldmia	r3!, {r4, r5, r6, r7}
    MSR     PSP, r3                                 @ Setup the thread's stack pointer
 800021c:	f383 8809 	msr	PSP, r3
@
@    /* Return to thread.  */
@
    BX      lr                                      @ Return to thread!
 8000220:	4770      	bx	lr

08000222 <__tx_ts_wait>:
@    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
@       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
@       are disabled to allow use of WFI for waiting for a thread to arrive.  */
@
__tx_ts_wait:
    CPSID   i                                       @ Disable interrupts
 8000222:	b672      	cpsid	i
    LDR     r1, [r2]                                @ Pickup the next thread to execute pointer
 8000224:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                @ Store it in the current pointer
 8000226:	6001      	str	r1, [r0, #0]
    CMP     r1, #0                                  @ If non-NULL, a new thread is ready!
 8000228:	2900      	cmp	r1, #0
    BNE     __tx_ts_ready                           @
 800022a:	d101      	bne.n	8000230 <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       @ Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       @ Enable interrupts
 800022c:	b662      	cpsie	i
    B       __tx_ts_wait                            @ Loop to continue waiting
 800022e:	e7f8      	b.n	8000222 <__tx_ts_wait>

08000230 <__tx_ts_ready>:
@
@    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
@       already in the handler!  */
@
__tx_ts_ready:
    LDR     r7, =0x08000000                         @ Build clear PendSV value
 8000230:	4f08      	ldr	r7, [pc, #32]	@ (8000254 <__tx_ts_ready+0x24>)
    LDR     r5, =0xE000ED04                         @ Build base NVIC address
 8000232:	4d04      	ldr	r5, [pc, #16]	@ (8000244 <__tx_ts_ready+0x14>)
    STR     r7, [r5]                                @ Clear any PendSV
 8000234:	602f      	str	r7, [r5, #0]
@
@    /* Re-enable interrupts and restore new thread.  */
@
    CPSIE   i                                       @ Enable interrupts
 8000236:	b662      	cpsie	i
    B       __tx_ts_restore                         @ Restore the thread
 8000238:	e7e0      	b.n	80001fc <__tx_ts_restore>
 800023a:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800023c:	20011688 	.word	0x20011688
    LDR     r0, =#0x10000000                        @ Load PENDSVSET bit
 8000240:	10000000 	.word	0x10000000
    LDR     r1, =#0xE000ED04                        @ Load NVIC base
 8000244:	e000ed04 	.word	0xe000ed04
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000248:	200115f0 	.word	0x200115f0
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 800024c:	200115f4 	.word	0x200115f4
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 8000250:	20011bf4 	.word	0x20011bf4
    LDR     r7, =0x08000000                         @ Build clear PendSV value
 8000254:	08000000 	.word	0x08000000
	...

08000260 <_tx_thread_stack_build>:
@                       pc          Initial value for pc
@                       xPSR        Initial value for xPSR
@
@    Stack Bottom: (higher memory address)  */
@
    LDR     r2, [r0, #16]                           @ Pickup end of stack area
 8000260:	6902      	ldr	r2, [r0, #16]
    MOVS    r3, #0x7                                @
 8000262:	2307      	movs	r3, #7
    BICS    r2, r2, r3                              @ Align frame for 8-byte alignment
 8000264:	439a      	bics	r2, r3
    SUBS    r2, r2, #68                             @ Subtract frame size
 8000266:	3a44      	subs	r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         @ Build initial LR value
 8000268:	4b0b      	ldr	r3, [pc, #44]	@ (8000298 <_tx_thread_stack_build+0x38>)
    STR     r3, [r2, #0]                            @ Save on the stack
 800026a:	6013      	str	r3, [r2, #0]
@
@    /* Actually build the stack frame.  */
@
    MOVS    r3, #0                                  @ Build initial register value
 800026c:	2300      	movs	r3, #0
    STR     r3, [r2, #4]                            @ Store initial r8
 800026e:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            @ Store initial r9
 8000270:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           @ Store initial r10
 8000272:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           @ Store initial r11
 8000274:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           @ Store initial r4
 8000276:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           @ Store initial r5
 8000278:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           @ Store initial r6
 800027a:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           @ Store initial r7
 800027c:	6213      	str	r3, [r2, #32]
@
@    /* Hardware stack follows.  */
@
    STR     r3, [r2, #36]                           @ Store initial r0
 800027e:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           @ Store initial r1
 8000280:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           @ Store initial r2
 8000282:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           @ Store initial r3
 8000284:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           @ Store initial r12
 8000286:	6353      	str	r3, [r2, #52]	@ 0x34
    LDR     r3, =0xFFFFFFFF                         @ Poison EXC_RETURN value
 8000288:	4b04      	ldr	r3, [pc, #16]	@ (800029c <_tx_thread_stack_build+0x3c>)
    STR     r3, [r2, #56]                           @ Store initial lr
 800028a:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           @ Store initial pc
 800028c:	63d1      	str	r1, [r2, #60]	@ 0x3c
    LDR     r3, =0x01000000                         @ Only T-bit need be set
 800028e:	4b04      	ldr	r3, [pc, #16]	@ (80002a0 <_tx_thread_stack_build+0x40>)
    STR     r3, [r2, #64]                           @ Store initial xPSR
 8000290:	6413      	str	r3, [r2, #64]	@ 0x40
@
@    /* Setup stack pointer.  */
@    thread_ptr -> tx_thread_stack_ptr =  r2;
@
    STR     r2, [r0, #8]                            @ Save stack pointer in thread's
 8000292:	6082      	str	r2, [r0, #8]
                                                    @   control block
    BX      lr                                      @ Return to caller
 8000294:	4770      	bx	lr
 8000296:	0000      	.short	0x0000
    LDR     r3, =0xFFFFFFFD                         @ Build initial LR value
 8000298:	fffffffd 	.word	0xfffffffd
    LDR     r3, =0xFFFFFFFF                         @ Poison EXC_RETURN value
 800029c:	ffffffff 	.word	0xffffffff
    LDR     r3, =0x01000000                         @ Only T-bit need be set
 80002a0:	01000000 	.word	0x01000000
	...

080002b0 <_tx_timer_interrupt>:
@       for use.  */
@
@    /* Increment the system clock.  */
@    _tx_timer_system_clock++;
@
    LDR     r1, =_tx_timer_system_clock             @ Pickup address of system clock
 80002b0:	4923      	ldr	r1, [pc, #140]	@ (8000340 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            @ Pickup system clock
 80002b2:	6808      	ldr	r0, [r1, #0]
    ADDS    r0, r0, #1                              @ Increment system clock
 80002b4:	3001      	adds	r0, #1
    STR     r0, [r1, #0]                            @ Store new system clock
 80002b6:	6008      	str	r0, [r1, #0]
@
@    /* Test for time-slice expiration.  */
@    if (_tx_timer_time_slice)
@    {
@
    LDR     r3, =_tx_timer_time_slice               @ Pickup address of time-slice
 80002b8:	4b22      	ldr	r3, [pc, #136]	@ (8000344 <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            @ Pickup time-slice
 80002ba:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ Is it non-active?
 80002bc:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_no_time_slice                @ Yes, skip time-slice processing
 80002be:	d006      	beq.n	80002ce <__tx_timer_no_time_slice>
@
@       /* Decrement the time_slice.  */
@       _tx_timer_time_slice--;
@
    SUBS    r2, r2, #1                              @ Decrement the time-slice
 80002c0:	3a01      	subs	r2, #1
    STR     r2, [r3, #0]                            @ Store new time-slice value
 80002c2:	601a      	str	r2, [r3, #0]
@
@       /* Check for expiration.  */
@       if (__tx_timer_time_slice == 0)
@
    CMP     r2, #0                                  @ Has it expired?
 80002c4:	2a00      	cmp	r2, #0
    BNE     __tx_timer_no_time_slice                @ No, skip expiration processing
 80002c6:	d102      	bne.n	80002ce <__tx_timer_no_time_slice>
@
@       /* Set the time-slice expired flag.  */
@       _tx_timer_expired_time_slice =  TX_TRUE;
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup address of expired flag
 80002c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    MOVS    r0, #1                                  @ Build expired value
 80002ca:	2001      	movs	r0, #1
    STR     r0, [r3, #0]                            @ Set time-slice expiration flag
 80002cc:	6018      	str	r0, [r3, #0]

080002ce <__tx_timer_no_time_slice>:
@
@    /* Test for timer expiration.  */
@    if (*_tx_timer_current_ptr)
@    {
@
    LDR     r1, =_tx_timer_current_ptr              @ Pickup current timer pointer address
 80002ce:	491f      	ldr	r1, [pc, #124]	@ (800034c <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            @ Pickup current timer
 80002d0:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            @ Pickup timer list entry
 80002d2:	6802      	ldr	r2, [r0, #0]
    CMP     r2, #0                                  @ Is there anything in the list?
 80002d4:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_no_timer                     @ No, just increment the timer
 80002d6:	d003      	beq.n	80002e0 <__tx_timer_no_timer>
@
@        /* Set expiration flag.  */
@        _tx_timer_expired =  TX_TRUE;
@
    LDR     r3, =_tx_timer_expired                  @ Pickup expiration flag address
 80002d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    MOVS    r2, #1                                  @ Build expired value
 80002da:	2201      	movs	r2, #1
    STR     r2, [r3, #0]                            @ Set expired flag
 80002dc:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         @ Finished timer processing
 80002de:	e007      	b.n	80002f0 <__tx_timer_done>

080002e0 <__tx_timer_no_timer>:
__tx_timer_no_timer:
@
@        /* No timer expired, increment the timer pointer.  */
@        _tx_timer_current_ptr++;
@
    ADDS    r0, r0, #4                              @ Move to next timer
 80002e0:	3004      	adds	r0, #4
@
@        /* Check for wrap-around.  */
@        if (_tx_timer_current_ptr == _tx_timer_list_end)
@
    LDR     r3, =_tx_timer_list_end                 @ Pickup addr of timer list end
 80002e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000354 <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            @ Pickup list end
 80002e4:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  @ Are we at list end?
 80002e6:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    @ No, skip wrap-around logic
 80002e8:	d101      	bne.n	80002ee <__tx_timer_skip_wrap>
@
@            /* Wrap to beginning of list.  */
@            _tx_timer_current_ptr =  _tx_timer_list_start;
@
    LDR     r3, =_tx_timer_list_start               @ Pickup addr of timer list start
 80002ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000358 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            @ Set current pointer to list start
 80002ec:	6818      	ldr	r0, [r3, #0]

080002ee <__tx_timer_skip_wrap>:
@
__tx_timer_skip_wrap:
@
    STR     r0, [r1, #0]                            @ Store new current timer pointer
 80002ee:	6008      	str	r0, [r1, #0]

080002f0 <__tx_timer_done>:
@
@    /* See if anything has expired.  */
@    if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
@    {
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup addr of expired flag
 80002f0:	4b15      	ldr	r3, [pc, #84]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            @ Pickup time-slice expired flag
 80002f2:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ Did a time-slice expire?
 80002f4:	2a00      	cmp	r2, #0
    BNE     __tx_something_expired                  @ If non-zero, time-slice expired
 80002f6:	d103      	bne.n	8000300 <__tx_something_expired>
    LDR     r1, =_tx_timer_expired                  @ Pickup addr of other expired flag
 80002f8:	4915      	ldr	r1, [pc, #84]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            @ Pickup timer expired flag
 80002fa:	6808      	ldr	r0, [r1, #0]
    CMP     r0, #0                                  @ Did a timer expire?
 80002fc:	2800      	cmp	r0, #0
    BEQ     __tx_timer_nothing_expired              @ No, nothing expired
 80002fe:	d01b      	beq.n	8000338 <__tx_timer_nothing_expired>

08000300 <__tx_something_expired>:
@
__tx_something_expired:
@
@
    PUSH    {r0, lr}                                @ Save the lr register on the stack
 8000300:	b501      	push	{r0, lr}
@
@    /* Did a timer expire?  */
@    if (_tx_timer_expired)
@    {
@
    LDR     r1, =_tx_timer_expired                  @ Pickup addr of expired flag
 8000302:	4913      	ldr	r1, [pc, #76]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            @ Pickup timer expired flag
 8000304:	6808      	ldr	r0, [r1, #0]
    CMP     r0, #0                                  @ Check for timer expiration
 8000306:	2800      	cmp	r0, #0
    BEQ     __tx_timer_dont_activate                @ If not set, skip timer activation
 8000308:	d001      	beq.n	800030e <__tx_timer_dont_activate>
@
@        /* Process timer expiration.  */
@        _tx_timer_expiration_process()@
@
    BL      _tx_timer_expiration_process            @ Call the timer expiration handling routine
 800030a:	f013 fe25 	bl	8013f58 <_tx_timer_expiration_process>

0800030e <__tx_timer_dont_activate>:
@
@    /* Did time slice expire?  */
@    if (_tx_timer_expired_time_slice)
@    {
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup addr of time-slice expired
 800030e:	4b0e      	ldr	r3, [pc, #56]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            @ Pickup the actual flag
 8000310:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ See if the flag is set
 8000312:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_not_ts_expiration            @ No, skip time-slice processing
 8000314:	d00e      	beq.n	8000334 <__tx_timer_not_ts_expiration>
@
@        /* Time slice interrupted thread.  */
@        _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   @ Call time-slice processing
 8000316:	f013 fd7b 	bl	8013e10 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800031a:	4810      	ldr	r0, [pc, #64]	@ (800035c <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                @ Is the preempt disable flag set?
 800031c:	6801      	ldr	r1, [r0, #0]
    CMP     r1, #0                                  @
 800031e:	2900      	cmp	r1, #0
    BNE     __tx_timer_skip_time_slice              @ Yes, skip the PendSV logic
 8000320:	d108      	bne.n	8000334 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000322:	480f      	ldr	r0, [pc, #60]	@ (8000360 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                @ Pickup the current thread pointer
 8000324:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000326:	4a0f      	ldr	r2, [pc, #60]	@ (8000364 <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                @ Pickup the execute thread pointer
 8000328:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         @ Build address of control register
 800032a:	480f      	ldr	r0, [pc, #60]	@ (8000368 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         @ Build value for PendSV bit
 800032c:	4a0f      	ldr	r2, [pc, #60]	@ (800036c <__tx_timer_nothing_expired+0x34>)
    CMP     r1, r3                                  @ Are they the same?
 800032e:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              @ If the same, there was no time-slice performed
 8000330:	d000      	beq.n	8000334 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                @ Not the same, issue the PendSV for preemption
 8000332:	6002      	str	r2, [r0, #0]

08000334 <__tx_timer_not_ts_expiration>:
@
@    }
@
__tx_timer_not_ts_expiration:
@
    POP   {r0, r1}                                  @ Recover lr register (r0 is just there for
 8000334:	bc03      	pop	{r0, r1}
    MOV   lr, r1                                    @   the 8-byte stack alignment
 8000336:	468e      	mov	lr, r1

08000338 <__tx_timer_nothing_expired>:
@
@    }
@
__tx_timer_nothing_expired:

    DSB                                             @ Complete all memory access
 8000338:	f3bf 8f4f 	dsb	sy
    BX      lr                                      @ Return to caller
 800033c:	4770      	bx	lr
 800033e:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             @ Pickup address of system clock
 8000340:	20011694 	.word	0x20011694
    LDR     r3, =_tx_timer_time_slice               @ Pickup address of time-slice
 8000344:	20011bf4 	.word	0x20011bf4
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup address of expired flag
 8000348:	20011698 	.word	0x20011698
    LDR     r1, =_tx_timer_current_ptr              @ Pickup current timer pointer address
 800034c:	20011724 	.word	0x20011724
    LDR     r3, =_tx_timer_expired                  @ Pickup expiration flag address
 8000350:	20011728 	.word	0x20011728
    LDR     r3, =_tx_timer_list_end                 @ Pickup addr of timer list end
 8000354:	20011720 	.word	0x20011720
    LDR     r3, =_tx_timer_list_start               @ Pickup addr of timer list start
 8000358:	2001171c 	.word	0x2001171c
    LDR     r0, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800035c:	20011688 	.word	0x20011688
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000360:	200115f0 	.word	0x200115f0
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000364:	200115f4 	.word	0x200115f4
    LDR     r0, =0xE000ED04                         @ Build address of control register
 8000368:	e000ed04 	.word	0xe000ed04
    LDR     r2, =0x10000000                         @ Build value for PendSV bit
 800036c:	10000000 	.word	0x10000000

08000370 <USBPD_CAD_Init>:
 8000370:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	0015      	movs	r5, r2
 8000376:	001e      	movs	r6, r3
 8000378:	2400      	movs	r4, #0
 800037a:	4668      	mov	r0, sp
 800037c:	7a00      	ldrb	r0, [r0, #8]
 800037e:	2803      	cmp	r0, #3
 8000380:	d301      	bcc.n	8000386 <USBPD_CAD_Init+0x16>
 8000382:	2401      	movs	r4, #1
 8000384:	e01f      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 8000386:	9100      	str	r1, [sp, #0]
 8000388:	2900      	cmp	r1, #0
 800038a:	d101      	bne.n	8000390 <USBPD_CAD_Init+0x20>
 800038c:	2402      	movs	r4, #2
 800038e:	e01a      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 8000390:	200c      	movs	r0, #12
 8000392:	f01f fcd3 	bl	801fd3c <malloc>
 8000396:	0007      	movs	r7, r0
 8000398:	d101      	bne.n	800039e <USBPD_CAD_Init+0x2e>
 800039a:	2403      	movs	r4, #3
 800039c:	e013      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 800039e:	210c      	movs	r1, #12
 80003a0:	f01f fde3 	bl	801ff6a <__aeabi_memclr>
 80003a4:	603e      	str	r6, [r7, #0]
 80003a6:	723c      	strb	r4, [r7, #8]
 80003a8:	9800      	ldr	r0, [sp, #0]
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	484a      	ldr	r0, [pc, #296]	@ (80004d8 <.text_6>)
 80003ae:	4669      	mov	r1, sp
 80003b0:	7a09      	ldrb	r1, [r1, #8]
 80003b2:	0089      	lsls	r1, r1, #2
 80003b4:	5047      	str	r7, [r0, r1]
 80003b6:	9800      	ldr	r0, [sp, #0]
 80003b8:	6843      	ldr	r3, [r0, #4]
 80003ba:	0032      	movs	r2, r6
 80003bc:	0029      	movs	r1, r5
 80003be:	4668      	mov	r0, sp
 80003c0:	7a00      	ldrb	r0, [r0, #8]
 80003c2:	f015 f8ff 	bl	80155c4 <CAD_Init>
 80003c6:	0020      	movs	r0, r4
 80003c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080003ca <USBPD_CAD_PortEnable>:
 80003ca:	2803      	cmp	r0, #3
 80003cc:	d203      	bcs.n	80003d6 <USBPD_CAD_PortEnable+0xc>
 80003ce:	4a42      	ldr	r2, [pc, #264]	@ (80004d8 <.text_6>)
 80003d0:	0080      	lsls	r0, r0, #2
 80003d2:	5810      	ldr	r0, [r2, r0]
 80003d4:	7201      	strb	r1, [r0, #8]
 80003d6:	4770      	bx	lr

080003d8 <USBPD_CAD_Process>:
 80003d8:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80003da:	2400      	movs	r4, #0
 80003dc:	4669      	mov	r1, sp
 80003de:	700c      	strb	r4, [r1, #0]
 80003e0:	9401      	str	r4, [sp, #4]
 80003e2:	2500      	movs	r5, #0
 80003e4:	43ed      	mvns	r5, r5
 80003e6:	4f3d      	ldr	r7, [pc, #244]	@ (80004dc <.text_7>)
 80003e8:	483b      	ldr	r0, [pc, #236]	@ (80004d8 <.text_6>)
 80003ea:	00a1      	lsls	r1, r4, #2
 80003ec:	1846      	adds	r6, r0, r1
 80003ee:	6830      	ldr	r0, [r6, #0]
 80003f0:	2800      	cmp	r0, #0
 80003f2:	d06c      	beq.n	80004ce <USBPD_CAD_Process+0xf6>
 80003f4:	7a00      	ldrb	r0, [r0, #8]
 80003f6:	2801      	cmp	r0, #1
 80003f8:	d169      	bne.n	80004ce <USBPD_CAD_Process+0xf6>
 80003fa:	aa01      	add	r2, sp, #4
 80003fc:	4669      	mov	r1, sp
 80003fe:	b2e0      	uxtb	r0, r4
 8000400:	f015 fb4e 	bl	8015aa0 <CAD_StateMachine>
 8000404:	42a8      	cmp	r0, r5
 8000406:	d800      	bhi.n	800040a <USBPD_CAD_Process+0x32>
 8000408:	0005      	movs	r5, r0
 800040a:	4668      	mov	r0, sp
 800040c:	7800      	ldrb	r0, [r0, #0]
 800040e:	2801      	cmp	r0, #1
 8000410:	d004      	beq.n	800041c <USBPD_CAD_Process+0x44>
 8000412:	2802      	cmp	r0, #2
 8000414:	d012      	beq.n	800043c <USBPD_CAD_Process+0x64>
 8000416:	2804      	cmp	r0, #4
 8000418:	d010      	beq.n	800043c <USBPD_CAD_Process+0x64>
 800041a:	e040      	b.n	800049e <USBPD_CAD_Process+0xc6>
 800041c:	6830      	ldr	r0, [r6, #0]
 800041e:	6801      	ldr	r1, [r0, #0]
 8000420:	680a      	ldr	r2, [r1, #0]
 8000422:	4b2f      	ldr	r3, [pc, #188]	@ (80004e0 <.text_8>)
 8000424:	4013      	ands	r3, r2
 8000426:	600b      	str	r3, [r1, #0]
 8000428:	6801      	ldr	r1, [r0, #0]
 800042a:	680a      	ldr	r2, [r1, #0]
 800042c:	23c0      	movs	r3, #192	@ 0xc0
 800042e:	439a      	bics	r2, r3
 8000430:	600a      	str	r2, [r1, #0]
 8000432:	6800      	ldr	r0, [r0, #0]
 8000434:	6801      	ldr	r1, [r0, #0]
 8000436:	4039      	ands	r1, r7
 8000438:	6001      	str	r1, [r0, #0]
 800043a:	e034      	b.n	80004a6 <USBPD_CAD_Process+0xce>
 800043c:	6830      	ldr	r0, [r6, #0]
 800043e:	9901      	ldr	r1, [sp, #4]
 8000440:	2901      	cmp	r1, #1
 8000442:	6801      	ldr	r1, [r0, #0]
 8000444:	680a      	ldr	r2, [r1, #0]
 8000446:	d103      	bne.n	8000450 <USBPD_CAD_Process+0x78>
 8000448:	403a      	ands	r2, r7
 800044a:	2380      	movs	r3, #128	@ 0x80
 800044c:	01db      	lsls	r3, r3, #7
 800044e:	e002      	b.n	8000456 <USBPD_CAD_Process+0x7e>
 8000450:	403a      	ands	r2, r7
 8000452:	2380      	movs	r3, #128	@ 0x80
 8000454:	019b      	lsls	r3, r3, #6
 8000456:	4313      	orrs	r3, r2
 8000458:	600b      	str	r3, [r1, #0]
 800045a:	6801      	ldr	r1, [r0, #0]
 800045c:	680b      	ldr	r3, [r1, #0]
 800045e:	22c0      	movs	r2, #192	@ 0xc0
 8000460:	4393      	bics	r3, r2
 8000462:	469c      	mov	ip, r3
 8000464:	9a01      	ldr	r2, [sp, #4]
 8000466:	0193      	lsls	r3, r2, #6
 8000468:	22c0      	movs	r2, #192	@ 0xc0
 800046a:	401a      	ands	r2, r3
 800046c:	4663      	mov	r3, ip
 800046e:	431a      	orrs	r2, r3
 8000470:	600a      	str	r2, [r1, #0]
 8000472:	6801      	ldr	r1, [r0, #0]
 8000474:	680a      	ldr	r2, [r1, #0]
 8000476:	2380      	movs	r3, #128	@ 0x80
 8000478:	015b      	lsls	r3, r3, #5
 800047a:	4313      	orrs	r3, r2
 800047c:	600b      	str	r3, [r1, #0]
 800047e:	6800      	ldr	r0, [r0, #0]
 8000480:	6801      	ldr	r1, [r0, #0]
 8000482:	074a      	lsls	r2, r1, #29
 8000484:	0fd2      	lsrs	r2, r2, #31
 8000486:	d103      	bne.n	8000490 <USBPD_CAD_Process+0xb8>
 8000488:	2208      	movs	r2, #8
 800048a:	4391      	bics	r1, r2
 800048c:	6001      	str	r1, [r0, #0]
 800048e:	e002      	b.n	8000496 <USBPD_CAD_Process+0xbe>
 8000490:	2208      	movs	r2, #8
 8000492:	430a      	orrs	r2, r1
 8000494:	6002      	str	r2, [r0, #0]
 8000496:	2168      	movs	r1, #104	@ 0x68
 8000498:	b2e0      	uxtb	r0, r4
 800049a:	f000 f925 	bl	80006e8 <USBPD_PE_Notification>
 800049e:	4668      	mov	r0, sp
 80004a0:	7800      	ldrb	r0, [r0, #0]
 80004a2:	2800      	cmp	r0, #0
 80004a4:	d013      	beq.n	80004ce <USBPD_CAD_Process+0xf6>
 80004a6:	9a01      	ldr	r2, [sp, #4]
 80004a8:	4668      	mov	r0, sp
 80004aa:	7801      	ldrb	r1, [r0, #0]
 80004ac:	b2e0      	uxtb	r0, r4
 80004ae:	6833      	ldr	r3, [r6, #0]
 80004b0:	685b      	ldr	r3, [r3, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4798      	blx	r3
 80004b6:	4668      	mov	r0, sp
 80004b8:	7800      	ldrb	r0, [r0, #0]
 80004ba:	2801      	cmp	r0, #1
 80004bc:	d003      	beq.n	80004c6 <USBPD_CAD_Process+0xee>
 80004be:	4668      	mov	r0, sp
 80004c0:	7800      	ldrb	r0, [r0, #0]
 80004c2:	2803      	cmp	r0, #3
 80004c4:	d103      	bne.n	80004ce <USBPD_CAD_Process+0xf6>
 80004c6:	2169      	movs	r1, #105	@ 0x69
 80004c8:	b2e0      	uxtb	r0, r4
 80004ca:	f000 f90d 	bl	80006e8 <USBPD_PE_Notification>
 80004ce:	1c64      	adds	r4, r4, #1
 80004d0:	2c03      	cmp	r4, #3
 80004d2:	d389      	bcc.n	80003e8 <USBPD_CAD_Process+0x10>
 80004d4:	0028      	movs	r0, r5
 80004d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080004d8 <.text_6>:
 80004d8:	20000270 	.word	0x20000270

080004dc <.text_7>:
 80004dc:	ffff9fff 	.word	0xffff9fff

080004e0 <.text_8>:
 80004e0:	ffffefff 	.word	0xffffefff

080004e4 <USBPD_CAD_AssertRd>:
 80004e4:	b510      	push	{r4, lr}
 80004e6:	0004      	movs	r4, r0
 80004e8:	f017 fc50 	bl	8017d8c <USBPDM1_DeAssertRp>
 80004ec:	0020      	movs	r0, r4
 80004ee:	f017 fc57 	bl	8017da0 <USBPDM1_AssertRd>
 80004f2:	bd10      	pop	{r4, pc}

080004f4 <USBPD_CAD_AssertRp>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	0004      	movs	r4, r0
 80004f8:	f017 fcf8 	bl	8017eec <USBPDM1_DeAssertRd>
 80004fc:	0020      	movs	r0, r4
 80004fe:	f017 fb8d 	bl	8017c1c <USBPDM1_AssertRp>
 8000502:	bd10      	pop	{r4, pc}

08000504 <USBPD_CAD_EnterErrorRecovery>:
 8000504:	b580      	push	{r7, lr}
 8000506:	f015 f967 	bl	80157d8 <CAD_Enter_ErrorRecovery>
 800050a:	bd01      	pop	{r0, pc}

0800050c <USBPD_CAD_SRC_SetRpResistor>:
 800050c:	b510      	push	{r4, lr}
 800050e:	2404      	movs	r4, #4
 8000510:	f015 f9c8 	bl	80158a4 <CAD_Set_ResistorRp>
 8000514:	2800      	cmp	r0, #0
 8000516:	d100      	bne.n	800051a <USBPD_CAD_SRC_SetRpResistor+0xe>
 8000518:	2400      	movs	r4, #0
 800051a:	0020      	movs	r0, r4
 800051c:	bd10      	pop	{r4, pc}

0800051e <USBPD_CAD_SetRpResistor>:
 800051e:	b580      	push	{r7, lr}
 8000520:	f7ff fff4 	bl	800050c <USBPD_CAD_SRC_SetRpResistor>
 8000524:	bd02      	pop	{r1, pc}

08000526 <USBPD_CAD_GetMemoryConsumption>:
 8000526:	2024      	movs	r0, #36	@ 0x24
 8000528:	4770      	bx	lr
	...

0800052c <USBPD_PE_Init>:
 800052c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800052e:	000e      	movs	r6, r1
 8000530:	0017      	movs	r7, r2
 8000532:	001c      	movs	r4, r3
 8000534:	6871      	ldr	r1, [r6, #4]
 8000536:	070a      	lsls	r2, r1, #28
 8000538:	0fd2      	lsrs	r2, r2, #31
 800053a:	d002      	beq.n	8000542 <USBPD_PE_Init+0x16>
 800053c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800053e:	2900      	cmp	r1, #0
 8000540:	d002      	beq.n	8000548 <USBPD_PE_Init+0x1c>
 8000542:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8000544:	2900      	cmp	r1, #0
 8000546:	d101      	bne.n	800054c <USBPD_PE_Init+0x20>
 8000548:	241b      	movs	r4, #27
 800054a:	e04a      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800054c:	4669      	mov	r1, sp
 800054e:	7008      	strb	r0, [r1, #0]
 8000550:	4668      	mov	r0, sp
 8000552:	7800      	ldrb	r0, [r0, #0]
 8000554:	2803      	cmp	r0, #3
 8000556:	d301      	bcc.n	800055c <USBPD_PE_Init+0x30>
 8000558:	2417      	movs	r4, #23
 800055a:	e042      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800055c:	2096      	movs	r0, #150	@ 0x96
 800055e:	00c0      	lsls	r0, r0, #3
 8000560:	f01f fbec 	bl	801fd3c <malloc>
 8000564:	0005      	movs	r5, r0
 8000566:	d101      	bne.n	800056c <USBPD_PE_Init+0x40>
 8000568:	2416      	movs	r4, #22
 800056a:	e03a      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800056c:	2196      	movs	r1, #150	@ 0x96
 800056e:	00c9      	lsls	r1, r1, #3
 8000570:	f01f fcfb 	bl	801ff6a <__aeabi_memclr>
 8000574:	487a      	ldr	r0, [pc, #488]	@ (8000760 <.text_16>)
 8000576:	4669      	mov	r1, sp
 8000578:	7809      	ldrb	r1, [r1, #0]
 800057a:	0089      	lsls	r1, r1, #2
 800057c:	5045      	str	r5, [r0, r1]
 800057e:	602e      	str	r6, [r5, #0]
 8000580:	606f      	str	r7, [r5, #4]
 8000582:	4668      	mov	r0, sp
 8000584:	7800      	ldrb	r0, [r0, #0]
 8000586:	7428      	strb	r0, [r5, #16]
 8000588:	60ac      	str	r4, [r5, #8]
 800058a:	4876      	ldr	r0, [pc, #472]	@ (8000764 <.text_17>)
 800058c:	182b      	adds	r3, r5, r0
 800058e:	4876      	ldr	r0, [pc, #472]	@ (8000768 <.text_18>)
 8000590:	182a      	adds	r2, r5, r0
 8000592:	0031      	movs	r1, r6
 8000594:	4668      	mov	r0, sp
 8000596:	7800      	ldrb	r0, [r0, #0]
 8000598:	f005 f98c 	bl	80058b4 <USBPD_PRL_Init>
 800059c:	0004      	movs	r4, r0
 800059e:	d120      	bne.n	80005e2 <USBPD_PE_Init+0xb6>
 80005a0:	6868      	ldr	r0, [r5, #4]
 80005a2:	6801      	ldr	r1, [r0, #0]
 80005a4:	2703      	movs	r7, #3
 80005a6:	682a      	ldr	r2, [r5, #0]
 80005a8:	6852      	ldr	r2, [r2, #4]
 80005aa:	0753      	lsls	r3, r2, #29
 80005ac:	0fdb      	lsrs	r3, r3, #31
 80005ae:	d006      	beq.n	80005be <USBPD_PE_Init+0x92>
 80005b0:	2208      	movs	r2, #8
 80005b2:	430a      	orrs	r2, r1
 80005b4:	6002      	str	r2, [r0, #0]
 80005b6:	6873      	ldr	r3, [r6, #4]
 80005b8:	403b      	ands	r3, r7
 80005ba:	2201      	movs	r2, #1
 80005bc:	e005      	b.n	80005ca <USBPD_PE_Init+0x9e>
 80005be:	2208      	movs	r2, #8
 80005c0:	4391      	bics	r1, r2
 80005c2:	6001      	str	r1, [r0, #0]
 80005c4:	6873      	ldr	r3, [r6, #4]
 80005c6:	403b      	ands	r3, r7
 80005c8:	2200      	movs	r2, #0
 80005ca:	4611      	mov	r1, r2
 80005cc:	4668      	mov	r0, sp
 80005ce:	7800      	ldrb	r0, [r0, #0]
 80005d0:	f005 f9ab 	bl	800592a <USBPD_PRL_SetHeader>
 80005d4:	6870      	ldr	r0, [r6, #4]
 80005d6:	4007      	ands	r7, r0
 80005d8:	0039      	movs	r1, r7
 80005da:	4668      	mov	r0, sp
 80005dc:	7800      	ldrb	r0, [r0, #0]
 80005de:	f005 f9e2 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 80005e2:	0020      	movs	r0, r4
 80005e4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080005e6 <USBPD_PE_TimerCounter>:
 80005e6:	495e      	ldr	r1, [pc, #376]	@ (8000760 <.text_16>)
 80005e8:	0080      	lsls	r0, r0, #2
 80005ea:	5808      	ldr	r0, [r1, r0]
 80005ec:	49b4      	ldr	r1, [pc, #720]	@ (80008c0 <.text_20>)
 80005ee:	084a      	lsrs	r2, r1, #1
 80005f0:	8bc3      	ldrh	r3, [r0, #30]
 80005f2:	4213      	tst	r3, r2
 80005f4:	d002      	beq.n	80005fc <USBPD_PE_TimerCounter+0x16>
 80005f6:	8bc3      	ldrh	r3, [r0, #30]
 80005f8:	185b      	adds	r3, r3, r1
 80005fa:	83c3      	strh	r3, [r0, #30]
 80005fc:	8c03      	ldrh	r3, [r0, #32]
 80005fe:	4213      	tst	r3, r2
 8000600:	d002      	beq.n	8000608 <USBPD_PE_TimerCounter+0x22>
 8000602:	8c03      	ldrh	r3, [r0, #32]
 8000604:	185b      	adds	r3, r3, r1
 8000606:	8403      	strh	r3, [r0, #32]
 8000608:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800060a:	4213      	tst	r3, r2
 800060c:	d002      	beq.n	8000614 <USBPD_PE_TimerCounter+0x2e>
 800060e:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8000610:	185b      	adds	r3, r3, r1
 8000612:	84c3      	strh	r3, [r0, #38]	@ 0x26
 8000614:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8000616:	4213      	tst	r3, r2
 8000618:	d002      	beq.n	8000620 <USBPD_PE_TimerCounter+0x3a>
 800061a:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800061c:	185b      	adds	r3, r3, r1
 800061e:	8443      	strh	r3, [r0, #34]	@ 0x22
 8000620:	8c83      	ldrh	r3, [r0, #36]	@ 0x24
 8000622:	4213      	tst	r3, r2
 8000624:	d002      	beq.n	800062c <USBPD_PE_TimerCounter+0x46>
 8000626:	8c82      	ldrh	r2, [r0, #36]	@ 0x24
 8000628:	1851      	adds	r1, r2, r1
 800062a:	8481      	strh	r1, [r0, #36]	@ 0x24
 800062c:	4770      	bx	lr

0800062e <USBPD_PE_TimerCounteUpdate>:
 800062e:	b570      	push	{r4, r5, r6, lr}
 8000630:	000e      	movs	r6, r1
 8000632:	494b      	ldr	r1, [pc, #300]	@ (8000760 <.text_16>)
 8000634:	0080      	lsls	r0, r0, #2
 8000636:	580c      	ldr	r4, [r1, r0]
 8000638:	2180      	movs	r1, #128	@ 0x80
 800063a:	0209      	lsls	r1, r1, #8
 800063c:	428e      	cmp	r6, r1
 800063e:	da28      	bge.n	8000692 <USBPD_PE_TimerCounteUpdate+0x64>
 8000640:	1e4d      	subs	r5, r1, #1
 8000642:	8be0      	ldrh	r0, [r4, #30]
 8000644:	4228      	tst	r0, r5
 8000646:	d004      	beq.n	8000652 <USBPD_PE_TimerCounteUpdate+0x24>
 8000648:	0031      	movs	r1, r6
 800064a:	8be0      	ldrh	r0, [r4, #30]
 800064c:	f000 ffcb 	bl	80015e6 <PE_UpdateTimer>
 8000650:	83e0      	strh	r0, [r4, #30]
 8000652:	8c20      	ldrh	r0, [r4, #32]
 8000654:	4228      	tst	r0, r5
 8000656:	d004      	beq.n	8000662 <USBPD_PE_TimerCounteUpdate+0x34>
 8000658:	0031      	movs	r1, r6
 800065a:	8c20      	ldrh	r0, [r4, #32]
 800065c:	f000 ffc3 	bl	80015e6 <PE_UpdateTimer>
 8000660:	8420      	strh	r0, [r4, #32]
 8000662:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8000664:	4228      	tst	r0, r5
 8000666:	d004      	beq.n	8000672 <USBPD_PE_TimerCounteUpdate+0x44>
 8000668:	0031      	movs	r1, r6
 800066a:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 800066c:	f000 ffbb 	bl	80015e6 <PE_UpdateTimer>
 8000670:	84e0      	strh	r0, [r4, #38]	@ 0x26
 8000672:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8000674:	4228      	tst	r0, r5
 8000676:	d004      	beq.n	8000682 <USBPD_PE_TimerCounteUpdate+0x54>
 8000678:	0031      	movs	r1, r6
 800067a:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 800067c:	f000 ffb3 	bl	80015e6 <PE_UpdateTimer>
 8000680:	8460      	strh	r0, [r4, #34]	@ 0x22
 8000682:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8000684:	4228      	tst	r0, r5
 8000686:	d004      	beq.n	8000692 <USBPD_PE_TimerCounteUpdate+0x64>
 8000688:	0031      	movs	r1, r6
 800068a:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 800068c:	f000 ffab 	bl	80015e6 <PE_UpdateTimer>
 8000690:	84a0      	strh	r0, [r4, #36]	@ 0x24
 8000692:	bd70      	pop	{r4, r5, r6, pc}

08000694 <USBPD_PE_IsCableConnected>:
 8000694:	b510      	push	{r4, lr}
 8000696:	4a32      	ldr	r2, [pc, #200]	@ (8000760 <.text_16>)
 8000698:	0080      	lsls	r0, r0, #2
 800069a:	5810      	ldr	r0, [r2, r0]
 800069c:	6842      	ldr	r2, [r0, #4]
 800069e:	6813      	ldr	r3, [r2, #0]
 80006a0:	4cb2      	ldr	r4, [pc, #712]	@ (800096c <.text_22>)
 80006a2:	401c      	ands	r4, r3
 80006a4:	0309      	lsls	r1, r1, #12
 80006a6:	2380      	movs	r3, #128	@ 0x80
 80006a8:	015b      	lsls	r3, r3, #5
 80006aa:	4019      	ands	r1, r3
 80006ac:	4321      	orrs	r1, r4
 80006ae:	6011      	str	r1, [r2, #0]
 80006b0:	2148      	movs	r1, #72	@ 0x48
 80006b2:	7441      	strb	r1, [r0, #17]
 80006b4:	bd10      	pop	{r4, pc}

080006b6 <USBPD_PE_StateMachine_Reset>:
 80006b6:	2148      	movs	r1, #72	@ 0x48
 80006b8:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <.text_16>)
 80006ba:	0080      	lsls	r0, r0, #2
 80006bc:	5810      	ldr	r0, [r2, r0]
 80006be:	7441      	strb	r1, [r0, #17]
 80006c0:	4770      	bx	lr

080006c2 <USBPD_PE_StateMachine_Stop>:
 80006c2:	b580      	push	{r7, lr}
 80006c4:	f005 fc34 	bl	8005f30 <USBPD_PRL_Stop>
 80006c8:	bd01      	pop	{r0, pc}

080006ca <USBPD_PE_StateMachine_DRP>:
 80006ca:	b580      	push	{r7, lr}
 80006cc:	4924      	ldr	r1, [pc, #144]	@ (8000760 <.text_16>)
 80006ce:	0082      	lsls	r2, r0, #2
 80006d0:	5889      	ldr	r1, [r1, r2]
 80006d2:	6849      	ldr	r1, [r1, #4]
 80006d4:	6809      	ldr	r1, [r1, #0]
 80006d6:	074a      	lsls	r2, r1, #29
 80006d8:	0fd2      	lsrs	r2, r2, #31
 80006da:	d002      	beq.n	80006e2 <USBPD_PE_StateMachine_DRP+0x18>
 80006dc:	f002 fb8a 	bl	8002df4 <USBPD_PE_StateMachine_SRC>
 80006e0:	bd02      	pop	{r1, pc}
 80006e2:	f001 fcd5 	bl	8002090 <USBPD_PE_StateMachine_SNK>
 80006e6:	bd02      	pop	{r1, pc}

080006e8 <USBPD_PE_Notification>:
 80006e8:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 80006ea:	0004      	movs	r4, r0
 80006ec:	2803      	cmp	r0, #3
 80006ee:	d211      	bcs.n	8000714 <USBPD_PE_Notification+0x2c>
 80006f0:	000d      	movs	r5, r1
 80006f2:	2000      	movs	r0, #0
 80006f4:	9000      	str	r0, [sp, #0]
 80006f6:	2300      	movs	r3, #0
 80006f8:	002a      	movs	r2, r5
 80006fa:	0021      	movs	r1, r4
 80006fc:	2009      	movs	r0, #9
 80006fe:	4eb2      	ldr	r6, [pc, #712]	@ (80009c8 <.text_24>)
 8000700:	6836      	ldr	r6, [r6, #0]
 8000702:	47b0      	blx	r6
 8000704:	0029      	movs	r1, r5
 8000706:	0020      	movs	r0, r4
 8000708:	4ab0      	ldr	r2, [pc, #704]	@ (80009cc <.text_25>)
 800070a:	00a3      	lsls	r3, r4, #2
 800070c:	58d2      	ldr	r2, [r2, r3]
 800070e:	6892      	ldr	r2, [r2, #8]
 8000710:	68d2      	ldr	r2, [r2, #12]
 8000712:	4790      	blx	r2
 8000714:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08000716 <USBPD_PE_InitVDM_Callback>:
 8000716:	4aad      	ldr	r2, [pc, #692]	@ (80009cc <.text_25>)
 8000718:	0080      	lsls	r0, r0, #2
 800071a:	5810      	ldr	r0, [r2, r0]
 800071c:	60c1      	str	r1, [r0, #12]
 800071e:	4770      	bx	lr

08000720 <USBPD_PE_Request_HardReset>:
 8000720:	b580      	push	{r7, lr}
 8000722:	49aa      	ldr	r1, [pc, #680]	@ (80009cc <.text_25>)
 8000724:	0082      	lsls	r2, r0, #2
 8000726:	5889      	ldr	r1, [r1, r2]
 8000728:	220f      	movs	r2, #15
 800072a:	2332      	movs	r3, #50	@ 0x32
 800072c:	54ca      	strb	r2, [r1, r3]
 800072e:	6889      	ldr	r1, [r1, #8]
 8000730:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000732:	4788      	blx	r1
 8000734:	2000      	movs	r0, #0
 8000736:	bd02      	pop	{r1, pc}

08000738 <USBPD_PE_Request_CableReset>:
 8000738:	b580      	push	{r7, lr}
 800073a:	4909      	ldr	r1, [pc, #36]	@ (8000760 <.text_16>)
 800073c:	0082      	lsls	r2, r0, #2
 800073e:	5889      	ldr	r1, [r1, r2]
 8000740:	684a      	ldr	r2, [r1, #4]
 8000742:	6812      	ldr	r2, [r2, #0]
 8000744:	4ba2      	ldr	r3, [pc, #648]	@ (80009d0 <.text_26>)
 8000746:	4013      	ands	r3, r2
 8000748:	4aa2      	ldr	r2, [pc, #648]	@ (80009d4 <.text_27>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d105      	bne.n	800075a <USBPD_PE_Request_CableReset+0x22>
 800074e:	2299      	movs	r2, #153	@ 0x99
 8000750:	2332      	movs	r3, #50	@ 0x32
 8000752:	54ca      	strb	r2, [r1, r3]
 8000754:	6889      	ldr	r1, [r1, #8]
 8000756:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000758:	4788      	blx	r1
 800075a:	2010      	movs	r0, #16
 800075c:	bd02      	pop	{r1, pc}
	...

08000760 <.text_16>:
 8000760:	2000027c 	.word	0x2000027c

08000764 <.text_17>:
 8000764:	0000048e 	.word	0x0000048e

08000768 <.text_18>:
 8000768:	00000281 	.word	0x00000281

0800076c <USBPD_PE_Request_CtrlMessage>:
 800076c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800076e:	b096      	sub	sp, #88	@ 0x58
 8000770:	4896      	ldr	r0, [pc, #600]	@ (80009cc <.text_25>)
 8000772:	a916      	add	r1, sp, #88	@ 0x58
 8000774:	7809      	ldrb	r1, [r1, #0]
 8000776:	0089      	lsls	r1, r1, #2
 8000778:	5840      	ldr	r0, [r0, r1]
 800077a:	9001      	str	r0, [sp, #4]
 800077c:	2400      	movs	r4, #0
 800077e:	a802      	add	r0, sp, #8
 8000780:	4995      	ldr	r1, [pc, #596]	@ (80009d8 <.text_28>)
 8000782:	224c      	movs	r2, #76	@ 0x4c
 8000784:	f01f fbe6 	bl	801ff54 <__aeabi_memcpy>
 8000788:	2303      	movs	r3, #3
 800078a:	9801      	ldr	r0, [sp, #4]
 800078c:	2132      	movs	r1, #50	@ 0x32
 800078e:	5c40      	ldrb	r0, [r0, r1]
 8000790:	2800      	cmp	r0, #0
 8000792:	d105      	bne.n	80007a0 <USBPD_PE_Request_CtrlMessage+0x34>
 8000794:	9801      	ldr	r0, [sp, #4]
 8000796:	6840      	ldr	r0, [r0, #4]
 8000798:	6800      	ldr	r0, [r0, #0]
 800079a:	04c1      	lsls	r1, r0, #19
 800079c:	0fc9      	lsrs	r1, r1, #31
 800079e:	d101      	bne.n	80007a4 <USBPD_PE_Request_CtrlMessage+0x38>
 80007a0:	2403      	movs	r4, #3
 80007a2:	e089      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 80007a4:	9901      	ldr	r1, [sp, #4]
 80007a6:	6809      	ldr	r1, [r1, #0]
 80007a8:	684a      	ldr	r2, [r1, #4]
 80007aa:	0712      	lsls	r2, r2, #28
 80007ac:	0fd5      	lsrs	r5, r2, #31
 80007ae:	466a      	mov	r2, sp
 80007b0:	7055      	strb	r5, [r2, #1]
 80007b2:	2201      	movs	r2, #1
 80007b4:	0885      	lsrs	r5, r0, #2
 80007b6:	4015      	ands	r5, r2
 80007b8:	d103      	bne.n	80007c2 <USBPD_PE_Request_CtrlMessage+0x56>
 80007ba:	2502      	movs	r5, #2
 80007bc:	466f      	mov	r7, sp
 80007be:	703c      	strb	r4, [r7, #0]
 80007c0:	e003      	b.n	80007ca <USBPD_PE_Request_CtrlMessage+0x5e>
 80007c2:	2500      	movs	r5, #0
 80007c4:	2604      	movs	r6, #4
 80007c6:	466f      	mov	r7, sp
 80007c8:	703e      	strb	r6, [r7, #0]
 80007ca:	0546      	lsls	r6, r0, #21
 80007cc:	0f76      	lsrs	r6, r6, #29
 80007ce:	2e03      	cmp	r6, #3
 80007d0:	d101      	bne.n	80007d6 <USBPD_PE_Request_CtrlMessage+0x6a>
 80007d2:	2608      	movs	r6, #8
 80007d4:	e000      	b.n	80007d8 <USBPD_PE_Request_CtrlMessage+0x6c>
 80007d6:	2600      	movs	r6, #0
 80007d8:	4018      	ands	r0, r3
 80007da:	2802      	cmp	r0, #2
 80007dc:	d101      	bne.n	80007e2 <USBPD_PE_Request_CtrlMessage+0x76>
 80007de:	2040      	movs	r0, #64	@ 0x40
 80007e0:	e000      	b.n	80007e4 <USBPD_PE_Request_CtrlMessage+0x78>
 80007e2:	2000      	movs	r0, #0
 80007e4:	787f      	ldrb	r7, [r7, #1]
 80007e6:	433d      	orrs	r5, r7
 80007e8:	466f      	mov	r7, sp
 80007ea:	783f      	ldrb	r7, [r7, #0]
 80007ec:	432f      	orrs	r7, r5
 80007ee:	433e      	orrs	r6, r7
 80007f0:	4330      	orrs	r0, r6
 80007f2:	4003      	ands	r3, r0
 80007f4:	d002      	beq.n	80007fc <USBPD_PE_Request_CtrlMessage+0x90>
 80007f6:	0003      	movs	r3, r0
 80007f8:	2010      	movs	r0, #16
 80007fa:	4318      	orrs	r0, r3
 80007fc:	2505      	movs	r5, #5
 80007fe:	4228      	tst	r0, r5
 8000800:	d002      	beq.n	8000808 <USBPD_PE_Request_CtrlMessage+0x9c>
 8000802:	0003      	movs	r3, r0
 8000804:	2020      	movs	r0, #32
 8000806:	4318      	orrs	r0, r3
 8000808:	ab17      	add	r3, sp, #92	@ 0x5c
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	005e      	lsls	r6, r3, #1
 800080e:	18f3      	adds	r3, r6, r3
 8000810:	9300      	str	r3, [sp, #0]
 8000812:	ab02      	add	r3, sp, #8
 8000814:	9e00      	ldr	r6, [sp, #0]
 8000816:	5d9e      	ldrb	r6, [r3, r6]
 8000818:	4030      	ands	r0, r6
 800081a:	42b0      	cmp	r0, r6
 800081c:	d11f      	bne.n	800085e <USBPD_PE_Request_CtrlMessage+0xf2>
 800081e:	9e01      	ldr	r6, [sp, #4]
 8000820:	2733      	movs	r7, #51	@ 0x33
 8000822:	55f4      	strb	r4, [r6, r7]
 8000824:	9801      	ldr	r0, [sp, #4]
 8000826:	4eb2      	ldr	r6, [pc, #712]	@ (8000af0 <.text_30>)
 8000828:	1980      	adds	r0, r0, r6
 800082a:	ae17      	add	r6, sp, #92	@ 0x5c
 800082c:	7836      	ldrb	r6, [r6, #0]
 800082e:	2e05      	cmp	r6, #5
 8000830:	d031      	beq.n	8000896 <USBPD_PE_Request_CtrlMessage+0x12a>
 8000832:	2e0b      	cmp	r6, #11
 8000834:	d00e      	beq.n	8000854 <USBPD_PE_Request_CtrlMessage+0xe8>
 8000836:	2e0d      	cmp	r6, #13
 8000838:	d028      	beq.n	800088c <USBPD_PE_Request_CtrlMessage+0x120>
 800083a:	2e11      	cmp	r6, #17
 800083c:	d011      	beq.n	8000862 <USBPD_PE_Request_CtrlMessage+0xf6>
 800083e:	2e12      	cmp	r6, #18
 8000840:	d013      	beq.n	800086a <USBPD_PE_Request_CtrlMessage+0xfe>
 8000842:	2e14      	cmp	r6, #20
 8000844:	d013      	beq.n	800086e <USBPD_PE_Request_CtrlMessage+0x102>
 8000846:	2e15      	cmp	r6, #21
 8000848:	d017      	beq.n	800087a <USBPD_PE_Request_CtrlMessage+0x10e>
 800084a:	2e16      	cmp	r6, #22
 800084c:	d00b      	beq.n	8000866 <USBPD_PE_Request_CtrlMessage+0xfa>
 800084e:	2e18      	cmp	r6, #24
 8000850:	d01c      	beq.n	800088c <USBPD_PE_Request_CtrlMessage+0x120>
 8000852:	e021      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000854:	9901      	ldr	r1, [sp, #4]
 8000856:	6889      	ldr	r1, [r1, #8]
 8000858:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800085a:	2900      	cmp	r1, #0
 800085c:	d11c      	bne.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 800085e:	2402      	movs	r4, #2
 8000860:	e02a      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 8000862:	2111      	movs	r1, #17
 8000864:	e010      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 8000866:	2116      	movs	r1, #22
 8000868:	e00e      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 800086a:	2112      	movs	r1, #18
 800086c:	e00c      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 800086e:	8909      	ldrh	r1, [r1, #8]
 8000870:	0889      	lsrs	r1, r1, #2
 8000872:	4211      	tst	r1, r2
 8000874:	d110      	bne.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000876:	2410      	movs	r4, #16
 8000878:	e01e      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 800087a:	8909      	ldrh	r1, [r1, #8]
 800087c:	09c9      	lsrs	r1, r1, #7
 800087e:	4211      	tst	r1, r2
 8000880:	d101      	bne.n	8000886 <USBPD_PE_Request_CtrlMessage+0x11a>
 8000882:	2010      	movs	r0, #16
 8000884:	e019      	b.n	80008ba <USBPD_PE_Request_CtrlMessage+0x14e>
 8000886:	2115      	movs	r1, #21
 8000888:	7001      	strb	r1, [r0, #0]
 800088a:	e005      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 800088c:	a918      	add	r1, sp, #96	@ 0x60
 800088e:	7809      	ldrb	r1, [r1, #0]
 8000890:	9a01      	ldr	r2, [sp, #4]
 8000892:	55d1      	strb	r1, [r2, r7]
 8000894:	e000      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000896:	7005      	strb	r5, [r0, #0]
 8000898:	9900      	ldr	r1, [sp, #0]
 800089a:	1859      	adds	r1, r3, r1
 800089c:	7849      	ldrb	r1, [r1, #1]
 800089e:	7041      	strb	r1, [r0, #1]
 80008a0:	9800      	ldr	r0, [sp, #0]
 80008a2:	1818      	adds	r0, r3, r0
 80008a4:	7880      	ldrb	r0, [r0, #2]
 80008a6:	9901      	ldr	r1, [sp, #4]
 80008a8:	2232      	movs	r2, #50	@ 0x32
 80008aa:	5488      	strb	r0, [r1, r2]
 80008ac:	a816      	add	r0, sp, #88	@ 0x58
 80008ae:	7800      	ldrb	r0, [r0, #0]
 80008b0:	9901      	ldr	r1, [sp, #4]
 80008b2:	6889      	ldr	r1, [r1, #8]
 80008b4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80008b6:	4788      	blx	r1
 80008b8:	0020      	movs	r0, r4
 80008ba:	b019      	add	sp, #100	@ 0x64
 80008bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080008c0 <.text_20>:
 80008c0:	0000ffff 	.word	0x0000ffff

080008c4 <USBPD_PE_Request_DataMessage>:
 80008c4:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	000b      	movs	r3, r1
 80008ca:	0017      	movs	r7, r2
 80008cc:	483f      	ldr	r0, [pc, #252]	@ (80009cc <.text_25>)
 80008ce:	4669      	mov	r1, sp
 80008d0:	7a09      	ldrb	r1, [r1, #8]
 80008d2:	0089      	lsls	r1, r1, #2
 80008d4:	5841      	ldr	r1, [r0, r1]
 80008d6:	2402      	movs	r4, #2
 80008d8:	2032      	movs	r0, #50	@ 0x32
 80008da:	5c08      	ldrb	r0, [r1, r0]
 80008dc:	2800      	cmp	r0, #0
 80008de:	d105      	bne.n	80008ec <USBPD_PE_Request_DataMessage+0x28>
 80008e0:	2001      	movs	r0, #1
 80008e2:	684a      	ldr	r2, [r1, #4]
 80008e4:	6812      	ldr	r2, [r2, #0]
 80008e6:	0b12      	lsrs	r2, r2, #12
 80008e8:	4002      	ands	r2, r0
 80008ea:	d101      	bne.n	80008f0 <USBPD_PE_Request_DataMessage+0x2c>
 80008ec:	2403      	movs	r4, #3
 80008ee:	e021      	b.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 80008f0:	466a      	mov	r2, sp
 80008f2:	7013      	strb	r3, [r2, #0]
 80008f4:	2200      	movs	r2, #0
 80008f6:	2533      	movs	r5, #51	@ 0x33
 80008f8:	554a      	strb	r2, [r1, r5]
 80008fa:	000b      	movs	r3, r1
 80008fc:	3332      	adds	r3, #50	@ 0x32
 80008fe:	4dc0      	ldr	r5, [pc, #768]	@ (8000c00 <.text_36>)
 8000900:	4ec0      	ldr	r6, [pc, #768]	@ (8000c04 <.text_37>)
 8000902:	9701      	str	r7, [sp, #4]
 8000904:	466f      	mov	r7, sp
 8000906:	783f      	ldrb	r7, [r7, #0]
 8000908:	2f01      	cmp	r7, #1
 800090a:	d004      	beq.n	8000916 <USBPD_PE_Request_DataMessage+0x52>
 800090c:	2f06      	cmp	r7, #6
 800090e:	d013      	beq.n	8000938 <USBPD_PE_Request_DataMessage+0x74>
 8000910:	2f07      	cmp	r7, #7
 8000912:	d01b      	beq.n	800094c <USBPD_PE_Request_DataMessage+0x88>
 8000914:	e027      	b.n	8000966 <USBPD_PE_Request_DataMessage+0xa2>
 8000916:	684d      	ldr	r5, [r1, #4]
 8000918:	682d      	ldr	r5, [r5, #0]
 800091a:	08ad      	lsrs	r5, r5, #2
 800091c:	4005      	ands	r5, r0
 800091e:	d009      	beq.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000920:	4cc1      	ldr	r4, [pc, #772]	@ (8000c28 <.text_39>)
 8000922:	5508      	strb	r0, [r1, r4]
 8000924:	2007      	movs	r0, #7
 8000926:	7018      	strb	r0, [r3, #0]
 8000928:	2400      	movs	r4, #0
 800092a:	4668      	mov	r0, sp
 800092c:	7a00      	ldrb	r0, [r0, #8]
 800092e:	6889      	ldr	r1, [r1, #8]
 8000930:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000932:	4788      	blx	r1
 8000934:	0020      	movs	r0, r4
 8000936:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000938:	6848      	ldr	r0, [r1, #4]
 800093a:	6800      	ldr	r0, [r0, #0]
 800093c:	4006      	ands	r6, r0
 800093e:	42ae      	cmp	r6, r5
 8000940:	d1f8      	bne.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000942:	9801      	ldr	r0, [sp, #4]
 8000944:	6800      	ldr	r0, [r0, #0]
 8000946:	6288      	str	r0, [r1, #40]	@ 0x28
 8000948:	202b      	movs	r0, #43	@ 0x2b
 800094a:	e7ec      	b.n	8000926 <USBPD_PE_Request_DataMessage+0x62>
 800094c:	6848      	ldr	r0, [r1, #4]
 800094e:	6800      	ldr	r0, [r0, #0]
 8000950:	4006      	ands	r6, r0
 8000952:	42ae      	cmp	r6, r5
 8000954:	d1ee      	bne.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000956:	9801      	ldr	r0, [sp, #4]
 8000958:	6800      	ldr	r0, [r0, #0]
 800095a:	6288      	str	r0, [r1, #40]	@ 0x28
 800095c:	205d      	movs	r0, #93	@ 0x5d
 800095e:	4cb2      	ldr	r4, [pc, #712]	@ (8000c28 <.text_39>)
 8000960:	5508      	strb	r0, [r1, r4]
 8000962:	2062      	movs	r0, #98	@ 0x62
 8000964:	e7df      	b.n	8000926 <USBPD_PE_Request_DataMessage+0x62>
 8000966:	2410      	movs	r4, #16
 8000968:	e7e4      	b.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
	...

0800096c <.text_22>:
 800096c:	ffffefff 	.word	0xffffefff

08000970 <USBPD_PE_Send_Request>:
 8000970:	b570      	push	{r4, r5, r6, lr}
 8000972:	000b      	movs	r3, r1
 8000974:	4915      	ldr	r1, [pc, #84]	@ (80009cc <.text_25>)
 8000976:	0084      	lsls	r4, r0, #2
 8000978:	590d      	ldr	r5, [r1, r4]
 800097a:	2102      	movs	r1, #2
 800097c:	2432      	movs	r4, #50	@ 0x32
 800097e:	5d2c      	ldrb	r4, [r5, r4]
 8000980:	2c00      	cmp	r4, #0
 8000982:	d104      	bne.n	800098e <USBPD_PE_Send_Request+0x1e>
 8000984:	686c      	ldr	r4, [r5, #4]
 8000986:	6824      	ldr	r4, [r4, #0]
 8000988:	04e6      	lsls	r6, r4, #19
 800098a:	0ff6      	lsrs	r6, r6, #31
 800098c:	d101      	bne.n	8000992 <USBPD_PE_Send_Request+0x22>
 800098e:	2103      	movs	r1, #3
 8000990:	e017      	b.n	80009c2 <USBPD_PE_Send_Request+0x52>
 8000992:	4ea6      	ldr	r6, [pc, #664]	@ (8000c2c <.text_40>)
 8000994:	4026      	ands	r6, r4
 8000996:	24c0      	movs	r4, #192	@ 0xc0
 8000998:	00a4      	lsls	r4, r4, #2
 800099a:	42a6      	cmp	r6, r4
 800099c:	d111      	bne.n	80009c2 <USBPD_PE_Send_Request+0x52>
 800099e:	2145      	movs	r1, #69	@ 0x45
 80009a0:	2432      	movs	r4, #50	@ 0x32
 80009a2:	5529      	strb	r1, [r5, r4]
 80009a4:	61ab      	str	r3, [r5, #24]
 80009a6:	6969      	ldr	r1, [r5, #20]
 80009a8:	2318      	movs	r3, #24
 80009aa:	4399      	bics	r1, r3
 80009ac:	00d2      	lsls	r2, r2, #3
 80009ae:	4013      	ands	r3, r2
 80009b0:	430b      	orrs	r3, r1
 80009b2:	616b      	str	r3, [r5, #20]
 80009b4:	2400      	movs	r4, #0
 80009b6:	2233      	movs	r2, #51	@ 0x33
 80009b8:	54ac      	strb	r4, [r5, r2]
 80009ba:	68a9      	ldr	r1, [r5, #8]
 80009bc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80009be:	4788      	blx	r1
 80009c0:	2100      	movs	r1, #0
 80009c2:	0008      	movs	r0, r1
 80009c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080009c8 <.text_24>:
 80009c8:	20000000 	.word	0x20000000

080009cc <.text_25>:
 80009cc:	2000027c 	.word	0x2000027c

080009d0 <.text_26>:
 80009d0:	00008708 	.word	0x00008708

080009d4 <.text_27>:
 80009d4:	00008308 	.word	0x00008308

080009d8 <.text_28>:
 80009d8:	080201c4 	.word	0x080201c4

080009dc <USBPD_PE_SendExtendedMessage>:
 80009dc:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 80009de:	b083      	sub	sp, #12
 80009e0:	001f      	movs	r7, r3
 80009e2:	2400      	movs	r4, #0
 80009e4:	2500      	movs	r5, #0
 80009e6:	48b5      	ldr	r0, [pc, #724]	@ (8000cbc <.text_43>)
 80009e8:	4669      	mov	r1, sp
 80009ea:	7b09      	ldrb	r1, [r1, #12]
 80009ec:	0089      	lsls	r1, r1, #2
 80009ee:	5846      	ldr	r6, [r0, r1]
 80009f0:	2003      	movs	r0, #3
 80009f2:	2132      	movs	r1, #50	@ 0x32
 80009f4:	5c71      	ldrb	r1, [r6, r1]
 80009f6:	2900      	cmp	r1, #0
 80009f8:	d107      	bne.n	8000a0a <USBPD_PE_SendExtendedMessage+0x2e>
 80009fa:	6871      	ldr	r1, [r6, #4]
 80009fc:	6809      	ldr	r1, [r1, #0]
 80009fe:	9100      	str	r1, [sp, #0]
 8000a00:	2101      	movs	r1, #1
 8000a02:	9b00      	ldr	r3, [sp, #0]
 8000a04:	0b1b      	lsrs	r3, r3, #12
 8000a06:	400b      	ands	r3, r1
 8000a08:	d101      	bne.n	8000a0e <USBPD_PE_SendExtendedMessage+0x32>
 8000a0a:	2503      	movs	r5, #3
 8000a0c:	e06c      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a0e:	9b00      	ldr	r3, [sp, #0]
 8000a10:	055b      	lsls	r3, r3, #21
 8000a12:	0f5b      	lsrs	r3, r3, #29
 8000a14:	2b03      	cmp	r3, #3
 8000a16:	d10b      	bne.n	8000a30 <USBPD_PE_SendExtendedMessage+0x54>
 8000a18:	9b00      	ldr	r3, [sp, #0]
 8000a1a:	4018      	ands	r0, r3
 8000a1c:	2801      	cmp	r0, #1
 8000a1e:	d801      	bhi.n	8000a24 <USBPD_PE_SendExtendedMessage+0x48>
 8000a20:	2501      	movs	r5, #1
 8000a22:	e061      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a24:	4668      	mov	r0, sp
 8000a26:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 8000a28:	21ff      	movs	r1, #255	@ 0xff
 8000a2a:	1d89      	adds	r1, r1, #6
 8000a2c:	4288      	cmp	r0, r1
 8000a2e:	d301      	bcc.n	8000a34 <USBPD_PE_SendExtendedMessage+0x58>
 8000a30:	2502      	movs	r5, #2
 8000a32:	e059      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a34:	4668      	mov	r0, sp
 8000a36:	7002      	strb	r2, [r0, #0]
 8000a38:	6970      	ldr	r0, [r6, #20]
 8000a3a:	2120      	movs	r1, #32
 8000a3c:	4388      	bics	r0, r1
 8000a3e:	6170      	str	r0, [r6, #20]
 8000a40:	2020      	movs	r0, #32
 8000a42:	4669      	mov	r1, sp
 8000a44:	7809      	ldrb	r1, [r1, #0]
 8000a46:	2903      	cmp	r1, #3
 8000a48:	d008      	beq.n	8000a5c <USBPD_PE_SendExtendedMessage+0x80>
 8000a4a:	2904      	cmp	r1, #4
 8000a4c:	d020      	beq.n	8000a90 <USBPD_PE_SendExtendedMessage+0xb4>
 8000a4e:	2906      	cmp	r1, #6
 8000a50:	d020      	beq.n	8000a94 <USBPD_PE_SendExtendedMessage+0xb8>
 8000a52:	2908      	cmp	r1, #8
 8000a54:	d020      	beq.n	8000a98 <USBPD_PE_SendExtendedMessage+0xbc>
 8000a56:	290a      	cmp	r1, #10
 8000a58:	d023      	beq.n	8000aa2 <USBPD_PE_SendExtendedMessage+0xc6>
 8000a5a:	e024      	b.n	8000aa6 <USBPD_PE_SendExtendedMessage+0xca>
 8000a5c:	210c      	movs	r1, #12
 8000a5e:	4aac      	ldr	r2, [pc, #688]	@ (8000d10 <.text_45>)
 8000a60:	18b2      	adds	r2, r6, r2
 8000a62:	7091      	strb	r1, [r2, #2]
 8000a64:	6971      	ldr	r1, [r6, #20]
 8000a66:	4308      	orrs	r0, r1
 8000a68:	6170      	str	r0, [r6, #20]
 8000a6a:	4668      	mov	r0, sp
 8000a6c:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	d027      	beq.n	8000ac2 <USBPD_PE_SendExtendedMessage+0xe6>
 8000a72:	9401      	str	r4, [sp, #4]
 8000a74:	4668      	mov	r0, sp
 8000a76:	7b00      	ldrb	r0, [r0, #12]
 8000a78:	f000 fa98 	bl	8000fac <PE_Get_UnchunkedSupport>
 8000a7c:	2801      	cmp	r0, #1
 8000a7e:	d101      	bne.n	8000a84 <USBPD_PE_SendExtendedMessage+0xa8>
 8000a80:	2004      	movs	r0, #4
 8000a82:	9001      	str	r0, [sp, #4]
 8000a84:	9702      	str	r7, [sp, #8]
 8000a86:	9801      	ldr	r0, [sp, #4]
 8000a88:	4669      	mov	r1, sp
 8000a8a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8000a8c:	4fa1      	ldr	r7, [pc, #644]	@ (8000d14 <.text_46>)
 8000a8e:	e012      	b.n	8000ab6 <USBPD_PE_SendExtendedMessage+0xda>
 8000a90:	210d      	movs	r1, #13
 8000a92:	e7e4      	b.n	8000a5e <USBPD_PE_SendExtendedMessage+0x82>
 8000a94:	210e      	movs	r1, #14
 8000a96:	e7e2      	b.n	8000a5e <USBPD_PE_SendExtendedMessage+0x82>
 8000a98:	205b      	movs	r0, #91	@ 0x5b
 8000a9a:	499d      	ldr	r1, [pc, #628]	@ (8000d10 <.text_45>)
 8000a9c:	1871      	adds	r1, r6, r1
 8000a9e:	7088      	strb	r0, [r1, #2]
 8000aa0:	e7e3      	b.n	8000a6a <USBPD_PE_SendExtendedMessage+0x8e>
 8000aa2:	205c      	movs	r0, #92	@ 0x5c
 8000aa4:	e7f9      	b.n	8000a9a <USBPD_PE_SendExtendedMessage+0xbe>
 8000aa6:	2510      	movs	r5, #16
 8000aa8:	e01e      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000aaa:	9a02      	ldr	r2, [sp, #8]
 8000aac:	5d12      	ldrb	r2, [r2, r4]
 8000aae:	1823      	adds	r3, r4, r0
 8000ab0:	18f3      	adds	r3, r6, r3
 8000ab2:	55da      	strb	r2, [r3, r7]
 8000ab4:	1c64      	adds	r4, r4, #1
 8000ab6:	428c      	cmp	r4, r1
 8000ab8:	d3f7      	bcc.n	8000aaa <USBPD_PE_SendExtendedMessage+0xce>
 8000aba:	2092      	movs	r0, #146	@ 0x92
 8000abc:	00c0      	lsls	r0, r0, #3
 8000abe:	5231      	strh	r1, [r6, r0]
 8000ac0:	e002      	b.n	8000ac8 <USBPD_PE_SendExtendedMessage+0xec>
 8000ac2:	2092      	movs	r0, #146	@ 0x92
 8000ac4:	00c0      	lsls	r0, r0, #3
 8000ac6:	5234      	strh	r4, [r6, r0]
 8000ac8:	4668      	mov	r0, sp
 8000aca:	7c00      	ldrb	r0, [r0, #16]
 8000acc:	2133      	movs	r1, #51	@ 0x33
 8000ace:	5470      	strb	r0, [r6, r1]
 8000ad0:	4668      	mov	r0, sp
 8000ad2:	7800      	ldrb	r0, [r0, #0]
 8000ad4:	498e      	ldr	r1, [pc, #568]	@ (8000d10 <.text_45>)
 8000ad6:	5470      	strb	r0, [r6, r1]
 8000ad8:	2031      	movs	r0, #49	@ 0x31
 8000ada:	2132      	movs	r1, #50	@ 0x32
 8000adc:	5470      	strb	r0, [r6, r1]
 8000ade:	4668      	mov	r0, sp
 8000ae0:	7b00      	ldrb	r0, [r0, #12]
 8000ae2:	68b1      	ldr	r1, [r6, #8]
 8000ae4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000ae6:	4788      	blx	r1
 8000ae8:	0028      	movs	r0, r5
 8000aea:	b005      	add	sp, #20
 8000aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000af0 <.text_30>:
 8000af0:	0000025e 	.word	0x0000025e

08000af4 <PE_Send_RESET>:
 8000af4:	b538      	push	{r3, r4, r5, lr}
 8000af6:	0005      	movs	r5, r0
 8000af8:	000c      	movs	r4, r1
 8000afa:	2c05      	cmp	r4, #5
 8000afc:	d101      	bne.n	8000b02 <PE_Send_RESET+0xe>
 8000afe:	211f      	movs	r1, #31
 8000b00:	e000      	b.n	8000b04 <PE_Send_RESET+0x10>
 8000b02:	215e      	movs	r1, #94	@ 0x5e
 8000b04:	7c28      	ldrb	r0, [r5, #16]
 8000b06:	f7ff fdef 	bl	80006e8 <USBPD_PE_Notification>
 8000b0a:	0021      	movs	r1, r4
 8000b0c:	7c28      	ldrb	r0, [r5, #16]
 8000b0e:	f005 f9ab 	bl	8005e68 <USBPD_PRL_ResetRequestProcess>
 8000b12:	f3ef 8010 	mrs	r0, PRIMASK
 8000b16:	b672      	cpsid	i
 8000b18:	2100      	movs	r1, #0
 8000b1a:	223c      	movs	r2, #60	@ 0x3c
 8000b1c:	54a9      	strb	r1, [r5, r2]
 8000b1e:	f380 8810 	msr	PRIMASK, r0
 8000b22:	bd31      	pop	{r0, r4, r5, pc}

08000b24 <PE_Get_SpecRevision>:
 8000b24:	4965      	ldr	r1, [pc, #404]	@ (8000cbc <.text_43>)
 8000b26:	0080      	lsls	r0, r0, #2
 8000b28:	5808      	ldr	r0, [r1, r0]
 8000b2a:	6840      	ldr	r0, [r0, #4]
 8000b2c:	7800      	ldrb	r0, [r0, #0]
 8000b2e:	0780      	lsls	r0, r0, #30
 8000b30:	0f80      	lsrs	r0, r0, #30
 8000b32:	4770      	bx	lr

08000b34 <PE_ChangePowerRole>:
 8000b34:	b538      	push	{r3, r4, r5, lr}
 8000b36:	6842      	ldr	r2, [r0, #4]
 8000b38:	6813      	ldr	r3, [r2, #0]
 8000b3a:	2404      	movs	r4, #4
 8000b3c:	43a3      	bics	r3, r4
 8000b3e:	008c      	lsls	r4, r1, #2
 8000b40:	2504      	movs	r5, #4
 8000b42:	402c      	ands	r4, r5
 8000b44:	431c      	orrs	r4, r3
 8000b46:	6014      	str	r4, [r2, #0]
 8000b48:	7c00      	ldrb	r0, [r0, #16]
 8000b4a:	f004 ff0a 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 8000b4e:	bd31      	pop	{r0, r4, r5, pc}

08000b50 <PE_Get_RxEvent>:
 8000b50:	b530      	push	{r4, r5, lr}
 8000b52:	0001      	movs	r1, r0
 8000b54:	2014      	movs	r0, #20
 8000b56:	f3ef 8210 	mrs	r2, PRIMASK
 8000b5a:	b672      	cpsid	i
 8000b5c:	233c      	movs	r3, #60	@ 0x3c
 8000b5e:	5ccc      	ldrb	r4, [r1, r3]
 8000b60:	2c00      	cmp	r4, #0
 8000b62:	d029      	beq.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000b64:	2393      	movs	r3, #147	@ 0x93
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	18cb      	adds	r3, r1, r3
 8000b6a:	5d1d      	ldrb	r5, [r3, r4]
 8000b6c:	066d      	lsls	r5, r5, #25
 8000b6e:	d401      	bmi.n	8000b74 <PE_Get_RxEvent+0x24>
 8000b70:	2003      	movs	r0, #3
 8000b72:	e021      	b.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000b74:	2584      	movs	r5, #132	@ 0x84
 8000b76:	006d      	lsls	r5, r5, #1
 8000b78:	436c      	muls	r4, r5
 8000b7a:	190c      	adds	r4, r1, r4
 8000b7c:	3ccb      	subs	r4, #203	@ 0xcb
 8000b7e:	638c      	str	r4, [r1, #56]	@ 0x38
 8000b80:	7825      	ldrb	r5, [r4, #0]
 8000b82:	7864      	ldrb	r4, [r4, #1]
 8000b84:	0224      	lsls	r4, r4, #8
 8000b86:	192c      	adds	r4, r5, r4
 8000b88:	868c      	strh	r4, [r1, #52]	@ 0x34
 8000b8a:	000c      	movs	r4, r1
 8000b8c:	3430      	adds	r4, #48	@ 0x30
 8000b8e:	253c      	movs	r5, #60	@ 0x3c
 8000b90:	5d49      	ldrb	r1, [r1, r5]
 8000b92:	5c59      	ldrb	r1, [r3, r1]
 8000b94:	06c9      	lsls	r1, r1, #27
 8000b96:	0ec9      	lsrs	r1, r1, #27
 8000b98:	2901      	cmp	r1, #1
 8000b9a:	d004      	beq.n	8000ba6 <PE_Get_RxEvent+0x56>
 8000b9c:	2902      	cmp	r1, #2
 8000b9e:	d005      	beq.n	8000bac <PE_Get_RxEvent+0x5c>
 8000ba0:	2904      	cmp	r1, #4
 8000ba2:	d006      	beq.n	8000bb2 <PE_Get_RxEvent+0x62>
 8000ba4:	e008      	b.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000ba6:	2011      	movs	r0, #17
 8000ba8:	2100      	movs	r1, #0
 8000baa:	e004      	b.n	8000bb6 <PE_Get_RxEvent+0x66>
 8000bac:	2012      	movs	r0, #18
 8000bae:	2101      	movs	r1, #1
 8000bb0:	e001      	b.n	8000bb6 <PE_Get_RxEvent+0x66>
 8000bb2:	2013      	movs	r0, #19
 8000bb4:	2102      	movs	r1, #2
 8000bb6:	7021      	strb	r1, [r4, #0]
 8000bb8:	f382 8810 	msr	PRIMASK, r2
 8000bbc:	bd30      	pop	{r4, r5, pc}

08000bbe <PE_Clear_RxEvent>:
 8000bbe:	b510      	push	{r4, lr}
 8000bc0:	0001      	movs	r1, r0
 8000bc2:	f3ef 8010 	mrs	r0, PRIMASK
 8000bc6:	b672      	cpsid	i
 8000bc8:	223c      	movs	r2, #60	@ 0x3c
 8000bca:	5c8a      	ldrb	r2, [r1, r2]
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	d014      	beq.n	8000bfa <PE_Clear_RxEvent+0x3c>
 8000bd0:	1e53      	subs	r3, r2, #1
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	4acb      	ldr	r2, [pc, #812]	@ (8000f04 <.text_56>)
 8000bd6:	188c      	adds	r4, r1, r2
 8000bd8:	2200      	movs	r2, #0
 8000bda:	54e2      	strb	r2, [r4, r3]
 8000bdc:	1e5b      	subs	r3, r3, #1
 8000bde:	419b      	sbcs	r3, r3
 8000be0:	0fdb      	lsrs	r3, r3, #31
 8000be2:	5ce4      	ldrb	r4, [r4, r3]
 8000be4:	0664      	lsls	r4, r4, #25
 8000be6:	d506      	bpl.n	8000bf6 <PE_Clear_RxEvent+0x38>
 8000be8:	1c5b      	adds	r3, r3, #1
 8000bea:	223c      	movs	r2, #60	@ 0x3c
 8000bec:	548b      	strb	r3, [r1, r2]
 8000bee:	f380 8810 	msr	PRIMASK, r0
 8000bf2:	7c08      	ldrb	r0, [r1, #16]
 8000bf4:	e168      	b.n	8000ec8 <.text_54>
 8000bf6:	233c      	movs	r3, #60	@ 0x3c
 8000bf8:	54ca      	strb	r2, [r1, r3]
 8000bfa:	f380 8810 	msr	PRIMASK, r0
 8000bfe:	bd10      	pop	{r4, pc}

08000c00 <.text_36>:
 8000c00:	00000302 	.word	0x00000302

08000c04 <.text_37>:
 8000c04:	00000703 	.word	0x00000703

08000c08 <PE_PRL_Control_RxEvent>:
 8000c08:	492c      	ldr	r1, [pc, #176]	@ (8000cbc <.text_43>)
 8000c0a:	0080      	lsls	r0, r0, #2
 8000c0c:	580a      	ldr	r2, [r1, r0]
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f3ef 8110 	mrs	r1, PRIMASK
 8000c14:	b672      	cpsid	i
 8000c16:	233c      	movs	r3, #60	@ 0x3c
 8000c18:	5cd2      	ldrb	r2, [r2, r3]
 8000c1a:	2a00      	cmp	r2, #0
 8000c1c:	d000      	beq.n	8000c20 <PE_PRL_Control_RxEvent+0x18>
 8000c1e:	2001      	movs	r0, #1
 8000c20:	f381 8810 	msr	PRIMASK, r1
 8000c24:	4770      	bx	lr
	...

08000c28 <.text_39>:
 8000c28:	0000025f 	.word	0x0000025f

08000c2c <.text_40>:
 8000c2c:	00000704 	.word	0x00000704

08000c30 <PE_Convert_SOPRxEvent>:
 8000c30:	2800      	cmp	r0, #0
 8000c32:	d003      	beq.n	8000c3c <PE_Convert_SOPRxEvent+0xc>
 8000c34:	2802      	cmp	r0, #2
 8000c36:	d005      	beq.n	8000c44 <PE_Convert_SOPRxEvent+0x14>
 8000c38:	d302      	bcc.n	8000c40 <PE_Convert_SOPRxEvent+0x10>
 8000c3a:	e005      	b.n	8000c48 <PE_Convert_SOPRxEvent+0x18>
 8000c3c:	2011      	movs	r0, #17
 8000c3e:	4770      	bx	lr
 8000c40:	2012      	movs	r0, #18
 8000c42:	4770      	bx	lr
 8000c44:	2013      	movs	r0, #19
 8000c46:	4770      	bx	lr
 8000c48:	2014      	movs	r0, #20
 8000c4a:	4770      	bx	lr

08000c4c <PE_Check_AMSConflict>:
 8000c4c:	b570      	push	{r4, r5, r6, lr}
 8000c4e:	0005      	movs	r5, r0
 8000c50:	2400      	movs	r4, #0
 8000c52:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8000c54:	49b7      	ldr	r1, [pc, #732]	@ (8000f34 <.text_58>)
 8000c56:	4001      	ands	r1, r0
 8000c58:	290d      	cmp	r1, #13
 8000c5a:	d101      	bne.n	8000c60 <PE_Check_AMSConflict+0x14>
 8000c5c:	2010      	movs	r0, #16
 8000c5e:	e01b      	b.n	8000c98 <PE_Check_AMSConflict+0x4c>
 8000c60:	2603      	movs	r6, #3
 8000c62:	200f      	movs	r0, #15
 8000c64:	7f29      	ldrb	r1, [r5, #28]
 8000c66:	2900      	cmp	r1, #0
 8000c68:	d011      	beq.n	8000c8e <PE_Check_AMSConflict+0x42>
 8000c6a:	1e49      	subs	r1, r1, #1
 8000c6c:	2901      	cmp	r1, #1
 8000c6e:	d912      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c70:	1e89      	subs	r1, r1, #2
 8000c72:	d011      	beq.n	8000c98 <PE_Check_AMSConflict+0x4c>
 8000c74:	1e49      	subs	r1, r1, #1
 8000c76:	d01d      	beq.n	8000cb4 <PE_Check_AMSConflict+0x68>
 8000c78:	1e49      	subs	r1, r1, #1
 8000c7a:	2909      	cmp	r1, #9
 8000c7c:	d90b      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c7e:	390b      	subs	r1, #11
 8000c80:	2901      	cmp	r1, #1
 8000c82:	d908      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c84:	1e89      	subs	r1, r1, #2
 8000c86:	d004      	beq.n	8000c92 <PE_Check_AMSConflict+0x46>
 8000c88:	394d      	subs	r1, #77	@ 0x4d
 8000c8a:	d004      	beq.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c8c:	e006      	b.n	8000c9c <PE_Check_AMSConflict+0x50>
 8000c8e:	746e      	strb	r6, [r5, #17]
 8000c90:	e011      	b.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000c92:	7468      	strb	r0, [r5, #17]
 8000c94:	e00f      	b.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000c96:	2011      	movs	r0, #17
 8000c98:	7468      	strb	r0, [r5, #17]
 8000c9a:	e00b      	b.n	8000cb4 <PE_Check_AMSConflict+0x68>
 8000c9c:	215c      	movs	r1, #92	@ 0x5c
 8000c9e:	7c28      	ldrb	r0, [r5, #16]
 8000ca0:	f7ff fd22 	bl	80006e8 <USBPD_PE_Notification>
 8000ca4:	746e      	strb	r6, [r5, #17]
 8000ca6:	6868      	ldr	r0, [r5, #4]
 8000ca8:	6800      	ldr	r0, [r0, #0]
 8000caa:	49c4      	ldr	r1, [pc, #784]	@ (8000fbc <.text_62>)
 8000cac:	4001      	ands	r1, r0
 8000cae:	0230      	lsls	r0, r6, #8
 8000cb0:	4281      	cmp	r1, r0
 8000cb2:	d000      	beq.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000cb4:	2415      	movs	r4, #21
 8000cb6:	0020      	movs	r0, r4
 8000cb8:	bd70      	pop	{r4, r5, r6, pc}
	...

08000cbc <.text_43>:
 8000cbc:	2000027c 	.word	0x2000027c

08000cc0 <PE_PRL_ResetReceived>:
 8000cc0:	b538      	push	{r3, r4, r5, lr}
 8000cc2:	0004      	movs	r4, r0
 8000cc4:	48be      	ldr	r0, [pc, #760]	@ (8000fc0 <.text_63>)
 8000cc6:	00a2      	lsls	r2, r4, #2
 8000cc8:	5885      	ldr	r5, [r0, r2]
 8000cca:	2905      	cmp	r1, #5
 8000ccc:	d115      	bne.n	8000cfa <PE_PRL_ResetReceived+0x3a>
 8000cce:	6868      	ldr	r0, [r5, #4]
 8000cd0:	6801      	ldr	r1, [r0, #0]
 8000cd2:	2210      	movs	r2, #16
 8000cd4:	4391      	bics	r1, r2
 8000cd6:	6001      	str	r1, [r0, #0]
 8000cd8:	6968      	ldr	r0, [r5, #20]
 8000cda:	49ba      	ldr	r1, [pc, #744]	@ (8000fc4 <.text_64>)
 8000cdc:	4001      	ands	r1, r0
 8000cde:	0150      	lsls	r0, r2, #5
 8000ce0:	4308      	orrs	r0, r1
 8000ce2:	6168      	str	r0, [r5, #20]
 8000ce4:	2014      	movs	r0, #20
 8000ce6:	2132      	movs	r1, #50	@ 0x32
 8000ce8:	5468      	strb	r0, [r5, r1]
 8000cea:	2000      	movs	r0, #0
 8000cec:	213c      	movs	r1, #60	@ 0x3c
 8000cee:	5468      	strb	r0, [r5, r1]
 8000cf0:	211e      	movs	r1, #30
 8000cf2:	7c28      	ldrb	r0, [r5, #16]
 8000cf4:	f7ff fcf8 	bl	80006e8 <USBPD_PE_Notification>
 8000cf8:	e004      	b.n	8000d04 <PE_PRL_ResetReceived+0x44>
 8000cfa:	6968      	ldr	r0, [r5, #20]
 8000cfc:	2180      	movs	r1, #128	@ 0x80
 8000cfe:	02c9      	lsls	r1, r1, #11
 8000d00:	4301      	orrs	r1, r0
 8000d02:	6169      	str	r1, [r5, #20]
 8000d04:	0020      	movs	r0, r4
 8000d06:	68a9      	ldr	r1, [r5, #8]
 8000d08:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000d0a:	4788      	blx	r1
 8000d0c:	bd31      	pop	{r0, r4, r5, pc}
	...

08000d10 <.text_45>:
 8000d10:	0000025d 	.word	0x0000025d

08000d14 <.text_46>:
 8000d14:	00000385 	.word	0x00000385

08000d18 <PE_PRL_BistCompleted>:
 8000d18:	4770      	bx	lr

08000d1a <PE_Reset_HardReset>:
 8000d1a:	b538      	push	{r3, r4, r5, lr}
 8000d1c:	0004      	movs	r4, r0
 8000d1e:	2032      	movs	r0, #50	@ 0x32
 8000d20:	5c20      	ldrb	r0, [r4, r0]
 8000d22:	2800      	cmp	r0, #0
 8000d24:	d003      	beq.n	8000d2e <PE_Reset_HardReset+0x14>
 8000d26:	215b      	movs	r1, #91	@ 0x5b
 8000d28:	7c20      	ldrb	r0, [r4, #16]
 8000d2a:	f7ff fcdd 	bl	80006e8 <USBPD_PE_Notification>
 8000d2e:	0020      	movs	r0, r4
 8000d30:	f000 f82c 	bl	8000d8c <PE_Reset_ZI>
 8000d34:	2503      	movs	r5, #3
 8000d36:	6820      	ldr	r0, [r4, #0]
 8000d38:	6843      	ldr	r3, [r0, #4]
 8000d3a:	402b      	ands	r3, r5
 8000d3c:	7c20      	ldrb	r0, [r4, #16]
 8000d3e:	6861      	ldr	r1, [r4, #4]
 8000d40:	6809      	ldr	r1, [r1, #0]
 8000d42:	074a      	lsls	r2, r1, #29
 8000d44:	0fd2      	lsrs	r2, r2, #31
 8000d46:	d008      	beq.n	8000d5a <PE_Reset_HardReset+0x40>
 8000d48:	2101      	movs	r1, #1
 8000d4a:	f004 fdee 	bl	800592a <USBPD_PRL_SetHeader>
 8000d4e:	6860      	ldr	r0, [r4, #4]
 8000d50:	6801      	ldr	r1, [r0, #0]
 8000d52:	2208      	movs	r2, #8
 8000d54:	430a      	orrs	r2, r1
 8000d56:	6002      	str	r2, [r0, #0]
 8000d58:	e007      	b.n	8000d6a <PE_Reset_HardReset+0x50>
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	f004 fde5 	bl	800592a <USBPD_PRL_SetHeader>
 8000d60:	6860      	ldr	r0, [r4, #4]
 8000d62:	6801      	ldr	r1, [r0, #0]
 8000d64:	2208      	movs	r2, #8
 8000d66:	4391      	bics	r1, r2
 8000d68:	6001      	str	r1, [r0, #0]
 8000d6a:	6820      	ldr	r0, [r4, #0]
 8000d6c:	6840      	ldr	r0, [r0, #4]
 8000d6e:	4005      	ands	r5, r0
 8000d70:	6860      	ldr	r0, [r4, #4]
 8000d72:	6801      	ldr	r1, [r0, #0]
 8000d74:	2203      	movs	r2, #3
 8000d76:	4391      	bics	r1, r2
 8000d78:	430d      	orrs	r5, r1
 8000d7a:	6005      	str	r5, [r0, #0]
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	7c20      	ldrb	r0, [r4, #16]
 8000d80:	f004 fe44 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8000d84:	7c20      	ldrb	r0, [r4, #16]
 8000d86:	f005 f8ad 	bl	8005ee4 <USBPD_PRL_Reset>
 8000d8a:	bd31      	pop	{r0, r4, r5, pc}

08000d8c <PE_Reset_ZI>:
 8000d8c:	b53e      	push	{r1, r2, r3, r4, r5, lr}
 8000d8e:	0004      	movs	r4, r0
 8000d90:	2000      	movs	r0, #0
 8000d92:	9001      	str	r0, [sp, #4]
 8000d94:	6860      	ldr	r0, [r4, #4]
 8000d96:	6801      	ldr	r1, [r0, #0]
 8000d98:	2210      	movs	r2, #16
 8000d9a:	4391      	bics	r1, r2
 8000d9c:	6001      	str	r1, [r0, #0]
 8000d9e:	2100      	movs	r1, #0
 8000da0:	0020      	movs	r0, r4
 8000da2:	f000 fc34 	bl	800160e <PE_SetPowerNegotiation>
 8000da6:	2193      	movs	r1, #147	@ 0x93
 8000da8:	0089      	lsls	r1, r1, #2
 8000daa:	0020      	movs	r0, r4
 8000dac:	3014      	adds	r0, #20
 8000dae:	f01f f8dc 	bl	801ff6a <__aeabi_memclr>
 8000db2:	2304      	movs	r3, #4
 8000db4:	aa01      	add	r2, sp, #4
 8000db6:	2102      	movs	r1, #2
 8000db8:	7c20      	ldrb	r0, [r4, #16]
 8000dba:	68a5      	ldr	r5, [r4, #8]
 8000dbc:	69ad      	ldr	r5, [r5, #24]
 8000dbe:	47a8      	blx	r5
 8000dc0:	2080      	movs	r0, #128	@ 0x80
 8000dc2:	0440      	lsls	r0, r0, #17
 8000dc4:	9000      	str	r0, [sp, #0]
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	466a      	mov	r2, sp
 8000dca:	2106      	movs	r1, #6
 8000dcc:	7c20      	ldrb	r0, [r4, #16]
 8000dce:	68a5      	ldr	r5, [r4, #8]
 8000dd0:	69ad      	ldr	r5, [r5, #24]
 8000dd2:	47a8      	blx	r5
 8000dd4:	2503      	movs	r5, #3
 8000dd6:	6820      	ldr	r0, [r4, #0]
 8000dd8:	6841      	ldr	r1, [r0, #4]
 8000dda:	4029      	ands	r1, r5
 8000ddc:	7c20      	ldrb	r0, [r4, #16]
 8000dde:	f004 fde2 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 8000de2:	6820      	ldr	r0, [r4, #0]
 8000de4:	6840      	ldr	r0, [r0, #4]
 8000de6:	4005      	ands	r5, r0
 8000de8:	6860      	ldr	r0, [r4, #4]
 8000dea:	6801      	ldr	r1, [r0, #0]
 8000dec:	4a76      	ldr	r2, [pc, #472]	@ (8000fc8 <.text_65>)
 8000dee:	400a      	ands	r2, r1
 8000df0:	06a9      	lsls	r1, r5, #26
 8000df2:	4311      	orrs	r1, r2
 8000df4:	6001      	str	r1, [r0, #0]
 8000df6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000df8 <PE_Reset_Counter>:
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	2103      	movs	r1, #3
 8000dfc:	2298      	movs	r2, #152	@ 0x98
 8000dfe:	0092      	lsls	r2, r2, #2
 8000e00:	1880      	adds	r0, r0, r2
 8000e02:	f01f f8b2 	bl	801ff6a <__aeabi_memclr>
 8000e06:	bd01      	pop	{r0, pc}

08000e08 <PE_Reset_StateMachine>:
 8000e08:	b538      	push	{r3, r4, r5, lr}
 8000e0a:	0004      	movs	r4, r0
 8000e0c:	2032      	movs	r0, #50	@ 0x32
 8000e0e:	5c20      	ldrb	r0, [r4, r0]
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d003      	beq.n	8000e1c <PE_Reset_StateMachine+0x14>
 8000e14:	215b      	movs	r1, #91	@ 0x5b
 8000e16:	7c20      	ldrb	r0, [r4, #16]
 8000e18:	f7ff fc66 	bl	80006e8 <USBPD_PE_Notification>
 8000e1c:	0020      	movs	r0, r4
 8000e1e:	f7ff ffb5 	bl	8000d8c <PE_Reset_ZI>
 8000e22:	2101      	movs	r1, #1
 8000e24:	0020      	movs	r0, r4
 8000e26:	f000 fbf2 	bl	800160e <PE_SetPowerNegotiation>
 8000e2a:	7c20      	ldrb	r0, [r4, #16]
 8000e2c:	f005 f85a 	bl	8005ee4 <USBPD_PRL_Reset>
 8000e30:	6860      	ldr	r0, [r4, #4]
 8000e32:	6801      	ldr	r1, [r0, #0]
 8000e34:	2501      	movs	r5, #1
 8000e36:	08ca      	lsrs	r2, r1, #3
 8000e38:	402a      	ands	r2, r5
 8000e3a:	078b      	lsls	r3, r1, #30
 8000e3c:	0f9b      	lsrs	r3, r3, #30
 8000e3e:	7c20      	ldrb	r0, [r4, #16]
 8000e40:	0889      	lsrs	r1, r1, #2
 8000e42:	400d      	ands	r5, r1
 8000e44:	d004      	beq.n	8000e50 <PE_Reset_StateMachine+0x48>
 8000e46:	2101      	movs	r1, #1
 8000e48:	f004 fd6f 	bl	800592a <USBPD_PRL_SetHeader>
 8000e4c:	2002      	movs	r0, #2
 8000e4e:	e003      	b.n	8000e58 <PE_Reset_StateMachine+0x50>
 8000e50:	2100      	movs	r1, #0
 8000e52:	f004 fd6a 	bl	800592a <USBPD_PRL_SetHeader>
 8000e56:	203e      	movs	r0, #62	@ 0x3e
 8000e58:	7460      	strb	r0, [r4, #17]
 8000e5a:	bd31      	pop	{r0, r4, r5, pc}

08000e5c <PE_ExtRevisionInteroperability>:
 8000e5c:	b570      	push	{r4, r5, r6, lr}
 8000e5e:	000a      	movs	r2, r1
 8000e60:	4957      	ldr	r1, [pc, #348]	@ (8000fc0 <.text_63>)
 8000e62:	0083      	lsls	r3, r0, #2
 8000e64:	58cb      	ldr	r3, [r1, r3]
 8000e66:	685c      	ldr	r4, [r3, #4]
 8000e68:	6825      	ldr	r5, [r4, #0]
 8000e6a:	2103      	movs	r1, #3
 8000e6c:	2603      	movs	r6, #3
 8000e6e:	402e      	ands	r6, r5
 8000e70:	42b2      	cmp	r2, r6
 8000e72:	db00      	blt.n	8000e76 <PE_ExtRevisionInteroperability+0x1a>
 8000e74:	0032      	movs	r2, r6
 8000e76:	438d      	bics	r5, r1
 8000e78:	400a      	ands	r2, r1
 8000e7a:	432a      	orrs	r2, r5
 8000e7c:	6022      	str	r2, [r4, #0]
 8000e7e:	685a      	ldr	r2, [r3, #4]
 8000e80:	6814      	ldr	r4, [r2, #0]
 8000e82:	2503      	movs	r5, #3
 8000e84:	4025      	ands	r5, r4
 8000e86:	2d01      	cmp	r5, #1
 8000e88:	d101      	bne.n	8000e8e <PE_ExtRevisionInteroperability+0x32>
 8000e8a:	2500      	movs	r5, #0
 8000e8c:	e000      	b.n	8000e90 <PE_ExtRevisionInteroperability+0x34>
 8000e8e:	2520      	movs	r5, #32
 8000e90:	2620      	movs	r6, #32
 8000e92:	43b4      	bics	r4, r6
 8000e94:	4325      	orrs	r5, r4
 8000e96:	6015      	str	r5, [r2, #0]
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	6812      	ldr	r2, [r2, #0]
 8000e9c:	4011      	ands	r1, r2
 8000e9e:	f004 fd76 	bl	800598e <USBPD_PRL_SetHeaderSpecification>
 8000ea2:	bd70      	pop	{r4, r5, r6, pc}

08000ea4 <PE_PRL_FastRoleSwapReception>:
 8000ea4:	4946      	ldr	r1, [pc, #280]	@ (8000fc0 <.text_63>)
 8000ea6:	0082      	lsls	r2, r0, #2
 8000ea8:	5889      	ldr	r1, [r1, r2]
 8000eaa:	7f0a      	ldrb	r2, [r1, #28]
 8000eac:	2a09      	cmp	r2, #9
 8000eae:	d100      	bne.n	8000eb2 <PE_PRL_FastRoleSwapReception+0xe>
 8000eb0:	4770      	bx	lr
 8000eb2:	b510      	push	{r4, lr}
 8000eb4:	684a      	ldr	r2, [r1, #4]
 8000eb6:	6813      	ldr	r3, [r2, #0]
 8000eb8:	2410      	movs	r4, #16
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	6014      	str	r4, [r2, #0]
 8000ebe:	694a      	ldr	r2, [r1, #20]
 8000ec0:	2380      	movs	r3, #128	@ 0x80
 8000ec2:	029b      	lsls	r3, r3, #10
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	614b      	str	r3, [r1, #20]

08000ec8 <.text_54>:
 8000ec8:	6889      	ldr	r1, [r1, #8]
 8000eca:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000ecc:	4788      	blx	r1
 8000ece:	bd10      	pop	{r4, pc}

08000ed0 <PE_PRL_PostReceiveEvent>:
 8000ed0:	b530      	push	{r4, r5, lr}
 8000ed2:	4a3b      	ldr	r2, [pc, #236]	@ (8000fc0 <.text_63>)
 8000ed4:	0080      	lsls	r0, r0, #2
 8000ed6:	5813      	ldr	r3, [r2, r0]
 8000ed8:	2400      	movs	r4, #0
 8000eda:	2000      	movs	r0, #0
 8000edc:	191a      	adds	r2, r3, r4
 8000ede:	4d09      	ldr	r5, [pc, #36]	@ (8000f04 <.text_56>)
 8000ee0:	1952      	adds	r2, r2, r5
 8000ee2:	7815      	ldrb	r5, [r2, #0]
 8000ee4:	2d00      	cmp	r5, #0
 8000ee6:	d004      	beq.n	8000ef2 <PE_PRL_PostReceiveEvent+0x22>
 8000ee8:	1c64      	adds	r4, r4, #1
 8000eea:	b2e4      	uxtb	r4, r4
 8000eec:	2c01      	cmp	r4, #1
 8000eee:	d9f5      	bls.n	8000edc <PE_PRL_PostReceiveEvent+0xc>
 8000ef0:	bd30      	pop	{r4, r5, pc}
 8000ef2:	2020      	movs	r0, #32
 8000ef4:	7010      	strb	r0, [r2, #0]
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	7813      	ldrb	r3, [r2, #0]
 8000efa:	2401      	movs	r4, #1
 8000efc:	408c      	lsls	r4, r1
 8000efe:	431c      	orrs	r4, r3
 8000f00:	7014      	strb	r4, [r2, #0]
 8000f02:	bd30      	pop	{r4, r5, pc}

08000f04 <.text_56>:
 8000f04:	0000024d 	.word	0x0000024d

08000f08 <PE_PRL_PostReceiveEventError>:
 8000f08:	b530      	push	{r4, r5, lr}
 8000f0a:	492d      	ldr	r1, [pc, #180]	@ (8000fc0 <.text_63>)
 8000f0c:	0080      	lsls	r0, r0, #2
 8000f0e:	5809      	ldr	r1, [r1, r0]
 8000f10:	2000      	movs	r0, #0
 8000f12:	2200      	movs	r2, #0
 8000f14:	b2d3      	uxtb	r3, r2
 8000f16:	18cb      	adds	r3, r1, r3
 8000f18:	4c2c      	ldr	r4, [pc, #176]	@ (8000fcc <.text_66>)
 8000f1a:	191b      	adds	r3, r3, r4
 8000f1c:	781c      	ldrb	r4, [r3, #0]
 8000f1e:	2560      	movs	r5, #96	@ 0x60
 8000f20:	4025      	ands	r5, r4
 8000f22:	2d20      	cmp	r5, #32
 8000f24:	d004      	beq.n	8000f30 <PE_PRL_PostReceiveEventError+0x28>
 8000f26:	1c52      	adds	r2, r2, #1
 8000f28:	b2d3      	uxtb	r3, r2
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d3f2      	bcc.n	8000f14 <PE_PRL_PostReceiveEventError+0xc>
 8000f2e:	bd30      	pop	{r4, r5, pc}
 8000f30:	7018      	strb	r0, [r3, #0]
 8000f32:	bd30      	pop	{r4, r5, pc}

08000f34 <.text_58>:
 8000f34:	0000f01f 	.word	0x0000f01f

08000f38 <PE_PRL_PostReceiveEventCopy>:
 8000f38:	b538      	push	{r3, r4, r5, lr}
 8000f3a:	4a21      	ldr	r2, [pc, #132]	@ (8000fc0 <.text_63>)
 8000f3c:	0080      	lsls	r0, r0, #2
 8000f3e:	5813      	ldr	r3, [r2, r0]
 8000f40:	2200      	movs	r2, #0
 8000f42:	b2d0      	uxtb	r0, r2
 8000f44:	181c      	adds	r4, r3, r0
 8000f46:	4d21      	ldr	r5, [pc, #132]	@ (8000fcc <.text_66>)
 8000f48:	5d64      	ldrb	r4, [r4, r5]
 8000f4a:	2560      	movs	r5, #96	@ 0x60
 8000f4c:	4025      	ands	r5, r4
 8000f4e:	2d20      	cmp	r5, #32
 8000f50:	d004      	beq.n	8000f5c <PE_PRL_PostReceiveEventCopy+0x24>
 8000f52:	1c52      	adds	r2, r2, #1
 8000f54:	b2d0      	uxtb	r0, r2
 8000f56:	2802      	cmp	r0, #2
 8000f58:	d3f3      	bcc.n	8000f42 <PE_PRL_PostReceiveEventCopy+0xa>
 8000f5a:	bd31      	pop	{r0, r4, r5, pc}
 8000f5c:	2284      	movs	r2, #132	@ 0x84
 8000f5e:	0052      	lsls	r2, r2, #1
 8000f60:	4350      	muls	r0, r2
 8000f62:	1818      	adds	r0, r3, r0
 8000f64:	303d      	adds	r0, #61	@ 0x3d
 8000f66:	f01e fff5 	bl	801ff54 <__aeabi_memcpy>
 8000f6a:	bd31      	pop	{r0, r4, r5, pc}

08000f6c <PE_PRL_PostReceiveEventComplete>:
 8000f6c:	b538      	push	{r3, r4, r5, lr}
 8000f6e:	4914      	ldr	r1, [pc, #80]	@ (8000fc0 <.text_63>)
 8000f70:	0082      	lsls	r2, r0, #2
 8000f72:	5889      	ldr	r1, [r1, r2]
 8000f74:	2300      	movs	r3, #0
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	18cb      	adds	r3, r1, r3
 8000f7a:	4c14      	ldr	r4, [pc, #80]	@ (8000fcc <.text_66>)
 8000f7c:	191b      	adds	r3, r3, r4
 8000f7e:	781c      	ldrb	r4, [r3, #0]
 8000f80:	2560      	movs	r5, #96	@ 0x60
 8000f82:	4025      	ands	r5, r4
 8000f84:	2d20      	cmp	r5, #32
 8000f86:	d003      	beq.n	8000f90 <PE_PRL_PostReceiveEventComplete+0x24>
 8000f88:	b2d3      	uxtb	r3, r2
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d3f3      	bcc.n	8000f76 <PE_PRL_PostReceiveEventComplete+0xa>
 8000f8e:	bd31      	pop	{r0, r4, r5, pc}
 8000f90:	781c      	ldrb	r4, [r3, #0]
 8000f92:	2540      	movs	r5, #64	@ 0x40
 8000f94:	4325      	orrs	r5, r4
 8000f96:	701d      	strb	r5, [r3, #0]
 8000f98:	233c      	movs	r3, #60	@ 0x3c
 8000f9a:	5ccb      	ldrb	r3, [r1, r3]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <PE_PRL_PostReceiveEventComplete+0x38>
 8000fa0:	233c      	movs	r3, #60	@ 0x3c
 8000fa2:	54ca      	strb	r2, [r1, r3]
 8000fa4:	6889      	ldr	r1, [r1, #8]
 8000fa6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000fa8:	4788      	blx	r1
 8000faa:	bd31      	pop	{r0, r4, r5, pc}

08000fac <PE_Get_UnchunkedSupport>:
 8000fac:	4904      	ldr	r1, [pc, #16]	@ (8000fc0 <.text_63>)
 8000fae:	0080      	lsls	r0, r0, #2
 8000fb0:	5808      	ldr	r0, [r1, r0]
 8000fb2:	6840      	ldr	r0, [r0, #4]
 8000fb4:	6800      	ldr	r0, [r0, #0]
 8000fb6:	0181      	lsls	r1, r0, #6
 8000fb8:	0fc8      	lsrs	r0, r1, #31
 8000fba:	4770      	bx	lr

08000fbc <.text_62>:
 8000fbc:	00000704 	.word	0x00000704

08000fc0 <.text_63>:
 8000fc0:	2000027c 	.word	0x2000027c

08000fc4 <.text_64>:
 8000fc4:	fffff9ff 	.word	0xfffff9ff

08000fc8 <.text_65>:
 8000fc8:	f3ffffff 	.word	0xf3ffffff

08000fcc <.text_66>:
 8000fcc:	0000024d 	.word	0x0000024d

08000fd0 <PE_SubStateMachine_Generic>:
 8000fd0:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000fd2:	b08d      	sub	sp, #52	@ 0x34
 8000fd4:	0004      	movs	r4, r0
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	9004      	str	r0, [sp, #16]
 8000fda:	2500      	movs	r5, #0
 8000fdc:	9503      	str	r5, [sp, #12]
 8000fde:	2601      	movs	r6, #1
 8000fe0:	2714      	movs	r7, #20
 8000fe2:	7c61      	ldrb	r1, [r4, #17]
 8000fe4:	2901      	cmp	r1, #1
 8000fe6:	d100      	bne.n	8000fea <PE_SubStateMachine_Generic+0x1a>
 8000fe8:	e195      	b.n	8001316 <PE_SubStateMachine_Generic+0x346>
 8000fea:	2918      	cmp	r1, #24
 8000fec:	d03f      	beq.n	800106e <PE_SubStateMachine_Generic+0x9e>
 8000fee:	2919      	cmp	r1, #25
 8000ff0:	d050      	beq.n	8001094 <PE_SubStateMachine_Generic+0xc4>
 8000ff2:	291d      	cmp	r1, #29
 8000ff4:	d100      	bne.n	8000ff8 <PE_SubStateMachine_Generic+0x28>
 8000ff6:	e092      	b.n	800111e <PE_SubStateMachine_Generic+0x14e>
 8000ff8:	2927      	cmp	r1, #39	@ 0x27
 8000ffa:	d100      	bne.n	8000ffe <PE_SubStateMachine_Generic+0x2e>
 8000ffc:	e0b0      	b.n	8001160 <PE_SubStateMachine_Generic+0x190>
 8000ffe:	2928      	cmp	r1, #40	@ 0x28
 8001000:	d100      	bne.n	8001004 <PE_SubStateMachine_Generic+0x34>
 8001002:	e0b9      	b.n	8001178 <PE_SubStateMachine_Generic+0x1a8>
 8001004:	2929      	cmp	r1, #41	@ 0x29
 8001006:	d100      	bne.n	800100a <PE_SubStateMachine_Generic+0x3a>
 8001008:	e0c0      	b.n	800118c <PE_SubStateMachine_Generic+0x1bc>
 800100a:	292c      	cmp	r1, #44	@ 0x2c
 800100c:	d100      	bne.n	8001010 <PE_SubStateMachine_Generic+0x40>
 800100e:	e2bc      	b.n	800158a <PE_SubStateMachine_Generic+0x5ba>
 8001010:	2930      	cmp	r1, #48	@ 0x30
 8001012:	d100      	bne.n	8001016 <PE_SubStateMachine_Generic+0x46>
 8001014:	e1de      	b.n	80013d4 <PE_SubStateMachine_Generic+0x404>
 8001016:	293a      	cmp	r1, #58	@ 0x3a
 8001018:	d100      	bne.n	800101c <PE_SubStateMachine_Generic+0x4c>
 800101a:	e28c      	b.n	8001536 <PE_SubStateMachine_Generic+0x566>
 800101c:	293b      	cmp	r1, #59	@ 0x3b
 800101e:	d100      	bne.n	8001022 <PE_SubStateMachine_Generic+0x52>
 8001020:	e270      	b.n	8001504 <PE_SubStateMachine_Generic+0x534>
 8001022:	293c      	cmp	r1, #60	@ 0x3c
 8001024:	d100      	bne.n	8001028 <PE_SubStateMachine_Generic+0x58>
 8001026:	e247      	b.n	80014b8 <PE_SubStateMachine_Generic+0x4e8>
 8001028:	294b      	cmp	r1, #75	@ 0x4b
 800102a:	d100      	bne.n	800102e <PE_SubStateMachine_Generic+0x5e>
 800102c:	e114      	b.n	8001258 <PE_SubStateMachine_Generic+0x288>
 800102e:	2963      	cmp	r1, #99	@ 0x63
 8001030:	d100      	bne.n	8001034 <PE_SubStateMachine_Generic+0x64>
 8001032:	e178      	b.n	8001326 <PE_SubStateMachine_Generic+0x356>
 8001034:	2964      	cmp	r1, #100	@ 0x64
 8001036:	d100      	bne.n	800103a <PE_SubStateMachine_Generic+0x6a>
 8001038:	e1a0      	b.n	800137c <PE_SubStateMachine_Generic+0x3ac>
 800103a:	2967      	cmp	r1, #103	@ 0x67
 800103c:	d100      	bne.n	8001040 <PE_SubStateMachine_Generic+0x70>
 800103e:	e120      	b.n	8001282 <PE_SubStateMachine_Generic+0x2b2>
 8001040:	2968      	cmp	r1, #104	@ 0x68
 8001042:	d100      	bne.n	8001046 <PE_SubStateMachine_Generic+0x76>
 8001044:	e138      	b.n	80012b8 <PE_SubStateMachine_Generic+0x2e8>
 8001046:	2974      	cmp	r1, #116	@ 0x74
 8001048:	d100      	bne.n	800104c <PE_SubStateMachine_Generic+0x7c>
 800104a:	e1f3      	b.n	8001434 <PE_SubStateMachine_Generic+0x464>
 800104c:	2993      	cmp	r1, #147	@ 0x93
 800104e:	d100      	bne.n	8001052 <PE_SubStateMachine_Generic+0x82>
 8001050:	e0a6      	b.n	80011a0 <PE_SubStateMachine_Generic+0x1d0>
 8001052:	2994      	cmp	r1, #148	@ 0x94
 8001054:	d100      	bne.n	8001058 <PE_SubStateMachine_Generic+0x88>
 8001056:	e0a7      	b.n	80011a8 <PE_SubStateMachine_Generic+0x1d8>
 8001058:	2995      	cmp	r1, #149	@ 0x95
 800105a:	d100      	bne.n	800105e <PE_SubStateMachine_Generic+0x8e>
 800105c:	e0bd      	b.n	80011da <PE_SubStateMachine_Generic+0x20a>
 800105e:	2999      	cmp	r1, #153	@ 0x99
 8001060:	d000      	beq.n	8001064 <PE_SubStateMachine_Generic+0x94>
 8001062:	e297      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001064:	2106      	movs	r1, #6
 8001066:	0020      	movs	r0, r4
 8001068:	f7ff fd44 	bl	8000af4 <PE_Send_RESET>
 800106c:	e220      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 800106e:	6861      	ldr	r1, [r4, #4]
 8001070:	6809      	ldr	r1, [r1, #0]
 8001072:	0889      	lsrs	r1, r1, #2
 8001074:	400e      	ands	r6, r1
 8001076:	d002      	beq.n	800107e <PE_SubStateMachine_Generic+0xae>
 8001078:	6960      	ldr	r0, [r4, #20]
 800107a:	0741      	lsls	r1, r0, #29
 800107c:	0fc8      	lsrs	r0, r1, #31
 800107e:	9000      	str	r0, [sp, #0]
 8001080:	2319      	movs	r3, #25
 8001082:	2208      	movs	r2, #8
 8001084:	2100      	movs	r1, #0
 8001086:	0020      	movs	r0, r4
 8001088:	f000 fb76 	bl	8001778 <PE_Send_CtrlMessage>
 800108c:	2800      	cmp	r0, #0
 800108e:	d156      	bne.n	800113e <PE_SubStateMachine_Generic+0x16e>
 8001090:	2007      	movs	r0, #7
 8001092:	e107      	b.n	80012a4 <PE_SubStateMachine_Generic+0x2d4>
 8001094:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001096:	7800      	ldrb	r0, [r0, #0]
 8001098:	2811      	cmp	r0, #17
 800109a:	d13c      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 800109c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800109e:	0bc1      	lsrs	r1, r0, #15
 80010a0:	d11e      	bne.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010a2:	0441      	lsls	r1, r0, #17
 80010a4:	0f49      	lsrs	r1, r1, #29
 80010a6:	d01b      	beq.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010a8:	06c0      	lsls	r0, r0, #27
 80010aa:	0ec0      	lsrs	r0, r0, #27
 80010ac:	2804      	cmp	r0, #4
 80010ae:	d117      	bne.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010b0:	008b      	lsls	r3, r1, #2
 80010b2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80010b4:	1c82      	adds	r2, r0, #2
 80010b6:	2105      	movs	r1, #5
 80010b8:	7c20      	ldrb	r0, [r4, #16]
 80010ba:	68a6      	ldr	r6, [r4, #8]
 80010bc:	69b6      	ldr	r6, [r6, #24]
 80010be:	47b0      	blx	r6
 80010c0:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80010c2:	7800      	ldrb	r0, [r0, #0]
 80010c4:	2814      	cmp	r0, #20
 80010c6:	d004      	beq.n	80010d2 <PE_SubStateMachine_Generic+0x102>
 80010c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80010ca:	700f      	strb	r7, [r1, #0]
 80010cc:	0020      	movs	r0, r4
 80010ce:	f7ff fd76 	bl	8000bbe <PE_Clear_RxEvent>
 80010d2:	2003      	movs	r0, #3
 80010d4:	7460      	strb	r0, [r4, #17]
 80010d6:	9504      	str	r5, [sp, #16]
 80010d8:	2107      	movs	r1, #7
 80010da:	7c20      	ldrb	r0, [r4, #16]
 80010dc:	f7ff fb04 	bl	80006e8 <USBPD_PE_Notification>
 80010e0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80010e2:	21f0      	movs	r1, #240	@ 0xf0
 80010e4:	0209      	lsls	r1, r1, #8
 80010e6:	4001      	ands	r1, r0
 80010e8:	d115      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 80010ea:	06c0      	lsls	r0, r0, #27
 80010ec:	0ec0      	lsrs	r0, r0, #27
 80010ee:	2804      	cmp	r0, #4
 80010f0:	d001      	beq.n	80010f6 <PE_SubStateMachine_Generic+0x126>
 80010f2:	2810      	cmp	r0, #16
 80010f4:	d10f      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 80010f6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80010f8:	7800      	ldrb	r0, [r0, #0]
 80010fa:	2814      	cmp	r0, #20
 80010fc:	d004      	beq.n	8001108 <PE_SubStateMachine_Generic+0x138>
 80010fe:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001100:	7007      	strb	r7, [r0, #0]
 8001102:	0020      	movs	r0, r4
 8001104:	f7ff fd5b 	bl	8000bbe <PE_Clear_RxEvent>
 8001108:	2003      	movs	r0, #3
 800110a:	7460      	strb	r0, [r4, #17]
 800110c:	9504      	str	r5, [sp, #16]
 800110e:	2108      	movs	r1, #8
 8001110:	7c20      	ldrb	r0, [r4, #16]
 8001112:	f7ff fae9 	bl	80006e8 <USBPD_PE_Notification>
 8001116:	8be0      	ldrh	r0, [r4, #30]
 8001118:	2180      	movs	r1, #128	@ 0x80
 800111a:	0209      	lsls	r1, r1, #8
 800111c:	e099      	b.n	8001252 <PE_SubStateMachine_Generic+0x282>
 800111e:	9505      	str	r5, [sp, #20]
 8001120:	ab05      	add	r3, sp, #20
 8001122:	aa06      	add	r2, sp, #24
 8001124:	2101      	movs	r1, #1
 8001126:	7c20      	ldrb	r0, [r4, #16]
 8001128:	68a5      	ldr	r5, [r4, #8]
 800112a:	696d      	ldr	r5, [r5, #20]
 800112c:	47a8      	blx	r5
 800112e:	2104      	movs	r1, #4
 8001130:	9805      	ldr	r0, [sp, #20]
 8001132:	f000 fabf 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001136:	2800      	cmp	r0, #0
 8001138:	d002      	beq.n	8001140 <PE_SubStateMachine_Generic+0x170>
 800113a:	2003      	movs	r0, #3
 800113c:	7460      	strb	r0, [r4, #17]
 800113e:	e22a      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001140:	9002      	str	r0, [sp, #8]
 8001142:	2003      	movs	r0, #3
 8001144:	9001      	str	r0, [sp, #4]
 8001146:	9805      	ldr	r0, [sp, #20]
 8001148:	0880      	lsrs	r0, r0, #2
 800114a:	9000      	str	r0, [sp, #0]
 800114c:	ab06      	add	r3, sp, #24
 800114e:	2204      	movs	r2, #4
 8001150:	2100      	movs	r1, #0
 8001152:	0020      	movs	r0, r4
 8001154:	f000 fb3b 	bl	80017ce <PE_Send_DataMessage>
 8001158:	2800      	cmp	r0, #0
 800115a:	d1f0      	bne.n	800113e <PE_SubStateMachine_Generic+0x16e>
 800115c:	210a      	movs	r1, #10
 800115e:	e165      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 8001160:	2012      	movs	r0, #18
 8001162:	7720      	strb	r0, [r4, #28]
 8001164:	2105      	movs	r1, #5
 8001166:	7c20      	ldrb	r0, [r4, #16]
 8001168:	f004 feab 	bl	8005ec2 <USBDPD_PRL_BistCarrierEyeMode>
 800116c:	2028      	movs	r0, #40	@ 0x28
 800116e:	7460      	strb	r0, [r4, #17]
 8001170:	484f      	ldr	r0, [pc, #316]	@ (80012b0 <PE_SubStateMachine_Generic+0x2e0>)
 8001172:	83e0      	strh	r0, [r4, #30]
 8001174:	202d      	movs	r0, #45	@ 0x2d
 8001176:	e099      	b.n	80012ac <PE_SubStateMachine_Generic+0x2dc>
 8001178:	8be0      	ldrh	r0, [r4, #30]
 800117a:	03f1      	lsls	r1, r6, #15
 800117c:	4288      	cmp	r0, r1
 800117e:	d10e      	bne.n	800119e <PE_SubStateMachine_Generic+0x1ce>
 8001180:	2105      	movs	r1, #5
 8001182:	7c20      	ldrb	r0, [r4, #16]
 8001184:	f004 fea5 	bl	8005ed2 <USBDPD_PRL_BistCarrierEyeModeExit>
 8001188:	83e5      	strh	r5, [r4, #30]
 800118a:	e191      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 800118c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800118e:	7800      	ldrb	r0, [r0, #0]
 8001190:	2814      	cmp	r0, #20
 8001192:	d004      	beq.n	800119e <PE_SubStateMachine_Generic+0x1ce>
 8001194:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001196:	7007      	strb	r7, [r0, #0]
 8001198:	0020      	movs	r0, r4
 800119a:	f7ff fd10 	bl	8000bbe <PE_Clear_RxEvent>
 800119e:	e1fa      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80011a0:	0020      	movs	r0, r4
 80011a2:	f000 f9fb 	bl	800159c <PE_SubStateMachine_ReceiveDRS>
 80011a6:	e1f6      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80011a8:	6861      	ldr	r1, [r4, #4]
 80011aa:	6809      	ldr	r1, [r1, #0]
 80011ac:	0889      	lsrs	r1, r1, #2
 80011ae:	400e      	ands	r6, r1
 80011b0:	d002      	beq.n	80011b8 <PE_SubStateMachine_Generic+0x1e8>
 80011b2:	6960      	ldr	r0, [r4, #20]
 80011b4:	0741      	lsls	r1, r0, #29
 80011b6:	0fc8      	lsrs	r0, r1, #31
 80011b8:	9000      	str	r0, [sp, #0]
 80011ba:	2395      	movs	r3, #149	@ 0x95
 80011bc:	2209      	movs	r2, #9
 80011be:	2100      	movs	r1, #0
 80011c0:	0020      	movs	r0, r4
 80011c2:	f000 fad9 	bl	8001778 <PE_Send_CtrlMessage>
 80011c6:	2800      	cmp	r0, #0
 80011c8:	d1ed      	bne.n	80011a6 <PE_SubStateMachine_Generic+0x1d6>
 80011ca:	2010      	movs	r0, #16
 80011cc:	7720      	strb	r0, [r4, #28]
 80011ce:	4839      	ldr	r0, [pc, #228]	@ (80012b4 <PE_SubStateMachine_Generic+0x2e4>)
 80011d0:	83e0      	strh	r0, [r4, #30]
 80011d2:	201b      	movs	r0, #27
 80011d4:	9004      	str	r0, [sp, #16]
 80011d6:	2122      	movs	r1, #34	@ 0x22
 80011d8:	e128      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 80011da:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80011dc:	7800      	ldrb	r0, [r0, #0]
 80011de:	2814      	cmp	r0, #20
 80011e0:	d035      	beq.n	800124e <PE_SubStateMachine_Generic+0x27e>
 80011e2:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80011e4:	21f0      	movs	r1, #240	@ 0xf0
 80011e6:	0209      	lsls	r1, r1, #8
 80011e8:	4001      	ands	r1, r0
 80011ea:	d130      	bne.n	800124e <PE_SubStateMachine_Generic+0x27e>
 80011ec:	211f      	movs	r1, #31
 80011ee:	231f      	movs	r3, #31
 80011f0:	4003      	ands	r3, r0
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d006      	beq.n	8001204 <PE_SubStateMachine_Generic+0x234>
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	d008      	beq.n	800120c <PE_SubStateMachine_Generic+0x23c>
 80011fa:	2b0c      	cmp	r3, #12
 80011fc:	d006      	beq.n	800120c <PE_SubStateMachine_Generic+0x23c>
 80011fe:	2b10      	cmp	r3, #16
 8001200:	d015      	beq.n	800122e <PE_SubStateMachine_Generic+0x25e>
 8001202:	e024      	b.n	800124e <PE_SubStateMachine_Generic+0x27e>
 8001204:	0020      	movs	r0, r4
 8001206:	f000 fa6d 	bl	80016e4 <PE_SwitchDataRole>
 800120a:	e008      	b.n	800121e <PE_SubStateMachine_Generic+0x24e>
 800120c:	4001      	ands	r1, r0
 800120e:	290c      	cmp	r1, #12
 8001210:	d101      	bne.n	8001216 <PE_SubStateMachine_Generic+0x246>
 8001212:	2126      	movs	r1, #38	@ 0x26
 8001214:	e000      	b.n	8001218 <PE_SubStateMachine_Generic+0x248>
 8001216:	2127      	movs	r1, #39	@ 0x27
 8001218:	7c20      	ldrb	r0, [r4, #16]
 800121a:	f7ff fa65 	bl	80006e8 <USBPD_PE_Notification>
 800121e:	2003      	movs	r0, #3
 8001220:	7460      	strb	r0, [r4, #17]
 8001222:	9504      	str	r5, [sp, #16]
 8001224:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001226:	7800      	ldrb	r0, [r0, #0]
 8001228:	2814      	cmp	r0, #20
 800122a:	d10b      	bne.n	8001244 <PE_SubStateMachine_Generic+0x274>
 800122c:	e00f      	b.n	800124e <PE_SubStateMachine_Generic+0x27e>
 800122e:	2128      	movs	r1, #40	@ 0x28
 8001230:	7c20      	ldrb	r0, [r4, #16]
 8001232:	f7ff fa59 	bl	80006e8 <USBPD_PE_Notification>
 8001236:	2003      	movs	r0, #3
 8001238:	7460      	strb	r0, [r4, #17]
 800123a:	9504      	str	r5, [sp, #16]
 800123c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800123e:	7800      	ldrb	r0, [r0, #0]
 8001240:	2814      	cmp	r0, #20
 8001242:	d004      	beq.n	800124e <PE_SubStateMachine_Generic+0x27e>
 8001244:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001246:	7007      	strb	r7, [r0, #0]
 8001248:	0020      	movs	r0, r4
 800124a:	f7ff fcb8 	bl	8000bbe <PE_Clear_RxEvent>
 800124e:	8be0      	ldrh	r0, [r4, #30]
 8001250:	03f1      	lsls	r1, r6, #15
 8001252:	4288      	cmp	r0, r1
 8001254:	d12b      	bne.n	80012ae <PE_SubStateMachine_Generic+0x2de>
 8001256:	e12b      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 8001258:	ab03      	add	r3, sp, #12
 800125a:	aa05      	add	r2, sp, #20
 800125c:	2114      	movs	r1, #20
 800125e:	7c20      	ldrb	r0, [r4, #16]
 8001260:	68a5      	ldr	r5, [r4, #8]
 8001262:	696d      	ldr	r5, [r5, #20]
 8001264:	47a8      	blx	r5
 8001266:	9803      	ldr	r0, [sp, #12]
 8001268:	2800      	cmp	r0, #0
 800126a:	d100      	bne.n	800126e <PE_SubStateMachine_Generic+0x29e>
 800126c:	e192      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 800126e:	2000      	movs	r0, #0
 8001270:	9002      	str	r0, [sp, #8]
 8001272:	2003      	movs	r0, #3
 8001274:	9001      	str	r0, [sp, #4]
 8001276:	9803      	ldr	r0, [sp, #12]
 8001278:	0880      	lsrs	r0, r0, #2
 800127a:	9000      	str	r0, [sp, #0]
 800127c:	ab05      	add	r3, sp, #20
 800127e:	220c      	movs	r2, #12
 8001280:	e154      	b.n	800152c <PE_SubStateMachine_Generic+0x55c>
 8001282:	6861      	ldr	r1, [r4, #4]
 8001284:	6809      	ldr	r1, [r1, #0]
 8001286:	0889      	lsrs	r1, r1, #2
 8001288:	4031      	ands	r1, r6
 800128a:	d000      	beq.n	800128e <PE_SubStateMachine_Generic+0x2be>
 800128c:	2001      	movs	r0, #1
 800128e:	9000      	str	r0, [sp, #0]
 8001290:	2368      	movs	r3, #104	@ 0x68
 8001292:	2218      	movs	r2, #24
 8001294:	2031      	movs	r0, #49	@ 0x31
 8001296:	5c21      	ldrb	r1, [r4, r0]
 8001298:	0020      	movs	r0, r4
 800129a:	f000 fa6d 	bl	8001778 <PE_Send_CtrlMessage>
 800129e:	2800      	cmp	r0, #0
 80012a0:	d105      	bne.n	80012ae <PE_SubStateMachine_Generic+0x2de>
 80012a2:	200f      	movs	r0, #15
 80012a4:	7720      	strb	r0, [r4, #28]
 80012a6:	4803      	ldr	r0, [pc, #12]	@ (80012b4 <PE_SubStateMachine_Generic+0x2e4>)
 80012a8:	83e0      	strh	r0, [r4, #30]
 80012aa:	201b      	movs	r0, #27
 80012ac:	9004      	str	r0, [sp, #16]
 80012ae:	e172      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80012b0:	0000802d 	.word	0x0000802d
 80012b4:	0000801b 	.word	0x0000801b
 80012b8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80012ba:	7800      	ldrb	r0, [r0, #0]
 80012bc:	2814      	cmp	r0, #20
 80012be:	d023      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012c0:	2030      	movs	r0, #48	@ 0x30
 80012c2:	5c20      	ldrb	r0, [r4, r0]
 80012c4:	2131      	movs	r1, #49	@ 0x31
 80012c6:	5c61      	ldrb	r1, [r4, r1]
 80012c8:	4288      	cmp	r0, r1
 80012ca:	d11d      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012cc:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80012ce:	0bc1      	lsrs	r1, r0, #15
 80012d0:	d11a      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012d2:	0b01      	lsrs	r1, r0, #12
 80012d4:	0749      	lsls	r1, r1, #29
 80012d6:	d017      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012d8:	06c0      	lsls	r0, r0, #27
 80012da:	0ec0      	lsrs	r0, r0, #27
 80012dc:	280c      	cmp	r0, #12
 80012de:	d113      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012e0:	2304      	movs	r3, #4
 80012e2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80012e4:	1c82      	adds	r2, r0, #2
 80012e6:	2114      	movs	r1, #20
 80012e8:	7c20      	ldrb	r0, [r4, #16]
 80012ea:	68a6      	ldr	r6, [r4, #8]
 80012ec:	69b6      	ldr	r6, [r6, #24]
 80012ee:	47b0      	blx	r6
 80012f0:	2003      	movs	r0, #3
 80012f2:	7460      	strb	r0, [r4, #17]
 80012f4:	9504      	str	r5, [sp, #16]
 80012f6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80012f8:	7800      	ldrb	r0, [r0, #0]
 80012fa:	2814      	cmp	r0, #20
 80012fc:	d004      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012fe:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001300:	7007      	strb	r7, [r0, #0]
 8001302:	0020      	movs	r0, r4
 8001304:	f7ff fc5b 	bl	8000bbe <PE_Clear_RxEvent>
 8001308:	8be0      	ldrh	r0, [r4, #30]
 800130a:	2180      	movs	r1, #128	@ 0x80
 800130c:	0209      	lsls	r1, r1, #8
 800130e:	4288      	cmp	r0, r1
 8001310:	d108      	bne.n	8001324 <PE_SubStateMachine_Generic+0x354>
 8001312:	2011      	movs	r0, #17
 8001314:	e0cd      	b.n	80014b2 <PE_SubStateMachine_Generic+0x4e2>
 8001316:	9500      	str	r5, [sp, #0]
 8001318:	2303      	movs	r3, #3
 800131a:	2210      	movs	r2, #16
 800131c:	2100      	movs	r1, #0
 800131e:	0020      	movs	r0, r4
 8001320:	f000 fa2a 	bl	8001778 <PE_Send_CtrlMessage>
 8001324:	e137      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001326:	ab03      	add	r3, sp, #12
 8001328:	48c9      	ldr	r0, [pc, #804]	@ (8001650 <.text_73>)
 800132a:	1822      	adds	r2, r4, r0
 800132c:	2108      	movs	r1, #8
 800132e:	7c20      	ldrb	r0, [r4, #16]
 8001330:	68a7      	ldr	r7, [r4, #8]
 8001332:	697f      	ldr	r7, [r7, #20]
 8001334:	47b8      	blx	r7
 8001336:	2119      	movs	r1, #25
 8001338:	9803      	ldr	r0, [sp, #12]
 800133a:	f000 f9bb 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800133e:	2800      	cmp	r0, #0
 8001340:	d129      	bne.n	8001396 <PE_SubStateMachine_Generic+0x3c6>
 8001342:	48c4      	ldr	r0, [pc, #784]	@ (8001654 <.text_74>)
 8001344:	1826      	adds	r6, r4, r0
 8001346:	7035      	strb	r5, [r6, #0]
 8001348:	7075      	strb	r5, [r6, #1]
 800134a:	7c20      	ldrb	r0, [r4, #16]
 800134c:	f7ff fe2e 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001350:	2800      	cmp	r0, #0
 8001352:	d103      	bne.n	800135c <PE_SubStateMachine_Generic+0x38c>
 8001354:	7870      	ldrb	r0, [r6, #1]
 8001356:	2180      	movs	r1, #128	@ 0x80
 8001358:	4301      	orrs	r1, r0
 800135a:	7071      	strb	r1, [r6, #1]
 800135c:	9502      	str	r5, [sp, #8]
 800135e:	2003      	movs	r0, #3
 8001360:	9001      	str	r0, [sp, #4]
 8001362:	9803      	ldr	r0, [sp, #12]
 8001364:	1d00      	adds	r0, r0, #4
 8001366:	b280      	uxth	r0, r0
 8001368:	9000      	str	r0, [sp, #0]
 800136a:	48bb      	ldr	r0, [pc, #748]	@ (8001658 <.text_75>)
 800136c:	1823      	adds	r3, r4, r0
 800136e:	2201      	movs	r2, #1
 8001370:	2100      	movs	r1, #0
 8001372:	0020      	movs	r0, r4
 8001374:	f000 fb5e 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001378:	2148      	movs	r1, #72	@ 0x48
 800137a:	e057      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 800137c:	ab03      	add	r3, sp, #12
 800137e:	48b4      	ldr	r0, [pc, #720]	@ (8001650 <.text_73>)
 8001380:	1822      	adds	r2, r4, r0
 8001382:	2113      	movs	r1, #19
 8001384:	7c20      	ldrb	r0, [r4, #16]
 8001386:	68a7      	ldr	r7, [r4, #8]
 8001388:	697f      	ldr	r7, [r7, #20]
 800138a:	47b8      	blx	r7
 800138c:	2118      	movs	r1, #24
 800138e:	9803      	ldr	r0, [sp, #12]
 8001390:	f000 f990 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001394:	2800      	cmp	r0, #0
 8001396:	d000      	beq.n	800139a <PE_SubStateMachine_Generic+0x3ca>
 8001398:	e0fc      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 800139a:	48ae      	ldr	r0, [pc, #696]	@ (8001654 <.text_74>)
 800139c:	1826      	adds	r6, r4, r0
 800139e:	7035      	strb	r5, [r6, #0]
 80013a0:	7075      	strb	r5, [r6, #1]
 80013a2:	7c20      	ldrb	r0, [r4, #16]
 80013a4:	f7ff fe02 	bl	8000fac <PE_Get_UnchunkedSupport>
 80013a8:	2800      	cmp	r0, #0
 80013aa:	d103      	bne.n	80013b4 <PE_SubStateMachine_Generic+0x3e4>
 80013ac:	7870      	ldrb	r0, [r6, #1]
 80013ae:	2180      	movs	r1, #128	@ 0x80
 80013b0:	4301      	orrs	r1, r0
 80013b2:	7071      	strb	r1, [r6, #1]
 80013b4:	9502      	str	r5, [sp, #8]
 80013b6:	2003      	movs	r0, #3
 80013b8:	9001      	str	r0, [sp, #4]
 80013ba:	9803      	ldr	r0, [sp, #12]
 80013bc:	1d00      	adds	r0, r0, #4
 80013be:	b280      	uxth	r0, r0
 80013c0:	9000      	str	r0, [sp, #0]
 80013c2:	48a5      	ldr	r0, [pc, #660]	@ (8001658 <.text_75>)
 80013c4:	1823      	adds	r3, r4, r0
 80013c6:	220f      	movs	r2, #15
 80013c8:	2100      	movs	r1, #0
 80013ca:	0020      	movs	r0, r4
 80013cc:	f000 fb32 	bl	8001a34 <PE_Send_ExtendedMessage>
 80013d0:	2161      	movs	r1, #97	@ 0x61
 80013d2:	e02b      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 80013d4:	ab03      	add	r3, sp, #12
 80013d6:	489e      	ldr	r0, [pc, #632]	@ (8001650 <.text_73>)
 80013d8:	1822      	adds	r2, r4, r0
 80013da:	2109      	movs	r1, #9
 80013dc:	7c20      	ldrb	r0, [r4, #16]
 80013de:	68a7      	ldr	r7, [r4, #8]
 80013e0:	697f      	ldr	r7, [r7, #20]
 80013e2:	47b8      	blx	r7
 80013e4:	2107      	movs	r1, #7
 80013e6:	9803      	ldr	r0, [sp, #12]
 80013e8:	f000 f964 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 80013ec:	2800      	cmp	r0, #0
 80013ee:	d170      	bne.n	80014d2 <PE_SubStateMachine_Generic+0x502>
 80013f0:	4998      	ldr	r1, [pc, #608]	@ (8001654 <.text_74>)
 80013f2:	5465      	strb	r5, [r4, r1]
 80013f4:	1860      	adds	r0, r4, r1
 80013f6:	7045      	strb	r5, [r0, #1]
 80013f8:	7c20      	ldrb	r0, [r4, #16]
 80013fa:	f7ff fdd7 	bl	8000fac <PE_Get_UnchunkedSupport>
 80013fe:	2800      	cmp	r0, #0
 8001400:	d105      	bne.n	800140e <PE_SubStateMachine_Generic+0x43e>
 8001402:	4894      	ldr	r0, [pc, #592]	@ (8001654 <.text_74>)
 8001404:	1820      	adds	r0, r4, r0
 8001406:	7841      	ldrb	r1, [r0, #1]
 8001408:	2280      	movs	r2, #128	@ 0x80
 800140a:	430a      	orrs	r2, r1
 800140c:	7042      	strb	r2, [r0, #1]
 800140e:	9502      	str	r5, [sp, #8]
 8001410:	2003      	movs	r0, #3
 8001412:	9001      	str	r0, [sp, #4]
 8001414:	9803      	ldr	r0, [sp, #12]
 8001416:	1d00      	adds	r0, r0, #4
 8001418:	b280      	uxth	r0, r0
 800141a:	9000      	str	r0, [sp, #0]
 800141c:	488e      	ldr	r0, [pc, #568]	@ (8001658 <.text_75>)
 800141e:	1823      	adds	r3, r4, r0
 8001420:	2202      	movs	r2, #2
 8001422:	2100      	movs	r1, #0
 8001424:	0020      	movs	r0, r4
 8001426:	f000 fb05 	bl	8001a34 <PE_Send_ExtendedMessage>
 800142a:	214f      	movs	r1, #79	@ 0x4f
 800142c:	7c20      	ldrb	r0, [r4, #16]
 800142e:	f7ff f95b 	bl	80006e8 <USBPD_PE_Notification>
 8001432:	e0b0      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001434:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001436:	7800      	ldrb	r0, [r0, #0]
 8001438:	2814      	cmp	r0, #20
 800143a:	d034      	beq.n	80014a6 <PE_SubStateMachine_Generic+0x4d6>
 800143c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800143e:	0bc1      	lsrs	r1, r0, #15
 8001440:	d11a      	bne.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001442:	0b01      	lsrs	r1, r0, #12
 8001444:	0749      	lsls	r1, r1, #29
 8001446:	d017      	beq.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001448:	06c0      	lsls	r0, r0, #27
 800144a:	0ec0      	lsrs	r0, r0, #27
 800144c:	2805      	cmp	r0, #5
 800144e:	d113      	bne.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001450:	2304      	movs	r3, #4
 8001452:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001454:	1d02      	adds	r2, r0, #4
 8001456:	210f      	movs	r1, #15
 8001458:	7c20      	ldrb	r0, [r4, #16]
 800145a:	68a6      	ldr	r6, [r4, #8]
 800145c:	69b6      	ldr	r6, [r6, #24]
 800145e:	47b0      	blx	r6
 8001460:	2003      	movs	r0, #3
 8001462:	7460      	strb	r0, [r4, #17]
 8001464:	9504      	str	r5, [sp, #16]
 8001466:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001468:	7800      	ldrb	r0, [r0, #0]
 800146a:	2814      	cmp	r0, #20
 800146c:	d004      	beq.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 800146e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001470:	700f      	strb	r7, [r1, #0]
 8001472:	0020      	movs	r0, r4
 8001474:	f7ff fba3 	bl	8000bbe <PE_Clear_RxEvent>
 8001478:	2034      	movs	r0, #52	@ 0x34
 800147a:	5c20      	ldrb	r0, [r4, r0]
 800147c:	06c0      	lsls	r0, r0, #27
 800147e:	0ec0      	lsrs	r0, r0, #27
 8001480:	2810      	cmp	r0, #16
 8001482:	d110      	bne.n	80014a6 <PE_SubStateMachine_Generic+0x4d6>
 8001484:	2159      	movs	r1, #89	@ 0x59
 8001486:	7c20      	ldrb	r0, [r4, #16]
 8001488:	f7ff f92e 	bl	80006e8 <USBPD_PE_Notification>
 800148c:	83e5      	strh	r5, [r4, #30]
 800148e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001490:	7800      	ldrb	r0, [r0, #0]
 8001492:	2814      	cmp	r0, #20
 8001494:	d004      	beq.n	80014a0 <PE_SubStateMachine_Generic+0x4d0>
 8001496:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001498:	7007      	strb	r7, [r0, #0]
 800149a:	0020      	movs	r0, r4
 800149c:	f7ff fb8f 	bl	8000bbe <PE_Clear_RxEvent>
 80014a0:	2003      	movs	r0, #3
 80014a2:	7460      	strb	r0, [r4, #17]
 80014a4:	9504      	str	r5, [sp, #16]
 80014a6:	8be0      	ldrh	r0, [r4, #30]
 80014a8:	2180      	movs	r1, #128	@ 0x80
 80014aa:	0209      	lsls	r1, r1, #8
 80014ac:	4288      	cmp	r0, r1
 80014ae:	d172      	bne.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80014b0:	2003      	movs	r0, #3
 80014b2:	7460      	strb	r0, [r4, #17]
 80014b4:	9504      	str	r5, [sp, #16]
 80014b6:	e06e      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80014b8:	ab03      	add	r3, sp, #12
 80014ba:	4865      	ldr	r0, [pc, #404]	@ (8001650 <.text_73>)
 80014bc:	1822      	adds	r2, r4, r0
 80014be:	210d      	movs	r1, #13
 80014c0:	7c20      	ldrb	r0, [r4, #16]
 80014c2:	68a7      	ldr	r7, [r4, #8]
 80014c4:	697f      	ldr	r7, [r7, #20]
 80014c6:	47b8      	blx	r7
 80014c8:	2104      	movs	r1, #4
 80014ca:	9803      	ldr	r0, [sp, #12]
 80014cc:	f000 f8f2 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 80014d0:	2800      	cmp	r0, #0
 80014d2:	d15f      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 80014d4:	485f      	ldr	r0, [pc, #380]	@ (8001654 <.text_74>)
 80014d6:	1826      	adds	r6, r4, r0
 80014d8:	7035      	strb	r5, [r6, #0]
 80014da:	7075      	strb	r5, [r6, #1]
 80014dc:	7c20      	ldrb	r0, [r4, #16]
 80014de:	f7ff fd65 	bl	8000fac <PE_Get_UnchunkedSupport>
 80014e2:	2800      	cmp	r0, #0
 80014e4:	d103      	bne.n	80014ee <PE_SubStateMachine_Generic+0x51e>
 80014e6:	7870      	ldrb	r0, [r6, #1]
 80014e8:	2180      	movs	r1, #128	@ 0x80
 80014ea:	4301      	orrs	r1, r0
 80014ec:	7071      	strb	r1, [r6, #1]
 80014ee:	9502      	str	r5, [sp, #8]
 80014f0:	2003      	movs	r0, #3
 80014f2:	9001      	str	r0, [sp, #4]
 80014f4:	9803      	ldr	r0, [sp, #12]
 80014f6:	1d00      	adds	r0, r0, #4
 80014f8:	b280      	uxth	r0, r0
 80014fa:	9000      	str	r0, [sp, #0]
 80014fc:	4856      	ldr	r0, [pc, #344]	@ (8001658 <.text_75>)
 80014fe:	1823      	adds	r3, r4, r0
 8001500:	2207      	movs	r2, #7
 8001502:	e03d      	b.n	8001580 <PE_SubStateMachine_Generic+0x5b0>
 8001504:	9505      	str	r5, [sp, #20]
 8001506:	ab03      	add	r3, sp, #12
 8001508:	aa05      	add	r2, sp, #20
 800150a:	210f      	movs	r1, #15
 800150c:	7c20      	ldrb	r0, [r4, #16]
 800150e:	68a5      	ldr	r5, [r4, #8]
 8001510:	696d      	ldr	r5, [r5, #20]
 8001512:	47a8      	blx	r5
 8001514:	2104      	movs	r1, #4
 8001516:	9803      	ldr	r0, [sp, #12]
 8001518:	f000 f8cc 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800151c:	2800      	cmp	r0, #0
 800151e:	d139      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001520:	9002      	str	r0, [sp, #8]
 8001522:	2003      	movs	r0, #3
 8001524:	9001      	str	r0, [sp, #4]
 8001526:	9600      	str	r6, [sp, #0]
 8001528:	ab05      	add	r3, sp, #20
 800152a:	2205      	movs	r2, #5
 800152c:	2100      	movs	r1, #0
 800152e:	0020      	movs	r0, r4
 8001530:	f000 f94d 	bl	80017ce <PE_Send_DataMessage>
 8001534:	e02f      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001536:	ab03      	add	r3, sp, #12
 8001538:	4845      	ldr	r0, [pc, #276]	@ (8001650 <.text_73>)
 800153a:	1822      	adds	r2, r4, r0
 800153c:	2111      	movs	r1, #17
 800153e:	7c20      	ldrb	r0, [r4, #16]
 8001540:	68a7      	ldr	r7, [r4, #8]
 8001542:	697f      	ldr	r7, [r7, #20]
 8001544:	47b8      	blx	r7
 8001546:	2109      	movs	r1, #9
 8001548:	9803      	ldr	r0, [sp, #12]
 800154a:	f000 f8b3 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800154e:	2800      	cmp	r0, #0
 8001550:	d120      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001552:	4840      	ldr	r0, [pc, #256]	@ (8001654 <.text_74>)
 8001554:	1826      	adds	r6, r4, r0
 8001556:	7035      	strb	r5, [r6, #0]
 8001558:	7075      	strb	r5, [r6, #1]
 800155a:	7c20      	ldrb	r0, [r4, #16]
 800155c:	f7ff fd26 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001560:	2800      	cmp	r0, #0
 8001562:	d103      	bne.n	800156c <PE_SubStateMachine_Generic+0x59c>
 8001564:	7870      	ldrb	r0, [r6, #1]
 8001566:	2180      	movs	r1, #128	@ 0x80
 8001568:	4301      	orrs	r1, r0
 800156a:	7071      	strb	r1, [r6, #1]
 800156c:	9502      	str	r5, [sp, #8]
 800156e:	2003      	movs	r0, #3
 8001570:	9001      	str	r0, [sp, #4]
 8001572:	9803      	ldr	r0, [sp, #12]
 8001574:	1d00      	adds	r0, r0, #4
 8001576:	b280      	uxth	r0, r0
 8001578:	9000      	str	r0, [sp, #0]
 800157a:	4837      	ldr	r0, [pc, #220]	@ (8001658 <.text_75>)
 800157c:	1823      	adds	r3, r4, r0
 800157e:	2205      	movs	r2, #5
 8001580:	2100      	movs	r1, #0
 8001582:	0020      	movs	r0, r4
 8001584:	f000 fa56 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001588:	e005      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 800158a:	2150      	movs	r1, #80	@ 0x50
 800158c:	7c20      	ldrb	r0, [r4, #16]
 800158e:	f7ff f8ab 	bl	80006e8 <USBPD_PE_Notification>
 8001592:	e78d      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 8001594:	7466      	strb	r6, [r4, #17]
 8001596:	9804      	ldr	r0, [sp, #16]
 8001598:	b00f      	add	sp, #60	@ 0x3c
 800159a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800159c <PE_SubStateMachine_ReceiveDRS>:
 800159c:	b538      	push	{r3, r4, r5, lr}
 800159e:	0004      	movs	r4, r0
 80015a0:	252a      	movs	r5, #42	@ 0x2a
 80015a2:	7c20      	ldrb	r0, [r4, #16]
 80015a4:	68a1      	ldr	r1, [r4, #8]
 80015a6:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 80015a8:	4788      	blx	r1
 80015aa:	280a      	cmp	r0, #10
 80015ac:	d002      	beq.n	80015b4 <PE_SubStateMachine_ReceiveDRS+0x18>
 80015ae:	280c      	cmp	r0, #12
 80015b0:	d017      	beq.n	80015e2 <PE_SubStateMachine_ReceiveDRS+0x46>
 80015b2:	e00d      	b.n	80015d0 <PE_SubStateMachine_ReceiveDRS+0x34>
 80015b4:	2000      	movs	r0, #0
 80015b6:	9000      	str	r0, [sp, #0]
 80015b8:	2303      	movs	r3, #3
 80015ba:	2203      	movs	r2, #3
 80015bc:	2100      	movs	r1, #0
 80015be:	0020      	movs	r0, r4
 80015c0:	f000 f8da 	bl	8001778 <PE_Send_CtrlMessage>
 80015c4:	2800      	cmp	r0, #0
 80015c6:	d10d      	bne.n	80015e4 <PE_SubStateMachine_ReceiveDRS+0x48>
 80015c8:	0020      	movs	r0, r4
 80015ca:	f000 f88b 	bl	80016e4 <PE_SwitchDataRole>
 80015ce:	bd31      	pop	{r0, r4, r5, pc}
 80015d0:	6860      	ldr	r0, [r4, #4]
 80015d2:	7800      	ldrb	r0, [r0, #0]
 80015d4:	0780      	lsls	r0, r0, #30
 80015d6:	0f80      	lsrs	r0, r0, #30
 80015d8:	2802      	cmp	r0, #2
 80015da:	d102      	bne.n	80015e2 <PE_SubStateMachine_ReceiveDRS+0x46>
 80015dc:	2001      	movs	r0, #1
 80015de:	7460      	strb	r0, [r4, #17]
 80015e0:	bd31      	pop	{r0, r4, r5, pc}
 80015e2:	7465      	strb	r5, [r4, #17]
 80015e4:	bd31      	pop	{r0, r4, r5, pc}

080015e6 <PE_UpdateTimer>:
 80015e6:	b510      	push	{r4, lr}
 80015e8:	0002      	movs	r2, r0
 80015ea:	2080      	movs	r0, #128	@ 0x80
 80015ec:	0200      	lsls	r0, r0, #8
 80015ee:	0454      	lsls	r4, r2, #17
 80015f0:	0c64      	lsrs	r4, r4, #17
 80015f2:	42a1      	cmp	r1, r4
 80015f4:	da00      	bge.n	80015f8 <PE_UpdateTimer+0x12>
 80015f6:	1a50      	subs	r0, r2, r1
 80015f8:	b280      	uxth	r0, r0
 80015fa:	bd10      	pop	{r4, pc}

080015fc <PE_CallHardResetCallback>:
 80015fc:	6883      	ldr	r3, [r0, #8]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d100      	bne.n	8001606 <PE_CallHardResetCallback+0xa>
 8001604:	4770      	bx	lr
 8001606:	b580      	push	{r7, lr}
 8001608:	7c00      	ldrb	r0, [r0, #16]
 800160a:	4798      	blx	r3
 800160c:	bd01      	pop	{r0, pc}

0800160e <PE_SetPowerNegotiation>:
 800160e:	b510      	push	{r4, lr}
 8001610:	6842      	ldr	r2, [r0, #4]
 8001612:	6813      	ldr	r3, [r2, #0]
 8001614:	055c      	lsls	r4, r3, #21
 8001616:	0f64      	lsrs	r4, r4, #29
 8001618:	42a1      	cmp	r1, r4
 800161a:	d00b      	beq.n	8001634 <PE_SetPowerNegotiation+0x26>
 800161c:	4c2e      	ldr	r4, [pc, #184]	@ (80016d8 <.text_79>)
 800161e:	401c      	ands	r4, r3
 8001620:	0209      	lsls	r1, r1, #8
 8001622:	23e0      	movs	r3, #224	@ 0xe0
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	400b      	ands	r3, r1
 8001628:	4323      	orrs	r3, r4
 800162a:	6013      	str	r3, [r2, #0]
 800162c:	215a      	movs	r1, #90	@ 0x5a
 800162e:	7c00      	ldrb	r0, [r0, #16]
 8001630:	f7ff f85a 	bl	80006e8 <USBPD_PE_Notification>
 8001634:	bd10      	pop	{r4, pc}

08001636 <USBPD_PE_ExecFastRoleSwapSignalling>:
 8001636:	b580      	push	{r7, lr}
 8001638:	4928      	ldr	r1, [pc, #160]	@ (80016dc <.text_80>)
 800163a:	0082      	lsls	r2, r0, #2
 800163c:	5889      	ldr	r1, [r1, r2]
 800163e:	694a      	ldr	r2, [r1, #20]
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	029b      	lsls	r3, r3, #10
 8001644:	4313      	orrs	r3, r2
 8001646:	614b      	str	r3, [r1, #20]
 8001648:	6889      	ldr	r1, [r1, #8]
 800164a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800164c:	4788      	blx	r1
 800164e:	bd01      	pop	{r0, pc}

08001650 <.text_73>:
 8001650:	00000267 	.word	0x00000267

08001654 <.text_74>:
 8001654:	00000265 	.word	0x00000265

08001658 <.text_75>:
 8001658:	00000263 	.word	0x00000263

0800165c <PE_CalculateMinTiming>:
 800165c:	0001      	movs	r1, r0
 800165e:	2000      	movs	r0, #0
 8001660:	43c0      	mvns	r0, r0
 8001662:	0c42      	lsrs	r2, r0, #17
 8001664:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
 8001666:	4213      	tst	r3, r2
 8001668:	d001      	beq.n	800166e <PE_CalculateMinTiming+0x12>
 800166a:	8c88      	ldrh	r0, [r1, #36]	@ 0x24
 800166c:	4010      	ands	r0, r2
 800166e:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 8001670:	4213      	tst	r3, r2
 8001672:	d006      	beq.n	8001682 <PE_CalculateMinTiming+0x26>
 8001674:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 8001676:	4013      	ands	r3, r2
 8001678:	4298      	cmp	r0, r3
 800167a:	d302      	bcc.n	8001682 <PE_CalculateMinTiming+0x26>
 800167c:	8c49      	ldrh	r1, [r1, #34]	@ 0x22
 800167e:	0010      	movs	r0, r2
 8001680:	4008      	ands	r0, r1
 8001682:	4770      	bx	lr

08001684 <PE_SetPowerNegociation>:
 8001684:	b538      	push	{r3, r4, r5, lr}
 8001686:	0005      	movs	r5, r0
 8001688:	000c      	movs	r4, r1
 800168a:	6868      	ldr	r0, [r5, #4]
 800168c:	6800      	ldr	r0, [r0, #0]
 800168e:	0540      	lsls	r0, r0, #21
 8001690:	0f40      	lsrs	r0, r0, #29
 8001692:	4284      	cmp	r4, r0
 8001694:	d003      	beq.n	800169e <PE_SetPowerNegociation+0x1a>
 8001696:	215a      	movs	r1, #90	@ 0x5a
 8001698:	7c28      	ldrb	r0, [r5, #16]
 800169a:	f7ff f825 	bl	80006e8 <USBPD_PE_Notification>
 800169e:	6868      	ldr	r0, [r5, #4]
 80016a0:	6801      	ldr	r1, [r0, #0]
 80016a2:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <.text_79>)
 80016a4:	400a      	ands	r2, r1
 80016a6:	0221      	lsls	r1, r4, #8
 80016a8:	23e0      	movs	r3, #224	@ 0xe0
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	400b      	ands	r3, r1
 80016ae:	4313      	orrs	r3, r2
 80016b0:	6003      	str	r3, [r0, #0]
 80016b2:	bd31      	pop	{r0, r4, r5, pc}

080016b4 <PE_CheckDataSizeFromGetDataInfo>:
 80016b4:	b51c      	push	{r2, r3, r4, lr}
 80016b6:	0002      	movs	r2, r0
 80016b8:	2000      	movs	r0, #0
 80016ba:	428a      	cmp	r2, r1
 80016bc:	d20a      	bcs.n	80016d4 <PE_CheckDataSizeFromGetDataInfo+0x20>
 80016be:	2018      	movs	r0, #24
 80016c0:	9000      	str	r0, [sp, #0]
 80016c2:	bf00      	nop
 80016c4:	a315      	add	r3, pc, #84	@ (adr r3, 800171c <.text_83>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	2006      	movs	r0, #6
 80016cc:	4c04      	ldr	r4, [pc, #16]	@ (80016e0 <.text_81>)
 80016ce:	6824      	ldr	r4, [r4, #0]
 80016d0:	47a0      	blx	r4
 80016d2:	2002      	movs	r0, #2
 80016d4:	bd16      	pop	{r1, r2, r4, pc}
	...

080016d8 <.text_79>:
 80016d8:	fffff8ff 	.word	0xfffff8ff

080016dc <.text_80>:
 80016dc:	2000027c 	.word	0x2000027c

080016e0 <.text_81>:
 80016e0:	20000000 	.word	0x20000000

080016e4 <PE_SwitchDataRole>:
 80016e4:	b510      	push	{r4, lr}
 80016e6:	0004      	movs	r4, r0
 80016e8:	6860      	ldr	r0, [r4, #4]
 80016ea:	6802      	ldr	r2, [r0, #0]
 80016ec:	2101      	movs	r1, #1
 80016ee:	08d3      	lsrs	r3, r2, #3
 80016f0:	400b      	ands	r3, r1
 80016f2:	d107      	bne.n	8001704 <PE_SwitchDataRole+0x20>
 80016f4:	2308      	movs	r3, #8
 80016f6:	4313      	orrs	r3, r2
 80016f8:	6003      	str	r3, [r0, #0]
 80016fa:	7c20      	ldrb	r0, [r4, #16]
 80016fc:	f004 f93b 	bl	8005976 <USBPD_PRL_SetHeaderDataRole>
 8001700:	2125      	movs	r1, #37	@ 0x25
 8001702:	e007      	b.n	8001714 <PE_SwitchDataRole+0x30>
 8001704:	2108      	movs	r1, #8
 8001706:	438a      	bics	r2, r1
 8001708:	6002      	str	r2, [r0, #0]
 800170a:	2100      	movs	r1, #0
 800170c:	7c20      	ldrb	r0, [r4, #16]
 800170e:	f004 f932 	bl	8005976 <USBPD_PRL_SetHeaderDataRole>
 8001712:	2124      	movs	r1, #36	@ 0x24
 8001714:	7c20      	ldrb	r0, [r4, #16]
 8001716:	f7fe ffe7 	bl	80006e8 <USBPD_PE_Notification>
 800171a:	bd10      	pop	{r4, pc}

0800171c <.text_83>:
 800171c:	61746144 	.word	0x61746144
 8001720:	7a695320 	.word	0x7a695320
 8001724:	73692065 	.word	0x73692065
 8001728:	746f6e20 	.word	0x746f6e20
 800172c:	726f6320 	.word	0x726f6320
 8001730:	74636572 	.word	0x74636572
 8001734:	00          	.byte	0x00
 8001735:	00          	.byte	0x00
	...

08001738 <USBPD_PE_SetTrace>:
 8001738:	0001      	movs	r1, r0
 800173a:	d100      	bne.n	800173e <USBPD_PE_SetTrace+0x6>
 800173c:	4805      	ldr	r0, [pc, #20]	@ (8001754 <.text_5>)
 800173e:	4906      	ldr	r1, [pc, #24]	@ (8001758 <.text_6>)
 8001740:	6008      	str	r0, [r1, #0]
 8001742:	4770      	bx	lr

08001744 <USBPD_PE_CheckLIB>:
 8001744:	0001      	movs	r1, r0
 8001746:	2000      	movs	r0, #0
 8001748:	4a04      	ldr	r2, [pc, #16]	@ (800175c <.text_7>)
 800174a:	4291      	cmp	r1, r2
 800174c:	d100      	bne.n	8001750 <USBPD_PE_CheckLIB+0xc>
 800174e:	2001      	movs	r0, #1
 8001750:	4770      	bx	lr
	...

08001754 <.text_5>:
 8001754:	08001777 	.word	0x08001777

08001758 <.text_6>:
 8001758:	20000000 	.word	0x20000000

0800175c <.text_7>:
 800175c:	30410000 	.word	0x30410000

08001760 <USBPD_PE_GetMemoryConsumption>:
 8001760:	b510      	push	{r4, lr}
 8001762:	f004 f8df 	bl	8005924 <USBPD_PRL_GetMemoryConsumption>
 8001766:	0004      	movs	r4, r0
 8001768:	f7fe fedd 	bl	8000526 <USBPD_CAD_GetMemoryConsumption>
 800176c:	1820      	adds	r0, r4, r0
 800176e:	21e1      	movs	r1, #225	@ 0xe1
 8001770:	0109      	lsls	r1, r1, #4
 8001772:	1840      	adds	r0, r0, r1
 8001774:	bd10      	pop	{r4, pc}

08001776 <PE_Trace_Empty>:
 8001776:	4770      	bx	lr

08001778 <PE_Send_CtrlMessage>:
 8001778:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 800177a:	2501      	movs	r5, #1
 800177c:	0004      	movs	r4, r0
 800177e:	000f      	movs	r7, r1
 8001780:	0016      	movs	r6, r2
 8001782:	6860      	ldr	r0, [r4, #4]
 8001784:	6800      	ldr	r0, [r0, #0]
 8001786:	0b00      	lsrs	r0, r0, #12
 8001788:	4028      	ands	r0, r5
 800178a:	d014      	beq.n	80017b6 <PE_Send_CtrlMessage+0x3e>
 800178c:	a808      	add	r0, sp, #32
 800178e:	7800      	ldrb	r0, [r0, #0]
 8001790:	9001      	str	r0, [sp, #4]
 8001792:	2002      	movs	r0, #2
 8001794:	9000      	str	r0, [sp, #0]
 8001796:	48a2      	ldr	r0, [pc, #648]	@ (8001a20 <.text_5>)
 8001798:	1823      	adds	r3, r4, r0
 800179a:	0032      	movs	r2, r6
 800179c:	0039      	movs	r1, r7
 800179e:	7c20      	ldrb	r0, [r4, #16]
 80017a0:	f004 f938 	bl	8005a14 <USBPD_PRL_SendMessage>
 80017a4:	2803      	cmp	r0, #3
 80017a6:	d0ec      	beq.n	8001782 <PE_Send_CtrlMessage+0xa>
 80017a8:	0039      	movs	r1, r7
 80017aa:	2810      	cmp	r0, #16
 80017ac:	d00e      	beq.n	80017cc <PE_Send_CtrlMessage+0x54>
 80017ae:	2e0d      	cmp	r6, #13
 80017b0:	d104      	bne.n	80017bc <PE_Send_CtrlMessage+0x44>
 80017b2:	2201      	movs	r2, #1
 80017b4:	e003      	b.n	80017be <PE_Send_CtrlMessage+0x46>
 80017b6:	7460      	strb	r0, [r4, #17]
 80017b8:	2010      	movs	r0, #16
 80017ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80017bc:	2200      	movs	r2, #0
 80017be:	466b      	mov	r3, sp
 80017c0:	7a1b      	ldrb	r3, [r3, #8]
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	0003      	movs	r3, r0
 80017c6:	0020      	movs	r0, r4
 80017c8:	f000 fc24 	bl	8002014 <PE_CheckSendMessageStatus>
 80017cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080017ce <PE_Send_DataMessage>:
 80017ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	0004      	movs	r4, r0
 80017d4:	2000      	movs	r0, #0
 80017d6:	4e93      	ldr	r6, [pc, #588]	@ (8001a24 <.text_6>)
 80017d8:	e00c      	b.n	80017f4 <PE_Send_DataMessage+0x26>
 80017da:	2100      	movs	r1, #0
 80017dc:	0082      	lsls	r2, r0, #2
 80017de:	18a2      	adds	r2, r4, r2
 80017e0:	1855      	adds	r5, r2, r1
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	00cf      	lsls	r7, r1, #3
 80017e6:	40fa      	lsrs	r2, r7
 80017e8:	55aa      	strb	r2, [r5, r6]
 80017ea:	1c49      	adds	r1, r1, #1
 80017ec:	2904      	cmp	r1, #4
 80017ee:	d3f5      	bcc.n	80017dc <PE_Send_DataMessage+0xe>
 80017f0:	1d1b      	adds	r3, r3, #4
 80017f2:	1c40      	adds	r0, r0, #1
 80017f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80017f6:	4288      	cmp	r0, r1
 80017f8:	d3ef      	bcc.n	80017da <PE_Send_DataMessage+0xc>
 80017fa:	6860      	ldr	r0, [r4, #4]
 80017fc:	6800      	ldr	r0, [r0, #0]
 80017fe:	04c1      	lsls	r1, r0, #19
 8001800:	0fc9      	lsrs	r1, r1, #31
 8001802:	d01f      	beq.n	8001844 <PE_Send_DataMessage+0x76>
 8001804:	a80c      	add	r0, sp, #48	@ 0x30
 8001806:	7800      	ldrb	r0, [r0, #0]
 8001808:	9001      	str	r0, [sp, #4]
 800180a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800180c:	0080      	lsls	r0, r0, #2
 800180e:	1c80      	adds	r0, r0, #2
 8001810:	b280      	uxth	r0, r0
 8001812:	9000      	str	r0, [sp, #0]
 8001814:	1eb0      	subs	r0, r6, #2
 8001816:	1823      	adds	r3, r4, r0
 8001818:	4668      	mov	r0, sp
 800181a:	7c02      	ldrb	r2, [r0, #16]
 800181c:	7b01      	ldrb	r1, [r0, #12]
 800181e:	7c20      	ldrb	r0, [r4, #16]
 8001820:	f004 f8f8 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001824:	2803      	cmp	r0, #3
 8001826:	d0e8      	beq.n	80017fa <PE_Send_DataMessage+0x2c>
 8001828:	4669      	mov	r1, sp
 800182a:	7b09      	ldrb	r1, [r1, #12]
 800182c:	2810      	cmp	r0, #16
 800182e:	d007      	beq.n	8001840 <PE_Send_DataMessage+0x72>
 8001830:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001832:	7812      	ldrb	r2, [r2, #0]
 8001834:	9200      	str	r2, [sp, #0]
 8001836:	0003      	movs	r3, r0
 8001838:	2200      	movs	r2, #0
 800183a:	0020      	movs	r0, r4
 800183c:	f000 fbea 	bl	8002014 <PE_CheckSendMessageStatus>
 8001840:	b005      	add	sp, #20
 8001842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001844:	2010      	movs	r0, #16
 8001846:	e7fb      	b.n	8001840 <PE_Send_DataMessage+0x72>

08001848 <PE_Check_ExtendedMessage>:
 8001848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800184a:	0004      	movs	r4, r0
 800184c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800184e:	7881      	ldrb	r1, [r0, #2]
 8001850:	78c0      	ldrb	r0, [r0, #3]
 8001852:	0200      	lsls	r0, r0, #8
 8001854:	1808      	adds	r0, r1, r0
 8001856:	4974      	ldr	r1, [pc, #464]	@ (8001a28 <.text_7>)
 8001858:	1861      	adds	r1, r4, r1
 800185a:	8008      	strh	r0, [r1, #0]
 800185c:	2234      	movs	r2, #52	@ 0x34
 800185e:	5ca2      	ldrb	r2, [r4, r2]
 8001860:	06d2      	lsls	r2, r2, #27
 8001862:	0ed2      	lsrs	r2, r2, #27
 8001864:	708a      	strb	r2, [r1, #2]
 8001866:	2501      	movs	r5, #1
 8001868:	0403      	lsls	r3, r0, #16
 800186a:	0e9b      	lsrs	r3, r3, #26
 800186c:	2201      	movs	r2, #1
 800186e:	401a      	ands	r2, r3
 8001870:	0403      	lsls	r3, r0, #16
 8001872:	0edb      	lsrs	r3, r3, #27
 8001874:	071b      	lsls	r3, r3, #28
 8001876:	d003      	beq.n	8001880 <PE_Check_ExtendedMessage+0x38>
 8001878:	0013      	movs	r3, r2
 800187a:	d001      	beq.n	8001880 <PE_Check_ExtendedMessage+0x38>
 800187c:	2034      	movs	r0, #52	@ 0x34
 800187e:	e09e      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 8001880:	05c6      	lsls	r6, r0, #23
 8001882:	0df6      	lsrs	r6, r6, #23
 8001884:	2300      	movs	r3, #0
 8001886:	0407      	lsls	r7, r0, #16
 8001888:	0fff      	lsrs	r7, r7, #31
 800188a:	d10d      	bne.n	80018a8 <PE_Check_ExtendedMessage+0x60>
 800188c:	4867      	ldr	r0, [pc, #412]	@ (8001a2c <.text_8>)
 800188e:	5226      	strh	r6, [r4, r0]
 8001890:	4866      	ldr	r0, [pc, #408]	@ (8001a2c <.text_8>)
 8001892:	5a20      	ldrh	r0, [r4, r0]
 8001894:	4283      	cmp	r3, r0
 8001896:	d21b      	bcs.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 8001898:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800189a:	1d00      	adds	r0, r0, #4
 800189c:	5cc0      	ldrb	r0, [r0, r3]
 800189e:	4a64      	ldr	r2, [pc, #400]	@ (8001a30 <.text_9>)
 80018a0:	18a2      	adds	r2, r4, r2
 80018a2:	54d0      	strb	r0, [r2, r3]
 80018a4:	1c5b      	adds	r3, r3, #1
 80018a6:	e7f3      	b.n	8001890 <PE_Check_ExtendedMessage+0x48>
 80018a8:	27f8      	movs	r7, #248	@ 0xf8
 80018aa:	01ff      	lsls	r7, r7, #7
 80018ac:	4007      	ands	r7, r0
 80018ae:	d106      	bne.n	80018be <PE_Check_ExtendedMessage+0x76>
 80018b0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80018b2:	0440      	lsls	r0, r0, #17
 80018b4:	0f40      	lsrs	r0, r0, #29
 80018b6:	2807      	cmp	r0, #7
 80018b8:	d30a      	bcc.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018ba:	2e1a      	cmp	r6, #26
 80018bc:	d908      	bls.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018be:	2a00      	cmp	r2, #0
 80018c0:	d106      	bne.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018c2:	485a      	ldr	r0, [pc, #360]	@ (8001a2c <.text_8>)
 80018c4:	5a20      	ldrh	r0, [r4, r0]
 80018c6:	42b0      	cmp	r0, r6
 80018c8:	d202      	bcs.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018ca:	83e3      	strh	r3, [r4, #30]
 80018cc:	2037      	movs	r0, #55	@ 0x37
 80018ce:	e076      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 80018d0:	7889      	ldrb	r1, [r1, #2]
 80018d2:	2603      	movs	r6, #3
 80018d4:	7f22      	ldrb	r2, [r4, #28]
 80018d6:	2a00      	cmp	r2, #0
 80018d8:	d039      	beq.n	800194e <PE_Check_ExtendedMessage+0x106>
 80018da:	2901      	cmp	r1, #1
 80018dc:	d008      	beq.n	80018f0 <PE_Check_ExtendedMessage+0xa8>
 80018de:	2902      	cmp	r1, #2
 80018e0:	d01c      	beq.n	800191c <PE_Check_ExtendedMessage+0xd4>
 80018e2:	2905      	cmp	r1, #5
 80018e4:	d02a      	beq.n	800193c <PE_Check_ExtendedMessage+0xf4>
 80018e6:	2907      	cmp	r1, #7
 80018e8:	d023      	beq.n	8001932 <PE_Check_ExtendedMessage+0xea>
 80018ea:	290f      	cmp	r1, #15
 80018ec:	d00b      	beq.n	8001906 <PE_Check_ExtendedMessage+0xbe>
 80018ee:	e094      	b.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80018f0:	2319      	movs	r3, #25
 80018f2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80018f4:	1d02      	adds	r2, r0, #4
 80018f6:	2108      	movs	r1, #8
 80018f8:	7c20      	ldrb	r0, [r4, #16]
 80018fa:	68a7      	ldr	r7, [r4, #8]
 80018fc:	69bf      	ldr	r7, [r7, #24]
 80018fe:	47b8      	blx	r7
 8001900:	7466      	strb	r6, [r4, #17]
 8001902:	2147      	movs	r1, #71	@ 0x47
 8001904:	e014      	b.n	8001930 <PE_Check_ExtendedMessage+0xe8>
 8001906:	2318      	movs	r3, #24
 8001908:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800190a:	1d02      	adds	r2, r0, #4
 800190c:	2113      	movs	r1, #19
 800190e:	7c20      	ldrb	r0, [r4, #16]
 8001910:	68a7      	ldr	r7, [r4, #8]
 8001912:	69bf      	ldr	r7, [r7, #24]
 8001914:	47b8      	blx	r7
 8001916:	7466      	strb	r6, [r4, #17]
 8001918:	2162      	movs	r1, #98	@ 0x62
 800191a:	e009      	b.n	8001930 <PE_Check_ExtendedMessage+0xe8>
 800191c:	2307      	movs	r3, #7
 800191e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001920:	1d02      	adds	r2, r0, #4
 8001922:	2109      	movs	r1, #9
 8001924:	7c20      	ldrb	r0, [r4, #16]
 8001926:	68a7      	ldr	r7, [r4, #8]
 8001928:	69bf      	ldr	r7, [r7, #24]
 800192a:	47b8      	blx	r7
 800192c:	7466      	strb	r6, [r4, #17]
 800192e:	214e      	movs	r1, #78	@ 0x4e
 8001930:	e2c7      	b.n	8001ec2 <.text_21>
 8001932:	231a      	movs	r3, #26
 8001934:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001936:	1d02      	adds	r2, r0, #4
 8001938:	210d      	movs	r1, #13
 800193a:	e003      	b.n	8001944 <PE_Check_ExtendedMessage+0xfc>
 800193c:	2309      	movs	r3, #9
 800193e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001940:	1d02      	adds	r2, r0, #4
 8001942:	2111      	movs	r1, #17
 8001944:	7c20      	ldrb	r0, [r4, #16]
 8001946:	68a7      	ldr	r7, [r4, #8]
 8001948:	69bf      	ldr	r7, [r7, #24]
 800194a:	47b8      	blx	r7
 800194c:	e063      	b.n	8001a16 <PE_Check_ExtendedMessage+0x1ce>
 800194e:	1ec8      	subs	r0, r1, #3
 8001950:	2808      	cmp	r0, #8
 8001952:	d862      	bhi.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 8001954:	a201      	add	r2, pc, #4	@ (adr r2, 800195c <PE_Check_ExtendedMessage+0x114>)
 8001956:	5c12      	ldrb	r2, [r2, r0]
 8001958:	4497      	add	pc, r2
 800195a:	bf00      	nop
 800195c:	46be280a 	.word	0x46be280a
 8001960:	669884be 	.word	0x669884be
 8001964:	006e      	.short	0x006e
 8001966:	6820      	ldr	r0, [r4, #0]
 8001968:	8900      	ldrh	r0, [r0, #8]
 800196a:	0b00      	lsrs	r0, r0, #12
 800196c:	4228      	tst	r0, r5
 800196e:	d054      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 8001970:	2301      	movs	r3, #1
 8001972:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001974:	1d02      	adds	r2, r0, #4
 8001976:	2110      	movs	r1, #16
 8001978:	7c20      	ldrb	r0, [r4, #16]
 800197a:	68a5      	ldr	r5, [r4, #8]
 800197c:	69ad      	ldr	r5, [r5, #24]
 800197e:	47a8      	blx	r5
 8001980:	203a      	movs	r0, #58	@ 0x3a
 8001982:	e01c      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 8001984:	6820      	ldr	r0, [r4, #0]
 8001986:	8900      	ldrh	r0, [r0, #8]
 8001988:	0b00      	lsrs	r0, r0, #12
 800198a:	4228      	tst	r0, r5
 800198c:	d045      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 800198e:	2301      	movs	r3, #1
 8001990:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001992:	1d02      	adds	r2, r0, #4
 8001994:	210e      	movs	r1, #14
 8001996:	7c20      	ldrb	r0, [r4, #16]
 8001998:	68a5      	ldr	r5, [r4, #8]
 800199a:	69ad      	ldr	r5, [r5, #24]
 800199c:	47a8      	blx	r5
 800199e:	203b      	movs	r0, #59	@ 0x3b
 80019a0:	e00d      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 80019a2:	6820      	ldr	r0, [r4, #0]
 80019a4:	8900      	ldrh	r0, [r0, #8]
 80019a6:	0980      	lsrs	r0, r0, #6
 80019a8:	4228      	tst	r0, r5
 80019aa:	d036      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019ac:	2302      	movs	r3, #2
 80019ae:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80019b0:	1d02      	adds	r2, r0, #4
 80019b2:	210c      	movs	r1, #12
 80019b4:	7c20      	ldrb	r0, [r4, #16]
 80019b6:	68a5      	ldr	r5, [r4, #8]
 80019b8:	69ad      	ldr	r5, [r5, #24]
 80019ba:	47a8      	blx	r5
 80019bc:	203c      	movs	r0, #60	@ 0x3c
 80019be:	7460      	strb	r0, [r4, #17]
 80019c0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80019c2:	6820      	ldr	r0, [r4, #0]
 80019c4:	8900      	ldrh	r0, [r0, #8]
 80019c6:	0a80      	lsrs	r0, r0, #10
 80019c8:	e00d      	b.n	80019e6 <PE_Check_ExtendedMessage+0x19e>
 80019ca:	68a0      	ldr	r0, [r4, #8]
 80019cc:	6905      	ldr	r5, [r0, #16]
 80019ce:	2d00      	cmp	r5, #0
 80019d0:	d024      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 80019d2:	4816      	ldr	r0, [pc, #88]	@ (8001a2c <.text_8>)
 80019d4:	5a23      	ldrh	r3, [r4, r0]
 80019d6:	4816      	ldr	r0, [pc, #88]	@ (8001a30 <.text_9>)
 80019d8:	1822      	adds	r2, r4, r0
 80019da:	7c20      	ldrb	r0, [r4, #16]
 80019dc:	47a8      	blx	r5
 80019de:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80019e0:	6820      	ldr	r0, [r4, #0]
 80019e2:	8900      	ldrh	r0, [r0, #8]
 80019e4:	0a40      	lsrs	r0, r0, #9
 80019e6:	4228      	tst	r0, r5
 80019e8:	d017      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019ea:	68a0      	ldr	r0, [r4, #8]
 80019ec:	6900      	ldr	r0, [r0, #16]
 80019ee:	2800      	cmp	r0, #0
 80019f0:	d109      	bne.n	8001a06 <PE_Check_ExtendedMessage+0x1be>
 80019f2:	e012      	b.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019f4:	6820      	ldr	r0, [r4, #0]
 80019f6:	8900      	ldrh	r0, [r0, #8]
 80019f8:	0a40      	lsrs	r0, r0, #9
 80019fa:	4228      	tst	r0, r5
 80019fc:	d00e      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 80019fe:	68a0      	ldr	r0, [r4, #8]
 8001a00:	6900      	ldr	r0, [r0, #16]
 8001a02:	2800      	cmp	r0, #0
 8001a04:	d00a      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 8001a06:	4809      	ldr	r0, [pc, #36]	@ (8001a2c <.text_8>)
 8001a08:	5a23      	ldrh	r3, [r4, r0]
 8001a0a:	4809      	ldr	r0, [pc, #36]	@ (8001a30 <.text_9>)
 8001a0c:	1822      	adds	r2, r4, r0
 8001a0e:	7c20      	ldrb	r0, [r4, #16]
 8001a10:	68a5      	ldr	r5, [r4, #8]
 8001a12:	692d      	ldr	r5, [r5, #16]
 8001a14:	47a8      	blx	r5
 8001a16:	7466      	strb	r6, [r4, #17]
 8001a18:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001a1a:	7465      	strb	r5, [r4, #17]
 8001a1c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

08001a20 <.text_5>:
 8001a20:	00000263 	.word	0x00000263

08001a24 <.text_6>:
 8001a24:	00000265 	.word	0x00000265

08001a28 <.text_7>:
 8001a28:	0000025a 	.word	0x0000025a

08001a2c <.text_8>:
 8001a2c:	0000048e 	.word	0x0000048e

08001a30 <.text_9>:
 8001a30:	00000281 	.word	0x00000281

08001a34 <PE_Send_ExtendedMessage>:
 8001a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8001a3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001a3c:	0004      	movs	r4, r0
 8001a3e:	000d      	movs	r5, r1
 8001a40:	4668      	mov	r0, sp
 8001a42:	7202      	strb	r2, [r0, #8]
 8001a44:	9303      	str	r3, [sp, #12]
 8001a46:	6860      	ldr	r0, [r4, #4]
 8001a48:	6800      	ldr	r0, [r0, #0]
 8001a4a:	04c1      	lsls	r1, r0, #19
 8001a4c:	0fc9      	lsrs	r1, r1, #31
 8001a4e:	d019      	beq.n	8001a84 <PE_Send_ExtendedMessage+0x50>
 8001a50:	9601      	str	r6, [sp, #4]
 8001a52:	9700      	str	r7, [sp, #0]
 8001a54:	9b03      	ldr	r3, [sp, #12]
 8001a56:	4668      	mov	r0, sp
 8001a58:	7a00      	ldrb	r0, [r0, #8]
 8001a5a:	2280      	movs	r2, #128	@ 0x80
 8001a5c:	4302      	orrs	r2, r0
 8001a5e:	0029      	movs	r1, r5
 8001a60:	7c20      	ldrb	r0, [r4, #16]
 8001a62:	f003 ffd7 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001a66:	2803      	cmp	r0, #3
 8001a68:	d0ed      	beq.n	8001a46 <PE_Send_ExtendedMessage+0x12>
 8001a6a:	0029      	movs	r1, r5
 8001a6c:	2810      	cmp	r0, #16
 8001a6e:	d007      	beq.n	8001a80 <PE_Send_ExtendedMessage+0x4c>
 8001a70:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001a72:	7812      	ldrb	r2, [r2, #0]
 8001a74:	9200      	str	r2, [sp, #0]
 8001a76:	0003      	movs	r3, r0
 8001a78:	2200      	movs	r2, #0
 8001a7a:	0020      	movs	r0, r4
 8001a7c:	f000 faca 	bl	8002014 <PE_CheckSendMessageStatus>
 8001a80:	b005      	add	sp, #20
 8001a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a84:	2011      	movs	r0, #17
 8001a86:	7460      	strb	r0, [r4, #17]
 8001a88:	2010      	movs	r0, #16
 8001a8a:	e7f9      	b.n	8001a80 <PE_Send_ExtendedMessage+0x4c>

08001a8c <PE_SubStateMachine_ExtendedMessages>:
 8001a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	0004      	movs	r4, r0
 8001a92:	2702      	movs	r7, #2
 8001a94:	4889      	ldr	r0, [pc, #548]	@ (8001cbc <.text_12>)
 8001a96:	1820      	adds	r0, r4, r0
 8001a98:	9000      	str	r0, [sp, #0]
 8001a9a:	2039      	movs	r0, #57	@ 0x39
 8001a9c:	2180      	movs	r1, #128	@ 0x80
 8001a9e:	466a      	mov	r2, sp
 8001aa0:	7211      	strb	r1, [r2, #8]
 8001aa2:	4a87      	ldr	r2, [pc, #540]	@ (8001cc0 <.text_13>)
 8001aa4:	2500      	movs	r5, #0
 8001aa6:	2603      	movs	r6, #3
 8001aa8:	7c63      	ldrb	r3, [r4, #17]
 8001aaa:	2b31      	cmp	r3, #49	@ 0x31
 8001aac:	d010      	beq.n	8001ad0 <PE_SubStateMachine_ExtendedMessages+0x44>
 8001aae:	2b33      	cmp	r3, #51	@ 0x33
 8001ab0:	d075      	beq.n	8001b9e <PE_SubStateMachine_ExtendedMessages+0x112>
 8001ab2:	2b34      	cmp	r3, #52	@ 0x34
 8001ab4:	d07c      	beq.n	8001bb0 <PE_SubStateMachine_ExtendedMessages+0x124>
 8001ab6:	2b35      	cmp	r3, #53	@ 0x35
 8001ab8:	d100      	bne.n	8001abc <PE_SubStateMachine_ExtendedMessages+0x30>
 8001aba:	e0a8      	b.n	8001c0e <PE_SubStateMachine_ExtendedMessages+0x182>
 8001abc:	2b36      	cmp	r3, #54	@ 0x36
 8001abe:	d100      	bne.n	8001ac2 <PE_SubStateMachine_ExtendedMessages+0x36>
 8001ac0:	e0be      	b.n	8001c40 <PE_SubStateMachine_ExtendedMessages+0x1b4>
 8001ac2:	2b37      	cmp	r3, #55	@ 0x37
 8001ac4:	d100      	bne.n	8001ac8 <PE_SubStateMachine_ExtendedMessages+0x3c>
 8001ac6:	e0be      	b.n	8001c46 <PE_SubStateMachine_ExtendedMessages+0x1ba>
 8001ac8:	2b38      	cmp	r3, #56	@ 0x38
 8001aca:	d100      	bne.n	8001ace <PE_SubStateMachine_ExtendedMessages+0x42>
 8001acc:	e0ef      	b.n	8001cae <PE_SubStateMachine_ExtendedMessages+0x222>
 8001ace:	e0f2      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001ad0:	487c      	ldr	r0, [pc, #496]	@ (8001cc4 <.text_14>)
 8001ad2:	1820      	adds	r0, r4, r0
 8001ad4:	9004      	str	r0, [sp, #16]
 8001ad6:	4669      	mov	r1, sp
 8001ad8:	730d      	strb	r5, [r1, #12]
 8001ada:	497b      	ldr	r1, [pc, #492]	@ (8001cc8 <.text_15>)
 8001adc:	5265      	strh	r5, [r4, r1]
 8001ade:	7c20      	ldrb	r0, [r4, #16]
 8001ae0:	f7ff fa64 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001ae4:	2801      	cmp	r0, #1
 8001ae6:	d107      	bne.n	8001af8 <PE_SubStateMachine_ExtendedMessages+0x6c>
 8001ae8:	4878      	ldr	r0, [pc, #480]	@ (8001ccc <.text_16>)
 8001aea:	1820      	adds	r0, r4, r0
 8001aec:	7005      	strb	r5, [r0, #0]
 8001aee:	7045      	strb	r5, [r0, #1]
 8001af0:	4877      	ldr	r0, [pc, #476]	@ (8001cd0 <.text_17>)
 8001af2:	1820      	adds	r0, r4, r0
 8001af4:	9004      	str	r0, [sp, #16]
 8001af6:	e028      	b.n	8001b4a <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001af8:	4976      	ldr	r1, [pc, #472]	@ (8001cd4 <.text_18>)
 8001afa:	1861      	adds	r1, r4, r1
 8001afc:	72cd      	strb	r5, [r1, #11]
 8001afe:	4975      	ldr	r1, [pc, #468]	@ (8001cd4 <.text_18>)
 8001b00:	1861      	adds	r1, r4, r1
 8001b02:	730d      	strb	r5, [r1, #12]
 8001b04:	7c20      	ldrb	r0, [r4, #16]
 8001b06:	f7ff fa51 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001b0a:	2800      	cmp	r0, #0
 8001b0c:	d106      	bne.n	8001b1c <PE_SubStateMachine_ExtendedMessages+0x90>
 8001b0e:	4871      	ldr	r0, [pc, #452]	@ (8001cd4 <.text_18>)
 8001b10:	1820      	adds	r0, r4, r0
 8001b12:	7b01      	ldrb	r1, [r0, #12]
 8001b14:	466a      	mov	r2, sp
 8001b16:	7a12      	ldrb	r2, [r2, #8]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	7302      	strb	r2, [r0, #12]
 8001b1c:	486a      	ldr	r0, [pc, #424]	@ (8001cc8 <.text_15>)
 8001b1e:	1820      	adds	r0, r4, r0
 8001b20:	8841      	ldrh	r1, [r0, #2]
 8001b22:	291b      	cmp	r1, #27
 8001b24:	d30e      	bcc.n	8001b44 <PE_SubStateMachine_ExtendedMessages+0xb8>
 8001b26:	486a      	ldr	r0, [pc, #424]	@ (8001cd0 <.text_17>)
 8001b28:	1820      	adds	r0, r4, r0
 8001b2a:	5d40      	ldrb	r0, [r0, r5]
 8001b2c:	9900      	ldr	r1, [sp, #0]
 8001b2e:	5548      	strb	r0, [r1, r5]
 8001b30:	1c6d      	adds	r5, r5, #1
 8001b32:	2d1a      	cmp	r5, #26
 8001b34:	d209      	bcs.n	8001b4a <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001b36:	e7f6      	b.n	8001b26 <PE_SubStateMachine_ExtendedMessages+0x9a>
 8001b38:	4965      	ldr	r1, [pc, #404]	@ (8001cd0 <.text_17>)
 8001b3a:	1861      	adds	r1, r4, r1
 8001b3c:	5d49      	ldrb	r1, [r1, r5]
 8001b3e:	9a00      	ldr	r2, [sp, #0]
 8001b40:	5551      	strb	r1, [r2, r5]
 8001b42:	1c6d      	adds	r5, r5, #1
 8001b44:	8841      	ldrh	r1, [r0, #2]
 8001b46:	428d      	cmp	r5, r1
 8001b48:	d3f6      	bcc.n	8001b38 <PE_SubStateMachine_ExtendedMessages+0xac>
 8001b4a:	2001      	movs	r0, #1
 8001b4c:	6961      	ldr	r1, [r4, #20]
 8001b4e:	0949      	lsrs	r1, r1, #5
 8001b50:	4001      	ands	r1, r0
 8001b52:	d00a      	beq.n	8001b6a <PE_SubStateMachine_ExtendedMessages+0xde>
 8001b54:	6861      	ldr	r1, [r4, #4]
 8001b56:	6809      	ldr	r1, [r1, #0]
 8001b58:	0889      	lsrs	r1, r1, #2
 8001b5a:	4001      	ands	r1, r0
 8001b5c:	d002      	beq.n	8001b64 <PE_SubStateMachine_ExtendedMessages+0xd8>
 8001b5e:	4669      	mov	r1, sp
 8001b60:	7308      	strb	r0, [r1, #12]
 8001b62:	e001      	b.n	8001b68 <PE_SubStateMachine_ExtendedMessages+0xdc>
 8001b64:	4669      	mov	r1, sp
 8001b66:	730f      	strb	r7, [r1, #12]
 8001b68:	2633      	movs	r6, #51	@ 0x33
 8001b6a:	4668      	mov	r0, sp
 8001b6c:	7b00      	ldrb	r0, [r0, #12]
 8001b6e:	9002      	str	r0, [sp, #8]
 8001b70:	9601      	str	r6, [sp, #4]
 8001b72:	4855      	ldr	r0, [pc, #340]	@ (8001cc8 <.text_15>)
 8001b74:	1820      	adds	r0, r4, r0
 8001b76:	8840      	ldrh	r0, [r0, #2]
 8001b78:	1d00      	adds	r0, r0, #4
 8001b7a:	b280      	uxth	r0, r0
 8001b7c:	9000      	str	r0, [sp, #0]
 8001b7e:	9b04      	ldr	r3, [sp, #16]
 8001b80:	4854      	ldr	r0, [pc, #336]	@ (8001cd4 <.text_18>)
 8001b82:	1820      	adds	r0, r4, r0
 8001b84:	78c2      	ldrb	r2, [r0, #3]
 8001b86:	2033      	movs	r0, #51	@ 0x33
 8001b88:	5c21      	ldrb	r1, [r4, r0]
 8001b8a:	0020      	movs	r0, r4
 8001b8c:	f7ff ff52 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001b90:	2800      	cmp	r0, #0
 8001b92:	d103      	bne.n	8001b9c <PE_SubStateMachine_ExtendedMessages+0x110>
 8001b94:	484f      	ldr	r0, [pc, #316]	@ (8001cd4 <.text_18>)
 8001b96:	1820      	adds	r0, r4, r0
 8001b98:	7940      	ldrb	r0, [r0, #5]
 8001b9a:	7720      	strb	r0, [r4, #28]
 8001b9c:	e08b      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001b9e:	83e2      	strh	r2, [r4, #30]
 8001ba0:	271b      	movs	r7, #27
 8001ba2:	494c      	ldr	r1, [pc, #304]	@ (8001cd4 <.text_18>)
 8001ba4:	1861      	adds	r1, r4, r1
 8001ba6:	78c9      	ldrb	r1, [r1, #3]
 8001ba8:	2904      	cmp	r1, #4
 8001baa:	d151      	bne.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001bac:	2074      	movs	r0, #116	@ 0x74
 8001bae:	e04f      	b.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001bb0:	4848      	ldr	r0, [pc, #288]	@ (8001cd4 <.text_18>)
 8001bb2:	5a20      	ldrh	r0, [r4, r0]
 8001bb4:	0440      	lsls	r0, r0, #17
 8001bb6:	0f02      	lsrs	r2, r0, #28
 8001bb8:	211a      	movs	r1, #26
 8001bba:	4351      	muls	r1, r2
 8001bbc:	4842      	ldr	r0, [pc, #264]	@ (8001cc8 <.text_15>)
 8001bbe:	1820      	adds	r0, r4, r0
 8001bc0:	8843      	ldrh	r3, [r0, #2]
 8001bc2:	4299      	cmp	r1, r3
 8001bc4:	da01      	bge.n	8001bca <PE_SubStateMachine_ExtendedMessages+0x13e>
 8001bc6:	2a0a      	cmp	r2, #10
 8001bc8:	d301      	bcc.n	8001bce <PE_SubStateMachine_ExtendedMessages+0x142>
 8001bca:	7466      	strb	r6, [r4, #17]
 8001bcc:	e01d      	b.n	8001c0a <PE_SubStateMachine_ExtendedMessages+0x17e>
 8001bce:	1a5a      	subs	r2, r3, r1
 8001bd0:	2a1a      	cmp	r2, #26
 8001bd2:	d202      	bcs.n	8001bda <PE_SubStateMachine_ExtendedMessages+0x14e>
 8001bd4:	1a5b      	subs	r3, r3, r1
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	e000      	b.n	8001bdc <PE_SubStateMachine_ExtendedMessages+0x150>
 8001bda:	231a      	movs	r3, #26
 8001bdc:	2200      	movs	r2, #0
 8001bde:	e006      	b.n	8001bee <PE_SubStateMachine_ExtendedMessages+0x162>
 8001be0:	4e3b      	ldr	r6, [pc, #236]	@ (8001cd0 <.text_17>)
 8001be2:	19a6      	adds	r6, r4, r6
 8001be4:	188f      	adds	r7, r1, r2
 8001be6:	5df6      	ldrb	r6, [r6, r7]
 8001be8:	9f00      	ldr	r7, [sp, #0]
 8001bea:	54be      	strb	r6, [r7, r2]
 8001bec:	1c52      	adds	r2, r2, #1
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d3f6      	bcc.n	8001be0 <PE_SubStateMachine_ExtendedMessages+0x154>
 8001bf2:	4934      	ldr	r1, [pc, #208]	@ (8001cc4 <.text_14>)
 8001bf4:	1863      	adds	r3, r4, r1
 8001bf6:	8842      	ldrh	r2, [r0, #2]
 8001bf8:	4836      	ldr	r0, [pc, #216]	@ (8001cd4 <.text_18>)
 8001bfa:	5a20      	ldrh	r0, [r4, r0]
 8001bfc:	0440      	lsls	r0, r0, #17
 8001bfe:	0f01      	lsrs	r1, r0, #28
 8001c00:	7c20      	ldrb	r0, [r4, #16]
 8001c02:	f004 fba8 	bl	8006356 <USBPD_PRL_PrepareExtendedTxChunkSending>
 8001c06:	2035      	movs	r0, #53	@ 0x35
 8001c08:	7460      	strb	r0, [r4, #17]
 8001c0a:	2700      	movs	r7, #0
 8001c0c:	e053      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c0e:	6960      	ldr	r0, [r4, #20]
 8001c10:	0681      	lsls	r1, r0, #26
 8001c12:	0fc9      	lsrs	r1, r1, #31
 8001c14:	d001      	beq.n	8001c1a <PE_SubStateMachine_ExtendedMessages+0x18e>
 8001c16:	2036      	movs	r0, #54	@ 0x36
 8001c18:	e000      	b.n	8001c1c <PE_SubStateMachine_ExtendedMessages+0x190>
 8001c1a:	2003      	movs	r0, #3
 8001c1c:	492a      	ldr	r1, [pc, #168]	@ (8001cc8 <.text_15>)
 8001c1e:	1866      	adds	r6, r4, r1
 8001c20:	9502      	str	r5, [sp, #8]
 8001c22:	9001      	str	r0, [sp, #4]
 8001c24:	8870      	ldrh	r0, [r6, #2]
 8001c26:	9000      	str	r0, [sp, #0]
 8001c28:	4826      	ldr	r0, [pc, #152]	@ (8001cc4 <.text_14>)
 8001c2a:	1823      	adds	r3, r4, r0
 8001c2c:	3809      	subs	r0, #9
 8001c2e:	1820      	adds	r0, r4, r0
 8001c30:	78c2      	ldrb	r2, [r0, #3]
 8001c32:	2030      	movs	r0, #48	@ 0x30
 8001c34:	5c21      	ldrb	r1, [r4, r0]
 8001c36:	0020      	movs	r0, r4
 8001c38:	f7ff fefc 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001c3c:	8035      	strh	r5, [r6, #0]
 8001c3e:	e03a      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c40:	83e2      	strh	r2, [r4, #30]
 8001c42:	271b      	movs	r7, #27
 8001c44:	e004      	b.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001c46:	8be0      	ldrh	r0, [r4, #30]
 8001c48:	020b      	lsls	r3, r1, #8
 8001c4a:	4298      	cmp	r0, r3
 8001c4c:	d102      	bne.n	8001c54 <PE_SubStateMachine_ExtendedMessages+0x1c8>
 8001c4e:	200f      	movs	r0, #15
 8001c50:	7460      	strb	r0, [r4, #17]
 8001c52:	e030      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c54:	83e2      	strh	r2, [r4, #30]
 8001c56:	271b      	movs	r7, #27
 8001c58:	481a      	ldr	r0, [pc, #104]	@ (8001cc4 <.text_14>)
 8001c5a:	1825      	adds	r5, r4, r0
 8001c5c:	0029      	movs	r1, r5
 8001c5e:	7c20      	ldrb	r0, [r4, #16]
 8001c60:	f004 fba1 	bl	80063a6 <USBPD_PRL_PrepareChunkRequest>
 8001c64:	6860      	ldr	r0, [r4, #4]
 8001c66:	6800      	ldr	r0, [r0, #0]
 8001c68:	04c1      	lsls	r1, r0, #19
 8001c6a:	0fc9      	lsrs	r1, r1, #31
 8001c6c:	d012      	beq.n	8001c94 <PE_SubStateMachine_ExtendedMessages+0x208>
 8001c6e:	2000      	movs	r0, #0
 8001c70:	9001      	str	r0, [sp, #4]
 8001c72:	2006      	movs	r0, #6
 8001c74:	9000      	str	r0, [sp, #0]
 8001c76:	002b      	movs	r3, r5
 8001c78:	4816      	ldr	r0, [pc, #88]	@ (8001cd4 <.text_18>)
 8001c7a:	1820      	adds	r0, r4, r0
 8001c7c:	7880      	ldrb	r0, [r0, #2]
 8001c7e:	4669      	mov	r1, sp
 8001c80:	7a0a      	ldrb	r2, [r1, #8]
 8001c82:	4302      	orrs	r2, r0
 8001c84:	2030      	movs	r0, #48	@ 0x30
 8001c86:	5c21      	ldrb	r1, [r4, r0]
 8001c88:	7c20      	ldrb	r0, [r4, #16]
 8001c8a:	f003 fec3 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001c8e:	2803      	cmp	r0, #3
 8001c90:	d0e8      	beq.n	8001c64 <PE_SubStateMachine_ExtendedMessages+0x1d8>
 8001c92:	e002      	b.n	8001c9a <PE_SubStateMachine_ExtendedMessages+0x20e>
 8001c94:	2011      	movs	r0, #17
 8001c96:	7460      	strb	r0, [r4, #17]
 8001c98:	2010      	movs	r0, #16
 8001c9a:	2139      	movs	r1, #57	@ 0x39
 8001c9c:	9100      	str	r1, [sp, #0]
 8001c9e:	0003      	movs	r3, r0
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2030      	movs	r0, #48	@ 0x30
 8001ca4:	5c21      	ldrb	r1, [r4, r0]
 8001ca6:	0020      	movs	r0, r4
 8001ca8:	f000 f9b4 	bl	8002014 <PE_CheckSendMessageStatus>
 8001cac:	e003      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001cae:	7466      	strb	r6, [r4, #17]
 8001cb0:	2700      	movs	r7, #0
 8001cb2:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <.text_15>)
 8001cb4:	5225      	strh	r5, [r4, r0]
 8001cb6:	0038      	movs	r0, r7
 8001cb8:	b005      	add	sp, #20
 8001cba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001cbc <.text_12>:
 8001cbc:	00000267 	.word	0x00000267

08001cc0 <.text_13>:
 8001cc0:	0000801b 	.word	0x0000801b

08001cc4 <.text_14>:
 8001cc4:	00000263 	.word	0x00000263

08001cc8 <.text_15>:
 8001cc8:	0000048e 	.word	0x0000048e

08001ccc <.text_16>:
 8001ccc:	00000387 	.word	0x00000387

08001cd0 <.text_17>:
 8001cd0:	00000385 	.word	0x00000385

08001cd4 <.text_18>:
 8001cd4:	0000025a 	.word	0x0000025a

08001cd8 <PE_ManageRXEvent>:
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	2130      	movs	r1, #48	@ 0x30
 8001cdc:	5c41      	ldrb	r1, [r0, r1]
 8001cde:	2231      	movs	r2, #49	@ 0x31
 8001ce0:	5481      	strb	r1, [r0, r2]
 8001ce2:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 8001ce4:	0bca      	lsrs	r2, r1, #15
 8001ce6:	d002      	beq.n	8001cee <PE_ManageRXEvent+0x16>
 8001ce8:	f7ff fdae 	bl	8001848 <PE_Check_ExtendedMessage>
 8001cec:	bd01      	pop	{r0, pc}
 8001cee:	22f0      	movs	r2, #240	@ 0xf0
 8001cf0:	0212      	lsls	r2, r2, #8
 8001cf2:	400a      	ands	r2, r1
 8001cf4:	d102      	bne.n	8001cfc <PE_ManageRXEvent+0x24>
 8001cf6:	f000 f805 	bl	8001d04 <PE_Check_ControlMessage>
 8001cfa:	bd01      	pop	{r0, pc}
 8001cfc:	f000 f8e5 	bl	8001eca <PE_Check_DataMessage>
 8001d00:	bd01      	pop	{r0, pc}
	...

08001d04 <PE_Check_ControlMessage>:
 8001d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d06:	0004      	movs	r4, r0
 8001d08:	272a      	movs	r7, #42	@ 0x2a
 8001d0a:	2603      	movs	r6, #3
 8001d0c:	2501      	movs	r5, #1
 8001d0e:	200b      	movs	r0, #11
 8001d10:	2134      	movs	r1, #52	@ 0x34
 8001d12:	5c61      	ldrb	r1, [r4, r1]
 8001d14:	06c9      	lsls	r1, r1, #27
 8001d16:	0ec9      	lsrs	r1, r1, #27
 8001d18:	1e49      	subs	r1, r1, #1
 8001d1a:	2917      	cmp	r1, #23
 8001d1c:	d900      	bls.n	8001d20 <PE_Check_ControlMessage+0x1c>
 8001d1e:	e0c7      	b.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001d20:	a201      	add	r2, pc, #4	@ (adr r2, 8001d28 <PE_Check_ControlMessage+0x24>)
 8001d22:	5c52      	ldrb	r2, [r2, r1]
 8001d24:	0052      	lsls	r2, r2, #1
 8001d26:	4497      	add	pc, r2
 8001d28:	c0c00bcb 	.word	0xc0c00bcb
 8001d2c:	5b22c020 	.word	0x5b22c020
 8001d30:	c0413449 	.word	0xc0413449
 8001d34:	bec3c319 	.word	0xbec3c319
 8001d38:	9fb7936f 	.word	0x9fb7936f
 8001d3c:	bac383b0 	.word	0xbac383b0
 8001d40:	6860      	ldr	r0, [r4, #4]
 8001d42:	6800      	ldr	r0, [r0, #0]
 8001d44:	0880      	lsrs	r0, r0, #2
 8001d46:	4005      	ands	r5, r0
 8001d48:	d000      	beq.n	8001d4c <PE_Check_ControlMessage+0x48>
 8001d4a:	e0b9      	b.n	8001ec0 <PE_Check_ControlMessage+0x1bc>
 8001d4c:	2002      	movs	r0, #2
 8001d4e:	7720      	strb	r0, [r4, #28]
 8001d50:	212b      	movs	r1, #43	@ 0x2b
 8001d52:	7c20      	ldrb	r0, [r4, #16]
 8001d54:	f7fe fcc8 	bl	80006e8 <USBPD_PE_Notification>
 8001d58:	2098      	movs	r0, #152	@ 0x98
 8001d5a:	e0a7      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d5c:	7726      	strb	r6, [r4, #28]
 8001d5e:	2132      	movs	r1, #50	@ 0x32
 8001d60:	7c20      	ldrb	r0, [r4, #16]
 8001d62:	f7fe fcc1 	bl	80006e8 <USBPD_PE_Notification>
 8001d66:	2010      	movs	r0, #16
 8001d68:	e0a0      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d6a:	2133      	movs	r1, #51	@ 0x33
 8001d6c:	e09c      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001d6e:	2006      	movs	r0, #6
 8001d70:	7720      	strb	r0, [r4, #28]
 8001d72:	6860      	ldr	r0, [r4, #4]
 8001d74:	6800      	ldr	r0, [r0, #0]
 8001d76:	0881      	lsrs	r1, r0, #2
 8001d78:	4029      	ands	r1, r5
 8001d7a:	d104      	bne.n	8001d86 <PE_Check_ControlMessage+0x82>
 8001d7c:	6821      	ldr	r1, [r4, #0]
 8001d7e:	6849      	ldr	r1, [r1, #4]
 8001d80:	08c9      	lsrs	r1, r1, #3
 8001d82:	4029      	ands	r1, r5
 8001d84:	d039      	beq.n	8001dfa <PE_Check_ControlMessage+0xf6>
 8001d86:	210c      	movs	r1, #12
 8001d88:	7c20      	ldrb	r0, [r4, #16]
 8001d8a:	f7fe fcad 	bl	80006e8 <USBPD_PE_Notification>
 8001d8e:	204c      	movs	r0, #76	@ 0x4c
 8001d90:	e08c      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d92:	6820      	ldr	r0, [r4, #0]
 8001d94:	6840      	ldr	r0, [r0, #4]
 8001d96:	08c0      	lsrs	r0, r0, #3
 8001d98:	4028      	ands	r0, r5
 8001d9a:	d00a      	beq.n	8001db2 <PE_Check_ControlMessage+0xae>
 8001d9c:	2008      	movs	r0, #8
 8001d9e:	7720      	strb	r0, [r4, #28]
 8001da0:	213c      	movs	r1, #60	@ 0x3c
 8001da2:	7c20      	ldrb	r0, [r4, #16]
 8001da4:	f7fe fca0 	bl	80006e8 <USBPD_PE_Notification>
 8001da8:	2022      	movs	r0, #34	@ 0x22
 8001daa:	e07f      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dac:	68a0      	ldr	r0, [r4, #8]
 8001dae:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8001db0:	2800      	cmp	r0, #0
 8001db2:	d07d      	beq.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001db4:	2011      	movs	r0, #17
 8001db6:	7720      	strb	r0, [r4, #28]
 8001db8:	209d      	movs	r0, #157	@ 0x9d
 8001dba:	e077      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dbc:	2123      	movs	r1, #35	@ 0x23
 8001dbe:	7c20      	ldrb	r0, [r4, #16]
 8001dc0:	f7fe fc92 	bl	80006e8 <USBPD_PE_Notification>
 8001dc4:	6960      	ldr	r0, [r4, #20]
 8001dc6:	05c0      	lsls	r0, r0, #23
 8001dc8:	0f40      	lsrs	r0, r0, #29
 8001dca:	d001      	beq.n	8001dd0 <PE_Check_ControlMessage+0xcc>
 8001dcc:	200f      	movs	r0, #15
 8001dce:	e06d      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dd0:	68a0      	ldr	r0, [r4, #8]
 8001dd2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	d06b      	beq.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001dd8:	2010      	movs	r0, #16
 8001dda:	7720      	strb	r0, [r4, #28]
 8001ddc:	2093      	movs	r0, #147	@ 0x93
 8001dde:	e065      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001de0:	6860      	ldr	r0, [r4, #4]
 8001de2:	6800      	ldr	r0, [r0, #0]
 8001de4:	0541      	lsls	r1, r0, #21
 8001de6:	0f49      	lsrs	r1, r1, #29
 8001de8:	2903      	cmp	r1, #3
 8001dea:	d163      	bne.n	8001eb4 <PE_Check_ControlMessage+0x1b0>
 8001dec:	0881      	lsrs	r1, r0, #2
 8001dee:	4029      	ands	r1, r5
 8001df0:	d004      	beq.n	8001dfc <PE_Check_ControlMessage+0xf8>
 8001df2:	6821      	ldr	r1, [r4, #0]
 8001df4:	6849      	ldr	r1, [r1, #4]
 8001df6:	08c9      	lsrs	r1, r1, #3
 8001df8:	4029      	ands	r1, r5
 8001dfa:	d05b      	beq.n	8001eb4 <PE_Check_ControlMessage+0x1b0>
 8001dfc:	2007      	movs	r0, #7
 8001dfe:	7720      	strb	r0, [r4, #28]
 8001e00:	201d      	movs	r0, #29
 8001e02:	7460      	strb	r0, [r4, #17]
 8001e04:	2106      	movs	r1, #6
 8001e06:	e04f      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e08:	6820      	ldr	r0, [r4, #0]
 8001e0a:	8901      	ldrh	r1, [r0, #8]
 8001e0c:	08c9      	lsrs	r1, r1, #3
 8001e0e:	4229      	tst	r1, r5
 8001e10:	d053      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e12:	6861      	ldr	r1, [r4, #4]
 8001e14:	6809      	ldr	r1, [r1, #0]
 8001e16:	0889      	lsrs	r1, r1, #2
 8001e18:	4029      	ands	r1, r5
 8001e1a:	d103      	bne.n	8001e24 <PE_Check_ControlMessage+0x120>
 8001e1c:	6840      	ldr	r0, [r0, #4]
 8001e1e:	08c0      	lsrs	r0, r0, #3
 8001e20:	4028      	ands	r0, r5
 8001e22:	d04a      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e24:	200a      	movs	r0, #10
 8001e26:	7720      	strb	r0, [r4, #28]
 8001e28:	2063      	movs	r0, #99	@ 0x63
 8001e2a:	7460      	strb	r0, [r4, #17]
 8001e2c:	2146      	movs	r1, #70	@ 0x46
 8001e2e:	e03b      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e30:	6860      	ldr	r0, [r4, #4]
 8001e32:	6800      	ldr	r0, [r0, #0]
 8001e34:	0880      	lsrs	r0, r0, #2
 8001e36:	4028      	ands	r0, r5
 8001e38:	d004      	beq.n	8001e44 <PE_Check_ControlMessage+0x140>
 8001e3a:	6820      	ldr	r0, [r4, #0]
 8001e3c:	6840      	ldr	r0, [r0, #4]
 8001e3e:	08c0      	lsrs	r0, r0, #3
 8001e40:	4028      	ands	r0, r5
 8001e42:	d03a      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e44:	205f      	movs	r0, #95	@ 0x5f
 8001e46:	7720      	strb	r0, [r4, #28]
 8001e48:	2064      	movs	r0, #100	@ 0x64
 8001e4a:	7460      	strb	r0, [r4, #17]
 8001e4c:	2160      	movs	r1, #96	@ 0x60
 8001e4e:	e02b      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e50:	6821      	ldr	r1, [r4, #0]
 8001e52:	8909      	ldrh	r1, [r1, #8]
 8001e54:	0949      	lsrs	r1, r1, #5
 8001e56:	4229      	tst	r1, r5
 8001e58:	d02f      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e5a:	7720      	strb	r0, [r4, #28]
 8001e5c:	214d      	movs	r1, #77	@ 0x4d
 8001e5e:	7c20      	ldrb	r0, [r4, #16]
 8001e60:	f7fe fc42 	bl	80006e8 <USBPD_PE_Notification>
 8001e64:	2030      	movs	r0, #48	@ 0x30
 8001e66:	e021      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e68:	6821      	ldr	r1, [r4, #0]
 8001e6a:	8909      	ldrh	r1, [r1, #8]
 8001e6c:	0889      	lsrs	r1, r1, #2
 8001e6e:	4229      	tst	r1, r5
 8001e70:	d023      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e72:	7720      	strb	r0, [r4, #28]
 8001e74:	2149      	movs	r1, #73	@ 0x49
 8001e76:	7c20      	ldrb	r0, [r4, #16]
 8001e78:	f7fe fc36 	bl	80006e8 <USBPD_PE_Notification>
 8001e7c:	6860      	ldr	r0, [r4, #4]
 8001e7e:	6800      	ldr	r0, [r0, #0]
 8001e80:	0880      	lsrs	r0, r0, #2
 8001e82:	4005      	ands	r5, r0
 8001e84:	d011      	beq.n	8001eaa <PE_Check_ControlMessage+0x1a6>
 8001e86:	202d      	movs	r0, #45	@ 0x2d
 8001e88:	e010      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e8a:	6820      	ldr	r0, [r4, #0]
 8001e8c:	8900      	ldrh	r0, [r0, #8]
 8001e8e:	09c0      	lsrs	r0, r0, #7
 8001e90:	4228      	tst	r0, r5
 8001e92:	d012      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e94:	202f      	movs	r0, #47	@ 0x2f
 8001e96:	e009      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e98:	2009      	movs	r0, #9
 8001e9a:	7720      	strb	r0, [r4, #28]
 8001e9c:	e00d      	b.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e9e:	200f      	movs	r0, #15
 8001ea0:	7720      	strb	r0, [r4, #28]
 8001ea2:	204b      	movs	r0, #75	@ 0x4b
 8001ea4:	e002      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001ea6:	2159      	movs	r1, #89	@ 0x59
 8001ea8:	e00b      	b.n	8001ec2 <.text_21>
 8001eaa:	2011      	movs	r0, #17
 8001eac:	7460      	strb	r0, [r4, #17]
 8001eae:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001eb0:	6860      	ldr	r0, [r4, #4]
 8001eb2:	6800      	ldr	r0, [r0, #0]
 8001eb4:	4006      	ands	r6, r0
 8001eb6:	2e02      	cmp	r6, #2
 8001eb8:	d101      	bne.n	8001ebe <PE_Check_ControlMessage+0x1ba>
 8001eba:	7465      	strb	r5, [r4, #17]
 8001ebc:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001ebe:	7467      	strb	r7, [r4, #17]
 8001ec0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001ec2 <.text_21>:
 8001ec2:	7c20      	ldrb	r0, [r4, #16]
 8001ec4:	f7fe fc10 	bl	80006e8 <USBPD_PE_Notification>
 8001ec8:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001eca <PE_Check_DataMessage>:
 8001eca:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001ecc:	0004      	movs	r4, r0
 8001ece:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001ed0:	2501      	movs	r5, #1
 8001ed2:	2603      	movs	r6, #3
 8001ed4:	2700      	movs	r7, #0
 8001ed6:	06c1      	lsls	r1, r0, #27
 8001ed8:	0ec9      	lsrs	r1, r1, #27
 8001eda:	2901      	cmp	r1, #1
 8001edc:	d029      	beq.n	8001f32 <PE_Check_DataMessage+0x68>
 8001ede:	2902      	cmp	r1, #2
 8001ee0:	d00b      	beq.n	8001efa <PE_Check_DataMessage+0x30>
 8001ee2:	2903      	cmp	r1, #3
 8001ee4:	d03d      	beq.n	8001f62 <PE_Check_DataMessage+0x98>
 8001ee6:	2906      	cmp	r1, #6
 8001ee8:	d079      	beq.n	8001fde <PE_Check_DataMessage+0x114>
 8001eea:	2907      	cmp	r1, #7
 8001eec:	d100      	bne.n	8001ef0 <PE_Check_DataMessage+0x26>
 8001eee:	e085      	b.n	8001ffc <PE_Check_DataMessage+0x132>
 8001ef0:	290a      	cmp	r1, #10
 8001ef2:	d078      	beq.n	8001fe6 <PE_Check_DataMessage+0x11c>
 8001ef4:	290f      	cmp	r1, #15
 8001ef6:	d06e      	beq.n	8001fd6 <PE_Check_DataMessage+0x10c>
 8001ef8:	e089      	b.n	800200e <PE_Check_DataMessage+0x144>
 8001efa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001efc:	7881      	ldrb	r1, [r0, #2]
 8001efe:	78c2      	ldrb	r2, [r0, #3]
 8001f00:	0212      	lsls	r2, r2, #8
 8001f02:	1889      	adds	r1, r1, r2
 8001f04:	7902      	ldrb	r2, [r0, #4]
 8001f06:	0412      	lsls	r2, r2, #16
 8001f08:	1889      	adds	r1, r1, r2
 8001f0a:	7940      	ldrb	r0, [r0, #5]
 8001f0c:	0600      	lsls	r0, r0, #24
 8001f0e:	1808      	adds	r0, r1, r0
 8001f10:	9000      	str	r0, [sp, #0]
 8001f12:	6860      	ldr	r0, [r4, #4]
 8001f14:	6800      	ldr	r0, [r0, #0]
 8001f16:	0880      	lsrs	r0, r0, #2
 8001f18:	4028      	ands	r0, r5
 8001f1a:	d07a      	beq.n	8002012 <PE_Check_DataMessage+0x148>
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	466a      	mov	r2, sp
 8001f20:	2106      	movs	r1, #6
 8001f22:	7c20      	ldrb	r0, [r4, #16]
 8001f24:	68a6      	ldr	r6, [r4, #8]
 8001f26:	69b6      	ldr	r6, [r6, #24]
 8001f28:	47b0      	blx	r6
 8001f2a:	7725      	strb	r5, [r4, #28]
 8001f2c:	84a7      	strh	r7, [r4, #36]	@ 0x24
 8001f2e:	2009      	movs	r0, #9
 8001f30:	e06e      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001f32:	6861      	ldr	r1, [r4, #4]
 8001f34:	6809      	ldr	r1, [r1, #0]
 8001f36:	0889      	lsrs	r1, r1, #2
 8001f38:	400d      	ands	r5, r1
 8001f3a:	d16a      	bne.n	8002012 <PE_Check_DataMessage+0x148>
 8001f3c:	0980      	lsrs	r0, r0, #6
 8001f3e:	4006      	ands	r6, r0
 8001f40:	0031      	movs	r1, r6
 8001f42:	7c20      	ldrb	r0, [r4, #16]
 8001f44:	f7fe ff8a 	bl	8000e5c <PE_ExtRevisionInteroperability>
 8001f48:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001f4a:	0440      	lsls	r0, r0, #17
 8001f4c:	0f40      	lsrs	r0, r0, #29
 8001f4e:	0083      	lsls	r3, r0, #2
 8001f50:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001f52:	1c82      	adds	r2, r0, #2
 8001f54:	2104      	movs	r1, #4
 8001f56:	7c20      	ldrb	r0, [r4, #16]
 8001f58:	68a5      	ldr	r5, [r4, #8]
 8001f5a:	69ad      	ldr	r5, [r5, #24]
 8001f5c:	47a8      	blx	r5
 8001f5e:	2044      	movs	r0, #68	@ 0x44
 8001f60:	e056      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001f62:	9701      	str	r7, [sp, #4]
 8001f64:	9700      	str	r7, [sp, #0]
 8001f66:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001f68:	7881      	ldrb	r1, [r0, #2]
 8001f6a:	78c2      	ldrb	r2, [r0, #3]
 8001f6c:	0212      	lsls	r2, r2, #8
 8001f6e:	1889      	adds	r1, r1, r2
 8001f70:	7902      	ldrb	r2, [r0, #4]
 8001f72:	0412      	lsls	r2, r2, #16
 8001f74:	1889      	adds	r1, r1, r2
 8001f76:	7940      	ldrb	r0, [r0, #5]
 8001f78:	0600      	lsls	r0, r0, #24
 8001f7a:	180d      	adds	r5, r1, r0
 8001f7c:	466b      	mov	r3, sp
 8001f7e:	aa01      	add	r2, sp, #4
 8001f80:	2103      	movs	r1, #3
 8001f82:	7c20      	ldrb	r0, [r4, #16]
 8001f84:	68a7      	ldr	r7, [r4, #8]
 8001f86:	697f      	ldr	r7, [r7, #20]
 8001f88:	47b8      	blx	r7
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	9800      	ldr	r0, [sp, #0]
 8001f8e:	f7ff fb91 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001f92:	2800      	cmp	r0, #0
 8001f94:	d11d      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001f96:	6860      	ldr	r0, [r4, #4]
 8001f98:	6800      	ldr	r0, [r0, #0]
 8001f9a:	0540      	lsls	r0, r0, #21
 8001f9c:	0f40      	lsrs	r0, r0, #29
 8001f9e:	2803      	cmp	r0, #3
 8001fa0:	d117      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001fa2:	9801      	ldr	r0, [sp, #4]
 8001fa4:	4938      	ldr	r1, [pc, #224]	@ (8002088 <.text_24>)
 8001fa6:	4288      	cmp	r0, r1
 8001fa8:	d113      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001faa:	0f28      	lsrs	r0, r5, #28
 8001fac:	2805      	cmp	r0, #5
 8001fae:	d00e      	beq.n	8001fce <PE_Check_DataMessage+0x104>
 8001fb0:	2808      	cmp	r0, #8
 8001fb2:	d00a      	beq.n	8001fca <PE_Check_DataMessage+0x100>
 8001fb4:	2809      	cmp	r0, #9
 8001fb6:	d003      	beq.n	8001fc0 <PE_Check_DataMessage+0xf6>
 8001fb8:	280a      	cmp	r0, #10
 8001fba:	d12a      	bne.n	8002012 <PE_Check_DataMessage+0x148>
 8001fbc:	2166      	movs	r1, #102	@ 0x66
 8001fbe:	e000      	b.n	8001fc2 <PE_Check_DataMessage+0xf8>
 8001fc0:	2165      	movs	r1, #101	@ 0x65
 8001fc2:	7c20      	ldrb	r0, [r4, #16]
 8001fc4:	f7fe fb90 	bl	80006e8 <USBPD_PE_Notification>
 8001fc8:	e003      	b.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001fca:	2029      	movs	r0, #41	@ 0x29
 8001fcc:	e020      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001fce:	2027      	movs	r0, #39	@ 0x27
 8001fd0:	e01e      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001fd2:	7466      	strb	r6, [r4, #17]
 8001fd4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001fd6:	0020      	movs	r0, r4
 8001fd8:	f003 fabe 	bl	8005558 <PE_Check_DataMessageVDM>
 8001fdc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001fde:	6820      	ldr	r0, [r4, #0]
 8001fe0:	8900      	ldrh	r0, [r0, #8]
 8001fe2:	0900      	lsrs	r0, r0, #4
 8001fe4:	4228      	tst	r0, r5
 8001fe6:	d010      	beq.n	800200a <PE_Check_DataMessage+0x140>
 8001fe8:	2304      	movs	r3, #4
 8001fea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001fec:	1c82      	adds	r2, r0, #2
 8001fee:	210b      	movs	r1, #11
 8001ff0:	7c20      	ldrb	r0, [r4, #16]
 8001ff2:	68a5      	ldr	r5, [r4, #8]
 8001ff4:	69ad      	ldr	r5, [r5, #24]
 8001ff6:	47a8      	blx	r5
 8001ff8:	202c      	movs	r0, #44	@ 0x2c
 8001ffa:	e009      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001ffc:	6820      	ldr	r0, [r4, #0]
 8001ffe:	8900      	ldrh	r0, [r0, #8]
 8002000:	0a00      	lsrs	r0, r0, #8
 8002002:	4228      	tst	r0, r5
 8002004:	d001      	beq.n	800200a <PE_Check_DataMessage+0x140>
 8002006:	203d      	movs	r0, #61	@ 0x3d
 8002008:	e002      	b.n	8002010 <PE_Check_DataMessage+0x146>
 800200a:	7465      	strb	r5, [r4, #17]
 800200c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800200e:	2011      	movs	r0, #17
 8002010:	7460      	strb	r0, [r4, #17]
 8002012:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08002014 <PE_CheckSendMessageStatus>:
 8002014:	b510      	push	{r4, lr}
 8002016:	000c      	movs	r4, r1
 8002018:	2110      	movs	r1, #16
 800201a:	2b05      	cmp	r3, #5
 800201c:	d006      	beq.n	800202c <PE_CheckSendMessageStatus+0x18>
 800201e:	2b06      	cmp	r3, #6
 8002020:	d00e      	beq.n	8002040 <PE_CheckSendMessageStatus+0x2c>
 8002022:	2b07      	cmp	r3, #7
 8002024:	d011      	beq.n	800204a <PE_CheckSendMessageStatus+0x36>
 8002026:	2b09      	cmp	r3, #9
 8002028:	d008      	beq.n	800203c <PE_CheckSendMessageStatus+0x28>
 800202a:	e02a      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800202c:	9902      	ldr	r1, [sp, #8]
 800202e:	7441      	strb	r1, [r0, #17]
 8002030:	6941      	ldr	r1, [r0, #20]
 8002032:	4a16      	ldr	r2, [pc, #88]	@ (800208c <.text_25>)
 8002034:	400a      	ands	r2, r1
 8002036:	6142      	str	r2, [r0, #20]
 8002038:	2100      	movs	r1, #0
 800203a:	e022      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800203c:	2109      	movs	r1, #9
 800203e:	e020      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 8002040:	6942      	ldr	r2, [r0, #20]
 8002042:	024b      	lsls	r3, r1, #9
 8002044:	4313      	orrs	r3, r2
 8002046:	6143      	str	r3, [r0, #20]
 8002048:	e01b      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800204a:	2c00      	cmp	r4, #0
 800204c:	d005      	beq.n	800205a <PE_CheckSendMessageStatus+0x46>
 800204e:	2a01      	cmp	r2, #1
 8002050:	d101      	bne.n	8002056 <PE_CheckSendMessageStatus+0x42>
 8002052:	2299      	movs	r2, #153	@ 0x99
 8002054:	e014      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 8002056:	2107      	movs	r1, #7
 8002058:	e013      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800205a:	6844      	ldr	r4, [r0, #4]
 800205c:	6824      	ldr	r4, [r4, #0]
 800205e:	0a24      	lsrs	r4, r4, #8
 8002060:	4023      	ands	r3, r4
 8002062:	2b04      	cmp	r3, #4
 8002064:	d003      	beq.n	800206e <PE_CheckSendMessageStatus+0x5a>
 8002066:	2a01      	cmp	r2, #1
 8002068:	d109      	bne.n	800207e <PE_CheckSendMessageStatus+0x6a>
 800206a:	220f      	movs	r2, #15
 800206c:	e008      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 800206e:	2a00      	cmp	r2, #0
 8002070:	d1fb      	bne.n	800206a <PE_CheckSendMessageStatus+0x56>
 8002072:	6882      	ldr	r2, [r0, #8]
 8002074:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002076:	2a00      	cmp	r2, #0
 8002078:	d0f7      	beq.n	800206a <PE_CheckSendMessageStatus+0x56>
 800207a:	2292      	movs	r2, #146	@ 0x92
 800207c:	e000      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 800207e:	2211      	movs	r2, #17
 8002080:	7442      	strb	r2, [r0, #17]
 8002082:	0008      	movs	r0, r1
 8002084:	bd10      	pop	{r4, pc}
	...

08002088 <.text_24>:
 8002088:	00001388 	.word	0x00001388

0800208c <.text_25>:
 800208c:	ffffbfff 	.word	0xffffbfff

08002090 <USBPD_PE_StateMachine_SNK>:
 8002090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002092:	b08c      	sub	sp, #48	@ 0x30
 8002094:	0004      	movs	r4, r0
 8002096:	4828      	ldr	r0, [pc, #160]	@ (8002138 <USBPD_PE_StateMachine_SNK+0xa8>)
 8002098:	00a1      	lsls	r1, r4, #2
 800209a:	5845      	ldr	r5, [r0, r1]
 800209c:	7c68      	ldrb	r0, [r5, #17]
 800209e:	2848      	cmp	r0, #72	@ 0x48
 80020a0:	d133      	bne.n	800210a <USBPD_PE_StateMachine_SNK+0x7a>
 80020a2:	0028      	movs	r0, r5
 80020a4:	f7fe fe72 	bl	8000d8c <PE_Reset_ZI>
 80020a8:	0028      	movs	r0, r5
 80020aa:	f7fe fea5 	bl	8000df8 <PE_Reset_Counter>
 80020ae:	6828      	ldr	r0, [r5, #0]
 80020b0:	7900      	ldrb	r0, [r0, #4]
 80020b2:	0783      	lsls	r3, r0, #30
 80020b4:	0f9b      	lsrs	r3, r3, #30
 80020b6:	2200      	movs	r2, #0
 80020b8:	2100      	movs	r1, #0
 80020ba:	7c28      	ldrb	r0, [r5, #16]
 80020bc:	f003 fc35 	bl	800592a <USBPD_PRL_SetHeader>
 80020c0:	6868      	ldr	r0, [r5, #4]
 80020c2:	6801      	ldr	r1, [r0, #0]
 80020c4:	2208      	movs	r2, #8
 80020c6:	4391      	bics	r1, r2
 80020c8:	6001      	str	r1, [r0, #0]
 80020ca:	6868      	ldr	r0, [r5, #4]
 80020cc:	6801      	ldr	r1, [r0, #0]
 80020ce:	2203      	movs	r2, #3
 80020d0:	4391      	bics	r1, r2
 80020d2:	682a      	ldr	r2, [r5, #0]
 80020d4:	7912      	ldrb	r2, [r2, #4]
 80020d6:	0792      	lsls	r2, r2, #30
 80020d8:	0f92      	lsrs	r2, r2, #30
 80020da:	430a      	orrs	r2, r1
 80020dc:	6002      	str	r2, [r0, #0]
 80020de:	2101      	movs	r1, #1
 80020e0:	7c28      	ldrb	r0, [r5, #16]
 80020e2:	f003 fc93 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80020e6:	7c28      	ldrb	r0, [r5, #16]
 80020e8:	f003 fefc 	bl	8005ee4 <USBPD_PRL_Reset>
 80020ec:	203e      	movs	r0, #62	@ 0x3e
 80020ee:	7468      	strb	r0, [r5, #17]
 80020f0:	7ca9      	ldrb	r1, [r5, #18]
 80020f2:	293e      	cmp	r1, #62	@ 0x3e
 80020f4:	d009      	beq.n	800210a <USBPD_PE_StateMachine_SNK+0x7a>
 80020f6:	74a8      	strb	r0, [r5, #18]
 80020f8:	2000      	movs	r0, #0
 80020fa:	9000      	str	r0, [sp, #0]
 80020fc:	2300      	movs	r3, #0
 80020fe:	223e      	movs	r2, #62	@ 0x3e
 8002100:	7c29      	ldrb	r1, [r5, #16]
 8002102:	2004      	movs	r0, #4
 8002104:	4eb1      	ldr	r6, [pc, #708]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002106:	6836      	ldr	r6, [r6, #0]
 8002108:	47b0      	blx	r6
 800210a:	6968      	ldr	r0, [r5, #20]
 800210c:	0341      	lsls	r1, r0, #13
 800210e:	0fc9      	lsrs	r1, r1, #31
 8002110:	d006      	beq.n	8002120 <USBPD_PE_StateMachine_SNK+0x90>
 8002112:	49af      	ldr	r1, [pc, #700]	@ (80023d0 <__iar_annotation$$branch+0x8>)
 8002114:	4001      	ands	r1, r0
 8002116:	6169      	str	r1, [r5, #20]
 8002118:	2164      	movs	r1, #100	@ 0x64
 800211a:	7c28      	ldrb	r0, [r5, #16]
 800211c:	f7fe fae4 	bl	80006e8 <USBPD_PE_Notification>
 8002120:	0028      	movs	r0, r5
 8002122:	f7fe fd15 	bl	8000b50 <PE_Get_RxEvent>
 8002126:	4669      	mov	r1, sp
 8002128:	7308      	strb	r0, [r1, #12]
 800212a:	4668      	mov	r0, sp
 800212c:	7b00      	ldrb	r0, [r0, #12]
 800212e:	2803      	cmp	r0, #3
 8002130:	d104      	bne.n	800213c <USBPD_PE_StateMachine_SNK+0xac>
 8002132:	2001      	movs	r0, #1
 8002134:	b00d      	add	sp, #52	@ 0x34
 8002136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002138:	2000027c 	.word	0x2000027c
 800213c:	4668      	mov	r0, sp
 800213e:	7344      	strb	r4, [r0, #13]
 8002140:	2402      	movs	r4, #2
 8002142:	6868      	ldr	r0, [r5, #4]
 8002144:	6800      	ldr	r0, [r0, #0]
 8002146:	04c1      	lsls	r1, r0, #19
 8002148:	0fc9      	lsrs	r1, r1, #31
 800214a:	d100      	bne.n	800214e <USBPD_PE_StateMachine_SNK+0xbe>
 800214c:	e148      	b.n	80023e0 <__iar_annotation$$branch+0x18>
 800214e:	6968      	ldr	r0, [r5, #20]
 8002150:	0381      	lsls	r1, r0, #14
 8002152:	0fc9      	lsrs	r1, r1, #31
 8002154:	d014      	beq.n	8002180 <USBPD_PE_StateMachine_SNK+0xf0>
 8002156:	21a7      	movs	r1, #167	@ 0xa7
 8002158:	7469      	strb	r1, [r5, #17]
 800215a:	4a9e      	ldr	r2, [pc, #632]	@ (80023d4 <__iar_annotation$$branch+0xc>)
 800215c:	4002      	ands	r2, r0
 800215e:	616a      	str	r2, [r5, #20]
 8002160:	2000      	movs	r0, #0
 8002162:	2232      	movs	r2, #50	@ 0x32
 8002164:	54a8      	strb	r0, [r5, r2]
 8002166:	7ca8      	ldrb	r0, [r5, #18]
 8002168:	28a7      	cmp	r0, #167	@ 0xa7
 800216a:	d02b      	beq.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 800216c:	74a9      	strb	r1, [r5, #18]
 800216e:	2000      	movs	r0, #0
 8002170:	9000      	str	r0, [sp, #0]
 8002172:	2300      	movs	r3, #0
 8002174:	22a7      	movs	r2, #167	@ 0xa7
 8002176:	7c29      	ldrb	r1, [r5, #16]
 8002178:	2004      	movs	r0, #4
 800217a:	4e94      	ldr	r6, [pc, #592]	@ (80023cc <__iar_annotation$$branch+0x4>)
 800217c:	6836      	ldr	r6, [r6, #0]
 800217e:	47b0      	blx	r6
 8002180:	2032      	movs	r0, #50	@ 0x32
 8002182:	5c28      	ldrb	r0, [r5, r0]
 8002184:	280f      	cmp	r0, #15
 8002186:	d001      	beq.n	800218c <USBPD_PE_StateMachine_SNK+0xfc>
 8002188:	2814      	cmp	r0, #20
 800218a:	d11b      	bne.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 800218c:	4668      	mov	r0, sp
 800218e:	7b00      	ldrb	r0, [r0, #12]
 8002190:	2814      	cmp	r0, #20
 8002192:	d005      	beq.n	80021a0 <USBPD_PE_StateMachine_SNK+0x110>
 8002194:	2014      	movs	r0, #20
 8002196:	4669      	mov	r1, sp
 8002198:	7308      	strb	r0, [r1, #12]
 800219a:	0028      	movs	r0, r5
 800219c:	f7fe fd0f 	bl	8000bbe <PE_Clear_RxEvent>
 80021a0:	2032      	movs	r0, #50	@ 0x32
 80021a2:	5c2a      	ldrb	r2, [r5, r0]
 80021a4:	746a      	strb	r2, [r5, #17]
 80021a6:	2000      	movs	r0, #0
 80021a8:	2132      	movs	r1, #50	@ 0x32
 80021aa:	5468      	strb	r0, [r5, r1]
 80021ac:	7ca8      	ldrb	r0, [r5, #18]
 80021ae:	4290      	cmp	r0, r2
 80021b0:	d008      	beq.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 80021b2:	74aa      	strb	r2, [r5, #18]
 80021b4:	2000      	movs	r0, #0
 80021b6:	9000      	str	r0, [sp, #0]
 80021b8:	2300      	movs	r3, #0
 80021ba:	7c29      	ldrb	r1, [r5, #16]
 80021bc:	2004      	movs	r0, #4
 80021be:	4e83      	ldr	r6, [pc, #524]	@ (80023cc <__iar_annotation$$branch+0x4>)
 80021c0:	6836      	ldr	r6, [r6, #0]
 80021c2:	47b0      	blx	r6
 80021c4:	4668      	mov	r0, sp
 80021c6:	7b00      	ldrb	r0, [r0, #12]
 80021c8:	2811      	cmp	r0, #17
 80021ca:	d11f      	bne.n	800220c <USBPD_PE_StateMachine_SNK+0x17c>
 80021cc:	6868      	ldr	r0, [r5, #4]
 80021ce:	6800      	ldr	r0, [r0, #0]
 80021d0:	0701      	lsls	r1, r0, #28
 80021d2:	0fc9      	lsrs	r1, r1, #31
 80021d4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80021d6:	0680      	lsls	r0, r0, #26
 80021d8:	0fc2      	lsrs	r2, r0, #31
 80021da:	4291      	cmp	r1, r2
 80021dc:	d116      	bne.n	800220c <USBPD_PE_StateMachine_SNK+0x17c>
 80021de:	2014      	movs	r0, #20
 80021e0:	4669      	mov	r1, sp
 80021e2:	7308      	strb	r0, [r1, #12]
 80021e4:	0028      	movs	r0, r5
 80021e6:	f7fe fcea 	bl	8000bbe <PE_Clear_RxEvent>
 80021ea:	2092      	movs	r0, #146	@ 0x92
 80021ec:	7468      	strb	r0, [r5, #17]
 80021ee:	7ca8      	ldrb	r0, [r5, #18]
 80021f0:	2892      	cmp	r0, #146	@ 0x92
 80021f2:	d100      	bne.n	80021f6 <USBPD_PE_StateMachine_SNK+0x166>
 80021f4:	e104      	b.n	8002400 <__iar_annotation$$branch+0x38>
 80021f6:	2092      	movs	r0, #146	@ 0x92
 80021f8:	74a8      	strb	r0, [r5, #18]
 80021fa:	2000      	movs	r0, #0
 80021fc:	9000      	str	r0, [sp, #0]
 80021fe:	2300      	movs	r3, #0
 8002200:	2292      	movs	r2, #146	@ 0x92
 8002202:	7c29      	ldrb	r1, [r5, #16]
 8002204:	2004      	movs	r0, #4
 8002206:	4e71      	ldr	r6, [pc, #452]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002208:	6836      	ldr	r6, [r6, #0]
 800220a:	47b0      	blx	r6
 800220c:	7c68      	ldrb	r0, [r5, #17]
 800220e:	4669      	mov	r1, sp
 8002210:	7008      	strb	r0, [r1, #0]
 8002212:	4f71      	ldr	r7, [pc, #452]	@ (80023d8 <__iar_annotation$$branch+0x10>)
 8002214:	20f0      	movs	r0, #240	@ 0xf0
 8002216:	0200      	lsls	r0, r0, #8
 8002218:	4e70      	ldr	r6, [pc, #448]	@ (80023dc <__iar_annotation$$branch+0x14>)
 800221a:	2104      	movs	r1, #4
 800221c:	466a      	mov	r2, sp
 800221e:	7812      	ldrb	r2, [r2, #0]
 8002220:	2a00      	cmp	r2, #0
 8002222:	d100      	bne.n	8002226 <USBPD_PE_StateMachine_SNK+0x196>
 8002224:	e0e0      	b.n	80023e8 <__iar_annotation$$branch+0x20>
 8002226:	1e52      	subs	r2, r2, #1
 8002228:	d040      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 800222a:	1e92      	subs	r2, r2, #2
 800222c:	2a01      	cmp	r2, #1
 800222e:	d800      	bhi.n	8002232 <USBPD_PE_StateMachine_SNK+0x1a2>
 8002230:	e323      	b.n	800287a <__iar_annotation$$branch+0x4b2>
 8002232:	1e92      	subs	r2, r2, #2
 8002234:	d100      	bne.n	8002238 <USBPD_PE_StateMachine_SNK+0x1a8>
 8002236:	e1fb      	b.n	8002630 <__iar_annotation$$branch+0x268>
 8002238:	3a0a      	subs	r2, #10
 800223a:	d100      	bne.n	800223e <USBPD_PE_StateMachine_SNK+0x1ae>
 800223c:	e1fd      	b.n	800263a <__iar_annotation$$branch+0x272>
 800223e:	1e52      	subs	r2, r2, #1
 8002240:	d100      	bne.n	8002244 <USBPD_PE_StateMachine_SNK+0x1b4>
 8002242:	e299      	b.n	8002778 <__iar_annotation$$branch+0x3b0>
 8002244:	1e52      	subs	r2, r2, #1
 8002246:	d100      	bne.n	800224a <USBPD_PE_StateMachine_SNK+0x1ba>
 8002248:	e2a3      	b.n	8002792 <__iar_annotation$$branch+0x3ca>
 800224a:	1ed2      	subs	r2, r2, #3
 800224c:	d100      	bne.n	8002250 <USBPD_PE_StateMachine_SNK+0x1c0>
 800224e:	e228      	b.n	80026a2 <__iar_annotation$$branch+0x2da>
 8002250:	1f12      	subs	r2, r2, #4
 8002252:	2a01      	cmp	r2, #1
 8002254:	d92a      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002256:	1e92      	subs	r2, r2, #2
 8002258:	d100      	bne.n	800225c <USBPD_PE_StateMachine_SNK+0x1cc>
 800225a:	e2d2      	b.n	8002802 <__iar_annotation$$branch+0x43a>
 800225c:	1ed2      	subs	r2, r2, #3
 800225e:	d025      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002260:	1e52      	subs	r2, r2, #1
 8002262:	d100      	bne.n	8002266 <USBPD_PE_StateMachine_SNK+0x1d6>
 8002264:	e3c3      	b.n	80029ee <__iar_annotation$$branch+0x626>
 8002266:	1f12      	subs	r2, r2, #4
 8002268:	d100      	bne.n	800226c <USBPD_PE_StateMachine_SNK+0x1dc>
 800226a:	e316      	b.n	800289a <__iar_annotation$$branch+0x4d2>
 800226c:	1f52      	subs	r2, r2, #5
 800226e:	2a02      	cmp	r2, #2
 8002270:	d91c      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002272:	1ed2      	subs	r2, r2, #3
 8002274:	d100      	bne.n	8002278 <USBPD_PE_StateMachine_SNK+0x1e8>
 8002276:	e2f7      	b.n	8002868 <__iar_annotation$$branch+0x4a0>
 8002278:	1e52      	subs	r2, r2, #1
 800227a:	d101      	bne.n	8002280 <__iar_annotation$$branch+0x4>

0800227c <__iar_annotation$$branch>:
 800227c:	f000 fc39 	bl	8002af2 <__iar_annotation$$branch+0x72a>
 8002280:	1e52      	subs	r2, r2, #1
 8002282:	d013      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002284:	1e92      	subs	r2, r2, #2
 8002286:	d101      	bne.n	800228c <__iar_annotation$$branch+0x4>

08002288 <__iar_annotation$$branch>:
 8002288:	f000 fc80 	bl	8002b8c <__iar_annotation$$branch+0x7c4>
 800228c:	1e52      	subs	r2, r2, #1
 800228e:	2a01      	cmp	r2, #1
 8002290:	d90c      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002292:	1e92      	subs	r2, r2, #2
 8002294:	d001      	beq.n	800229a <__iar_annotation$$branch+0x12>
 8002296:	1e92      	subs	r2, r2, #2
 8002298:	2a05      	cmp	r2, #5
 800229a:	d801      	bhi.n	80022a0 <__iar_annotation$$branch+0x4>

0800229c <__iar_annotation$$branch>:
 800229c:	f000 fcbc 	bl	8002c18 <__iar_annotation$$branch+0x850>
 80022a0:	1f92      	subs	r2, r2, #6
 80022a2:	d101      	bne.n	80022a8 <__iar_annotation$$branch+0x4>

080022a4 <__iar_annotation$$branch>:
 80022a4:	f000 fc86 	bl	8002bb4 <__iar_annotation$$branch+0x7ec>
 80022a8:	1e52      	subs	r2, r2, #1
 80022aa:	2a03      	cmp	r2, #3
 80022ac:	d801      	bhi.n	80022b2 <__iar_annotation$$branch+0x4>

080022ae <__iar_annotation$$branch>:
 80022ae:	f000 fcb7 	bl	8002c20 <__iar_annotation$$branch+0x858>
 80022b2:	1f12      	subs	r2, r2, #4
 80022b4:	d100      	bne.n	80022b8 <__iar_annotation$$branch+0xa>
 80022b6:	e0af      	b.n	8002418 <__iar_annotation$$branch+0x50>
 80022b8:	1e92      	subs	r2, r2, #2
 80022ba:	d100      	bne.n	80022be <__iar_annotation$$branch+0x10>
 80022bc:	e221      	b.n	8002702 <__iar_annotation$$branch+0x33a>
 80022be:	1ed2      	subs	r2, r2, #3
 80022c0:	d100      	bne.n	80022c4 <__iar_annotation$$branch+0x16>
 80022c2:	e0c1      	b.n	8002448 <__iar_annotation$$branch+0x80>
 80022c4:	1e52      	subs	r2, r2, #1
 80022c6:	d100      	bne.n	80022ca <__iar_annotation$$branch+0x1c>
 80022c8:	e100      	b.n	80024cc <__iar_annotation$$branch+0x104>
 80022ca:	1e52      	subs	r2, r2, #1
 80022cc:	d100      	bne.n	80022d0 <__iar_annotation$$branch+0x22>
 80022ce:	e10f      	b.n	80024f0 <__iar_annotation$$branch+0x128>
 80022d0:	1e52      	subs	r2, r2, #1
 80022d2:	d100      	bne.n	80022d6 <__iar_annotation$$branch+0x28>
 80022d4:	e128      	b.n	8002528 <__iar_annotation$$branch+0x160>
 80022d6:	1e52      	subs	r2, r2, #1
 80022d8:	d100      	bne.n	80022dc <__iar_annotation$$branch+0x2e>
 80022da:	e178      	b.n	80025ce <__iar_annotation$$branch+0x206>
 80022dc:	1e92      	subs	r2, r2, #2
 80022de:	d0a6      	beq.n	800222e <USBPD_PE_StateMachine_SNK+0x19e>
 80022e0:	1e92      	subs	r2, r2, #2
 80022e2:	d0e3      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 80022e4:	1e52      	subs	r2, r2, #1
 80022e6:	d101      	bne.n	80022ec <__iar_annotation$$branch+0x4>

080022e8 <__iar_annotation$$branch>:
 80022e8:	f000 fbe5 	bl	8002ab6 <__iar_annotation$$branch+0x6ee>
 80022ec:	1f12      	subs	r2, r2, #4
 80022ee:	d100      	bne.n	80022f2 <__iar_annotation$$branch+0xa>
 80022f0:	e26a      	b.n	80027c8 <__iar_annotation$$branch+0x400>
 80022f2:	1ed2      	subs	r2, r2, #3
 80022f4:	d100      	bne.n	80022f8 <__iar_annotation$$branch+0x10>
 80022f6:	e334      	b.n	8002962 <__iar_annotation$$branch+0x59a>
 80022f8:	1f52      	subs	r2, r2, #5
 80022fa:	d100      	bne.n	80022fe <__iar_annotation$$branch+0x16>
 80022fc:	e388      	b.n	8002a10 <__iar_annotation$$branch+0x648>
 80022fe:	1e52      	subs	r2, r2, #1
 8002300:	d100      	bne.n	8002304 <__iar_annotation$$branch+0x1c>
 8002302:	e2ff      	b.n	8002904 <__iar_annotation$$branch+0x53c>
 8002304:	3a09      	subs	r2, #9
 8002306:	2a02      	cmp	r2, #2
 8002308:	d9d0      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 800230a:	1ed2      	subs	r2, r2, #3
 800230c:	d101      	bne.n	8002312 <__iar_annotation$$branch+0x4>

0800230e <__iar_annotation$$branch>:
 800230e:	f000 fc01 	bl	8002b14 <__iar_annotation$$branch+0x74c>
 8002312:	1e52      	subs	r2, r2, #1
 8002314:	d101      	bne.n	800231a <__iar_annotation$$branch+0x4>

08002316 <__iar_annotation$$branch>:
 8002316:	f000 fc0f 	bl	8002b38 <__iar_annotation$$branch+0x770>
 800231a:	1e52      	subs	r2, r2, #1
 800231c:	2a01      	cmp	r2, #1
 800231e:	d9c5      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002320:	3a0d      	subs	r2, #13
 8002322:	d0c3      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002324:	3a12      	subs	r2, #18
 8002326:	d101      	bne.n	800232c <__iar_annotation$$branch+0x4>

08002328 <__iar_annotation$$branch>:
 8002328:	f000 fc92 	bl	8002c50 <__iar_annotation$$branch+0x888>
 800232c:	3a0c      	subs	r2, #12
 800232e:	d067      	beq.n	8002400 <__iar_annotation$$branch+0x38>
 8002330:	1e52      	subs	r2, r2, #1
 8002332:	2a02      	cmp	r2, #2
 8002334:	d9ba      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002336:	1f52      	subs	r2, r2, #5
 8002338:	d100      	bne.n	800233c <__iar_annotation$$branch+0x14>
 800233a:	e271      	b.n	8002820 <__iar_annotation$$branch+0x458>
 800233c:	1e52      	subs	r2, r2, #1
 800233e:	d0b5      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002340:	1e52      	subs	r2, r2, #1
 8002342:	d100      	bne.n	8002346 <__iar_annotation$$branch+0x1e>
 8002344:	e174      	b.n	8002630 <__iar_annotation$$branch+0x268>
 8002346:	1e52      	subs	r2, r2, #1
 8002348:	d100      	bne.n	800234c <__iar_annotation$$branch+0x24>
 800234a:	e1be      	b.n	80026ca <__iar_annotation$$branch+0x302>
 800234c:	1e52      	subs	r2, r2, #1
 800234e:	2a08      	cmp	r2, #8
 8002350:	d801      	bhi.n	8002356 <__iar_annotation$$branch+0x4>

08002352 <__iar_annotation$$branch>:
 8002352:	f000 fc6a 	bl	8002c2a <__iar_annotation$$branch+0x862>
 8002356:	3a0b      	subs	r2, #11
 8002358:	d101      	bne.n	800235e <__iar_annotation$$branch+0x4>

0800235a <__iar_annotation$$branch>:
 800235a:	f000 fc7f 	bl	8002c5c <__iar_annotation$$branch+0x894>
 800235e:	a903      	add	r1, sp, #12
 8002360:	0028      	movs	r0, r5
 8002362:	f002 f9e3 	bl	800472c <PE_StateMachine_VDM>
 8002366:	0004      	movs	r4, r0
 8002368:	7c6a      	ldrb	r2, [r5, #17]
 800236a:	7ca8      	ldrb	r0, [r5, #18]
 800236c:	4290      	cmp	r0, r2
 800236e:	d008      	beq.n	8002382 <__iar_annotation$$branch+0x28>
 8002370:	74aa      	strb	r2, [r5, #18]
 8002372:	2000      	movs	r0, #0
 8002374:	9000      	str	r0, [sp, #0]
 8002376:	2300      	movs	r3, #0
 8002378:	7c29      	ldrb	r1, [r5, #16]
 800237a:	2004      	movs	r0, #4
 800237c:	4e13      	ldr	r6, [pc, #76]	@ (80023cc <__iar_annotation$$branch+0x4>)
 800237e:	6836      	ldr	r6, [r6, #0]
 8002380:	47b0      	blx	r6
 8002382:	4e12      	ldr	r6, [pc, #72]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002384:	4668      	mov	r0, sp
 8002386:	7b00      	ldrb	r0, [r0, #12]
 8002388:	2814      	cmp	r0, #20
 800238a:	d101      	bne.n	8002390 <__iar_annotation$$branch+0x4>

0800238c <__iar_annotation$$branch>:
 800238c:	f000 fc73 	bl	8002c76 <__iar_annotation$$branch+0x8ae>
 8002390:	0028      	movs	r0, r5
 8002392:	f7fe fc5b 	bl	8000c4c <PE_Check_AMSConflict>
 8002396:	2815      	cmp	r0, #21
 8002398:	d109      	bne.n	80023ae <__iar_annotation$$branch+0x22>
 800239a:	4668      	mov	r0, sp
 800239c:	7b00      	ldrb	r0, [r0, #12]
 800239e:	2814      	cmp	r0, #20
 80023a0:	d005      	beq.n	80023ae <__iar_annotation$$branch+0x22>
 80023a2:	2014      	movs	r0, #20
 80023a4:	4669      	mov	r1, sp
 80023a6:	7308      	strb	r0, [r1, #12]
 80023a8:	0028      	movs	r0, r5
 80023aa:	f7fe fc08 	bl	8000bbe <PE_Clear_RxEvent>
 80023ae:	7c6a      	ldrb	r2, [r5, #17]
 80023b0:	7ca8      	ldrb	r0, [r5, #18]
 80023b2:	4290      	cmp	r0, r2
 80023b4:	d007      	beq.n	80023c6 <__iar_annotation$$branch+0x3a>
 80023b6:	74aa      	strb	r2, [r5, #18]
 80023b8:	2000      	movs	r0, #0
 80023ba:	9000      	str	r0, [sp, #0]
 80023bc:	2300      	movs	r3, #0
 80023be:	7c29      	ldrb	r1, [r5, #16]
 80023c0:	2004      	movs	r0, #4
 80023c2:	6834      	ldr	r4, [r6, #0]
 80023c4:	47a0      	blx	r4
 80023c6:	2400      	movs	r4, #0

080023c8 <__iar_annotation$$branch>:
 80023c8:	f000 fc74 	bl	8002cb4 <__iar_annotation$$branch+0x8ec>
 80023cc:	20000000 	.word	0x20000000
 80023d0:	fffbffff 	.word	0xfffbffff
 80023d4:	fffdffff 	.word	0xfffdffff
 80023d8:	000081f4 	.word	0x000081f4
 80023dc:	0000801b 	.word	0x0000801b
 80023e0:	2400      	movs	r4, #0
 80023e2:	43e4      	mvns	r4, r4
 80023e4:	0020      	movs	r0, r4
 80023e6:	e6a5      	b.n	8002134 <USBPD_PE_StateMachine_SNK+0xa4>
 80023e8:	6868      	ldr	r0, [r5, #4]
 80023ea:	6801      	ldr	r1, [r0, #0]
 80023ec:	2210      	movs	r2, #16
 80023ee:	4391      	bics	r1, r2
 80023f0:	6001      	str	r1, [r0, #0]
 80023f2:	215f      	movs	r1, #95	@ 0x5f
 80023f4:	7c28      	ldrb	r0, [r5, #16]
 80023f6:	f7fe f977 	bl	80006e8 <USBPD_PE_Notification>
 80023fa:	2400      	movs	r4, #0
 80023fc:	43e4      	mvns	r4, r4
 80023fe:	e7b3      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002400:	6868      	ldr	r0, [r5, #4]
 8002402:	6801      	ldr	r1, [r0, #0]
 8002404:	2210      	movs	r2, #16
 8002406:	4391      	bics	r1, r2
 8002408:	6001      	str	r1, [r0, #0]
 800240a:	68a8      	ldr	r0, [r5, #8]
 800240c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800240e:	2900      	cmp	r1, #0
 8002410:	d0f3      	beq.n	80023fa <__iar_annotation$$branch+0x32>
 8002412:	7c28      	ldrb	r0, [r5, #16]
 8002414:	4788      	blx	r1
 8002416:	e7f0      	b.n	80023fa <__iar_annotation$$branch+0x32>
 8002418:	6868      	ldr	r0, [r5, #4]
 800241a:	6801      	ldr	r1, [r0, #0]
 800241c:	2201      	movs	r2, #1
 800241e:	0b0b      	lsrs	r3, r1, #12
 8002420:	4013      	ands	r3, r2
 8002422:	d0a1      	beq.n	8002368 <__iar_annotation$$branch+0xe>
 8002424:	078b      	lsls	r3, r1, #30
 8002426:	0f9b      	lsrs	r3, r3, #30
 8002428:	2b01      	cmp	r3, #1
 800242a:	d101      	bne.n	8002430 <__iar_annotation$$branch+0x68>
 800242c:	2300      	movs	r3, #0
 800242e:	e000      	b.n	8002432 <__iar_annotation$$branch+0x6a>
 8002430:	2320      	movs	r3, #32
 8002432:	2420      	movs	r4, #32
 8002434:	43a1      	bics	r1, r4
 8002436:	430b      	orrs	r3, r1
 8002438:	6003      	str	r3, [r0, #0]
 800243a:	772a      	strb	r2, [r5, #28]
 800243c:	83ef      	strh	r7, [r5, #30]
 800243e:	24fa      	movs	r4, #250	@ 0xfa
 8002440:	0064      	lsls	r4, r4, #1
 8002442:	2043      	movs	r0, #67	@ 0x43
 8002444:	7468      	strb	r0, [r5, #17]
 8002446:	e78f      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002448:	4668      	mov	r0, sp
 800244a:	7b00      	ldrb	r0, [r0, #12]
 800244c:	2811      	cmp	r0, #17
 800244e:	d135      	bne.n	80024bc <__iar_annotation$$branch+0xf4>
 8002450:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002452:	0bc2      	lsrs	r2, r0, #15
 8002454:	d12c      	bne.n	80024b0 <__iar_annotation$$branch+0xe8>
 8002456:	2607      	movs	r6, #7
 8002458:	0b02      	lsrs	r2, r0, #12
 800245a:	4232      	tst	r2, r6
 800245c:	d028      	beq.n	80024b0 <__iar_annotation$$branch+0xe8>
 800245e:	06c2      	lsls	r2, r0, #27
 8002460:	0ed2      	lsrs	r2, r2, #27
 8002462:	2a01      	cmp	r2, #1
 8002464:	d124      	bne.n	80024b0 <__iar_annotation$$branch+0xe8>
 8002466:	2200      	movs	r2, #0
 8002468:	4bc1      	ldr	r3, [pc, #772]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 800246a:	18eb      	adds	r3, r5, r3
 800246c:	709a      	strb	r2, [r3, #2]
 800246e:	696a      	ldr	r2, [r5, #20]
 8002470:	4311      	orrs	r1, r2
 8002472:	6169      	str	r1, [r5, #20]
 8002474:	0600      	lsls	r0, r0, #24
 8002476:	0f81      	lsrs	r1, r0, #30
 8002478:	4668      	mov	r0, sp
 800247a:	7b40      	ldrb	r0, [r0, #13]
 800247c:	f7fe fcee 	bl	8000e5c <PE_ExtRevisionInteroperability>
 8002480:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002482:	0b00      	lsrs	r0, r0, #12
 8002484:	4006      	ands	r6, r0
 8002486:	00b3      	lsls	r3, r6, #2
 8002488:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 800248a:	1c82      	adds	r2, r0, #2
 800248c:	2104      	movs	r1, #4
 800248e:	7c28      	ldrb	r0, [r5, #16]
 8002490:	68ae      	ldr	r6, [r5, #8]
 8002492:	69b6      	ldr	r6, [r6, #24]
 8002494:	47b0      	blx	r6
 8002496:	2001      	movs	r0, #1
 8002498:	7728      	strb	r0, [r5, #28]
 800249a:	6868      	ldr	r0, [r5, #4]
 800249c:	6801      	ldr	r1, [r0, #0]
 800249e:	2210      	movs	r2, #16
 80024a0:	4391      	bics	r1, r2
 80024a2:	6001      	str	r1, [r0, #0]
 80024a4:	2044      	movs	r0, #68	@ 0x44
 80024a6:	7468      	strb	r0, [r5, #17]
 80024a8:	4668      	mov	r0, sp
 80024aa:	7b00      	ldrb	r0, [r0, #12]
 80024ac:	2814      	cmp	r0, #20
 80024ae:	d005      	beq.n	80024bc <__iar_annotation$$branch+0xf4>
 80024b0:	2014      	movs	r0, #20
 80024b2:	4669      	mov	r1, sp
 80024b4:	7308      	strb	r0, [r1, #12]
 80024b6:	0028      	movs	r0, r5
 80024b8:	f7fe fb81 	bl	8000bbe <PE_Clear_RxEvent>
 80024bc:	8be8      	ldrh	r0, [r5, #30]
 80024be:	03a1      	lsls	r1, r4, #14
 80024c0:	4288      	cmp	r0, r1
 80024c2:	d102      	bne.n	80024ca <__iar_annotation$$branch+0x102>
 80024c4:	200f      	movs	r0, #15
 80024c6:	7468      	strb	r0, [r5, #17]
 80024c8:	2400      	movs	r4, #0
 80024ca:	e74d      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80024cc:	466a      	mov	r2, sp
 80024ce:	0029      	movs	r1, r5
 80024d0:	3118      	adds	r1, #24
 80024d2:	7c28      	ldrb	r0, [r5, #16]
 80024d4:	68ab      	ldr	r3, [r5, #8]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	4798      	blx	r3
 80024da:	6968      	ldr	r0, [r5, #20]
 80024dc:	2118      	movs	r1, #24
 80024de:	4388      	bics	r0, r1
 80024e0:	9900      	ldr	r1, [sp, #0]
 80024e2:	00c9      	lsls	r1, r1, #3
 80024e4:	2218      	movs	r2, #24
 80024e6:	400a      	ands	r2, r1
 80024e8:	4302      	orrs	r2, r0
 80024ea:	616a      	str	r2, [r5, #20]
 80024ec:	2045      	movs	r0, #69	@ 0x45
 80024ee:	e7ea      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 80024f0:	6968      	ldr	r0, [r5, #20]
 80024f2:	0401      	lsls	r1, r0, #16
 80024f4:	0fc9      	lsrs	r1, r1, #31
 80024f6:	d001      	beq.n	80024fc <__iar_annotation$$branch+0x134>
 80024f8:	2002      	movs	r0, #2
 80024fa:	e000      	b.n	80024fe <__iar_annotation$$branch+0x136>
 80024fc:	2000      	movs	r0, #0
 80024fe:	9002      	str	r0, [sp, #8]
 8002500:	2046      	movs	r0, #70	@ 0x46
 8002502:	9001      	str	r0, [sp, #4]
 8002504:	2001      	movs	r0, #1
 8002506:	9000      	str	r0, [sp, #0]
 8002508:	002b      	movs	r3, r5
 800250a:	3318      	adds	r3, #24
 800250c:	2202      	movs	r2, #2
 800250e:	2100      	movs	r1, #0
 8002510:	0028      	movs	r0, r5
 8002512:	f7ff f95c 	bl	80017ce <PE_Send_DataMessage>
 8002516:	2800      	cmp	r0, #0
 8002518:	d105      	bne.n	8002526 <__iar_annotation$$branch+0x15e>
 800251a:	6968      	ldr	r0, [r5, #20]
 800251c:	4995      	ldr	r1, [pc, #596]	@ (8002774 <__iar_annotation$$branch+0x3ac>)
 800251e:	4001      	ands	r1, r0
 8002520:	6169      	str	r1, [r5, #20]
 8002522:	83ee      	strh	r6, [r5, #30]
 8002524:	241b      	movs	r4, #27
 8002526:	e71f      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002528:	4669      	mov	r1, sp
 800252a:	7b09      	ldrb	r1, [r1, #12]
 800252c:	2911      	cmp	r1, #17
 800252e:	d148      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002530:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 8002532:	4201      	tst	r1, r0
 8002534:	d145      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002536:	20fa      	movs	r0, #250	@ 0xfa
 8002538:	0040      	lsls	r0, r0, #1
 800253a:	261f      	movs	r6, #31
 800253c:	221f      	movs	r2, #31
 800253e:	400a      	ands	r2, r1
 8002540:	1e92      	subs	r2, r2, #2
 8002542:	2a01      	cmp	r2, #1
 8002544:	d917      	bls.n	8002576 <__iar_annotation$$branch+0x1ae>
 8002546:	1e92      	subs	r2, r2, #2
 8002548:	d001      	beq.n	800254e <__iar_annotation$$branch+0x186>
 800254a:	3a08      	subs	r2, #8
 800254c:	d125      	bne.n	800259a <__iar_annotation$$branch+0x1d2>
 800254e:	686a      	ldr	r2, [r5, #4]
 8002550:	6812      	ldr	r2, [r2, #0]
 8002552:	0552      	lsls	r2, r2, #21
 8002554:	0f52      	lsrs	r2, r2, #29
 8002556:	2a03      	cmp	r2, #3
 8002558:	d004      	beq.n	8002564 <__iar_annotation$$branch+0x19c>
 800255a:	2143      	movs	r1, #67	@ 0x43
 800255c:	7469      	strb	r1, [r5, #17]
 800255e:	83ef      	strh	r7, [r5, #30]
 8002560:	0004      	movs	r4, r0
 8002562:	e014      	b.n	800258e <__iar_annotation$$branch+0x1c6>
 8002564:	4031      	ands	r1, r6
 8002566:	290c      	cmp	r1, #12
 8002568:	d101      	bne.n	800256e <__iar_annotation$$branch+0x1a6>
 800256a:	2049      	movs	r0, #73	@ 0x49
 800256c:	e000      	b.n	8002570 <__iar_annotation$$branch+0x1a8>
 800256e:	2003      	movs	r0, #3
 8002570:	7468      	strb	r0, [r5, #17]
 8002572:	2400      	movs	r4, #0
 8002574:	e00b      	b.n	800258e <__iar_annotation$$branch+0x1c6>
 8002576:	83ef      	strh	r7, [r5, #30]
 8002578:	0004      	movs	r4, r0
 800257a:	2104      	movs	r1, #4
 800257c:	0028      	movs	r0, r5
 800257e:	f7ff f846 	bl	800160e <PE_SetPowerNegotiation>
 8002582:	2047      	movs	r0, #71	@ 0x47
 8002584:	7468      	strb	r0, [r5, #17]
 8002586:	4668      	mov	r0, sp
 8002588:	7b00      	ldrb	r0, [r0, #12]
 800258a:	2814      	cmp	r0, #20
 800258c:	d005      	beq.n	800259a <__iar_annotation$$branch+0x1d2>
 800258e:	2014      	movs	r0, #20
 8002590:	4669      	mov	r1, sp
 8002592:	7308      	strb	r0, [r1, #12]
 8002594:	0028      	movs	r0, r5
 8002596:	f7fe fb12 	bl	8000bbe <PE_Clear_RxEvent>
 800259a:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800259c:	4006      	ands	r6, r0
 800259e:	2e02      	cmp	r6, #2
 80025a0:	d009      	beq.n	80025b6 <__iar_annotation$$branch+0x1ee>
 80025a2:	2e03      	cmp	r6, #3
 80025a4:	d009      	beq.n	80025ba <__iar_annotation$$branch+0x1f2>
 80025a6:	2e04      	cmp	r6, #4
 80025a8:	d003      	beq.n	80025b2 <__iar_annotation$$branch+0x1ea>
 80025aa:	2e0c      	cmp	r6, #12
 80025ac:	d109      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025ae:	2103      	movs	r1, #3
 80025b0:	e004      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025b2:	2102      	movs	r1, #2
 80025b4:	e002      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025b6:	2104      	movs	r1, #4
 80025b8:	e000      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025ba:	2101      	movs	r1, #1
 80025bc:	7c28      	ldrb	r0, [r5, #16]
 80025be:	f7fe f893 	bl	80006e8 <USBPD_PE_Notification>
 80025c2:	8be8      	ldrh	r0, [r5, #30]
 80025c4:	2180      	movs	r1, #128	@ 0x80
 80025c6:	0209      	lsls	r1, r1, #8
 80025c8:	4288      	cmp	r0, r1
 80025ca:	d1ac      	bne.n	8002526 <__iar_annotation$$branch+0x15e>
 80025cc:	e77a      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 80025ce:	4668      	mov	r0, sp
 80025d0:	7b00      	ldrb	r0, [r0, #12]
 80025d2:	2811      	cmp	r0, #17
 80025d4:	d1f5      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025d6:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80025d8:	499f      	ldr	r1, [pc, #636]	@ (8002858 <__iar_annotation$$branch+0x490>)
 80025da:	4001      	ands	r1, r0
 80025dc:	2906      	cmp	r1, #6
 80025de:	d1f0      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025e0:	2014      	movs	r0, #20
 80025e2:	4669      	mov	r1, sp
 80025e4:	7308      	strb	r0, [r1, #12]
 80025e6:	0028      	movs	r0, r5
 80025e8:	f7fe fae9 	bl	8000bbe <PE_Clear_RxEvent>
 80025ec:	2103      	movs	r1, #3
 80025ee:	0028      	movs	r0, r5
 80025f0:	f7ff f80d 	bl	800160e <PE_SetPowerNegotiation>
 80025f4:	2110      	movs	r1, #16
 80025f6:	7c28      	ldrb	r0, [r5, #16]
 80025f8:	f7fe f876 	bl	80006e8 <USBPD_PE_Notification>
 80025fc:	6868      	ldr	r0, [r5, #4]
 80025fe:	6800      	ldr	r0, [r0, #0]
 8002600:	0401      	lsls	r1, r0, #16
 8002602:	0fc9      	lsrs	r1, r1, #31
 8002604:	d002      	beq.n	800260c <__iar_annotation$$branch+0x244>
 8002606:	6828      	ldr	r0, [r5, #0]
 8002608:	6801      	ldr	r1, [r0, #0]
 800260a:	e000      	b.n	800260e <__iar_annotation$$branch+0x246>
 800260c:	2101      	movs	r1, #1
 800260e:	4668      	mov	r0, sp
 8002610:	7b40      	ldrb	r0, [r0, #13]
 8002612:	f003 f9fb 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002616:	2000      	movs	r0, #0
 8002618:	84a8      	strh	r0, [r5, #36]	@ 0x24
 800261a:	2003      	movs	r0, #3
 800261c:	6969      	ldr	r1, [r5, #20]
 800261e:	08c9      	lsrs	r1, r1, #3
 8002620:	4001      	ands	r1, r0
 8002622:	2903      	cmp	r1, #3
 8002624:	d101      	bne.n	800262a <__iar_annotation$$branch+0x262>
 8002626:	498d      	ldr	r1, [pc, #564]	@ (800285c <__iar_annotation$$branch+0x494>)
 8002628:	84a9      	strh	r1, [r5, #36]	@ 0x24
 800262a:	7468      	strb	r0, [r5, #17]
 800262c:	2400      	movs	r4, #0
 800262e:	e7c8      	b.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002630:	a903      	add	r1, sp, #12
 8002632:	0028      	movs	r0, r5
 8002634:	f001 fbac 	bl	8003d90 <PE_StateMachine_VDMCable>
 8002638:	e695      	b.n	8002366 <__iar_annotation$$branch+0xc>
 800263a:	2601      	movs	r6, #1
 800263c:	6868      	ldr	r0, [r5, #4]
 800263e:	6800      	ldr	r0, [r0, #0]
 8002640:	0bc0      	lsrs	r0, r0, #15
 8002642:	4030      	ands	r0, r6
 8002644:	d006      	beq.n	8002654 <__iar_annotation$$branch+0x28c>
 8002646:	68a8      	ldr	r0, [r5, #8]
 8002648:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800264a:	2a00      	cmp	r2, #0
 800264c:	d002      	beq.n	8002654 <__iar_annotation$$branch+0x28c>
 800264e:	2100      	movs	r1, #0
 8002650:	7c28      	ldrb	r0, [r5, #16]
 8002652:	4790      	blx	r2
 8002654:	6868      	ldr	r0, [r5, #4]
 8002656:	6801      	ldr	r1, [r0, #0]
 8002658:	2210      	movs	r2, #16
 800265a:	4391      	bics	r1, r2
 800265c:	6001      	str	r1, [r0, #0]
 800265e:	2101      	movs	r1, #1
 8002660:	0028      	movs	r0, r5
 8002662:	f7fe ffd4 	bl	800160e <PE_SetPowerNegotiation>
 8002666:	4842      	ldr	r0, [pc, #264]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 8002668:	1829      	adds	r1, r5, r0
 800266a:	7888      	ldrb	r0, [r1, #2]
 800266c:	2803      	cmp	r0, #3
 800266e:	d309      	bcc.n	8002684 <__iar_annotation$$branch+0x2bc>
 8002670:	6968      	ldr	r0, [r5, #20]
 8002672:	0880      	lsrs	r0, r0, #2
 8002674:	4006      	ands	r6, r0
 8002676:	d003      	beq.n	8002680 <__iar_annotation$$branch+0x2b8>
 8002678:	68a8      	ldr	r0, [r5, #8]
 800267a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800267c:	2800      	cmp	r0, #0
 800267e:	d171      	bne.n	8002764 <__iar_annotation$$branch+0x39c>
 8002680:	2000      	movs	r0, #0
 8002682:	e6df      	b.n	8002444 <__iar_annotation$$branch+0x7c>
 8002684:	1c40      	adds	r0, r0, #1
 8002686:	7088      	strb	r0, [r1, #2]
 8002688:	2105      	movs	r1, #5
 800268a:	0028      	movs	r0, r5
 800268c:	f7fe fa32 	bl	8000af4 <PE_Send_RESET>
 8002690:	4873      	ldr	r0, [pc, #460]	@ (8002860 <__iar_annotation$$branch+0x498>)
 8002692:	83e8      	strh	r0, [r5, #30]
 8002694:	2201      	movs	r2, #1
 8002696:	2101      	movs	r1, #1
 8002698:	0028      	movs	r0, r5
 800269a:	f7fe ffaf 	bl	80015fc <PE_CallHardResetCallback>
 800269e:	209b      	movs	r0, #155	@ 0x9b
 80026a0:	e711      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 80026a2:	6868      	ldr	r0, [r5, #4]
 80026a4:	6800      	ldr	r0, [r0, #0]
 80026a6:	0401      	lsls	r1, r0, #16
 80026a8:	0fc9      	lsrs	r1, r1, #31
 80026aa:	d006      	beq.n	80026ba <__iar_annotation$$branch+0x2f2>
 80026ac:	68a8      	ldr	r0, [r5, #8]
 80026ae:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80026b0:	2a00      	cmp	r2, #0
 80026b2:	d002      	beq.n	80026ba <__iar_annotation$$branch+0x2f2>
 80026b4:	2100      	movs	r1, #0
 80026b6:	7c28      	ldrb	r0, [r5, #16]
 80026b8:	4790      	blx	r2
 80026ba:	2200      	movs	r2, #0
 80026bc:	2101      	movs	r1, #1
 80026be:	0028      	movs	r0, r5
 80026c0:	f7fe ff9c 	bl	80015fc <PE_CallHardResetCallback>
 80026c4:	4866      	ldr	r0, [pc, #408]	@ (8002860 <__iar_annotation$$branch+0x498>)
 80026c6:	83e8      	strh	r0, [r5, #30]
 80026c8:	e7e9      	b.n	800269e <__iar_annotation$$branch+0x2d6>
 80026ca:	2100      	movs	r1, #0
 80026cc:	4668      	mov	r0, sp
 80026ce:	7b40      	ldrb	r0, [r0, #13]
 80026d0:	68aa      	ldr	r2, [r5, #8]
 80026d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026d4:	4790      	blx	r2
 80026d6:	2801      	cmp	r0, #1
 80026d8:	d10d      	bne.n	80026f6 <__iar_annotation$$branch+0x32e>
 80026da:	4862      	ldr	r0, [pc, #392]	@ (8002864 <__iar_annotation$$branch+0x49c>)
 80026dc:	83e8      	strh	r0, [r5, #30]
 80026de:	2169      	movs	r1, #105	@ 0x69
 80026e0:	4668      	mov	r0, sp
 80026e2:	7b40      	ldrb	r0, [r0, #13]
 80026e4:	f7fe f800 	bl	80006e8 <USBPD_PE_Notification>
 80026e8:	2040      	movs	r0, #64	@ 0x40
 80026ea:	7468      	strb	r0, [r5, #17]
 80026ec:	2400      	movs	r4, #0
 80026ee:	2113      	movs	r1, #19
 80026f0:	7c28      	ldrb	r0, [r5, #16]
 80026f2:	f7fd fff9 	bl	80006e8 <USBPD_PE_Notification>
 80026f6:	8be8      	ldrh	r0, [r5, #30]
 80026f8:	2180      	movs	r1, #128	@ 0x80
 80026fa:	0209      	lsls	r1, r1, #8
 80026fc:	4288      	cmp	r0, r1
 80026fe:	d135      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 8002700:	e01e      	b.n	8002740 <__iar_annotation$$branch+0x378>
 8002702:	2101      	movs	r1, #1
 8002704:	4668      	mov	r0, sp
 8002706:	7b40      	ldrb	r0, [r0, #13]
 8002708:	68aa      	ldr	r2, [r5, #8]
 800270a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800270c:	4790      	blx	r2
 800270e:	2801      	cmp	r0, #1
 8002710:	d111      	bne.n	8002736 <__iar_annotation$$branch+0x36e>
 8002712:	0028      	movs	r0, r5
 8002714:	f7fe fb01 	bl	8000d1a <PE_Reset_HardReset>
 8002718:	2205      	movs	r2, #5
 800271a:	2100      	movs	r1, #0
 800271c:	0028      	movs	r0, r5
 800271e:	f7fe ff6d 	bl	80015fc <PE_CallHardResetCallback>
 8002722:	2168      	movs	r1, #104	@ 0x68
 8002724:	4668      	mov	r0, sp
 8002726:	7b40      	ldrb	r0, [r0, #13]
 8002728:	f7fd ffde 	bl	80006e8 <USBPD_PE_Notification>
 800272c:	83ef      	strh	r7, [r5, #30]
 800272e:	24fa      	movs	r4, #250	@ 0xfa
 8002730:	0064      	lsls	r4, r4, #1
 8002732:	2043      	movs	r0, #67	@ 0x43
 8002734:	7468      	strb	r0, [r5, #17]
 8002736:	8be8      	ldrh	r0, [r5, #30]
 8002738:	2180      	movs	r1, #128	@ 0x80
 800273a:	0209      	lsls	r1, r1, #8
 800273c:	4288      	cmp	r0, r1
 800273e:	d115      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 8002740:	2206      	movs	r2, #6
 8002742:	2100      	movs	r1, #0
 8002744:	0028      	movs	r0, r5
 8002746:	f7fe ff59 	bl	80015fc <PE_CallHardResetCallback>
 800274a:	4809      	ldr	r0, [pc, #36]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 800274c:	1828      	adds	r0, r5, r0
 800274e:	7880      	ldrb	r0, [r0, #2]
 8002750:	2803      	cmp	r0, #3
 8002752:	d200      	bcs.n	8002756 <__iar_annotation$$branch+0x38e>
 8002754:	e6b6      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 8002756:	6968      	ldr	r0, [r5, #20]
 8002758:	0741      	lsls	r1, r0, #29
 800275a:	0fc9      	lsrs	r1, r1, #31
 800275c:	d004      	beq.n	8002768 <__iar_annotation$$branch+0x3a0>
 800275e:	68a8      	ldr	r0, [r5, #8]
 8002760:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002762:	2800      	cmp	r0, #0
 8002764:	d000      	beq.n	8002768 <__iar_annotation$$branch+0x3a0>
 8002766:	e0fa      	b.n	800295e <__iar_annotation$$branch+0x596>
 8002768:	2400      	movs	r4, #0
 800276a:	746c      	strb	r4, [r5, #17]
 800276c:	e5fc      	b.n	8002368 <__iar_annotation$$branch+0xe>
 800276e:	bf00      	nop
 8002770:	0000025e 	.word	0x0000025e
 8002774:	ffff7fff 	.word	0xffff7fff
 8002778:	2000      	movs	r0, #0
 800277a:	9000      	str	r0, [sp, #0]
 800277c:	2303      	movs	r3, #3
 800277e:	2203      	movs	r2, #3
 8002780:	2100      	movs	r1, #0
 8002782:	0028      	movs	r0, r5
 8002784:	f7fe fff8 	bl	8001778 <PE_Send_CtrlMessage>
 8002788:	2800      	cmp	r0, #0
 800278a:	d1ef      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 800278c:	2001      	movs	r0, #1
 800278e:	7728      	strb	r0, [r5, #28]
 8002790:	e654      	b.n	800243c <__iar_annotation$$branch+0x74>
 8002792:	6868      	ldr	r0, [r5, #4]
 8002794:	6800      	ldr	r0, [r0, #0]
 8002796:	0540      	lsls	r0, r0, #21
 8002798:	0f40      	lsrs	r0, r0, #29
 800279a:	2804      	cmp	r0, #4
 800279c:	d100      	bne.n	80027a0 <__iar_annotation$$branch+0x3d8>
 800279e:	e691      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 80027a0:	2000      	movs	r0, #0
 80027a2:	9000      	str	r0, [sp, #0]
 80027a4:	2350      	movs	r3, #80	@ 0x50
 80027a6:	220d      	movs	r2, #13
 80027a8:	2031      	movs	r0, #49	@ 0x31
 80027aa:	5c29      	ldrb	r1, [r5, r0]
 80027ac:	0028      	movs	r0, r5
 80027ae:	f7fe ffe3 	bl	8001778 <PE_Send_CtrlMessage>
 80027b2:	2800      	cmp	r0, #0
 80027b4:	d107      	bne.n	80027c6 <__iar_annotation$$branch+0x3fe>
 80027b6:	2003      	movs	r0, #3
 80027b8:	7728      	strb	r0, [r5, #28]
 80027ba:	83ee      	strh	r6, [r5, #30]
 80027bc:	241b      	movs	r4, #27
 80027be:	2130      	movs	r1, #48	@ 0x30
 80027c0:	7c28      	ldrb	r0, [r5, #16]
 80027c2:	f7fd ff91 	bl	80006e8 <USBPD_PE_Notification>
 80027c6:	e5cf      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80027c8:	4668      	mov	r0, sp
 80027ca:	7b00      	ldrb	r0, [r0, #12]
 80027cc:	2814      	cmp	r0, #20
 80027ce:	d017      	beq.n	8002800 <__iar_annotation$$branch+0x438>
 80027d0:	2030      	movs	r0, #48	@ 0x30
 80027d2:	5c28      	ldrb	r0, [r5, r0]
 80027d4:	2131      	movs	r1, #49	@ 0x31
 80027d6:	5c69      	ldrb	r1, [r5, r1]
 80027d8:	4288      	cmp	r0, r1
 80027da:	d111      	bne.n	8002800 <__iar_annotation$$branch+0x438>
 80027dc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80027de:	491e      	ldr	r1, [pc, #120]	@ (8002858 <__iar_annotation$$branch+0x490>)
 80027e0:	4001      	ands	r1, r0
 80027e2:	2903      	cmp	r1, #3
 80027e4:	d10c      	bne.n	8002800 <__iar_annotation$$branch+0x438>
 80027e6:	2001      	movs	r0, #1
 80027e8:	7728      	strb	r0, [r5, #28]
 80027ea:	83ef      	strh	r7, [r5, #30]
 80027ec:	24fa      	movs	r4, #250	@ 0xfa
 80027ee:	0064      	lsls	r4, r4, #1
 80027f0:	2043      	movs	r0, #67	@ 0x43
 80027f2:	7468      	strb	r0, [r5, #17]
 80027f4:	2014      	movs	r0, #20
 80027f6:	4669      	mov	r1, sp
 80027f8:	7308      	strb	r0, [r1, #12]
 80027fa:	0028      	movs	r0, r5
 80027fc:	f7fe f9df 	bl	8000bbe <PE_Clear_RxEvent>
 8002800:	e6df      	b.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002802:	9400      	str	r4, [sp, #0]
 8002804:	2343      	movs	r3, #67	@ 0x43
 8002806:	2207      	movs	r2, #7
 8002808:	2100      	movs	r1, #0
 800280a:	0028      	movs	r0, r5
 800280c:	f7fe ffb4 	bl	8001778 <PE_Send_CtrlMessage>
 8002810:	2800      	cmp	r0, #0
 8002812:	d11f      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002814:	2006      	movs	r0, #6
 8002816:	7728      	strb	r0, [r5, #28]
 8002818:	83ee      	strh	r6, [r5, #30]
 800281a:	241b      	movs	r4, #27
 800281c:	210b      	movs	r1, #11
 800281e:	e7cf      	b.n	80027c0 <__iar_annotation$$branch+0x3f8>
 8002820:	4668      	mov	r0, sp
 8002822:	7b00      	ldrb	r0, [r0, #12]
 8002824:	2811      	cmp	r0, #17
 8002826:	d115      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002828:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800282a:	490b      	ldr	r1, [pc, #44]	@ (8002858 <__iar_annotation$$branch+0x490>)
 800282c:	4001      	ands	r1, r0
 800282e:	2906      	cmp	r1, #6
 8002830:	d110      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002832:	212c      	movs	r1, #44	@ 0x2c
 8002834:	7c28      	ldrb	r0, [r5, #16]
 8002836:	f7fd ff57 	bl	80006e8 <USBPD_PE_Notification>
 800283a:	2003      	movs	r0, #3
 800283c:	7468      	strb	r0, [r5, #17]
 800283e:	2400      	movs	r4, #0
 8002840:	4668      	mov	r0, sp
 8002842:	7b00      	ldrb	r0, [r0, #12]
 8002844:	2814      	cmp	r0, #20
 8002846:	d005      	beq.n	8002854 <__iar_annotation$$branch+0x48c>
 8002848:	2014      	movs	r0, #20
 800284a:	4669      	mov	r1, sp
 800284c:	7308      	strb	r0, [r1, #12]
 800284e:	0028      	movs	r0, r5
 8002850:	f7fe f9b5 	bl	8000bbe <PE_Clear_RxEvent>
 8002854:	e588      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002856:	bf00      	nop
 8002858:	0000f01f 	.word	0x0000f01f
 800285c:	0000a328 	.word	0x0000a328
 8002860:	000083e8 	.word	0x000083e8
 8002864:	000088e3 	.word	0x000088e3
 8002868:	2000      	movs	r0, #0
 800286a:	9000      	str	r0, [sp, #0]
 800286c:	2303      	movs	r3, #3
 800286e:	2204      	movs	r2, #4
 8002870:	2100      	movs	r1, #0
 8002872:	0028      	movs	r0, r5
 8002874:	f7fe ff80 	bl	8001778 <PE_Send_CtrlMessage>
 8002878:	e576      	b.n	8002368 <__iar_annotation$$branch+0xe>
 800287a:	4668      	mov	r0, sp
 800287c:	7800      	ldrb	r0, [r0, #0]
 800287e:	2804      	cmp	r0, #4
 8002880:	d006      	beq.n	8002890 <__iar_annotation$$branch+0x4c8>
 8002882:	2000      	movs	r0, #0
 8002884:	7728      	strb	r0, [r5, #28]
 8002886:	7469      	strb	r1, [r5, #17]
 8002888:	2120      	movs	r1, #32
 800288a:	7c28      	ldrb	r0, [r5, #16]
 800288c:	f7fd ff2c 	bl	80006e8 <USBPD_PE_Notification>
 8002890:	a903      	add	r1, sp, #12
 8002892:	0028      	movs	r0, r5
 8002894:	f000 fa1a 	bl	8002ccc <PE_StateMachine_SNK_ReadyWait>
 8002898:	e565      	b.n	8002366 <__iar_annotation$$branch+0xc>
 800289a:	68a8      	ldr	r0, [r5, #8]
 800289c:	6881      	ldr	r1, [r0, #8]
 800289e:	2900      	cmp	r1, #0
 80028a0:	d02e      	beq.n	8002900 <__iar_annotation$$branch+0x538>
 80028a2:	4668      	mov	r0, sp
 80028a4:	7b40      	ldrb	r0, [r0, #13]
 80028a6:	4788      	blx	r1
 80028a8:	280a      	cmp	r0, #10
 80028aa:	d002      	beq.n	80028b2 <__iar_annotation$$branch+0x4ea>
 80028ac:	280d      	cmp	r0, #13
 80028ae:	d022      	beq.n	80028f6 <__iar_annotation$$branch+0x52e>
 80028b0:	e026      	b.n	8002900 <__iar_annotation$$branch+0x538>
 80028b2:	2201      	movs	r2, #1
 80028b4:	2100      	movs	r1, #0
 80028b6:	7c28      	ldrb	r0, [r5, #16]
 80028b8:	68ab      	ldr	r3, [r5, #8]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028bc:	4798      	blx	r3
 80028be:	2000      	movs	r0, #0
 80028c0:	9000      	str	r0, [sp, #0]
 80028c2:	2359      	movs	r3, #89	@ 0x59
 80028c4:	2203      	movs	r2, #3
 80028c6:	2100      	movs	r1, #0
 80028c8:	0028      	movs	r0, r5
 80028ca:	f7fe ff55 	bl	8001778 <PE_Send_CtrlMessage>
 80028ce:	2800      	cmp	r0, #0
 80028d0:	d110      	bne.n	80028f4 <__iar_annotation$$branch+0x52c>
 80028d2:	2008      	movs	r0, #8
 80028d4:	7728      	strb	r0, [r5, #28]
 80028d6:	6868      	ldr	r0, [r5, #4]
 80028d8:	6801      	ldr	r1, [r0, #0]
 80028da:	2210      	movs	r2, #16
 80028dc:	430a      	orrs	r2, r1
 80028de:	6002      	str	r2, [r0, #0]
 80028e0:	2206      	movs	r2, #6
 80028e2:	2100      	movs	r1, #0
 80028e4:	7c28      	ldrb	r0, [r5, #16]
 80028e6:	68ab      	ldr	r3, [r5, #8]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	4798      	blx	r3
 80028ec:	48b0      	ldr	r0, [pc, #704]	@ (8002bb0 <__iar_annotation$$branch+0x7e8>)
 80028ee:	83e8      	strh	r0, [r5, #30]
 80028f0:	24e1      	movs	r4, #225	@ 0xe1
 80028f2:	00a4      	lsls	r4, r4, #2
 80028f4:	e538      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80028f6:	2000      	movs	r0, #0
 80028f8:	9000      	str	r0, [sp, #0]
 80028fa:	2303      	movs	r3, #3
 80028fc:	220c      	movs	r2, #12
 80028fe:	e7b7      	b.n	8002870 <__iar_annotation$$branch+0x4a8>
 8002900:	202a      	movs	r0, #42	@ 0x2a
 8002902:	e5e0      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002904:	4668      	mov	r0, sp
 8002906:	7b00      	ldrb	r0, [r0, #12]
 8002908:	2811      	cmp	r0, #17
 800290a:	d119      	bne.n	8002940 <__iar_annotation$$branch+0x578>
 800290c:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800290e:	49c1      	ldr	r1, [pc, #772]	@ (8002c14 <__iar_annotation$$branch+0x84c>)
 8002910:	4001      	ands	r1, r0
 8002912:	2906      	cmp	r1, #6
 8002914:	d114      	bne.n	8002940 <__iar_annotation$$branch+0x578>
 8002916:	7f28      	ldrb	r0, [r5, #28]
 8002918:	2809      	cmp	r0, #9
 800291a:	d005      	beq.n	8002928 <__iar_annotation$$branch+0x560>
 800291c:	2209      	movs	r2, #9
 800291e:	2100      	movs	r1, #0
 8002920:	7c28      	ldrb	r0, [r5, #16]
 8002922:	68ab      	ldr	r3, [r5, #8]
 8002924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002926:	4798      	blx	r3
 8002928:	2053      	movs	r0, #83	@ 0x53
 800292a:	7468      	strb	r0, [r5, #17]
 800292c:	4668      	mov	r0, sp
 800292e:	7b00      	ldrb	r0, [r0, #12]
 8002930:	2814      	cmp	r0, #20
 8002932:	d005      	beq.n	8002940 <__iar_annotation$$branch+0x578>
 8002934:	2014      	movs	r0, #20
 8002936:	4669      	mov	r1, sp
 8002938:	7308      	strb	r0, [r1, #12]
 800293a:	0028      	movs	r0, r5
 800293c:	f7fe f93f 	bl	8000bbe <PE_Clear_RxEvent>
 8002940:	8be8      	ldrh	r0, [r5, #30]
 8002942:	03a1      	lsls	r1, r4, #14
 8002944:	4288      	cmp	r0, r1
 8002946:	d1d5      	bne.n	80028f4 <__iar_annotation$$branch+0x52c>
 8002948:	220f      	movs	r2, #15
 800294a:	2100      	movs	r1, #0
 800294c:	7c28      	ldrb	r0, [r5, #16]
 800294e:	68ab      	ldr	r3, [r5, #8]
 8002950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002952:	4798      	blx	r3
 8002954:	68a8      	ldr	r0, [r5, #8]
 8002956:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002958:	2800      	cmp	r0, #0
 800295a:	d100      	bne.n	800295e <__iar_annotation$$branch+0x596>
 800295c:	e5b2      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 800295e:	2092      	movs	r0, #146	@ 0x92
 8002960:	e5b1      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002962:	0028      	movs	r0, r5
 8002964:	f7fe fe53 	bl	800160e <PE_SetPowerNegotiation>
 8002968:	220a      	movs	r2, #10
 800296a:	2100      	movs	r1, #0
 800296c:	7c28      	ldrb	r0, [r5, #16]
 800296e:	68ab      	ldr	r3, [r5, #8]
 8002970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002972:	4798      	blx	r3
 8002974:	6868      	ldr	r0, [r5, #4]
 8002976:	7800      	ldrb	r0, [r0, #0]
 8002978:	0780      	lsls	r0, r0, #30
 800297a:	0f80      	lsrs	r0, r0, #30
 800297c:	2802      	cmp	r0, #2
 800297e:	d102      	bne.n	8002986 <__iar_annotation$$branch+0x5be>
 8002980:	7c28      	ldrb	r0, [r5, #16]
 8002982:	f003 f820 	bl	80059c6 <USBPD_PRL_SRCSetSinkNG>
 8002986:	2101      	movs	r1, #1
 8002988:	0028      	movs	r0, r5
 800298a:	f7fe f8d3 	bl	8000b34 <PE_ChangePowerRole>
 800298e:	7f28      	ldrb	r0, [r5, #28]
 8002990:	2809      	cmp	r0, #9
 8002992:	d005      	beq.n	80029a0 <__iar_annotation$$branch+0x5d8>
 8002994:	220b      	movs	r2, #11
 8002996:	2101      	movs	r1, #1
 8002998:	7c28      	ldrb	r0, [r5, #16]
 800299a:	68ab      	ldr	r3, [r5, #8]
 800299c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299e:	4798      	blx	r3
 80029a0:	2000      	movs	r0, #0
 80029a2:	9000      	str	r0, [sp, #0]
 80029a4:	235b      	movs	r3, #91	@ 0x5b
 80029a6:	2206      	movs	r2, #6
 80029a8:	2100      	movs	r1, #0
 80029aa:	0028      	movs	r0, r5
 80029ac:	f7fe fee4 	bl	8001778 <PE_Send_CtrlMessage>
 80029b0:	2800      	cmp	r0, #0
 80029b2:	d108      	bne.n	80029c6 <__iar_annotation$$branch+0x5fe>
 80029b4:	220c      	movs	r2, #12
 80029b6:	2100      	movs	r1, #0
 80029b8:	7c28      	ldrb	r0, [r5, #16]
 80029ba:	68ab      	ldr	r3, [r5, #8]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029be:	4798      	blx	r3
 80029c0:	48c1      	ldr	r0, [pc, #772]	@ (8002cc8 <.text_3>)
 80029c2:	83e8      	strh	r0, [r5, #30]
 80029c4:	2414      	movs	r4, #20
 80029c6:	7c68      	ldrb	r0, [r5, #17]
 80029c8:	285b      	cmp	r0, #91	@ 0x5b
 80029ca:	d00f      	beq.n	80029ec <__iar_annotation$$branch+0x624>
 80029cc:	2100      	movs	r1, #0
 80029ce:	0028      	movs	r0, r5
 80029d0:	f7fe f8b0 	bl	8000b34 <PE_ChangePowerRole>
 80029d4:	2206      	movs	r2, #6
 80029d6:	2101      	movs	r1, #1
 80029d8:	7c28      	ldrb	r0, [r5, #16]
 80029da:	68ab      	ldr	r3, [r5, #8]
 80029dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029de:	4798      	blx	r3
 80029e0:	2207      	movs	r2, #7
 80029e2:	2100      	movs	r1, #0
 80029e4:	7c28      	ldrb	r0, [r5, #16]
 80029e6:	68ab      	ldr	r3, [r5, #8]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ea:	4798      	blx	r3
 80029ec:	e4bc      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80029ee:	9400      	str	r4, [sp, #0]
 80029f0:	2358      	movs	r3, #88	@ 0x58
 80029f2:	220a      	movs	r2, #10
 80029f4:	2100      	movs	r1, #0
 80029f6:	0028      	movs	r0, r5
 80029f8:	f7fe febe 	bl	8001778 <PE_Send_CtrlMessage>
 80029fc:	2800      	cmp	r0, #0
 80029fe:	d105      	bne.n	8002a0c <__iar_annotation$$branch+0x644>
 8002a00:	2008      	movs	r0, #8
 8002a02:	7728      	strb	r0, [r5, #28]
 8002a04:	83ee      	strh	r6, [r5, #30]
 8002a06:	241b      	movs	r4, #27
 8002a08:	2202      	movs	r2, #2
 8002a0a:	e7ea      	b.n	80029e2 <__iar_annotation$$branch+0x61a>
 8002a0c:	220f      	movs	r2, #15
 8002a0e:	e7e8      	b.n	80029e2 <__iar_annotation$$branch+0x61a>
 8002a10:	4669      	mov	r1, sp
 8002a12:	7b09      	ldrb	r1, [r1, #12]
 8002a14:	2911      	cmp	r1, #17
 8002a16:	d10c      	bne.n	8002a32 <__iar_annotation$$branch+0x66a>
 8002a18:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 8002a1a:	4201      	tst	r1, r0
 8002a1c:	d109      	bne.n	8002a32 <__iar_annotation$$branch+0x66a>
 8002a1e:	06c8      	lsls	r0, r1, #27
 8002a20:	0ec0      	lsrs	r0, r0, #27
 8002a22:	2803      	cmp	r0, #3
 8002a24:	d006      	beq.n	8002a34 <__iar_annotation$$branch+0x66c>
 8002a26:	2804      	cmp	r0, #4
 8002a28:	d02d      	beq.n	8002a86 <__iar_annotation$$branch+0x6be>
 8002a2a:	280c      	cmp	r0, #12
 8002a2c:	d029      	beq.n	8002a82 <__iar_annotation$$branch+0x6ba>
 8002a2e:	2810      	cmp	r0, #16
 8002a30:	d032      	beq.n	8002a98 <__iar_annotation$$branch+0x6d0>
 8002a32:	e0a5      	b.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002a34:	6868      	ldr	r0, [r5, #4]
 8002a36:	6801      	ldr	r1, [r0, #0]
 8002a38:	2210      	movs	r2, #16
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	6002      	str	r2, [r0, #0]
 8002a3e:	485c      	ldr	r0, [pc, #368]	@ (8002bb0 <__iar_annotation$$branch+0x7e8>)
 8002a40:	83e8      	strh	r0, [r5, #30]
 8002a42:	24e1      	movs	r4, #225	@ 0xe1
 8002a44:	00a4      	lsls	r4, r4, #2
 8002a46:	7f28      	ldrb	r0, [r5, #28]
 8002a48:	2809      	cmp	r0, #9
 8002a4a:	d005      	beq.n	8002a58 <__iar_annotation$$branch+0x690>
 8002a4c:	2206      	movs	r2, #6
 8002a4e:	2100      	movs	r1, #0
 8002a50:	7c28      	ldrb	r0, [r5, #16]
 8002a52:	68ab      	ldr	r3, [r5, #8]
 8002a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a56:	4798      	blx	r3
 8002a58:	2104      	movs	r1, #4
 8002a5a:	0028      	movs	r0, r5
 8002a5c:	f7fe fdd7 	bl	800160e <PE_SetPowerNegotiation>
 8002a60:	213a      	movs	r1, #58	@ 0x3a
 8002a62:	7c28      	ldrb	r0, [r5, #16]
 8002a64:	f7fd fe40 	bl	80006e8 <USBPD_PE_Notification>
 8002a68:	4668      	mov	r0, sp
 8002a6a:	7b00      	ldrb	r0, [r0, #12]
 8002a6c:	2814      	cmp	r0, #20
 8002a6e:	d005      	beq.n	8002a7c <__iar_annotation$$branch+0x6b4>
 8002a70:	2014      	movs	r0, #20
 8002a72:	4669      	mov	r1, sp
 8002a74:	7308      	strb	r0, [r1, #12]
 8002a76:	0028      	movs	r0, r5
 8002a78:	f7fe f8a1 	bl	8000bbe <PE_Clear_RxEvent>
 8002a7c:	2059      	movs	r0, #89	@ 0x59
 8002a7e:	7468      	strb	r0, [r5, #17]
 8002a80:	e07e      	b.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002a82:	213b      	movs	r1, #59	@ 0x3b
 8002a84:	e000      	b.n	8002a88 <__iar_annotation$$branch+0x6c0>
 8002a86:	2116      	movs	r1, #22
 8002a88:	7c28      	ldrb	r0, [r5, #16]
 8002a8a:	f7fd fe2d 	bl	80006e8 <USBPD_PE_Notification>
 8002a8e:	4668      	mov	r0, sp
 8002a90:	7b00      	ldrb	r0, [r0, #12]
 8002a92:	2814      	cmp	r0, #20
 8002a94:	d108      	bne.n	8002aa8 <__iar_annotation$$branch+0x6e0>
 8002a96:	e070      	b.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002a98:	2117      	movs	r1, #23
 8002a9a:	7c28      	ldrb	r0, [r5, #16]
 8002a9c:	f7fd fe24 	bl	80006e8 <USBPD_PE_Notification>
 8002aa0:	4668      	mov	r0, sp
 8002aa2:	7b00      	ldrb	r0, [r0, #12]
 8002aa4:	2814      	cmp	r0, #20
 8002aa6:	d068      	beq.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002aa8:	2014      	movs	r0, #20
 8002aaa:	4669      	mov	r1, sp
 8002aac:	7308      	strb	r0, [r1, #12]
 8002aae:	0028      	movs	r0, r5
 8002ab0:	f7fe f885 	bl	8000bbe <PE_Clear_RxEvent>
 8002ab4:	e061      	b.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	9004      	str	r0, [sp, #16]
 8002aba:	ab04      	add	r3, sp, #16
 8002abc:	aa05      	add	r2, sp, #20
 8002abe:	2100      	movs	r1, #0
 8002ac0:	7c28      	ldrb	r0, [r5, #16]
 8002ac2:	68ae      	ldr	r6, [r5, #8]
 8002ac4:	6976      	ldr	r6, [r6, #20]
 8002ac6:	47b0      	blx	r6
 8002ac8:	2104      	movs	r1, #4
 8002aca:	9804      	ldr	r0, [sp, #16]
 8002acc:	f7fe fdf2 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	d001      	beq.n	8002ad8 <__iar_annotation$$branch+0x710>
 8002ad4:	2003      	movs	r0, #3
 8002ad6:	e4b5      	b.n	8002444 <__iar_annotation$$branch+0x7c>
 8002ad8:	9002      	str	r0, [sp, #8]
 8002ada:	2003      	movs	r0, #3
 8002adc:	9001      	str	r0, [sp, #4]
 8002ade:	9804      	ldr	r0, [sp, #16]
 8002ae0:	0880      	lsrs	r0, r0, #2
 8002ae2:	9000      	str	r0, [sp, #0]
 8002ae4:	ab05      	add	r3, sp, #20
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	2100      	movs	r1, #0
 8002aea:	0028      	movs	r0, r5
 8002aec:	f7fe fe6f 	bl	80017ce <PE_Send_DataMessage>
 8002af0:	e43a      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002af2:	2000      	movs	r0, #0
 8002af4:	9002      	str	r0, [sp, #8]
 8002af6:	2003      	movs	r0, #3
 8002af8:	9001      	str	r0, [sp, #4]
 8002afa:	2001      	movs	r0, #1
 8002afc:	9000      	str	r0, [sp, #0]
 8002afe:	002b      	movs	r3, r5
 8002b00:	332c      	adds	r3, #44	@ 0x2c
 8002b02:	2206      	movs	r2, #6
 8002b04:	2100      	movs	r1, #0
 8002b06:	0028      	movs	r0, r5
 8002b08:	f7fe fe61 	bl	80017ce <PE_Send_DataMessage>
 8002b0c:	2800      	cmp	r0, #0
 8002b0e:	d1ef      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b10:	215d      	movs	r1, #93	@ 0x5d
 8002b12:	e655      	b.n	80027c0 <__iar_annotation$$branch+0x3f8>
 8002b14:	9400      	str	r4, [sp, #0]
 8002b16:	2366      	movs	r3, #102	@ 0x66
 8002b18:	2214      	movs	r2, #20
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	0028      	movs	r0, r5
 8002b1e:	f7fe fe2b 	bl	8001778 <PE_Send_CtrlMessage>
 8002b22:	2800      	cmp	r0, #0
 8002b24:	d1e4      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b26:	83ee      	strh	r6, [r5, #30]
 8002b28:	241b      	movs	r4, #27
 8002b2a:	214a      	movs	r1, #74	@ 0x4a
 8002b2c:	7c28      	ldrb	r0, [r5, #16]
 8002b2e:	f7fd fddb 	bl	80006e8 <USBPD_PE_Notification>
 8002b32:	200b      	movs	r0, #11
 8002b34:	7728      	strb	r0, [r5, #28]
 8002b36:	e7db      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b38:	4668      	mov	r0, sp
 8002b3a:	7b00      	ldrb	r0, [r0, #12]
 8002b3c:	2811      	cmp	r0, #17
 8002b3e:	d11f      	bne.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b40:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002b42:	0bc1      	lsrs	r1, r0, #15
 8002b44:	d01c      	beq.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b46:	06c0      	lsls	r0, r0, #27
 8002b48:	0ec0      	lsrs	r0, r0, #27
 8002b4a:	280c      	cmp	r0, #12
 8002b4c:	d118      	bne.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b4e:	2304      	movs	r3, #4
 8002b50:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8002b52:	1d02      	adds	r2, r0, #4
 8002b54:	210a      	movs	r1, #10
 8002b56:	7c28      	ldrb	r0, [r5, #16]
 8002b58:	68ac      	ldr	r4, [r5, #8]
 8002b5a:	69a4      	ldr	r4, [r4, #24]
 8002b5c:	47a0      	blx	r4
 8002b5e:	4668      	mov	r0, sp
 8002b60:	7b00      	ldrb	r0, [r0, #12]
 8002b62:	2814      	cmp	r0, #20
 8002b64:	d005      	beq.n	8002b72 <__iar_annotation$$branch+0x7aa>
 8002b66:	2014      	movs	r0, #20
 8002b68:	4669      	mov	r1, sp
 8002b6a:	7308      	strb	r0, [r1, #12]
 8002b6c:	0028      	movs	r0, r5
 8002b6e:	f7fe f826 	bl	8000bbe <PE_Clear_RxEvent>
 8002b72:	214b      	movs	r1, #75	@ 0x4b
 8002b74:	7c28      	ldrb	r0, [r5, #16]
 8002b76:	f7fd fdb7 	bl	80006e8 <USBPD_PE_Notification>
 8002b7a:	2003      	movs	r0, #3
 8002b7c:	7468      	strb	r0, [r5, #17]
 8002b7e:	2400      	movs	r4, #0
 8002b80:	8be8      	ldrh	r0, [r5, #30]
 8002b82:	2180      	movs	r1, #128	@ 0x80
 8002b84:	0209      	lsls	r1, r1, #8
 8002b86:	4288      	cmp	r0, r1
 8002b88:	d1b2      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b8a:	e041      	b.n	8002c10 <__iar_annotation$$branch+0x848>
 8002b8c:	4895      	ldr	r0, [pc, #596]	@ (8002de4 <.text_5>)
 8002b8e:	182f      	adds	r7, r5, r0
 8002b90:	9400      	str	r4, [sp, #0]
 8002b92:	2339      	movs	r3, #57	@ 0x39
 8002b94:	783a      	ldrb	r2, [r7, #0]
 8002b96:	2100      	movs	r1, #0
 8002b98:	0028      	movs	r0, r5
 8002b9a:	f7fe fded 	bl	8001778 <PE_Send_CtrlMessage>
 8002b9e:	2800      	cmp	r0, #0
 8002ba0:	d1a6      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002ba2:	7878      	ldrb	r0, [r7, #1]
 8002ba4:	7728      	strb	r0, [r5, #28]
 8002ba6:	2144      	movs	r1, #68	@ 0x44
 8002ba8:	7c28      	ldrb	r0, [r5, #16]
 8002baa:	f7fd fd9d 	bl	80006e8 <USBPD_PE_Notification>
 8002bae:	e4b8      	b.n	8002522 <__iar_annotation$$branch+0x15a>
 8002bb0:	00008384 	.word	0x00008384
 8002bb4:	4668      	mov	r0, sp
 8002bb6:	7b00      	ldrb	r0, [r0, #12]
 8002bb8:	2814      	cmp	r0, #20
 8002bba:	d024      	beq.n	8002c06 <__iar_annotation$$branch+0x83e>
 8002bbc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002bbe:	0bc0      	lsrs	r0, r0, #15
 8002bc0:	d00e      	beq.n	8002be0 <__iar_annotation$$branch+0x818>
 8002bc2:	0028      	movs	r0, r5
 8002bc4:	f7fe fe40 	bl	8001848 <PE_Check_ExtendedMessage>
 8002bc8:	4668      	mov	r0, sp
 8002bca:	7b00      	ldrb	r0, [r0, #12]
 8002bcc:	2814      	cmp	r0, #20
 8002bce:	d005      	beq.n	8002bdc <__iar_annotation$$branch+0x814>
 8002bd0:	2014      	movs	r0, #20
 8002bd2:	4669      	mov	r1, sp
 8002bd4:	7308      	strb	r0, [r1, #12]
 8002bd6:	0028      	movs	r0, r5
 8002bd8:	f7fd fff1 	bl	8000bbe <PE_Clear_RxEvent>
 8002bdc:	2000      	movs	r0, #0
 8002bde:	83e8      	strh	r0, [r5, #30]
 8002be0:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002be2:	490c      	ldr	r1, [pc, #48]	@ (8002c14 <__iar_annotation$$branch+0x84c>)
 8002be4:	4001      	ands	r1, r0
 8002be6:	2910      	cmp	r1, #16
 8002be8:	d10d      	bne.n	8002c06 <__iar_annotation$$branch+0x83e>
 8002bea:	2003      	movs	r0, #3
 8002bec:	7468      	strb	r0, [r5, #17]
 8002bee:	2400      	movs	r4, #0
 8002bf0:	4668      	mov	r0, sp
 8002bf2:	7b00      	ldrb	r0, [r0, #12]
 8002bf4:	2814      	cmp	r0, #20
 8002bf6:	d005      	beq.n	8002c04 <__iar_annotation$$branch+0x83c>
 8002bf8:	2014      	movs	r0, #20
 8002bfa:	4669      	mov	r1, sp
 8002bfc:	7308      	strb	r0, [r1, #12]
 8002bfe:	0028      	movs	r0, r5
 8002c00:	f7fd ffdd 	bl	8000bbe <PE_Clear_RxEvent>
 8002c04:	83ec      	strh	r4, [r5, #30]
 8002c06:	8be8      	ldrh	r0, [r5, #30]
 8002c08:	2180      	movs	r1, #128	@ 0x80
 8002c0a:	0209      	lsls	r1, r1, #8
 8002c0c:	4288      	cmp	r0, r1
 8002c0e:	d11c      	bne.n	8002c4a <__iar_annotation$$branch+0x882>
 8002c10:	2003      	movs	r0, #3
 8002c12:	e458      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002c14:	0000f01f 	.word	0x0000f01f
 8002c18:	0028      	movs	r0, r5
 8002c1a:	f7fe ff37 	bl	8001a8c <PE_SubStateMachine_ExtendedMessages>
 8002c1e:	e63b      	b.n	8002898 <__iar_annotation$$branch+0x4d0>
 8002c20:	a903      	add	r1, sp, #12
 8002c22:	0028      	movs	r0, r5
 8002c24:	f7fe f9d4 	bl	8000fd0 <PE_SubStateMachine_Generic>
 8002c28:	e636      	b.n	8002898 <__iar_annotation$$branch+0x4d0>
 8002c2a:	a903      	add	r1, sp, #12
 8002c2c:	0028      	movs	r0, r5
 8002c2e:	f001 f9ef 	bl	8004010 <PE_SubStateMachine_VconnSwap>
 8002c32:	0004      	movs	r4, r0
 8002c34:	6868      	ldr	r0, [r5, #4]
 8002c36:	6800      	ldr	r0, [r0, #0]
 8002c38:	0401      	lsls	r1, r0, #16
 8002c3a:	0fc9      	lsrs	r1, r1, #31
 8002c3c:	d006      	beq.n	8002c4c <__iar_annotation$$branch+0x884>
 8002c3e:	6828      	ldr	r0, [r5, #0]
 8002c40:	6801      	ldr	r1, [r0, #0]
 8002c42:	4668      	mov	r0, sp
 8002c44:	7b40      	ldrb	r0, [r0, #13]
 8002c46:	f002 fee1 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002c4a:	e751      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	e7f8      	b.n	8002c42 <__iar_annotation$$branch+0x87a>
 8002c50:	4668      	mov	r0, sp
 8002c52:	7b01      	ldrb	r1, [r0, #12]
 8002c54:	0028      	movs	r0, r5
 8002c56:	f002 fc3b 	bl	80054d0 <PE_StateMachine_UVDM>
 8002c5a:	e749      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	9000      	str	r0, [sp, #0]
 8002c60:	2358      	movs	r3, #88	@ 0x58
 8002c62:	2213      	movs	r2, #19
 8002c64:	2100      	movs	r1, #0
 8002c66:	0028      	movs	r0, r5
 8002c68:	f7fe fd86 	bl	8001778 <PE_Send_CtrlMessage>
 8002c6c:	2800      	cmp	r0, #0
 8002c6e:	d1f4      	bne.n	8002c5a <__iar_annotation$$branch+0x892>
 8002c70:	2009      	movs	r0, #9
 8002c72:	7728      	strb	r0, [r5, #28]
 8002c74:	e455      	b.n	8002522 <__iar_annotation$$branch+0x15a>
 8002c76:	6968      	ldr	r0, [r5, #20]
 8002c78:	2701      	movs	r7, #1
 8002c7a:	0b41      	lsrs	r1, r0, #13
 8002c7c:	4039      	ands	r1, r7
 8002c7e:	d019      	beq.n	8002cb4 <__iar_annotation$$branch+0x8ec>
 8002c80:	0b80      	lsrs	r0, r0, #14
 8002c82:	4038      	ands	r0, r7
 8002c84:	d007      	beq.n	8002c96 <__iar_annotation$$branch+0x8ce>
 8002c86:	215b      	movs	r1, #91	@ 0x5b
 8002c88:	7c28      	ldrb	r0, [r5, #16]
 8002c8a:	f7fd fd2d 	bl	80006e8 <USBPD_PE_Notification>
 8002c8e:	6968      	ldr	r0, [r5, #20]
 8002c90:	4955      	ldr	r1, [pc, #340]	@ (8002de8 <.text_6>)
 8002c92:	4001      	ands	r1, r0
 8002c94:	6169      	str	r1, [r5, #20]
 8002c96:	2003      	movs	r0, #3
 8002c98:	7468      	strb	r0, [r5, #17]
 8002c9a:	7ca9      	ldrb	r1, [r5, #18]
 8002c9c:	2903      	cmp	r1, #3
 8002c9e:	d008      	beq.n	8002cb2 <__iar_annotation$$branch+0x8ea>
 8002ca0:	74a8      	strb	r0, [r5, #18]
 8002ca2:	2000      	movs	r0, #0
 8002ca4:	9000      	str	r0, [sp, #0]
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	2203      	movs	r2, #3
 8002caa:	7c29      	ldrb	r1, [r5, #16]
 8002cac:	2004      	movs	r0, #4
 8002cae:	6834      	ldr	r4, [r6, #0]
 8002cb0:	47a0      	blx	r4
 8002cb2:	2401      	movs	r4, #1
 8002cb4:	6968      	ldr	r0, [r5, #20]
 8002cb6:	494d      	ldr	r1, [pc, #308]	@ (8002dec <.text_7>)
 8002cb8:	4001      	ands	r1, r0
 8002cba:	6169      	str	r1, [r5, #20]
 8002cbc:	2c00      	cmp	r4, #0
 8002cbe:	d101      	bne.n	8002cc4 <__iar_annotation$$branch>

08002cc0 <__iar_annotation$$branch>:
 8002cc0:	f7ff fa3e 	bl	8002140 <USBPD_PE_StateMachine_SNK+0xb0>

08002cc4 <__iar_annotation$$branch>:
 8002cc4:	f7ff fb8e 	bl	80023e4 <__iar_annotation$$branch+0x1c>

08002cc8 <.text_3>:
 8002cc8:	00008014 	.word	0x00008014

08002ccc <PE_StateMachine_SNK_ReadyWait>:
 8002ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cce:	0004      	movs	r4, r0
 8002cd0:	000e      	movs	r6, r1
 8002cd2:	2702      	movs	r7, #2
 8002cd4:	7830      	ldrb	r0, [r6, #0]
 8002cd6:	2814      	cmp	r0, #20
 8002cd8:	d00b      	beq.n	8002cf2 <PE_StateMachine_SNK_ReadyWait+0x26>
 8002cda:	0020      	movs	r0, r4
 8002cdc:	f7fe fffc 	bl	8001cd8 <PE_ManageRXEvent>
 8002ce0:	7830      	ldrb	r0, [r6, #0]
 8002ce2:	2814      	cmp	r0, #20
 8002ce4:	d07b      	beq.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ce6:	2014      	movs	r0, #20
 8002ce8:	7030      	strb	r0, [r6, #0]
 8002cea:	0020      	movs	r0, r4
 8002cec:	f7fd ff67 	bl	8000bbe <PE_Clear_RxEvent>
 8002cf0:	e075      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002cf2:	6961      	ldr	r1, [r4, #20]
 8002cf4:	0cc8      	lsrs	r0, r1, #19
 8002cf6:	03be      	lsls	r6, r7, #14
 8002cf8:	2700      	movs	r7, #0
 8002cfa:	2800      	cmp	r0, #0
 8002cfc:	d021      	beq.n	8002d42 <PE_StateMachine_SNK_ReadyWait+0x76>
 8002cfe:	8c21      	ldrh	r1, [r4, #32]
 8002d00:	42b1      	cmp	r1, r6
 8002d02:	d111      	bne.n	8002d28 <PE_StateMachine_SNK_ReadyWait+0x5c>
 8002d04:	200f      	movs	r0, #15
 8002d06:	7460      	strb	r0, [r4, #17]
 8002d08:	9700      	str	r7, [sp, #0]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2270      	movs	r2, #112	@ 0x70
 8002d0e:	7c21      	ldrb	r1, [r4, #16]
 8002d10:	2009      	movs	r0, #9
 8002d12:	4d37      	ldr	r5, [pc, #220]	@ (8002df0 <.text_8>)
 8002d14:	682d      	ldr	r5, [r5, #0]
 8002d16:	47a8      	blx	r5
 8002d18:	2098      	movs	r0, #152	@ 0x98
 8002d1a:	0080      	lsls	r0, r0, #2
 8002d1c:	5c20      	ldrb	r0, [r4, r0]
 8002d1e:	1c40      	adds	r0, r0, #1
 8002d20:	2198      	movs	r1, #152	@ 0x98
 8002d22:	0089      	lsls	r1, r1, #2
 8002d24:	5460      	strb	r0, [r4, r1]
 8002d26:	e05a      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d28:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8002d2a:	0509      	lsls	r1, r1, #20
 8002d2c:	0f49      	lsrs	r1, r1, #29
 8002d2e:	180a      	adds	r2, r1, r0
 8002d30:	2333      	movs	r3, #51	@ 0x33
 8002d32:	435a      	muls	r2, r3
 8002d34:	4316      	orrs	r6, r2
 8002d36:	8426      	strh	r6, [r4, #32]
 8002d38:	180f      	adds	r7, r1, r0
 8002d3a:	2033      	movs	r0, #51	@ 0x33
 8002d3c:	4347      	muls	r7, r0
 8002d3e:	b2bf      	uxth	r7, r7
 8002d40:	e04d      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d42:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8002d44:	42b0      	cmp	r0, r6
 8002d46:	d104      	bne.n	8002d52 <PE_StateMachine_SNK_ReadyWait+0x86>
 8002d48:	2045      	movs	r0, #69	@ 0x45
 8002d4a:	7460      	strb	r0, [r4, #17]
 8002d4c:	430e      	orrs	r6, r1
 8002d4e:	6166      	str	r6, [r4, #20]
 8002d50:	e045      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d52:	7c20      	ldrb	r0, [r4, #16]
 8002d54:	f7fd ff58 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	d128      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d5c:	2032      	movs	r0, #50	@ 0x32
 8002d5e:	5c20      	ldrb	r0, [r4, r0]
 8002d60:	2800      	cmp	r0, #0
 8002d62:	d024      	beq.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d64:	6860      	ldr	r0, [r4, #4]
 8002d66:	6800      	ldr	r0, [r0, #0]
 8002d68:	2103      	movs	r1, #3
 8002d6a:	2203      	movs	r2, #3
 8002d6c:	4002      	ands	r2, r0
 8002d6e:	2a01      	cmp	r2, #1
 8002d70:	d007      	beq.n	8002d82 <PE_StateMachine_SNK_ReadyWait+0xb6>
 8002d72:	4001      	ands	r1, r0
 8002d74:	2902      	cmp	r1, #2
 8002d76:	d11a      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d78:	7c20      	ldrb	r0, [r4, #16]
 8002d7a:	f002 fe3b 	bl	80059f4 <USBPD_PRL_IsResistor_SinkTxOK>
 8002d7e:	2801      	cmp	r0, #1
 8002d80:	d115      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d82:	2033      	movs	r0, #51	@ 0x33
 8002d84:	5c20      	ldrb	r0, [r4, r0]
 8002d86:	2131      	movs	r1, #49	@ 0x31
 8002d88:	5460      	strb	r0, [r4, r1]
 8002d8a:	2032      	movs	r0, #50	@ 0x32
 8002d8c:	5c20      	ldrb	r0, [r4, r0]
 8002d8e:	7460      	strb	r0, [r4, #17]
 8002d90:	2845      	cmp	r0, #69	@ 0x45
 8002d92:	d102      	bne.n	8002d9a <PE_StateMachine_SNK_ReadyWait+0xce>
 8002d94:	6960      	ldr	r0, [r4, #20]
 8002d96:	4306      	orrs	r6, r0
 8002d98:	6166      	str	r6, [r4, #20]
 8002d9a:	2132      	movs	r1, #50	@ 0x32
 8002d9c:	5467      	strb	r7, [r4, r1]
 8002d9e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002da0:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002da2:	6960      	ldr	r0, [r4, #20]
 8002da4:	2180      	movs	r1, #128	@ 0x80
 8002da6:	01c9      	lsls	r1, r1, #7
 8002da8:	4301      	orrs	r1, r0
 8002daa:	6161      	str	r1, [r4, #20]
 8002dac:	e017      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002dae:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8002db0:	42b0      	cmp	r0, r6
 8002db2:	d109      	bne.n	8002dc8 <PE_StateMachine_SNK_ReadyWait+0xfc>
 8002db4:	8467      	strh	r7, [r4, #34]	@ 0x22
 8002db6:	2098      	movs	r0, #152	@ 0x98
 8002db8:	0080      	lsls	r0, r0, #2
 8002dba:	1820      	adds	r0, r4, r0
 8002dbc:	7881      	ldrb	r1, [r0, #2]
 8002dbe:	1c49      	adds	r1, r1, #1
 8002dc0:	7081      	strb	r1, [r0, #2]
 8002dc2:	2005      	movs	r0, #5
 8002dc4:	7460      	strb	r0, [r4, #17]
 8002dc6:	e00a      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002dc8:	0020      	movs	r0, r4
 8002dca:	f7fe fc47 	bl	800165c <PE_CalculateMinTiming>
 8002dce:	2132      	movs	r1, #50	@ 0x32
 8002dd0:	5c61      	ldrb	r1, [r4, r1]
 8002dd2:	2900      	cmp	r1, #0
 8002dd4:	d002      	beq.n	8002ddc <PE_StateMachine_SNK_ReadyWait+0x110>
 8002dd6:	2802      	cmp	r0, #2
 8002dd8:	d300      	bcc.n	8002ddc <PE_StateMachine_SNK_ReadyWait+0x110>
 8002dda:	2002      	movs	r0, #2
 8002ddc:	0007      	movs	r7, r0
 8002dde:	0038      	movs	r0, r7
 8002de0:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08002de4 <.text_5>:
 8002de4:	0000025e 	.word	0x0000025e

08002de8 <.text_6>:
 8002de8:	ffffbfff 	.word	0xffffbfff

08002dec <.text_7>:
 8002dec:	ffffdfff 	.word	0xffffdfff

08002df0 <.text_8>:
 8002df0:	20000000 	.word	0x20000000

08002df4 <USBPD_PE_StateMachine_SRC>:
 8002df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	0005      	movs	r5, r0
 8002dfa:	4829      	ldr	r0, [pc, #164]	@ (8002ea0 <USBPD_PE_StateMachine_SRC+0xac>)
 8002dfc:	00a9      	lsls	r1, r5, #2
 8002dfe:	5844      	ldr	r4, [r0, r1]
 8002e00:	7c60      	ldrb	r0, [r4, #17]
 8002e02:	2848      	cmp	r0, #72	@ 0x48
 8002e04:	d134      	bne.n	8002e70 <USBPD_PE_StateMachine_SRC+0x7c>
 8002e06:	0020      	movs	r0, r4
 8002e08:	f7fd ffc0 	bl	8000d8c <PE_Reset_ZI>
 8002e0c:	0020      	movs	r0, r4
 8002e0e:	f7fd fff3 	bl	8000df8 <PE_Reset_Counter>
 8002e12:	6820      	ldr	r0, [r4, #0]
 8002e14:	7900      	ldrb	r0, [r0, #4]
 8002e16:	0783      	lsls	r3, r0, #30
 8002e18:	0f9b      	lsrs	r3, r3, #30
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	7c20      	ldrb	r0, [r4, #16]
 8002e20:	f002 fd83 	bl	800592a <USBPD_PRL_SetHeader>
 8002e24:	6860      	ldr	r0, [r4, #4]
 8002e26:	6801      	ldr	r1, [r0, #0]
 8002e28:	2208      	movs	r2, #8
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	6002      	str	r2, [r0, #0]
 8002e2e:	6860      	ldr	r0, [r4, #4]
 8002e30:	6801      	ldr	r1, [r0, #0]
 8002e32:	2203      	movs	r2, #3
 8002e34:	4391      	bics	r1, r2
 8002e36:	6822      	ldr	r2, [r4, #0]
 8002e38:	7912      	ldrb	r2, [r2, #4]
 8002e3a:	0792      	lsls	r2, r2, #30
 8002e3c:	0f92      	lsrs	r2, r2, #30
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	6002      	str	r2, [r0, #0]
 8002e42:	2101      	movs	r1, #1
 8002e44:	7c20      	ldrb	r0, [r4, #16]
 8002e46:	f002 fde1 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002e4a:	7c20      	ldrb	r0, [r4, #16]
 8002e4c:	f003 f84a 	bl	8005ee4 <USBPD_PRL_Reset>
 8002e50:	2002      	movs	r0, #2
 8002e52:	7460      	strb	r0, [r4, #17]
 8002e54:	7ca0      	ldrb	r0, [r4, #18]
 8002e56:	2802      	cmp	r0, #2
 8002e58:	d00a      	beq.n	8002e70 <USBPD_PE_StateMachine_SRC+0x7c>
 8002e5a:	2002      	movs	r0, #2
 8002e5c:	74a0      	strb	r0, [r4, #18]
 8002e5e:	2000      	movs	r0, #0
 8002e60:	9000      	str	r0, [sp, #0]
 8002e62:	2300      	movs	r3, #0
 8002e64:	2202      	movs	r2, #2
 8002e66:	7c21      	ldrb	r1, [r4, #16]
 8002e68:	2004      	movs	r0, #4
 8002e6a:	4eca      	ldr	r6, [pc, #808]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8002e6c:	6836      	ldr	r6, [r6, #0]
 8002e6e:	47b0      	blx	r6
 8002e70:	6960      	ldr	r0, [r4, #20]
 8002e72:	0341      	lsls	r1, r0, #13
 8002e74:	0fc9      	lsrs	r1, r1, #31
 8002e76:	d006      	beq.n	8002e86 <USBPD_PE_StateMachine_SRC+0x92>
 8002e78:	49c7      	ldr	r1, [pc, #796]	@ (8003198 <__iar_annotation$$branch+0x70>)
 8002e7a:	4001      	ands	r1, r0
 8002e7c:	6161      	str	r1, [r4, #20]
 8002e7e:	2164      	movs	r1, #100	@ 0x64
 8002e80:	7c20      	ldrb	r0, [r4, #16]
 8002e82:	f7fd fc31 	bl	80006e8 <USBPD_PE_Notification>
 8002e86:	0020      	movs	r0, r4
 8002e88:	f7fd fe62 	bl	8000b50 <PE_Get_RxEvent>
 8002e8c:	4669      	mov	r1, sp
 8002e8e:	7308      	strb	r0, [r1, #12]
 8002e90:	4668      	mov	r0, sp
 8002e92:	7b00      	ldrb	r0, [r0, #12]
 8002e94:	2803      	cmp	r0, #3
 8002e96:	d105      	bne.n	8002ea4 <USBPD_PE_StateMachine_SRC+0xb0>
 8002e98:	2001      	movs	r0, #1
 8002e9a:	b007      	add	sp, #28
 8002e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	2000027c 	.word	0x2000027c
 8002ea4:	4668      	mov	r0, sp
 8002ea6:	7345      	strb	r5, [r0, #13]
 8002ea8:	6860      	ldr	r0, [r4, #4]
 8002eaa:	6800      	ldr	r0, [r0, #0]
 8002eac:	04c1      	lsls	r1, r0, #19
 8002eae:	0fc9      	lsrs	r1, r1, #31
 8002eb0:	d100      	bne.n	8002eb4 <USBPD_PE_StateMachine_SRC+0xc0>
 8002eb2:	e13b      	b.n	800312c <__iar_annotation$$branch+0x4>
 8002eb4:	6960      	ldr	r0, [r4, #20]
 8002eb6:	0381      	lsls	r1, r0, #14
 8002eb8:	0fc9      	lsrs	r1, r1, #31
 8002eba:	d100      	bne.n	8002ebe <USBPD_PE_StateMachine_SRC+0xca>
 8002ebc:	e144      	b.n	8003148 <__iar_annotation$$branch+0x20>
 8002ebe:	4668      	mov	r0, sp
 8002ec0:	7b40      	ldrb	r0, [r0, #13]
 8002ec2:	f002 fd9b 	bl	80059fc <USBPD_PRL_FastRoleSwapSignalling>
 8002ec6:	20a6      	movs	r0, #166	@ 0xa6
 8002ec8:	7460      	strb	r0, [r4, #17]
 8002eca:	2109      	movs	r1, #9
 8002ecc:	7721      	strb	r1, [r4, #28]
 8002ece:	2100      	movs	r1, #0
 8002ed0:	2232      	movs	r2, #50	@ 0x32
 8002ed2:	54a1      	strb	r1, [r4, r2]
 8002ed4:	6961      	ldr	r1, [r4, #20]
 8002ed6:	4ab1      	ldr	r2, [pc, #708]	@ (800319c <__iar_annotation$$branch+0x74>)
 8002ed8:	400a      	ands	r2, r1
 8002eda:	6162      	str	r2, [r4, #20]
 8002edc:	49b0      	ldr	r1, [pc, #704]	@ (80031a0 <__iar_annotation$$branch+0x78>)
 8002ede:	84e1      	strh	r1, [r4, #38]	@ 0x26
 8002ee0:	7ca1      	ldrb	r1, [r4, #18]
 8002ee2:	29a6      	cmp	r1, #166	@ 0xa6
 8002ee4:	d000      	beq.n	8002ee8 <USBPD_PE_StateMachine_SRC+0xf4>
 8002ee6:	e125      	b.n	8003134 <__iar_annotation$$branch+0xc>
 8002ee8:	2502      	movs	r5, #2
 8002eea:	4668      	mov	r0, sp
 8002eec:	7b00      	ldrb	r0, [r0, #12]
 8002eee:	2811      	cmp	r0, #17
 8002ef0:	d11f      	bne.n	8002f32 <USBPD_PE_StateMachine_SRC+0x13e>
 8002ef2:	6860      	ldr	r0, [r4, #4]
 8002ef4:	6800      	ldr	r0, [r0, #0]
 8002ef6:	0701      	lsls	r1, r0, #28
 8002ef8:	0fc9      	lsrs	r1, r1, #31
 8002efa:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8002efc:	0680      	lsls	r0, r0, #26
 8002efe:	0fc2      	lsrs	r2, r0, #31
 8002f00:	4291      	cmp	r1, r2
 8002f02:	d116      	bne.n	8002f32 <USBPD_PE_StateMachine_SRC+0x13e>
 8002f04:	2014      	movs	r0, #20
 8002f06:	4669      	mov	r1, sp
 8002f08:	7308      	strb	r0, [r1, #12]
 8002f0a:	0020      	movs	r0, r4
 8002f0c:	f7fd fe57 	bl	8000bbe <PE_Clear_RxEvent>
 8002f10:	2092      	movs	r0, #146	@ 0x92
 8002f12:	7460      	strb	r0, [r4, #17]
 8002f14:	7ca0      	ldrb	r0, [r4, #18]
 8002f16:	2892      	cmp	r0, #146	@ 0x92
 8002f18:	d100      	bne.n	8002f1c <USBPD_PE_StateMachine_SRC+0x128>
 8002f1a:	e155      	b.n	80031c8 <__iar_annotation$$branch+0xa0>
 8002f1c:	2092      	movs	r0, #146	@ 0x92
 8002f1e:	74a0      	strb	r0, [r4, #18]
 8002f20:	2000      	movs	r0, #0
 8002f22:	9000      	str	r0, [sp, #0]
 8002f24:	2300      	movs	r3, #0
 8002f26:	2292      	movs	r2, #146	@ 0x92
 8002f28:	7c21      	ldrb	r1, [r4, #16]
 8002f2a:	2004      	movs	r0, #4
 8002f2c:	4e99      	ldr	r6, [pc, #612]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8002f2e:	6836      	ldr	r6, [r6, #0]
 8002f30:	47b0      	blx	r6
 8002f32:	7c60      	ldrb	r0, [r4, #17]
 8002f34:	499b      	ldr	r1, [pc, #620]	@ (80031a4 <__iar_annotation$$branch+0x7c>)
 8002f36:	1866      	adds	r6, r4, r1
 8002f38:	4f9b      	ldr	r7, [pc, #620]	@ (80031a8 <__iar_annotation$$branch+0x80>)
 8002f3a:	499c      	ldr	r1, [pc, #624]	@ (80031ac <__iar_annotation$$branch+0x84>)
 8002f3c:	0002      	movs	r2, r0
 8002f3e:	d100      	bne.n	8002f42 <USBPD_PE_StateMachine_SRC+0x14e>
 8002f40:	e136      	b.n	80031b0 <__iar_annotation$$branch+0x88>
 8002f42:	1e42      	subs	r2, r0, #1
 8002f44:	d067      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8002f46:	1e52      	subs	r2, r2, #1
 8002f48:	d100      	bne.n	8002f4c <USBPD_PE_StateMachine_SRC+0x158>
 8002f4a:	e149      	b.n	80031e0 <__iar_annotation$$branch+0xb8>
 8002f4c:	1e52      	subs	r2, r2, #1
 8002f4e:	2a01      	cmp	r2, #1
 8002f50:	d801      	bhi.n	8002f56 <__iar_annotation$$branch+0x4>

08002f52 <__iar_annotation$$branch>:
 8002f52:	f000 fd90 	bl	8003a76 <__iar_annotation$$branch+0x94e>
 8002f56:	1e92      	subs	r2, r2, #2
 8002f58:	d100      	bne.n	8002f5c <__iar_annotation$$branch+0xa>
 8002f5a:	e189      	b.n	8003270 <__iar_annotation$$branch+0x148>
 8002f5c:	1e52      	subs	r2, r2, #1
 8002f5e:	d100      	bne.n	8002f62 <__iar_annotation$$branch+0x10>
 8002f60:	e18b      	b.n	800327a <__iar_annotation$$branch+0x152>
 8002f62:	1e52      	subs	r2, r2, #1
 8002f64:	d100      	bne.n	8002f68 <__iar_annotation$$branch+0x16>
 8002f66:	e190      	b.n	800328a <__iar_annotation$$branch+0x162>
 8002f68:	1e52      	subs	r2, r2, #1
 8002f6a:	d100      	bne.n	8002f6e <__iar_annotation$$branch+0x1c>
 8002f6c:	e1e1      	b.n	8003332 <__iar_annotation$$branch+0x20a>
 8002f6e:	1e52      	subs	r2, r2, #1
 8002f70:	d100      	bne.n	8002f74 <__iar_annotation$$branch+0x22>
 8002f72:	e223      	b.n	80033bc <__iar_annotation$$branch+0x294>
 8002f74:	1ed2      	subs	r2, r2, #3
 8002f76:	d100      	bne.n	8002f7a <__iar_annotation$$branch+0x28>
 8002f78:	e276      	b.n	8003468 <__iar_annotation$$branch+0x340>
 8002f7a:	1e52      	subs	r2, r2, #1
 8002f7c:	d100      	bne.n	8002f80 <__iar_annotation$$branch+0x2e>
 8002f7e:	e286      	b.n	800348e <__iar_annotation$$branch+0x366>
 8002f80:	1e52      	subs	r2, r2, #1
 8002f82:	d100      	bne.n	8002f86 <__iar_annotation$$branch+0x34>
 8002f84:	e11d      	b.n	80031c2 <__iar_annotation$$branch+0x9a>
 8002f86:	1e52      	subs	r2, r2, #1
 8002f88:	d100      	bne.n	8002f8c <__iar_annotation$$branch+0x3a>
 8002f8a:	e30d      	b.n	80035a8 <__iar_annotation$$branch+0x480>
 8002f8c:	1e52      	subs	r2, r2, #1
 8002f8e:	d100      	bne.n	8002f92 <__iar_annotation$$branch+0x40>
 8002f90:	e2c6      	b.n	8003520 <__iar_annotation$$branch+0x3f8>
 8002f92:	1e52      	subs	r2, r2, #1
 8002f94:	d100      	bne.n	8002f98 <__iar_annotation$$branch+0x46>
 8002f96:	e2cc      	b.n	8003532 <__iar_annotation$$branch+0x40a>
 8002f98:	1e52      	subs	r2, r2, #1
 8002f9a:	d100      	bne.n	8002f9e <__iar_annotation$$branch+0x4c>
 8002f9c:	e2d8      	b.n	8003550 <__iar_annotation$$branch+0x428>
 8002f9e:	1e52      	subs	r2, r2, #1
 8002fa0:	d100      	bne.n	8002fa4 <__iar_annotation$$branch+0x52>
 8002fa2:	e389      	b.n	80036b8 <__iar_annotation$$branch+0x590>
 8002fa4:	1e52      	subs	r2, r2, #1
 8002fa6:	d100      	bne.n	8002faa <__iar_annotation$$branch+0x58>
 8002fa8:	e32b      	b.n	8003602 <__iar_annotation$$branch+0x4da>
 8002faa:	1e52      	subs	r2, r2, #1
 8002fac:	d100      	bne.n	8002fb0 <__iar_annotation$$branch+0x5e>
 8002fae:	e332      	b.n	8003616 <__iar_annotation$$branch+0x4ee>
 8002fb0:	1e52      	subs	r2, r2, #1
 8002fb2:	d100      	bne.n	8002fb6 <__iar_annotation$$branch+0x64>
 8002fb4:	e1d5      	b.n	8003362 <__iar_annotation$$branch+0x23a>
 8002fb6:	1e52      	subs	r2, r2, #1
 8002fb8:	d100      	bne.n	8002fbc <__iar_annotation$$branch+0x6a>
 8002fba:	e34c      	b.n	8003656 <__iar_annotation$$branch+0x52e>
 8002fbc:	1e52      	subs	r2, r2, #1
 8002fbe:	2a01      	cmp	r2, #1
 8002fc0:	d929      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8002fc2:	1e92      	subs	r2, r2, #2
 8002fc4:	d100      	bne.n	8002fc8 <__iar_annotation$$branch+0x76>
 8002fc6:	e3a3      	b.n	8003710 <__iar_annotation$$branch+0x5e8>
 8002fc8:	1e52      	subs	r2, r2, #1
 8002fca:	d100      	bne.n	8002fce <__iar_annotation$$branch+0x7c>
 8002fcc:	e3b0      	b.n	8003730 <__iar_annotation$$branch+0x608>
 8002fce:	1e92      	subs	r2, r2, #2
 8002fd0:	d021      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8002fd2:	1e52      	subs	r2, r2, #1
 8002fd4:	d101      	bne.n	8002fda <__iar_annotation$$branch+0x4>

08002fd6 <__iar_annotation$$branch>:
 8002fd6:	f000 fc88 	bl	80038ea <__iar_annotation$$branch+0x7c2>
 8002fda:	1e52      	subs	r2, r2, #1
 8002fdc:	d101      	bne.n	8002fe2 <__iar_annotation$$branch+0x4>

08002fde <__iar_annotation$$branch>:
 8002fde:	f000 fc9a 	bl	8003916 <__iar_annotation$$branch+0x7ee>
 8002fe2:	1e52      	subs	r2, r2, #1
 8002fe4:	d101      	bne.n	8002fea <__iar_annotation$$branch+0x4>

08002fe6 <__iar_annotation$$branch>:
 8002fe6:	f000 fce6 	bl	80039b6 <__iar_annotation$$branch+0x88e>
 8002fea:	1e52      	subs	r2, r2, #1
 8002fec:	d101      	bne.n	8002ff2 <__iar_annotation$$branch+0x4>

08002fee <__iar_annotation$$branch>:
 8002fee:	f000 fd0f 	bl	8003a10 <__iar_annotation$$branch+0x8e8>
 8002ff2:	1e52      	subs	r2, r2, #1
 8002ff4:	d101      	bne.n	8002ffa <__iar_annotation$$branch+0x4>

08002ff6 <__iar_annotation$$branch>:
 8002ff6:	f000 fbe5 	bl	80037c4 <__iar_annotation$$branch+0x69c>
 8002ffa:	1e92      	subs	r2, r2, #2
 8002ffc:	d101      	bne.n	8003002 <__iar_annotation$$branch+0x4>

08002ffe <__iar_annotation$$branch>:
 8002ffe:	f000 fc0a 	bl	8003816 <__iar_annotation$$branch+0x6ee>
 8003002:	1e52      	subs	r2, r2, #1
 8003004:	d101      	bne.n	800300a <__iar_annotation$$branch+0x4>

08003006 <__iar_annotation$$branch>:
 8003006:	f000 fc2e 	bl	8003866 <__iar_annotation$$branch+0x73e>
 800300a:	1e52      	subs	r2, r2, #1
 800300c:	d101      	bne.n	8003012 <__iar_annotation$$branch+0x4>

0800300e <__iar_annotation$$branch>:
 800300e:	f000 fc49 	bl	80038a4 <__iar_annotation$$branch+0x77c>
 8003012:	1e52      	subs	r2, r2, #1
 8003014:	2a02      	cmp	r2, #2
 8003016:	d801      	bhi.n	800301c <__iar_annotation$$branch+0x4>

08003018 <__iar_annotation$$branch>:
 8003018:	f000 fe1b 	bl	8003c52 <__iar_annotation$$branch+0x106>
 800301c:	1ed2      	subs	r2, r2, #3
 800301e:	d101      	bne.n	8003024 <__iar_annotation$$branch+0x4>

08003020 <__iar_annotation$$branch>:
 8003020:	f000 fbf4 	bl	800380c <__iar_annotation$$branch+0x6e4>
 8003024:	1e52      	subs	r2, r2, #1
 8003026:	d101      	bne.n	800302c <__iar_annotation$$branch+0x4>

08003028 <__iar_annotation$$branch>:
 8003028:	f000 fd96 	bl	8003b58 <__iar_annotation$$branch+0xc>
 800302c:	1e52      	subs	r2, r2, #1
 800302e:	d0f2      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003030:	1e52      	subs	r2, r2, #1
 8003032:	d101      	bne.n	8003038 <__iar_annotation$$branch+0x4>

08003034 <__iar_annotation$$branch>:
 8003034:	f000 fda1 	bl	8003b7a <__iar_annotation$$branch+0x2e>
 8003038:	1e52      	subs	r2, r2, #1
 800303a:	d101      	bne.n	8003040 <__iar_annotation$$branch+0x4>

0800303c <__iar_annotation$$branch>:
 800303c:	f000 fdcf 	bl	8003bde <__iar_annotation$$branch+0x92>
 8003040:	1e52      	subs	r2, r2, #1
 8003042:	2a01      	cmp	r2, #1
 8003044:	d9e7      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003046:	1e92      	subs	r2, r2, #2
 8003048:	d001      	beq.n	800304e <__iar_annotation$$branch+0x12>
 800304a:	1e92      	subs	r2, r2, #2
 800304c:	2a05      	cmp	r2, #5
 800304e:	d801      	bhi.n	8003054 <__iar_annotation$$branch+0x4>

08003050 <__iar_annotation$$branch>:
 8003050:	f000 fdfb 	bl	8003c4a <__iar_annotation$$branch+0xfe>
 8003054:	1f92      	subs	r2, r2, #6
 8003056:	d101      	bne.n	800305c <__iar_annotation$$branch+0x4>

08003058 <__iar_annotation$$branch>:
 8003058:	f000 fdd2 	bl	8003c00 <__iar_annotation$$branch+0xb4>
 800305c:	1e52      	subs	r2, r2, #1
 800305e:	2a03      	cmp	r2, #3
 8003060:	d9d9      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003062:	3a11      	subs	r2, #17
 8003064:	d0d7      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003066:	1e52      	subs	r2, r2, #1
 8003068:	d100      	bne.n	800306c <__iar_annotation$$branch+0x14>
 800306a:	e150      	b.n	800330e <__iar_annotation$$branch+0x1e6>
 800306c:	3a0f      	subs	r2, #15
 800306e:	d101      	bne.n	8003074 <__iar_annotation$$branch+0x4>

08003070 <__iar_annotation$$branch>:
 8003070:	f000 fce9 	bl	8003a46 <__iar_annotation$$branch+0x91e>
 8003074:	1fd2      	subs	r2, r2, #7
 8003076:	2a01      	cmp	r2, #1
 8003078:	d9cd      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 800307a:	1f52      	subs	r2, r2, #5
 800307c:	2a01      	cmp	r2, #1
 800307e:	d9ca      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003080:	3a0d      	subs	r2, #13
 8003082:	d0c8      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003084:	3a12      	subs	r2, #18
 8003086:	d101      	bne.n	800308c <__iar_annotation$$branch+0x4>

08003088 <__iar_annotation$$branch>:
 8003088:	f000 fe18 	bl	8003cbc <__iar_annotation$$branch+0x62>
 800308c:	3a0c      	subs	r2, #12
 800308e:	d100      	bne.n	8003092 <__iar_annotation$$branch+0xa>
 8003090:	e09a      	b.n	80031c8 <__iar_annotation$$branch+0xa0>
 8003092:	1e52      	subs	r2, r2, #1
 8003094:	2a02      	cmp	r2, #2
 8003096:	d9be      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003098:	1ed2      	subs	r2, r2, #3
 800309a:	d100      	bne.n	800309e <__iar_annotation$$branch+0x16>
 800309c:	e213      	b.n	80034c6 <__iar_annotation$$branch+0x39e>
 800309e:	1e52      	subs	r2, r2, #1
 80030a0:	d100      	bne.n	80030a4 <__iar_annotation$$branch+0x1c>
 80030a2:	e229      	b.n	80034f8 <__iar_annotation$$branch+0x3d0>
 80030a4:	1e92      	subs	r2, r2, #2
 80030a6:	d0b6      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 80030a8:	1e52      	subs	r2, r2, #1
 80030aa:	d100      	bne.n	80030ae <__iar_annotation$$branch+0x26>
 80030ac:	e0e0      	b.n	8003270 <__iar_annotation$$branch+0x148>
 80030ae:	1e92      	subs	r2, r2, #2
 80030b0:	2a08      	cmp	r2, #8
 80030b2:	d801      	bhi.n	80030b8 <__iar_annotation$$branch+0x4>

080030b4 <__iar_annotation$$branch>:
 80030b4:	f000 fdd3 	bl	8003c5e <__iar_annotation$$branch+0x4>
 80030b8:	3a0a      	subs	r2, #10
 80030ba:	d101      	bne.n	80030c0 <__iar_annotation$$branch+0x4>

080030bc <__iar_annotation$$branch>:
 80030bc:	f000 fde2 	bl	8003c84 <__iar_annotation$$branch+0x2a>
 80030c0:	a903      	add	r1, sp, #12
 80030c2:	0020      	movs	r0, r4
 80030c4:	f001 fb32 	bl	800472c <PE_StateMachine_VDM>
 80030c8:	0005      	movs	r5, r0
 80030ca:	7c62      	ldrb	r2, [r4, #17]
 80030cc:	4e31      	ldr	r6, [pc, #196]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 80030ce:	7ca0      	ldrb	r0, [r4, #18]
 80030d0:	4290      	cmp	r0, r2
 80030d2:	d007      	beq.n	80030e4 <__iar_annotation$$branch+0x28>
 80030d4:	74a2      	strb	r2, [r4, #18]
 80030d6:	2000      	movs	r0, #0
 80030d8:	9000      	str	r0, [sp, #0]
 80030da:	2300      	movs	r3, #0
 80030dc:	7c21      	ldrb	r1, [r4, #16]
 80030de:	2004      	movs	r0, #4
 80030e0:	6837      	ldr	r7, [r6, #0]
 80030e2:	47b8      	blx	r7
 80030e4:	4668      	mov	r0, sp
 80030e6:	7b00      	ldrb	r0, [r0, #12]
 80030e8:	2814      	cmp	r0, #20
 80030ea:	d101      	bne.n	80030f0 <__iar_annotation$$branch+0x4>

080030ec <__iar_annotation$$branch>:
 80030ec:	f000 fdec 	bl	8003cc8 <__iar_annotation$$branch+0x6e>
 80030f0:	0020      	movs	r0, r4
 80030f2:	f7fd fdab 	bl	8000c4c <PE_Check_AMSConflict>
 80030f6:	2815      	cmp	r0, #21
 80030f8:	d109      	bne.n	800310e <__iar_annotation$$branch+0x22>
 80030fa:	4668      	mov	r0, sp
 80030fc:	7b00      	ldrb	r0, [r0, #12]
 80030fe:	2814      	cmp	r0, #20
 8003100:	d005      	beq.n	800310e <__iar_annotation$$branch+0x22>
 8003102:	2014      	movs	r0, #20
 8003104:	4669      	mov	r1, sp
 8003106:	7308      	strb	r0, [r1, #12]
 8003108:	0020      	movs	r0, r4
 800310a:	f7fd fd58 	bl	8000bbe <PE_Clear_RxEvent>
 800310e:	7c62      	ldrb	r2, [r4, #17]
 8003110:	7ca0      	ldrb	r0, [r4, #18]
 8003112:	4290      	cmp	r0, r2
 8003114:	d007      	beq.n	8003126 <__iar_annotation$$branch+0x3a>
 8003116:	74a2      	strb	r2, [r4, #18]
 8003118:	2000      	movs	r0, #0
 800311a:	9000      	str	r0, [sp, #0]
 800311c:	2300      	movs	r3, #0
 800311e:	7c21      	ldrb	r1, [r4, #16]
 8003120:	2004      	movs	r0, #4
 8003122:	6835      	ldr	r5, [r6, #0]
 8003124:	47a8      	blx	r5
 8003126:	2500      	movs	r5, #0

08003128 <__iar_annotation$$branch>:
 8003128:	f000 fded 	bl	8003d06 <__iar_annotation$$branch+0xac>
 800312c:	2500      	movs	r5, #0
 800312e:	43ed      	mvns	r5, r5
 8003130:	0028      	movs	r0, r5
 8003132:	e6b2      	b.n	8002e9a <USBPD_PE_StateMachine_SRC+0xa6>
 8003134:	74a0      	strb	r0, [r4, #18]
 8003136:	2000      	movs	r0, #0
 8003138:	9000      	str	r0, [sp, #0]
 800313a:	2300      	movs	r3, #0
 800313c:	22a6      	movs	r2, #166	@ 0xa6
 800313e:	7c21      	ldrb	r1, [r4, #16]
 8003140:	2004      	movs	r0, #4
 8003142:	4d14      	ldr	r5, [pc, #80]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8003144:	682d      	ldr	r5, [r5, #0]
 8003146:	47a8      	blx	r5
 8003148:	2502      	movs	r5, #2
 800314a:	2032      	movs	r0, #50	@ 0x32
 800314c:	5c20      	ldrb	r0, [r4, r0]
 800314e:	280f      	cmp	r0, #15
 8003150:	d001      	beq.n	8003156 <__iar_annotation$$branch+0x2e>
 8003152:	2814      	cmp	r0, #20
 8003154:	d11c      	bne.n	8003190 <__iar_annotation$$branch+0x68>
 8003156:	4668      	mov	r0, sp
 8003158:	7b00      	ldrb	r0, [r0, #12]
 800315a:	2814      	cmp	r0, #20
 800315c:	d005      	beq.n	800316a <__iar_annotation$$branch+0x42>
 800315e:	2014      	movs	r0, #20
 8003160:	4669      	mov	r1, sp
 8003162:	7308      	strb	r0, [r1, #12]
 8003164:	0020      	movs	r0, r4
 8003166:	f7fd fd2a 	bl	8000bbe <PE_Clear_RxEvent>
 800316a:	2032      	movs	r0, #50	@ 0x32
 800316c:	5c22      	ldrb	r2, [r4, r0]
 800316e:	7462      	strb	r2, [r4, #17]
 8003170:	2000      	movs	r0, #0
 8003172:	2332      	movs	r3, #50	@ 0x32
 8003174:	54e0      	strb	r0, [r4, r3]
 8003176:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8003178:	7ca0      	ldrb	r0, [r4, #18]
 800317a:	4290      	cmp	r0, r2
 800317c:	d008      	beq.n	8003190 <__iar_annotation$$branch+0x68>
 800317e:	74a2      	strb	r2, [r4, #18]
 8003180:	2000      	movs	r0, #0
 8003182:	9000      	str	r0, [sp, #0]
 8003184:	2300      	movs	r3, #0
 8003186:	7c21      	ldrb	r1, [r4, #16]
 8003188:	2004      	movs	r0, #4
 800318a:	4e02      	ldr	r6, [pc, #8]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 800318c:	6836      	ldr	r6, [r6, #0]
 800318e:	47b0      	blx	r6
 8003190:	e6ab      	b.n	8002eea <USBPD_PE_StateMachine_SRC+0xf6>
 8003192:	bf00      	nop
 8003194:	20000000 	.word	0x20000000
 8003198:	fffbffff 	.word	0xfffbffff
 800319c:	fffdffff 	.word	0xfffdffff
 80031a0:	00008011 	.word	0x00008011
 80031a4:	0000025e 	.word	0x0000025e
 80031a8:	0000801b 	.word	0x0000801b
 80031ac:	0000f01f 	.word	0x0000f01f
 80031b0:	6860      	ldr	r0, [r4, #4]
 80031b2:	6801      	ldr	r1, [r0, #0]
 80031b4:	2210      	movs	r2, #16
 80031b6:	4391      	bics	r1, r2
 80031b8:	6001      	str	r1, [r0, #0]
 80031ba:	215f      	movs	r1, #95	@ 0x5f
 80031bc:	7c20      	ldrb	r0, [r4, #16]
 80031be:	f7fd fa93 	bl	80006e8 <USBPD_PE_Notification>
 80031c2:	2500      	movs	r5, #0
 80031c4:	43ed      	mvns	r5, r5
 80031c6:	e780      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80031c8:	6860      	ldr	r0, [r4, #4]
 80031ca:	6801      	ldr	r1, [r0, #0]
 80031cc:	2210      	movs	r2, #16
 80031ce:	4391      	bics	r1, r2
 80031d0:	6001      	str	r1, [r0, #0]
 80031d2:	68a0      	ldr	r0, [r4, #8]
 80031d4:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80031d6:	2900      	cmp	r1, #0
 80031d8:	d0f3      	beq.n	80031c2 <__iar_annotation$$branch+0x9a>
 80031da:	7c20      	ldrb	r0, [r4, #16]
 80031dc:	4788      	blx	r1
 80031de:	e7f0      	b.n	80031c2 <__iar_annotation$$branch+0x9a>
 80031e0:	2701      	movs	r7, #1
 80031e2:	6860      	ldr	r0, [r4, #4]
 80031e4:	6800      	ldr	r0, [r0, #0]
 80031e6:	0bc0      	lsrs	r0, r0, #15
 80031e8:	4038      	ands	r0, r7
 80031ea:	d002      	beq.n	80031f2 <__iar_annotation$$branch+0xca>
 80031ec:	6820      	ldr	r0, [r4, #0]
 80031ee:	6801      	ldr	r1, [r0, #0]
 80031f0:	e000      	b.n	80031f4 <__iar_annotation$$branch+0xcc>
 80031f2:	2101      	movs	r1, #1
 80031f4:	4668      	mov	r0, sp
 80031f6:	7b40      	ldrb	r0, [r0, #13]
 80031f8:	f002 fc08 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80031fc:	6860      	ldr	r0, [r4, #4]
 80031fe:	6801      	ldr	r1, [r0, #0]
 8003200:	0b0a      	lsrs	r2, r1, #12
 8003202:	403a      	ands	r2, r7
 8003204:	d02f      	beq.n	8003266 <__iar_annotation$$branch+0x13e>
 8003206:	078a      	lsls	r2, r1, #30
 8003208:	0f92      	lsrs	r2, r2, #30
 800320a:	2a01      	cmp	r2, #1
 800320c:	d101      	bne.n	8003212 <__iar_annotation$$branch+0xea>
 800320e:	2200      	movs	r2, #0
 8003210:	e000      	b.n	8003214 <__iar_annotation$$branch+0xec>
 8003212:	2220      	movs	r2, #32
 8003214:	2320      	movs	r3, #32
 8003216:	4399      	bics	r1, r3
 8003218:	430a      	orrs	r2, r1
 800321a:	6002      	str	r2, [r0, #0]
 800321c:	2000      	movs	r0, #0
 800321e:	70f0      	strb	r0, [r6, #3]
 8003220:	2101      	movs	r1, #1
 8003222:	0020      	movs	r0, r4
 8003224:	f7fe f9f3 	bl	800160e <PE_SetPowerNegotiation>
 8003228:	6860      	ldr	r0, [r4, #4]
 800322a:	6800      	ldr	r0, [r0, #0]
 800322c:	0901      	lsrs	r1, r0, #4
 800322e:	4039      	ands	r1, r7
 8003230:	d005      	beq.n	800323e <__iar_annotation$$branch+0x116>
 8003232:	48ae      	ldr	r0, [pc, #696]	@ (80034ec <__iar_annotation$$branch+0x3c4>)
 8003234:	83e0      	strh	r0, [r4, #30]
 8003236:	2514      	movs	r5, #20
 8003238:	2006      	movs	r0, #6
 800323a:	7460      	strb	r0, [r4, #17]
 800323c:	e745      	b.n	80030ca <__iar_annotation$$branch+0xe>
 800323e:	0bc0      	lsrs	r0, r0, #15
 8003240:	4007      	ands	r7, r0
 8003242:	d00a      	beq.n	800325a <__iar_annotation$$branch+0x132>
 8003244:	6820      	ldr	r0, [r4, #0]
 8003246:	7800      	ldrb	r0, [r0, #0]
 8003248:	0780      	lsls	r0, r0, #30
 800324a:	d400      	bmi.n	800324e <__iar_annotation$$branch+0x126>
 800324c:	e087      	b.n	800335e <__iar_annotation$$branch+0x236>
 800324e:	7930      	ldrb	r0, [r6, #4]
 8003250:	2814      	cmp	r0, #20
 8003252:	d300      	bcc.n	8003256 <__iar_annotation$$branch+0x12e>
 8003254:	e083      	b.n	800335e <__iar_annotation$$branch+0x236>
 8003256:	68e1      	ldr	r1, [r4, #12]
 8003258:	2900      	cmp	r1, #0
 800325a:	d100      	bne.n	800325e <__iar_annotation$$branch+0x136>
 800325c:	e07f      	b.n	800335e <__iar_annotation$$branch+0x236>
 800325e:	1c40      	adds	r0, r0, #1
 8003260:	7130      	strb	r0, [r6, #4]
 8003262:	2005      	movs	r0, #5
 8003264:	e7e9      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003266:	2121      	movs	r1, #33	@ 0x21
 8003268:	7c20      	ldrb	r0, [r4, #16]
 800326a:	f7fd fa3d 	bl	80006e8 <USBPD_PE_Notification>
 800326e:	e04c      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 8003270:	a903      	add	r1, sp, #12
 8003272:	0020      	movs	r0, r4
 8003274:	f000 fd8c 	bl	8003d90 <PE_StateMachine_VDMCable>
 8003278:	e726      	b.n	80030c8 <__iar_annotation$$branch+0xc>
 800327a:	8be0      	ldrh	r0, [r4, #30]
 800327c:	03a9      	lsls	r1, r5, #14
 800327e:	4288      	cmp	r0, r1
 8003280:	d102      	bne.n	8003288 <__iar_annotation$$branch+0x160>
 8003282:	2007      	movs	r0, #7
 8003284:	7460      	strb	r0, [r4, #17]
 8003286:	2500      	movs	r5, #0
 8003288:	e71f      	b.n	80030ca <__iar_annotation$$branch+0xe>
 800328a:	6960      	ldr	r0, [r4, #20]
 800328c:	0740      	lsls	r0, r0, #29
 800328e:	0fc1      	lsrs	r1, r0, #31
 8003290:	0020      	movs	r0, r4
 8003292:	f000 fd45 	bl	8003d20 <PE_Send_SRCCapabilities>
 8003296:	2805      	cmp	r0, #5
 8003298:	d002      	beq.n	80032a0 <__iar_annotation$$branch+0x178>
 800329a:	2809      	cmp	r0, #9
 800329c:	d0f4      	beq.n	8003288 <__iar_annotation$$branch+0x160>
 800329e:	e011      	b.n	80032c4 <__iar_annotation$$branch+0x19c>
 80032a0:	2001      	movs	r0, #1
 80032a2:	7720      	strb	r0, [r4, #28]
 80032a4:	6960      	ldr	r0, [r4, #20]
 80032a6:	2104      	movs	r1, #4
 80032a8:	4301      	orrs	r1, r0
 80032aa:	6161      	str	r1, [r4, #20]
 80032ac:	2000      	movs	r0, #0
 80032ae:	70f0      	strb	r0, [r6, #3]
 80032b0:	70b0      	strb	r0, [r6, #2]
 80032b2:	83e7      	strh	r7, [r4, #30]
 80032b4:	251b      	movs	r5, #27
 80032b6:	2016      	movs	r0, #22
 80032b8:	7460      	strb	r0, [r4, #17]
 80032ba:	210f      	movs	r1, #15
 80032bc:	7c20      	ldrb	r0, [r4, #16]
 80032be:	f7fd fa13 	bl	80006e8 <USBPD_PE_Notification>
 80032c2:	e702      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80032c4:	6960      	ldr	r0, [r4, #20]
 80032c6:	0741      	lsls	r1, r0, #29
 80032c8:	0fc9      	lsrs	r1, r1, #31
 80032ca:	d10f      	bne.n	80032ec <__iar_annotation$$branch+0x1c4>
 80032cc:	78f0      	ldrb	r0, [r6, #3]
 80032ce:	2833      	cmp	r0, #51	@ 0x33
 80032d0:	d217      	bcs.n	8003302 <__iar_annotation$$branch+0x1da>
 80032d2:	4887      	ldr	r0, [pc, #540]	@ (80034f0 <__iar_annotation$$branch+0x3c8>)
 80032d4:	83e0      	strh	r0, [r4, #30]
 80032d6:	2596      	movs	r5, #150	@ 0x96
 80032d8:	2008      	movs	r0, #8
 80032da:	7460      	strb	r0, [r4, #17]
 80032dc:	4885      	ldr	r0, [pc, #532]	@ (80034f4 <__iar_annotation$$branch+0x3cc>)
 80032de:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 80032e0:	4201      	tst	r1, r0
 80032e2:	d002      	beq.n	80032ea <__iar_annotation$$branch+0x1c2>
 80032e4:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 80032e6:	0005      	movs	r5, r0
 80032e8:	400d      	ands	r5, r1
 80032ea:	e6ee      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80032ec:	6860      	ldr	r0, [r4, #4]
 80032ee:	7800      	ldrb	r0, [r0, #0]
 80032f0:	0780      	lsls	r0, r0, #30
 80032f2:	0f80      	lsrs	r0, r0, #30
 80032f4:	2802      	cmp	r0, #2
 80032f6:	d102      	bne.n	80032fe <__iar_annotation$$branch+0x1d6>
 80032f8:	7c20      	ldrb	r0, [r4, #16]
 80032fa:	f002 fb68 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 80032fe:	2011      	movs	r0, #17
 8003300:	e7c0      	b.n	8003284 <__iar_annotation$$branch+0x15c>
 8003302:	2121      	movs	r1, #33	@ 0x21
 8003304:	7c20      	ldrb	r0, [r4, #16]
 8003306:	f7fd f9ef 	bl	80006e8 <USBPD_PE_Notification>
 800330a:	2000      	movs	r0, #0
 800330c:	e795      	b.n	800323a <__iar_annotation$$branch+0x112>
 800330e:	2100      	movs	r1, #0
 8003310:	0020      	movs	r0, r4
 8003312:	f000 fd05 	bl	8003d20 <PE_Send_SRCCapabilities>
 8003316:	2805      	cmp	r0, #5
 8003318:	d107      	bne.n	800332a <__iar_annotation$$branch+0x202>
 800331a:	2104      	movs	r1, #4
 800331c:	0020      	movs	r0, r4
 800331e:	f7fe f976 	bl	800160e <PE_SetPowerNegotiation>
 8003322:	2001      	movs	r0, #1
 8003324:	7720      	strb	r0, [r4, #28]
 8003326:	83e7      	strh	r7, [r4, #30]
 8003328:	e7c5      	b.n	80032b6 <__iar_annotation$$branch+0x18e>
 800332a:	2000      	movs	r0, #0
 800332c:	7720      	strb	r0, [r4, #28]
 800332e:	2011      	movs	r0, #17
 8003330:	e783      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003332:	03a8      	lsls	r0, r5, #14
 8003334:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003336:	4281      	cmp	r1, r0
 8003338:	d106      	bne.n	8003348 <__iar_annotation$$branch+0x220>
 800333a:	2100      	movs	r1, #0
 800333c:	8461      	strh	r1, [r4, #34]	@ 0x22
 800333e:	7931      	ldrb	r1, [r6, #4]
 8003340:	1c49      	adds	r1, r1, #1
 8003342:	7131      	strb	r1, [r6, #4]
 8003344:	2105      	movs	r1, #5
 8003346:	7461      	strb	r1, [r4, #17]
 8003348:	8be1      	ldrh	r1, [r4, #30]
 800334a:	4281      	cmp	r1, r0
 800334c:	d1cd      	bne.n	80032ea <__iar_annotation$$branch+0x1c2>
 800334e:	6820      	ldr	r0, [r4, #0]
 8003350:	6840      	ldr	r0, [r0, #4]
 8003352:	0601      	lsls	r1, r0, #24
 8003354:	0fc9      	lsrs	r1, r1, #31
 8003356:	d002      	beq.n	800335e <__iar_annotation$$branch+0x236>
 8003358:	78f0      	ldrb	r0, [r6, #3]
 800335a:	1c40      	adds	r0, r0, #1
 800335c:	70f0      	strb	r0, [r6, #3]
 800335e:	2007      	movs	r0, #7
 8003360:	e76b      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003362:	4668      	mov	r0, sp
 8003364:	7b00      	ldrb	r0, [r0, #12]
 8003366:	2811      	cmp	r0, #17
 8003368:	d109      	bne.n	800337e <__iar_annotation$$branch+0x256>
 800336a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800336c:	0bc1      	lsrs	r1, r0, #15
 800336e:	d106      	bne.n	800337e <__iar_annotation$$branch+0x256>
 8003370:	0b01      	lsrs	r1, r0, #12
 8003372:	0749      	lsls	r1, r1, #29
 8003374:	d100      	bne.n	8003378 <__iar_annotation$$branch+0x250>
 8003376:	e111      	b.n	800359c <__iar_annotation$$branch+0x474>
 8003378:	06c0      	lsls	r0, r0, #27
 800337a:	0ec0      	lsrs	r0, r0, #27
 800337c:	2802      	cmp	r0, #2
 800337e:	d000      	beq.n	8003382 <__iar_annotation$$branch+0x25a>
 8003380:	e10c      	b.n	800359c <__iar_annotation$$branch+0x474>
 8003382:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003384:	7881      	ldrb	r1, [r0, #2]
 8003386:	78c2      	ldrb	r2, [r0, #3]
 8003388:	0212      	lsls	r2, r2, #8
 800338a:	1889      	adds	r1, r1, r2
 800338c:	7902      	ldrb	r2, [r0, #4]
 800338e:	0412      	lsls	r2, r2, #16
 8003390:	1889      	adds	r1, r1, r2
 8003392:	7940      	ldrb	r0, [r0, #5]
 8003394:	0600      	lsls	r0, r0, #24
 8003396:	1808      	adds	r0, r1, r0
 8003398:	9000      	str	r0, [sp, #0]
 800339a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800339c:	0600      	lsls	r0, r0, #24
 800339e:	0f81      	lsrs	r1, r0, #30
 80033a0:	7c20      	ldrb	r0, [r4, #16]
 80033a2:	f7fd fd5b 	bl	8000e5c <PE_ExtRevisionInteroperability>
 80033a6:	2304      	movs	r3, #4
 80033a8:	466a      	mov	r2, sp
 80033aa:	2106      	movs	r1, #6
 80033ac:	7c20      	ldrb	r0, [r4, #16]
 80033ae:	68a5      	ldr	r5, [r4, #8]
 80033b0:	69ad      	ldr	r5, [r5, #24]
 80033b2:	47a8      	blx	r5
 80033b4:	2009      	movs	r0, #9
 80033b6:	7460      	strb	r0, [r4, #17]
 80033b8:	2500      	movs	r5, #0
 80033ba:	e0e5      	b.n	8003588 <__iar_annotation$$branch+0x460>
 80033bc:	2702      	movs	r7, #2
 80033be:	2507      	movs	r5, #7
 80033c0:	a901      	add	r1, sp, #4
 80033c2:	7c20      	ldrb	r0, [r4, #16]
 80033c4:	68a2      	ldr	r2, [r4, #8]
 80033c6:	69d2      	ldr	r2, [r2, #28]
 80033c8:	4790      	blx	r2
 80033ca:	280a      	cmp	r0, #10
 80033cc:	d010      	beq.n	80033f0 <__iar_annotation$$branch+0x2c8>
 80033ce:	280b      	cmp	r0, #11
 80033d0:	d035      	beq.n	800343e <__iar_annotation$$branch+0x316>
 80033d2:	280d      	cmp	r0, #13
 80033d4:	6860      	ldr	r0, [r4, #4]
 80033d6:	6800      	ldr	r0, [r0, #0]
 80033d8:	d136      	bne.n	8003448 <__iar_annotation$$branch+0x320>
 80033da:	0a00      	lsrs	r0, r0, #8
 80033dc:	4005      	ands	r5, r0
 80033de:	2d03      	cmp	r5, #3
 80033e0:	d101      	bne.n	80033e6 <__iar_annotation$$branch+0x2be>
 80033e2:	2303      	movs	r3, #3
 80033e4:	e000      	b.n	80033e8 <__iar_annotation$$branch+0x2c0>
 80033e6:	230e      	movs	r3, #14
 80033e8:	2000      	movs	r0, #0
 80033ea:	9000      	str	r0, [sp, #0]
 80033ec:	220c      	movs	r2, #12
 80033ee:	e035      	b.n	800345c <__iar_annotation$$branch+0x334>
 80033f0:	48a9      	ldr	r0, [pc, #676]	@ (8003698 <__iar_annotation$$branch+0x570>)
 80033f2:	83e0      	strh	r0, [r4, #30]
 80033f4:	271e      	movs	r7, #30
 80033f6:	6860      	ldr	r0, [r4, #4]
 80033f8:	6800      	ldr	r0, [r0, #0]
 80033fa:	0a00      	lsrs	r0, r0, #8
 80033fc:	4005      	ands	r5, r0
 80033fe:	2d01      	cmp	r5, #1
 8003400:	d00b      	beq.n	800341a <__iar_annotation$$branch+0x2f2>
 8003402:	9801      	ldr	r0, [sp, #4]
 8003404:	2803      	cmp	r0, #3
 8003406:	d108      	bne.n	800341a <__iar_annotation$$branch+0x2f2>
 8003408:	6960      	ldr	r0, [r4, #20]
 800340a:	06c0      	lsls	r0, r0, #27
 800340c:	0f80      	lsrs	r0, r0, #30
 800340e:	2803      	cmp	r0, #3
 8003410:	d103      	bne.n	800341a <__iar_annotation$$branch+0x2f2>
 8003412:	2080      	movs	r0, #128	@ 0x80
 8003414:	0200      	lsls	r0, r0, #8
 8003416:	83e0      	strh	r0, [r4, #30]
 8003418:	2700      	movs	r7, #0
 800341a:	2000      	movs	r0, #0
 800341c:	9000      	str	r0, [sp, #0]
 800341e:	230c      	movs	r3, #12
 8003420:	2203      	movs	r2, #3
 8003422:	2100      	movs	r1, #0
 8003424:	0020      	movs	r0, r4
 8003426:	f7fe f9a7 	bl	8001778 <PE_Send_CtrlMessage>
 800342a:	6960      	ldr	r0, [r4, #20]
 800342c:	2118      	movs	r1, #24
 800342e:	4388      	bics	r0, r1
 8003430:	9901      	ldr	r1, [sp, #4]
 8003432:	00c9      	lsls	r1, r1, #3
 8003434:	2218      	movs	r2, #24
 8003436:	400a      	ands	r2, r1
 8003438:	4302      	orrs	r2, r0
 800343a:	6162      	str	r2, [r4, #20]
 800343c:	e012      	b.n	8003464 <__iar_annotation$$branch+0x33c>
 800343e:	2000      	movs	r0, #0
 8003440:	9000      	str	r0, [sp, #0]
 8003442:	230c      	movs	r3, #12
 8003444:	2202      	movs	r2, #2
 8003446:	e009      	b.n	800345c <__iar_annotation$$branch+0x334>
 8003448:	0a00      	lsrs	r0, r0, #8
 800344a:	4005      	ands	r5, r0
 800344c:	2d03      	cmp	r5, #3
 800344e:	d101      	bne.n	8003454 <__iar_annotation$$branch+0x32c>
 8003450:	2303      	movs	r3, #3
 8003452:	e000      	b.n	8003456 <__iar_annotation$$branch+0x32e>
 8003454:	230e      	movs	r3, #14
 8003456:	2000      	movs	r0, #0
 8003458:	9000      	str	r0, [sp, #0]
 800345a:	2204      	movs	r2, #4
 800345c:	2100      	movs	r1, #0
 800345e:	0020      	movs	r0, r4
 8003460:	f7fe f98a 	bl	8001778 <PE_Send_CtrlMessage>
 8003464:	003d      	movs	r5, r7
 8003466:	e630      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003468:	8be0      	ldrh	r0, [r4, #30]
 800346a:	03a9      	lsls	r1, r5, #14
 800346c:	4288      	cmp	r0, r1
 800346e:	d1fa      	bne.n	8003466 <__iar_annotation$$branch+0x33e>
 8003470:	2104      	movs	r1, #4
 8003472:	0020      	movs	r0, r4
 8003474:	f7fe f8cb 	bl	800160e <PE_SetPowerNegotiation>
 8003478:	68a0      	ldr	r0, [r4, #8]
 800347a:	6801      	ldr	r1, [r0, #0]
 800347c:	2900      	cmp	r1, #0
 800347e:	d0f2      	beq.n	8003466 <__iar_annotation$$branch+0x33e>
 8003480:	7c20      	ldrb	r0, [r4, #16]
 8003482:	4788      	blx	r1
 8003484:	2800      	cmp	r0, #0
 8003486:	d000      	beq.n	800348a <__iar_annotation$$branch+0x362>
 8003488:	e2db      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 800348a:	200d      	movs	r0, #13
 800348c:	e6d5      	b.n	800323a <__iar_annotation$$branch+0x112>
 800348e:	2000      	movs	r0, #0
 8003490:	9000      	str	r0, [sp, #0]
 8003492:	2303      	movs	r3, #3
 8003494:	2206      	movs	r2, #6
 8003496:	2100      	movs	r1, #0
 8003498:	0020      	movs	r0, r4
 800349a:	f7fe f96d 	bl	8001778 <PE_Send_CtrlMessage>
 800349e:	2800      	cmp	r0, #0
 80034a0:	d110      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034a2:	2103      	movs	r1, #3
 80034a4:	0020      	movs	r0, r4
 80034a6:	f7fe f8b2 	bl	800160e <PE_SetPowerNegotiation>
 80034aa:	2110      	movs	r1, #16
 80034ac:	7c20      	ldrb	r0, [r4, #16]
 80034ae:	f7fd f91b 	bl	80006e8 <USBPD_PE_Notification>
 80034b2:	2000      	movs	r0, #0
 80034b4:	84a0      	strh	r0, [r4, #36]	@ 0x24
 80034b6:	6960      	ldr	r0, [r4, #20]
 80034b8:	06c0      	lsls	r0, r0, #27
 80034ba:	0f80      	lsrs	r0, r0, #30
 80034bc:	2803      	cmp	r0, #3
 80034be:	d101      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034c0:	4876      	ldr	r0, [pc, #472]	@ (800369c <__iar_annotation$$branch+0x574>)
 80034c2:	84a0      	strh	r0, [r4, #36]	@ 0x24
 80034c4:	e601      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80034c6:	2001      	movs	r0, #1
 80034c8:	9000      	str	r0, [sp, #0]
 80034ca:	2397      	movs	r3, #151	@ 0x97
 80034cc:	2202      	movs	r2, #2
 80034ce:	2100      	movs	r1, #0
 80034d0:	0020      	movs	r0, r4
 80034d2:	f7fe f951 	bl	8001778 <PE_Send_CtrlMessage>
 80034d6:	2800      	cmp	r0, #0
 80034d8:	d1f4      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034da:	7725      	strb	r5, [r4, #28]
 80034dc:	2129      	movs	r1, #41	@ 0x29
 80034de:	7c20      	ldrb	r0, [r4, #16]
 80034e0:	f7fd f902 	bl	80006e8 <USBPD_PE_Notification>
 80034e4:	486e      	ldr	r0, [pc, #440]	@ (80036a0 <__iar_annotation$$branch+0x578>)
 80034e6:	83e0      	strh	r0, [r4, #30]
 80034e8:	4d6e      	ldr	r5, [pc, #440]	@ (80036a4 <__iar_annotation$$branch+0x57c>)
 80034ea:	e5ee      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80034ec:	00008014 	.word	0x00008014
 80034f0:	00008096 	.word	0x00008096
 80034f4:	00007fff 	.word	0x00007fff
 80034f8:	8be0      	ldrh	r0, [r4, #30]
 80034fa:	03a9      	lsls	r1, r5, #14
 80034fc:	4288      	cmp	r0, r1
 80034fe:	d1f4      	bne.n	80034ea <__iar_annotation$$branch+0x3c2>
 8003500:	212a      	movs	r1, #42	@ 0x2a
 8003502:	7c20      	ldrb	r0, [r4, #16]
 8003504:	f7fd f8f0 	bl	80006e8 <USBPD_PE_Notification>
 8003508:	2000      	movs	r0, #0
 800350a:	9000      	str	r0, [sp, #0]
 800350c:	2303      	movs	r3, #3
 800350e:	2206      	movs	r2, #6
 8003510:	2100      	movs	r1, #0
 8003512:	0020      	movs	r0, r4
 8003514:	f7fe f930 	bl	8001778 <PE_Send_CtrlMessage>
 8003518:	2800      	cmp	r0, #0
 800351a:	d109      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 800351c:	212e      	movs	r1, #46	@ 0x2e
 800351e:	e6cd      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003520:	2000      	movs	r0, #0
 8003522:	9000      	str	r0, [sp, #0]
 8003524:	2307      	movs	r3, #7
 8003526:	2203      	movs	r2, #3
 8003528:	2100      	movs	r1, #0
 800352a:	0020      	movs	r0, r4
 800352c:	f7fe f924 	bl	8001778 <PE_Send_CtrlMessage>
 8003530:	e5cb      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003532:	2000      	movs	r0, #0
 8003534:	9000      	str	r0, [sp, #0]
 8003536:	2312      	movs	r3, #18
 8003538:	220d      	movs	r2, #13
 800353a:	2031      	movs	r0, #49	@ 0x31
 800353c:	5c21      	ldrb	r1, [r4, r0]
 800353e:	0020      	movs	r0, r4
 8003540:	f7fe f91a 	bl	8001778 <PE_Send_CtrlMessage>
 8003544:	2800      	cmp	r0, #0
 8003546:	d1f3      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 8003548:	83e7      	strh	r7, [r4, #30]
 800354a:	251b      	movs	r5, #27
 800354c:	2130      	movs	r1, #48	@ 0x30
 800354e:	e6b5      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003550:	4668      	mov	r0, sp
 8003552:	7b00      	ldrb	r0, [r0, #12]
 8003554:	2814      	cmp	r0, #20
 8003556:	d021      	beq.n	800359c <__iar_annotation$$branch+0x474>
 8003558:	2030      	movs	r0, #48	@ 0x30
 800355a:	5c20      	ldrb	r0, [r4, r0]
 800355c:	2231      	movs	r2, #49	@ 0x31
 800355e:	5ca2      	ldrb	r2, [r4, r2]
 8003560:	4290      	cmp	r0, r2
 8003562:	d11b      	bne.n	800359c <__iar_annotation$$branch+0x474>
 8003564:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003566:	4001      	ands	r1, r0
 8003568:	2903      	cmp	r1, #3
 800356a:	d117      	bne.n	800359c <__iar_annotation$$branch+0x474>
 800356c:	2131      	movs	r1, #49	@ 0x31
 800356e:	7c20      	ldrb	r0, [r4, #16]
 8003570:	f7fd f8ba 	bl	80006e8 <USBPD_PE_Notification>
 8003574:	2030      	movs	r0, #48	@ 0x30
 8003576:	5c20      	ldrb	r0, [r4, r0]
 8003578:	2800      	cmp	r0, #0
 800357a:	d102      	bne.n	8003582 <__iar_annotation$$branch+0x45a>
 800357c:	2007      	movs	r0, #7
 800357e:	7460      	strb	r0, [r4, #17]
 8003580:	e002      	b.n	8003588 <__iar_annotation$$branch+0x460>
 8003582:	2003      	movs	r0, #3
 8003584:	7460      	strb	r0, [r4, #17]
 8003586:	2500      	movs	r5, #0
 8003588:	4668      	mov	r0, sp
 800358a:	7b00      	ldrb	r0, [r0, #12]
 800358c:	2814      	cmp	r0, #20
 800358e:	d005      	beq.n	800359c <__iar_annotation$$branch+0x474>
 8003590:	2014      	movs	r0, #20
 8003592:	4669      	mov	r1, sp
 8003594:	7308      	strb	r0, [r1, #12]
 8003596:	0020      	movs	r0, r4
 8003598:	f7fd fb11 	bl	8000bbe <PE_Clear_RxEvent>
 800359c:	8be0      	ldrh	r0, [r4, #30]
 800359e:	2180      	movs	r1, #128	@ 0x80
 80035a0:	0209      	lsls	r1, r1, #8
 80035a2:	4288      	cmp	r0, r1
 80035a4:	d1c4      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 80035a6:	e24c      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 80035a8:	6860      	ldr	r0, [r4, #4]
 80035aa:	7800      	ldrb	r0, [r0, #0]
 80035ac:	0780      	lsls	r0, r0, #30
 80035ae:	0f80      	lsrs	r0, r0, #30
 80035b0:	2802      	cmp	r0, #2
 80035b2:	d102      	bne.n	80035ba <__iar_annotation$$branch+0x492>
 80035b4:	7c20      	ldrb	r0, [r4, #16]
 80035b6:	f002 fa0a 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 80035ba:	2105      	movs	r1, #5
 80035bc:	0020      	movs	r0, r4
 80035be:	f7fd fa99 	bl	8000af4 <PE_Send_RESET>
 80035c2:	6860      	ldr	r0, [r4, #4]
 80035c4:	6801      	ldr	r1, [r0, #0]
 80035c6:	2210      	movs	r2, #16
 80035c8:	4391      	bics	r1, r2
 80035ca:	6001      	str	r1, [r0, #0]
 80035cc:	78b0      	ldrb	r0, [r6, #2]
 80035ce:	1c40      	adds	r0, r0, #1
 80035d0:	70b0      	strb	r0, [r6, #2]
 80035d2:	6961      	ldr	r1, [r4, #20]
 80035d4:	4834      	ldr	r0, [pc, #208]	@ (80036a8 <__iar_annotation$$branch+0x580>)
 80035d6:	4008      	ands	r0, r1
 80035d8:	6160      	str	r0, [r4, #20]
 80035da:	2100      	movs	r1, #0
 80035dc:	2232      	movs	r2, #50	@ 0x32
 80035de:	54a1      	strb	r1, [r4, r2]
 80035e0:	4932      	ldr	r1, [pc, #200]	@ (80036ac <__iar_annotation$$branch+0x584>)
 80035e2:	4001      	ands	r1, r0
 80035e4:	6161      	str	r1, [r4, #20]
 80035e6:	2202      	movs	r2, #2
 80035e8:	2101      	movs	r1, #1
 80035ea:	0020      	movs	r0, r4
 80035ec:	f7fe f806 	bl	80015fc <PE_CallHardResetCallback>
 80035f0:	2169      	movs	r1, #105	@ 0x69
 80035f2:	4668      	mov	r0, sp
 80035f4:	7b40      	ldrb	r0, [r0, #13]
 80035f6:	f7fd f877 	bl	80006e8 <USBPD_PE_Notification>
 80035fa:	83e7      	strh	r7, [r4, #30]
 80035fc:	251b      	movs	r5, #27
 80035fe:	2015      	movs	r0, #21
 8003600:	e61b      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003602:	6860      	ldr	r0, [r4, #4]
 8003604:	7800      	ldrb	r0, [r0, #0]
 8003606:	0780      	lsls	r0, r0, #30
 8003608:	0f80      	lsrs	r0, r0, #30
 800360a:	2802      	cmp	r0, #2
 800360c:	d1f0      	bne.n	80035f0 <__iar_annotation$$branch+0x4c8>
 800360e:	7c20      	ldrb	r0, [r4, #16]
 8003610:	f002 f9dd 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003614:	e7ec      	b.n	80035f0 <__iar_annotation$$branch+0x4c8>
 8003616:	8be0      	ldrh	r0, [r4, #30]
 8003618:	03a9      	lsls	r1, r5, #14
 800361a:	4288      	cmp	r0, r1
 800361c:	d11a      	bne.n	8003654 <__iar_annotation$$branch+0x52c>
 800361e:	6960      	ldr	r0, [r4, #20]
 8003620:	78b1      	ldrb	r1, [r6, #2]
 8003622:	2903      	cmp	r1, #3
 8003624:	d303      	bcc.n	800362e <__iar_annotation$$branch+0x506>
 8003626:	0741      	lsls	r1, r0, #29
 8003628:	0fc9      	lsrs	r1, r1, #31
 800362a:	d130      	bne.n	800368e <__iar_annotation$$branch+0x566>
 800362c:	e66d      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 800362e:	4920      	ldr	r1, [pc, #128]	@ (80036b0 <__iar_annotation$$branch+0x588>)
 8003630:	83e1      	strh	r1, [r4, #30]
 8003632:	2117      	movs	r1, #23
 8003634:	7461      	strb	r1, [r4, #17]
 8003636:	2500      	movs	r5, #0
 8003638:	0540      	lsls	r0, r0, #21
 800363a:	0f80      	lsrs	r0, r0, #30
 800363c:	1e42      	subs	r2, r0, #1
 800363e:	4192      	sbcs	r2, r2
 8003640:	0fd2      	lsrs	r2, r2, #31
 8003642:	2101      	movs	r1, #1
 8003644:	0020      	movs	r0, r4
 8003646:	f7fd ffd9 	bl	80015fc <PE_CallHardResetCallback>
 800364a:	2203      	movs	r2, #3
 800364c:	2101      	movs	r1, #1
 800364e:	0020      	movs	r0, r4
 8003650:	f7fd ffd4 	bl	80015fc <PE_CallHardResetCallback>
 8003654:	e539      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003656:	2100      	movs	r1, #0
 8003658:	4668      	mov	r0, sp
 800365a:	7b40      	ldrb	r0, [r0, #13]
 800365c:	68a2      	ldr	r2, [r4, #8]
 800365e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003660:	4790      	blx	r2
 8003662:	2801      	cmp	r0, #1
 8003664:	d105      	bne.n	8003672 <__iar_annotation$$branch+0x54a>
 8003666:	4813      	ldr	r0, [pc, #76]	@ (80036b4 <__iar_annotation$$branch+0x58c>)
 8003668:	83e0      	strh	r0, [r4, #30]
 800366a:	25c8      	movs	r5, #200	@ 0xc8
 800366c:	00ad      	lsls	r5, r5, #2
 800366e:	2013      	movs	r0, #19
 8003670:	7460      	strb	r0, [r4, #17]
 8003672:	8be0      	ldrh	r0, [r4, #30]
 8003674:	2180      	movs	r1, #128	@ 0x80
 8003676:	0209      	lsls	r1, r1, #8
 8003678:	4288      	cmp	r0, r1
 800367a:	d1eb      	bne.n	8003654 <__iar_annotation$$branch+0x52c>
 800367c:	2206      	movs	r2, #6
 800367e:	2101      	movs	r1, #1
 8003680:	0020      	movs	r0, r4
 8003682:	f7fd ffbb 	bl	80015fc <PE_CallHardResetCallback>
 8003686:	6960      	ldr	r0, [r4, #20]
 8003688:	0741      	lsls	r1, r0, #29
 800368a:	0fc9      	lsrs	r1, r1, #31
 800368c:	d003      	beq.n	8003696 <__iar_annotation$$branch+0x56e>
 800368e:	68a0      	ldr	r0, [r4, #8]
 8003690:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003692:	2800      	cmp	r0, #0
 8003694:	d137      	bne.n	8003706 <__iar_annotation$$branch+0x5de>
 8003696:	e638      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 8003698:	0000801e 	.word	0x0000801e
 800369c:	0000b6b0 	.word	0x0000b6b0
 80036a0:	00008226 	.word	0x00008226
 80036a4:	00000226 	.word	0x00000226
 80036a8:	fffff9ff 	.word	0xfffff9ff
 80036ac:	fffffe3f 	.word	0xfffffe3f
 80036b0:	0000828a 	.word	0x0000828a
 80036b4:	00008320 	.word	0x00008320
 80036b8:	8be0      	ldrh	r0, [r4, #30]
 80036ba:	03a9      	lsls	r1, r5, #14
 80036bc:	4288      	cmp	r0, r1
 80036be:	d126      	bne.n	800370e <__iar_annotation$$branch+0x5e6>
 80036c0:	2204      	movs	r2, #4
 80036c2:	2101      	movs	r1, #1
 80036c4:	0020      	movs	r0, r4
 80036c6:	f7fd ff99 	bl	80015fc <PE_CallHardResetCallback>
 80036ca:	2101      	movs	r1, #1
 80036cc:	4668      	mov	r0, sp
 80036ce:	7b40      	ldrb	r0, [r0, #13]
 80036d0:	68a2      	ldr	r2, [r4, #8]
 80036d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036d4:	4790      	blx	r2
 80036d6:	2801      	cmp	r0, #1
 80036d8:	d10d      	bne.n	80036f6 <__iar_annotation$$branch+0x5ce>
 80036da:	0020      	movs	r0, r4
 80036dc:	f7fd fb1d 	bl	8000d1a <PE_Reset_HardReset>
 80036e0:	2168      	movs	r1, #104	@ 0x68
 80036e2:	4668      	mov	r0, sp
 80036e4:	7b40      	ldrb	r0, [r0, #13]
 80036e6:	f7fc ffff 	bl	80006e8 <USBPD_PE_Notification>
 80036ea:	2205      	movs	r2, #5
 80036ec:	2101      	movs	r1, #1
 80036ee:	0020      	movs	r0, r4
 80036f0:	f7fd ff84 	bl	80015fc <PE_CallHardResetCallback>
 80036f4:	e633      	b.n	800335e <__iar_annotation$$branch+0x236>
 80036f6:	2206      	movs	r2, #6
 80036f8:	2101      	movs	r1, #1
 80036fa:	0020      	movs	r0, r4
 80036fc:	f7fd ff7e 	bl	80015fc <PE_CallHardResetCallback>
 8003700:	68a0      	ldr	r0, [r4, #8]
 8003702:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003704:	2800      	cmp	r0, #0
 8003706:	d000      	beq.n	800370a <__iar_annotation$$branch+0x5e2>
 8003708:	e2d6      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 800370a:	2500      	movs	r5, #0
 800370c:	7465      	strb	r5, [r4, #17]
 800370e:	e4dc      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003710:	2001      	movs	r0, #1
 8003712:	9000      	str	r0, [sp, #0]
 8003714:	231b      	movs	r3, #27
 8003716:	2207      	movs	r2, #7
 8003718:	2100      	movs	r1, #0
 800371a:	0020      	movs	r0, r4
 800371c:	f7fe f82c 	bl	8001778 <PE_Send_CtrlMessage>
 8003720:	2800      	cmp	r0, #0
 8003722:	d1f4      	bne.n	800370e <__iar_annotation$$branch+0x5e6>
 8003724:	2006      	movs	r0, #6
 8003726:	7720      	strb	r0, [r4, #28]
 8003728:	83e7      	strh	r7, [r4, #30]
 800372a:	251b      	movs	r5, #27
 800372c:	210b      	movs	r1, #11
 800372e:	e5c5      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003730:	4668      	mov	r0, sp
 8003732:	7b00      	ldrb	r0, [r0, #12]
 8003734:	2811      	cmp	r0, #17
 8003736:	d13e      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003738:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800373a:	0bc1      	lsrs	r1, r0, #15
 800373c:	d11f      	bne.n	800377e <__iar_annotation$$branch+0x656>
 800373e:	0441      	lsls	r1, r0, #17
 8003740:	0f49      	lsrs	r1, r1, #29
 8003742:	d01c      	beq.n	800377e <__iar_annotation$$branch+0x656>
 8003744:	06c0      	lsls	r0, r0, #27
 8003746:	0ec0      	lsrs	r0, r0, #27
 8003748:	2801      	cmp	r0, #1
 800374a:	d118      	bne.n	800377e <__iar_annotation$$branch+0x656>
 800374c:	008b      	lsls	r3, r1, #2
 800374e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003750:	1c82      	adds	r2, r0, #2
 8003752:	2104      	movs	r1, #4
 8003754:	7c20      	ldrb	r0, [r4, #16]
 8003756:	68a5      	ldr	r5, [r4, #8]
 8003758:	69ad      	ldr	r5, [r5, #24]
 800375a:	47a8      	blx	r5
 800375c:	2003      	movs	r0, #3
 800375e:	7460      	strb	r0, [r4, #17]
 8003760:	2500      	movs	r5, #0
 8003762:	4668      	mov	r0, sp
 8003764:	7b00      	ldrb	r0, [r0, #12]
 8003766:	2814      	cmp	r0, #20
 8003768:	d005      	beq.n	8003776 <__iar_annotation$$branch+0x64e>
 800376a:	2014      	movs	r0, #20
 800376c:	4669      	mov	r1, sp
 800376e:	7308      	strb	r0, [r1, #12]
 8003770:	0020      	movs	r0, r4
 8003772:	f7fd fa24 	bl	8000bbe <PE_Clear_RxEvent>
 8003776:	210d      	movs	r1, #13
 8003778:	7c20      	ldrb	r0, [r4, #16]
 800377a:	f7fc ffb5 	bl	80006e8 <USBPD_PE_Notification>
 800377e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003780:	21f0      	movs	r1, #240	@ 0xf0
 8003782:	0209      	lsls	r1, r1, #8
 8003784:	4001      	ands	r1, r0
 8003786:	d116      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003788:	06c0      	lsls	r0, r0, #27
 800378a:	0ec0      	lsrs	r0, r0, #27
 800378c:	2804      	cmp	r0, #4
 800378e:	d001      	beq.n	8003794 <__iar_annotation$$branch+0x66c>
 8003790:	2810      	cmp	r0, #16
 8003792:	d110      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003794:	2003      	movs	r0, #3
 8003796:	7460      	strb	r0, [r4, #17]
 8003798:	2500      	movs	r5, #0
 800379a:	4668      	mov	r0, sp
 800379c:	7b00      	ldrb	r0, [r0, #12]
 800379e:	2814      	cmp	r0, #20
 80037a0:	d005      	beq.n	80037ae <__iar_annotation$$branch+0x686>
 80037a2:	2014      	movs	r0, #20
 80037a4:	4669      	mov	r1, sp
 80037a6:	7308      	strb	r0, [r1, #12]
 80037a8:	0020      	movs	r0, r4
 80037aa:	f7fd fa08 	bl	8000bbe <PE_Clear_RxEvent>
 80037ae:	210e      	movs	r1, #14
 80037b0:	7c20      	ldrb	r0, [r4, #16]
 80037b2:	f7fc ff99 	bl	80006e8 <USBPD_PE_Notification>
 80037b6:	8be0      	ldrh	r0, [r4, #30]
 80037b8:	2180      	movs	r1, #128	@ 0x80
 80037ba:	0209      	lsls	r1, r1, #8
 80037bc:	4288      	cmp	r0, r1
 80037be:	d11f      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 80037c0:	2003      	movs	r0, #3
 80037c2:	e55f      	b.n	8003284 <__iar_annotation$$branch+0x15c>
 80037c4:	68a0      	ldr	r0, [r4, #8]
 80037c6:	6881      	ldr	r1, [r0, #8]
 80037c8:	2900      	cmp	r1, #0
 80037ca:	d01f      	beq.n	800380c <__iar_annotation$$branch+0x6e4>
 80037cc:	7c20      	ldrb	r0, [r4, #16]
 80037ce:	4788      	blx	r1
 80037d0:	280a      	cmp	r0, #10
 80037d2:	d002      	beq.n	80037da <__iar_annotation$$branch+0x6b2>
 80037d4:	280d      	cmp	r0, #13
 80037d6:	d014      	beq.n	8003802 <__iar_annotation$$branch+0x6da>
 80037d8:	e018      	b.n	800380c <__iar_annotation$$branch+0x6e4>
 80037da:	1cf8      	adds	r0, r7, #3
 80037dc:	83e0      	strh	r0, [r4, #30]
 80037de:	251e      	movs	r5, #30
 80037e0:	2000      	movs	r0, #0
 80037e2:	9000      	str	r0, [sp, #0]
 80037e4:	2324      	movs	r3, #36	@ 0x24
 80037e6:	2203      	movs	r2, #3
 80037e8:	2100      	movs	r1, #0
 80037ea:	0020      	movs	r0, r4
 80037ec:	f7fd ffc4 	bl	8001778 <PE_Send_CtrlMessage>
 80037f0:	2800      	cmp	r0, #0
 80037f2:	d105      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 80037f4:	2201      	movs	r2, #1
 80037f6:	2101      	movs	r1, #1
 80037f8:	7c20      	ldrb	r0, [r4, #16]
 80037fa:	68a3      	ldr	r3, [r4, #8]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fe:	4798      	blx	r3
 8003800:	e463      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003802:	2000      	movs	r0, #0
 8003804:	9000      	str	r0, [sp, #0]
 8003806:	2303      	movs	r3, #3
 8003808:	220c      	movs	r2, #12
 800380a:	e68d      	b.n	8003528 <__iar_annotation$$branch+0x400>
 800380c:	2000      	movs	r0, #0
 800380e:	9000      	str	r0, [sp, #0]
 8003810:	2303      	movs	r3, #3
 8003812:	2204      	movs	r2, #4
 8003814:	e688      	b.n	8003528 <__iar_annotation$$branch+0x400>
 8003816:	8be0      	ldrh	r0, [r4, #30]
 8003818:	03a9      	lsls	r1, r5, #14
 800381a:	4288      	cmp	r0, r1
 800381c:	d1f0      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 800381e:	2104      	movs	r1, #4
 8003820:	0020      	movs	r0, r4
 8003822:	f7fd fef4 	bl	800160e <PE_SetPowerNegotiation>
 8003826:	6860      	ldr	r0, [r4, #4]
 8003828:	6801      	ldr	r1, [r0, #0]
 800382a:	2210      	movs	r2, #16
 800382c:	430a      	orrs	r2, r1
 800382e:	6002      	str	r2, [r0, #0]
 8003830:	2206      	movs	r2, #6
 8003832:	2101      	movs	r1, #1
 8003834:	7c20      	ldrb	r0, [r4, #16]
 8003836:	68a3      	ldr	r3, [r4, #8]
 8003838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383a:	4798      	blx	r3
 800383c:	2207      	movs	r2, #7
 800383e:	2101      	movs	r1, #1
 8003840:	7c20      	ldrb	r0, [r4, #16]
 8003842:	68a3      	ldr	r3, [r4, #8]
 8003844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003846:	4798      	blx	r3
 8003848:	2100      	movs	r1, #0
 800384a:	7c20      	ldrb	r0, [r4, #16]
 800384c:	f002 f889 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 8003850:	2000      	movs	r0, #0
 8003852:	9000      	str	r0, [sp, #0]
 8003854:	2325      	movs	r3, #37	@ 0x25
 8003856:	2206      	movs	r2, #6
 8003858:	2100      	movs	r1, #0
 800385a:	0020      	movs	r0, r4
 800385c:	f7fd ff8c 	bl	8001778 <PE_Send_CtrlMessage>
 8003860:	2800      	cmp	r0, #0
 8003862:	d1cd      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003864:	e0c9      	b.n	80039fa <__iar_annotation$$branch+0x8d2>
 8003866:	4668      	mov	r0, sp
 8003868:	7b00      	ldrb	r0, [r0, #12]
 800386a:	2811      	cmp	r0, #17
 800386c:	d10b      	bne.n	8003886 <__iar_annotation$$branch+0x75e>
 800386e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003870:	4001      	ands	r1, r0
 8003872:	2906      	cmp	r1, #6
 8003874:	d107      	bne.n	8003886 <__iar_annotation$$branch+0x75e>
 8003876:	2014      	movs	r0, #20
 8003878:	4669      	mov	r1, sp
 800387a:	7308      	strb	r0, [r1, #12]
 800387c:	0020      	movs	r0, r4
 800387e:	f7fd f99e 	bl	8000bbe <PE_Clear_RxEvent>
 8003882:	2026      	movs	r0, #38	@ 0x26
 8003884:	7460      	strb	r0, [r4, #17]
 8003886:	8be0      	ldrh	r0, [r4, #30]
 8003888:	03a9      	lsls	r1, r5, #14
 800388a:	4288      	cmp	r0, r1
 800388c:	d1b8      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 800388e:	68a3      	ldr	r3, [r4, #8]
 8003890:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003892:	2800      	cmp	r0, #0
 8003894:	d000      	beq.n	8003898 <__iar_annotation$$branch+0x770>
 8003896:	e20f      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 8003898:	220a      	movs	r2, #10
 800389a:	2101      	movs	r1, #1
 800389c:	7c20      	ldrb	r0, [r4, #16]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	4798      	blx	r3
 80038a2:	e0ce      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 80038a4:	2100      	movs	r1, #0
 80038a6:	0020      	movs	r0, r4
 80038a8:	f7fd f944 	bl	8000b34 <PE_ChangePowerRole>
 80038ac:	220d      	movs	r2, #13
 80038ae:	2100      	movs	r1, #0
 80038b0:	7c20      	ldrb	r0, [r4, #16]
 80038b2:	68a3      	ldr	r3, [r4, #8]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b6:	4798      	blx	r3
 80038b8:	2114      	movs	r1, #20
 80038ba:	7c20      	ldrb	r0, [r4, #16]
 80038bc:	f7fc ff14 	bl	80006e8 <USBPD_PE_Notification>
 80038c0:	220e      	movs	r2, #14
 80038c2:	2100      	movs	r1, #0
 80038c4:	7c20      	ldrb	r0, [r4, #16]
 80038c6:	68a3      	ldr	r3, [r4, #8]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ca:	4798      	blx	r3
 80038cc:	6860      	ldr	r0, [r4, #4]
 80038ce:	7800      	ldrb	r0, [r0, #0]
 80038d0:	0780      	lsls	r0, r0, #30
 80038d2:	0f80      	lsrs	r0, r0, #30
 80038d4:	2801      	cmp	r0, #1
 80038d6:	d104      	bne.n	80038e2 <__iar_annotation$$branch+0x7ba>
 80038d8:	2101      	movs	r1, #1
 80038da:	4668      	mov	r0, sp
 80038dc:	7b40      	ldrb	r0, [r0, #13]
 80038de:	f002 f895 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80038e2:	0020      	movs	r0, r4
 80038e4:	f7fd fa90 	bl	8000e08 <PE_Reset_StateMachine>
 80038e8:	e4cd      	b.n	8003286 <__iar_annotation$$branch+0x15e>
 80038ea:	2001      	movs	r0, #1
 80038ec:	9000      	str	r0, [sp, #0]
 80038ee:	231f      	movs	r3, #31
 80038f0:	220a      	movs	r2, #10
 80038f2:	2100      	movs	r1, #0
 80038f4:	0020      	movs	r0, r4
 80038f6:	f7fd ff3f 	bl	8001778 <PE_Send_CtrlMessage>
 80038fa:	2800      	cmp	r0, #0
 80038fc:	d1c6      	bne.n	800388c <__iar_annotation$$branch+0x764>
 80038fe:	2008      	movs	r0, #8
 8003900:	7720      	strb	r0, [r4, #28]
 8003902:	83e7      	strh	r7, [r4, #30]
 8003904:	251b      	movs	r5, #27
 8003906:	2202      	movs	r2, #2
 8003908:	2101      	movs	r1, #1
 800390a:	7c20      	ldrb	r0, [r4, #16]
 800390c:	68a3      	ldr	r3, [r4, #8]
 800390e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003910:	4798      	blx	r3
 8003912:	2139      	movs	r1, #57	@ 0x39
 8003914:	e4d2      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003916:	4668      	mov	r0, sp
 8003918:	7b00      	ldrb	r0, [r0, #12]
 800391a:	2811      	cmp	r0, #17
 800391c:	d145      	bne.n	80039aa <__iar_annotation$$branch+0x882>
 800391e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003920:	391f      	subs	r1, #31
 8003922:	4001      	ands	r1, r0
 8003924:	d141      	bne.n	80039aa <__iar_annotation$$branch+0x882>
 8003926:	06c0      	lsls	r0, r0, #27
 8003928:	0ec0      	lsrs	r0, r0, #27
 800392a:	2803      	cmp	r0, #3
 800392c:	d006      	beq.n	800393c <__iar_annotation$$branch+0x814>
 800392e:	2804      	cmp	r0, #4
 8003930:	d012      	beq.n	8003958 <__iar_annotation$$branch+0x830>
 8003932:	280c      	cmp	r0, #12
 8003934:	d008      	beq.n	8003948 <__iar_annotation$$branch+0x820>
 8003936:	2810      	cmp	r0, #16
 8003938:	d020      	beq.n	800397c <__iar_annotation$$branch+0x854>
 800393a:	e036      	b.n	80039aa <__iar_annotation$$branch+0x882>
 800393c:	213a      	movs	r1, #58	@ 0x3a
 800393e:	7c20      	ldrb	r0, [r4, #16]
 8003940:	f7fc fed2 	bl	80006e8 <USBPD_PE_Notification>
 8003944:	2020      	movs	r0, #32
 8003946:	e012      	b.n	800396e <__iar_annotation$$branch+0x846>
 8003948:	2205      	movs	r2, #5
 800394a:	2101      	movs	r1, #1
 800394c:	7c20      	ldrb	r0, [r4, #16]
 800394e:	68a3      	ldr	r3, [r4, #8]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	4798      	blx	r3
 8003954:	213b      	movs	r1, #59	@ 0x3b
 8003956:	e006      	b.n	8003966 <__iar_annotation$$branch+0x83e>
 8003958:	2204      	movs	r2, #4
 800395a:	2101      	movs	r1, #1
 800395c:	7c20      	ldrb	r0, [r4, #16]
 800395e:	68a3      	ldr	r3, [r4, #8]
 8003960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003962:	4798      	blx	r3
 8003964:	2116      	movs	r1, #22
 8003966:	7c20      	ldrb	r0, [r4, #16]
 8003968:	f7fc febe 	bl	80006e8 <USBPD_PE_Notification>
 800396c:	2003      	movs	r0, #3
 800396e:	7460      	strb	r0, [r4, #17]
 8003970:	2500      	movs	r5, #0
 8003972:	4668      	mov	r0, sp
 8003974:	7b00      	ldrb	r0, [r0, #12]
 8003976:	2814      	cmp	r0, #20
 8003978:	d111      	bne.n	800399e <__iar_annotation$$branch+0x876>
 800397a:	e016      	b.n	80039aa <__iar_annotation$$branch+0x882>
 800397c:	2204      	movs	r2, #4
 800397e:	2101      	movs	r1, #1
 8003980:	7c20      	ldrb	r0, [r4, #16]
 8003982:	68a3      	ldr	r3, [r4, #8]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	4798      	blx	r3
 8003988:	2117      	movs	r1, #23
 800398a:	7c20      	ldrb	r0, [r4, #16]
 800398c:	f7fc feac 	bl	80006e8 <USBPD_PE_Notification>
 8003990:	2003      	movs	r0, #3
 8003992:	7460      	strb	r0, [r4, #17]
 8003994:	2500      	movs	r5, #0
 8003996:	4668      	mov	r0, sp
 8003998:	7b00      	ldrb	r0, [r0, #12]
 800399a:	2814      	cmp	r0, #20
 800399c:	d005      	beq.n	80039aa <__iar_annotation$$branch+0x882>
 800399e:	2014      	movs	r0, #20
 80039a0:	4669      	mov	r1, sp
 80039a2:	7308      	strb	r0, [r1, #12]
 80039a4:	0020      	movs	r0, r4
 80039a6:	f7fd f90a 	bl	8000bbe <PE_Clear_RxEvent>
 80039aa:	8be0      	ldrh	r0, [r4, #30]
 80039ac:	2180      	movs	r1, #128	@ 0x80
 80039ae:	0209      	lsls	r1, r1, #8
 80039b0:	4288      	cmp	r0, r1
 80039b2:	d12c      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 80039b4:	e704      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 80039b6:	6860      	ldr	r0, [r4, #4]
 80039b8:	6801      	ldr	r1, [r0, #0]
 80039ba:	2210      	movs	r2, #16
 80039bc:	430a      	orrs	r2, r1
 80039be:	6002      	str	r2, [r0, #0]
 80039c0:	7f20      	ldrb	r0, [r4, #28]
 80039c2:	2809      	cmp	r0, #9
 80039c4:	d005      	beq.n	80039d2 <__iar_annotation$$branch+0x8aa>
 80039c6:	2206      	movs	r2, #6
 80039c8:	2101      	movs	r1, #1
 80039ca:	7c20      	ldrb	r0, [r4, #16]
 80039cc:	68a3      	ldr	r3, [r4, #8]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d0:	4798      	blx	r3
 80039d2:	2207      	movs	r2, #7
 80039d4:	2101      	movs	r1, #1
 80039d6:	7c20      	ldrb	r0, [r4, #16]
 80039d8:	68a3      	ldr	r3, [r4, #8]
 80039da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039dc:	4798      	blx	r3
 80039de:	2100      	movs	r1, #0
 80039e0:	7c20      	ldrb	r0, [r4, #16]
 80039e2:	f001 ffbe 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 80039e6:	2000      	movs	r0, #0
 80039e8:	9000      	str	r0, [sp, #0]
 80039ea:	2321      	movs	r3, #33	@ 0x21
 80039ec:	2206      	movs	r2, #6
 80039ee:	2100      	movs	r1, #0
 80039f0:	0020      	movs	r0, r4
 80039f2:	f7fd fec1 	bl	8001778 <PE_Send_CtrlMessage>
 80039f6:	2800      	cmp	r0, #0
 80039f8:	d109      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 80039fa:	2208      	movs	r2, #8
 80039fc:	2101      	movs	r1, #1
 80039fe:	7c20      	ldrb	r0, [r4, #16]
 8003a00:	68a3      	ldr	r3, [r4, #8]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	4798      	blx	r3
 8003a06:	48c5      	ldr	r0, [pc, #788]	@ (8003d1c <.text_3>)
 8003a08:	83e0      	strh	r0, [r4, #30]
 8003a0a:	25eb      	movs	r5, #235	@ 0xeb
 8003a0c:	006d      	lsls	r5, r5, #1
 8003a0e:	e6f7      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003a10:	4668      	mov	r0, sp
 8003a12:	7b00      	ldrb	r0, [r0, #12]
 8003a14:	2811      	cmp	r0, #17
 8003a16:	d10b      	bne.n	8003a30 <__iar_annotation$$branch+0x908>
 8003a18:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003a1a:	4001      	ands	r1, r0
 8003a1c:	2906      	cmp	r1, #6
 8003a1e:	d107      	bne.n	8003a30 <__iar_annotation$$branch+0x908>
 8003a20:	2026      	movs	r0, #38	@ 0x26
 8003a22:	7460      	strb	r0, [r4, #17]
 8003a24:	2014      	movs	r0, #20
 8003a26:	4669      	mov	r1, sp
 8003a28:	7308      	strb	r0, [r1, #12]
 8003a2a:	0020      	movs	r0, r4
 8003a2c:	f7fd f8c7 	bl	8000bbe <PE_Clear_RxEvent>
 8003a30:	8be0      	ldrh	r0, [r4, #30]
 8003a32:	03a9      	lsls	r1, r5, #14
 8003a34:	4288      	cmp	r0, r1
 8003a36:	d1ea      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 8003a38:	68a0      	ldr	r0, [r4, #8]
 8003a3a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	d000      	beq.n	8003a42 <__iar_annotation$$branch+0x91a>
 8003a40:	e13a      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 8003a42:	200f      	movs	r0, #15
 8003a44:	e6bd      	b.n	80037c2 <__iar_annotation$$branch+0x69a>
 8003a46:	8be0      	ldrh	r0, [r4, #30]
 8003a48:	03a9      	lsls	r1, r5, #14
 8003a4a:	4288      	cmp	r0, r1
 8003a4c:	d1df      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 8003a4e:	220e      	movs	r2, #14
 8003a50:	2101      	movs	r1, #1
 8003a52:	7c20      	ldrb	r0, [r4, #16]
 8003a54:	68a3      	ldr	r3, [r4, #8]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	4798      	blx	r3
 8003a5a:	6860      	ldr	r0, [r4, #4]
 8003a5c:	7800      	ldrb	r0, [r0, #0]
 8003a5e:	0780      	lsls	r0, r0, #30
 8003a60:	0f80      	lsrs	r0, r0, #30
 8003a62:	2802      	cmp	r0, #2
 8003a64:	d102      	bne.n	8003a6c <__iar_annotation$$branch+0x944>
 8003a66:	7c20      	ldrb	r0, [r4, #16]
 8003a68:	f001 ffb1 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003a6c:	0020      	movs	r0, r4
 8003a6e:	f7fd f9cb 	bl	8000e08 <PE_Reset_StateMachine>
 8003a72:	2115      	movs	r1, #21
 8003a74:	e74e      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003a76:	2803      	cmp	r0, #3
 8003a78:	d110      	bne.n	8003a9c <__iar_annotation$$branch+0x974>
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	7720      	strb	r0, [r4, #28]
 8003a7e:	6860      	ldr	r0, [r4, #4]
 8003a80:	7800      	ldrb	r0, [r0, #0]
 8003a82:	0780      	lsls	r0, r0, #30
 8003a84:	0f80      	lsrs	r0, r0, #30
 8003a86:	2802      	cmp	r0, #2
 8003a88:	d102      	bne.n	8003a90 <__iar_annotation$$branch+0x968>
 8003a8a:	7c20      	ldrb	r0, [r4, #16]
 8003a8c:	f001 ff9f 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003a90:	2004      	movs	r0, #4
 8003a92:	7460      	strb	r0, [r4, #17]
 8003a94:	2167      	movs	r1, #103	@ 0x67
 8003a96:	7c20      	ldrb	r0, [r4, #16]
 8003a98:	f7fc fe26 	bl	80006e8 <USBPD_PE_Notification>
 8003a9c:	4668      	mov	r0, sp
 8003a9e:	7b00      	ldrb	r0, [r0, #12]
 8003aa0:	2814      	cmp	r0, #20
 8003aa2:	d00d      	beq.n	8003ac0 <__iar_annotation$$branch+0x998>
 8003aa4:	0020      	movs	r0, r4
 8003aa6:	f7fe f917 	bl	8001cd8 <PE_ManageRXEvent>
 8003aaa:	4668      	mov	r0, sp
 8003aac:	7b00      	ldrb	r0, [r0, #12]
 8003aae:	2814      	cmp	r0, #20
 8003ab0:	d005      	beq.n	8003abe <__iar_annotation$$branch+0x996>
 8003ab2:	2014      	movs	r0, #20
 8003ab4:	4669      	mov	r1, sp
 8003ab6:	7308      	strb	r0, [r1, #12]
 8003ab8:	0020      	movs	r0, r4
 8003aba:	f7fd f880 	bl	8000bbe <PE_Clear_RxEvent>
 8003abe:	e69f      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003ac0:	6960      	ldr	r0, [r4, #20]
 8003ac2:	0cc0      	lsrs	r0, r0, #19
 8003ac4:	03ad      	lsls	r5, r5, #14
 8003ac6:	2800      	cmp	r0, #0
 8003ac8:	d01e      	beq.n	8003b08 <__iar_annotation$$branch+0x9e0>
 8003aca:	8c21      	ldrh	r1, [r4, #32]
 8003acc:	42a9      	cmp	r1, r5
 8003ace:	d10e      	bne.n	8003aee <__iar_annotation$$branch+0x9c6>
 8003ad0:	200f      	movs	r0, #15
 8003ad2:	7460      	strb	r0, [r4, #17]
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	9000      	str	r0, [sp, #0]
 8003ad8:	2300      	movs	r3, #0
 8003ada:	2270      	movs	r2, #112	@ 0x70
 8003adc:	7c21      	ldrb	r1, [r4, #16]
 8003ade:	2009      	movs	r0, #9
 8003ae0:	4da5      	ldr	r5, [pc, #660]	@ (8003d78 <.text_5>)
 8003ae2:	682d      	ldr	r5, [r5, #0]
 8003ae4:	47a8      	blx	r5
 8003ae6:	78b0      	ldrb	r0, [r6, #2]
 8003ae8:	1c40      	adds	r0, r0, #1
 8003aea:	70b0      	strb	r0, [r6, #2]
 8003aec:	e6fc      	b.n	80038e8 <__iar_annotation$$branch+0x7c0>
 8003aee:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003af0:	0509      	lsls	r1, r1, #20
 8003af2:	0f49      	lsrs	r1, r1, #29
 8003af4:	180a      	adds	r2, r1, r0
 8003af6:	2333      	movs	r3, #51	@ 0x33
 8003af8:	435a      	muls	r2, r3
 8003afa:	4315      	orrs	r5, r2
 8003afc:	8425      	strh	r5, [r4, #32]
 8003afe:	180d      	adds	r5, r1, r0
 8003b00:	2033      	movs	r0, #51	@ 0x33
 8003b02:	4345      	muls	r5, r0
 8003b04:	b2ad      	uxth	r5, r5
 8003b06:	e67b      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003b08:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8003b0a:	42a8      	cmp	r0, r5
 8003b0c:	d099      	beq.n	8003a42 <__iar_annotation$$branch+0x91a>
 8003b0e:	7c20      	ldrb	r0, [r4, #16]
 8003b10:	f7fd f87a 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d113      	bne.n	8003b40 <__iar_annotation$$branch+0xa18>
 8003b18:	2032      	movs	r0, #50	@ 0x32
 8003b1a:	5c20      	ldrb	r0, [r4, r0]
 8003b1c:	2800      	cmp	r0, #0
 8003b1e:	d00f      	beq.n	8003b40 <__iar_annotation$$branch+0xa18>
 8003b20:	2133      	movs	r1, #51	@ 0x33
 8003b22:	5c61      	ldrb	r1, [r4, r1]
 8003b24:	2231      	movs	r2, #49	@ 0x31
 8003b26:	54a1      	strb	r1, [r4, r2]
 8003b28:	7460      	strb	r0, [r4, #17]
 8003b2a:	2500      	movs	r5, #0
 8003b2c:	2132      	movs	r1, #50	@ 0x32
 8003b2e:	5465      	strb	r5, [r4, r1]
 8003b30:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003b32:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8003b34:	6960      	ldr	r0, [r4, #20]
 8003b36:	2180      	movs	r1, #128	@ 0x80
 8003b38:	01c9      	lsls	r1, r1, #7
 8003b3a:	4301      	orrs	r1, r0
 8003b3c:	6161      	str	r1, [r4, #20]
 8003b3e:	e65f      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003b40:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8003b42:	42a8      	cmp	r0, r5
 8003b44:	d104      	bne.n	8003b50 <__iar_annotation$$branch+0x4>
 8003b46:	2500      	movs	r5, #0
 8003b48:	8465      	strh	r5, [r4, #34]	@ 0x22
 8003b4a:	7930      	ldrb	r0, [r6, #4]

08003b4c <__iar_annotation$$branch>:
 8003b4c:	f7ff fb87 	bl	800325e <__iar_annotation$$branch+0x136>
 8003b50:	0020      	movs	r0, r4
 8003b52:	f7fd fd83 	bl	800165c <PE_CalculateMinTiming>
 8003b56:	e080      	b.n	8003c5a <__iar_annotation$$branch>
 8003b58:	2000      	movs	r0, #0
 8003b5a:	9002      	str	r0, [sp, #8]
 8003b5c:	2003      	movs	r0, #3
 8003b5e:	9001      	str	r0, [sp, #4]
 8003b60:	2001      	movs	r0, #1
 8003b62:	9000      	str	r0, [sp, #0]
 8003b64:	0023      	movs	r3, r4
 8003b66:	332c      	adds	r3, #44	@ 0x2c
 8003b68:	2206      	movs	r2, #6
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	0020      	movs	r0, r4
 8003b6e:	f7fd fe2e 	bl	80017ce <PE_Send_DataMessage>
 8003b72:	2800      	cmp	r0, #0
 8003b74:	d1e3      	bne.n	8003b3e <__iar_annotation$$branch+0xa16>
 8003b76:	215d      	movs	r1, #93	@ 0x5d
 8003b78:	e6cc      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	9004      	str	r0, [sp, #16]
 8003b7e:	ab04      	add	r3, sp, #16
 8003b80:	aa05      	add	r2, sp, #20
 8003b82:	210a      	movs	r1, #10
 8003b84:	4668      	mov	r0, sp
 8003b86:	7b40      	ldrb	r0, [r0, #13]
 8003b88:	68a7      	ldr	r7, [r4, #8]
 8003b8a:	697f      	ldr	r7, [r7, #20]
 8003b8c:	47b8      	blx	r7
 8003b8e:	2104      	movs	r1, #4
 8003b90:	9804      	ldr	r0, [sp, #16]
 8003b92:	f7fd fd8f 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8003b96:	2800      	cmp	r0, #0
 8003b98:	d11f      	bne.n	8003bda <__iar_annotation$$branch+0x8e>
 8003b9a:	71f0      	strb	r0, [r6, #7]
 8003b9c:	7230      	strb	r0, [r6, #8]
 8003b9e:	7c20      	ldrb	r0, [r4, #16]
 8003ba0:	f7fd fa04 	bl	8000fac <PE_Get_UnchunkedSupport>
 8003ba4:	2800      	cmp	r0, #0
 8003ba6:	d103      	bne.n	8003bb0 <__iar_annotation$$branch+0x64>
 8003ba8:	7a30      	ldrb	r0, [r6, #8]
 8003baa:	2180      	movs	r1, #128	@ 0x80
 8003bac:	4301      	orrs	r1, r0
 8003bae:	7231      	strb	r1, [r6, #8]
 8003bb0:	9a04      	ldr	r2, [sp, #16]
 8003bb2:	a905      	add	r1, sp, #20
 8003bb4:	4871      	ldr	r0, [pc, #452]	@ (8003d7c <.text_6>)
 8003bb6:	1820      	adds	r0, r4, r0
 8003bb8:	f01c f9cc 	bl	801ff54 <__aeabi_memcpy>
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	9002      	str	r0, [sp, #8]
 8003bc0:	2003      	movs	r0, #3
 8003bc2:	9001      	str	r0, [sp, #4]
 8003bc4:	2008      	movs	r0, #8
 8003bc6:	9000      	str	r0, [sp, #0]
 8003bc8:	486d      	ldr	r0, [pc, #436]	@ (8003d80 <.text_7>)
 8003bca:	1823      	adds	r3, r4, r0
 8003bcc:	220c      	movs	r2, #12
 8003bce:	2100      	movs	r1, #0
 8003bd0:	0020      	movs	r0, r4
 8003bd2:	f7fd ff2f 	bl	8001a34 <PE_Send_ExtendedMessage>
 8003bd6:	214c      	movs	r1, #76	@ 0x4c
 8003bd8:	e69c      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003bda:	2001      	movs	r0, #1
 8003bdc:	e510      	b.n	8003600 <__iar_annotation$$branch+0x4d8>
 8003bde:	2001      	movs	r0, #1
 8003be0:	9000      	str	r0, [sp, #0]
 8003be2:	2339      	movs	r3, #57	@ 0x39
 8003be4:	7832      	ldrb	r2, [r6, #0]
 8003be6:	2033      	movs	r0, #51	@ 0x33
 8003be8:	5c21      	ldrb	r1, [r4, r0]
 8003bea:	0020      	movs	r0, r4
 8003bec:	f7fd fdc4 	bl	8001778 <PE_Send_CtrlMessage>
 8003bf0:	2800      	cmp	r0, #0
 8003bf2:	d144      	bne.n	8003c7e <__iar_annotation$$branch+0x24>
 8003bf4:	7870      	ldrb	r0, [r6, #1]
 8003bf6:	7720      	strb	r0, [r4, #28]
 8003bf8:	83e7      	strh	r7, [r4, #30]
 8003bfa:	251b      	movs	r5, #27
 8003bfc:	2144      	movs	r1, #68	@ 0x44
 8003bfe:	e689      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003c00:	8be0      	ldrh	r0, [r4, #30]
 8003c02:	03a9      	lsls	r1, r5, #14
 8003c04:	4288      	cmp	r0, r1
 8003c06:	d104      	bne.n	8003c12 <__iar_annotation$$branch+0xc6>
 8003c08:	4668      	mov	r0, sp
 8003c0a:	7b00      	ldrb	r0, [r0, #12]
 8003c0c:	2814      	cmp	r0, #20
 8003c0e:	d100      	bne.n	8003c12 <__iar_annotation$$branch+0xc6>
 8003c10:	e5d6      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 8003c12:	4668      	mov	r0, sp
 8003c14:	7b00      	ldrb	r0, [r0, #12]
 8003c16:	2814      	cmp	r0, #20
 8003c18:	d031      	beq.n	8003c7e <__iar_annotation$$branch+0x24>
 8003c1a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003c1c:	0bc1      	lsrs	r1, r0, #15
 8003c1e:	d003      	beq.n	8003c28 <__iar_annotation$$branch+0xdc>
 8003c20:	0020      	movs	r0, r4
 8003c22:	f7fd fe11 	bl	8001848 <PE_Check_ExtendedMessage>
 8003c26:	e740      	b.n	8003aaa <__iar_annotation$$branch+0x982>
 8003c28:	06c0      	lsls	r0, r0, #27
 8003c2a:	0ec0      	lsrs	r0, r0, #27
 8003c2c:	2810      	cmp	r0, #16
 8003c2e:	d000      	beq.n	8003c32 <__iar_annotation$$branch+0xe6>
 8003c30:	e5c6      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 8003c32:	2014      	movs	r0, #20
 8003c34:	4669      	mov	r1, sp
 8003c36:	7308      	strb	r0, [r1, #12]
 8003c38:	0020      	movs	r0, r4
 8003c3a:	f7fc ffc0 	bl	8000bbe <PE_Clear_RxEvent>
 8003c3e:	2500      	movs	r5, #0
 8003c40:	83e5      	strh	r5, [r4, #30]
 8003c42:	2003      	movs	r0, #3
 8003c44:	7460      	strb	r0, [r4, #17]
 8003c46:	2159      	movs	r1, #89	@ 0x59
 8003c48:	e664      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003c4a:	0020      	movs	r0, r4
 8003c4c:	f7fd ff1e 	bl	8001a8c <PE_SubStateMachine_ExtendedMessages>
 8003c50:	e003      	b.n	8003c5a <__iar_annotation$$branch>
 8003c52:	a903      	add	r1, sp, #12
 8003c54:	0020      	movs	r0, r4
 8003c56:	f7fd f9bb 	bl	8000fd0 <PE_SubStateMachine_Generic>

08003c5a <__iar_annotation$$branch>:
 8003c5a:	f7ff fa35 	bl	80030c8 <__iar_annotation$$branch+0xc>
 8003c5e:	a903      	add	r1, sp, #12
 8003c60:	0020      	movs	r0, r4
 8003c62:	f000 f9d5 	bl	8004010 <PE_SubStateMachine_VconnSwap>
 8003c66:	0005      	movs	r5, r0
 8003c68:	6860      	ldr	r0, [r4, #4]
 8003c6a:	6800      	ldr	r0, [r0, #0]
 8003c6c:	0401      	lsls	r1, r0, #16
 8003c6e:	0fc9      	lsrs	r1, r1, #31
 8003c70:	d006      	beq.n	8003c80 <__iar_annotation$$branch+0x26>
 8003c72:	6820      	ldr	r0, [r4, #0]
 8003c74:	6801      	ldr	r1, [r0, #0]
 8003c76:	4668      	mov	r0, sp
 8003c78:	7b40      	ldrb	r0, [r0, #13]
 8003c7a:	f001 fec7 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8003c7e:	e5bf      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003c80:	2101      	movs	r1, #1
 8003c82:	e7f8      	b.n	8003c76 <__iar_annotation$$branch+0x1c>
 8003c84:	4668      	mov	r0, sp
 8003c86:	7b00      	ldrb	r0, [r0, #12]
 8003c88:	2811      	cmp	r0, #17
 8003c8a:	d111      	bne.n	8003cb0 <__iar_annotation$$branch+0x56>
 8003c8c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003c8e:	4001      	ands	r1, r0
 8003c90:	2913      	cmp	r1, #19
 8003c92:	d10d      	bne.n	8003cb0 <__iar_annotation$$branch+0x56>
 8003c94:	2014      	movs	r0, #20
 8003c96:	4669      	mov	r1, sp
 8003c98:	7308      	strb	r0, [r1, #12]
 8003c9a:	0020      	movs	r0, r4
 8003c9c:	f7fc ff8f 	bl	8000bbe <PE_Clear_RxEvent>
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	9000      	str	r0, [sp, #0]
 8003ca4:	2320      	movs	r3, #32
 8003ca6:	2203      	movs	r2, #3
 8003ca8:	2100      	movs	r1, #0
 8003caa:	0020      	movs	r0, r4
 8003cac:	f7fd fd64 	bl	8001778 <PE_Send_CtrlMessage>
 8003cb0:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8003cb2:	03a9      	lsls	r1, r5, #14
 8003cb4:	4288      	cmp	r0, r1
 8003cb6:	d106      	bne.n	8003cc6 <__iar_annotation$$branch+0x6c>
 8003cb8:	2092      	movs	r0, #146	@ 0x92
 8003cba:	e582      	b.n	80037c2 <__iar_annotation$$branch+0x69a>
 8003cbc:	4668      	mov	r0, sp
 8003cbe:	7b01      	ldrb	r1, [r0, #12]
 8003cc0:	0020      	movs	r0, r4
 8003cc2:	f001 fc05 	bl	80054d0 <PE_StateMachine_UVDM>
 8003cc6:	e59b      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003cc8:	6960      	ldr	r0, [r4, #20]
 8003cca:	2701      	movs	r7, #1
 8003ccc:	0b41      	lsrs	r1, r0, #13
 8003cce:	4039      	ands	r1, r7
 8003cd0:	d019      	beq.n	8003d06 <__iar_annotation$$branch+0xac>
 8003cd2:	0b80      	lsrs	r0, r0, #14
 8003cd4:	4038      	ands	r0, r7
 8003cd6:	d007      	beq.n	8003ce8 <__iar_annotation$$branch+0x8e>
 8003cd8:	215b      	movs	r1, #91	@ 0x5b
 8003cda:	7c20      	ldrb	r0, [r4, #16]
 8003cdc:	f7fc fd04 	bl	80006e8 <USBPD_PE_Notification>
 8003ce0:	6960      	ldr	r0, [r4, #20]
 8003ce2:	4928      	ldr	r1, [pc, #160]	@ (8003d84 <.text_8>)
 8003ce4:	4001      	ands	r1, r0
 8003ce6:	6161      	str	r1, [r4, #20]
 8003ce8:	2003      	movs	r0, #3
 8003cea:	7460      	strb	r0, [r4, #17]
 8003cec:	7ca1      	ldrb	r1, [r4, #18]
 8003cee:	2903      	cmp	r1, #3
 8003cf0:	d008      	beq.n	8003d04 <__iar_annotation$$branch+0xaa>
 8003cf2:	74a0      	strb	r0, [r4, #18]
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	9000      	str	r0, [sp, #0]
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	7c21      	ldrb	r1, [r4, #16]
 8003cfe:	2004      	movs	r0, #4
 8003d00:	6835      	ldr	r5, [r6, #0]
 8003d02:	47a8      	blx	r5
 8003d04:	2501      	movs	r5, #1
 8003d06:	6960      	ldr	r0, [r4, #20]
 8003d08:	491f      	ldr	r1, [pc, #124]	@ (8003d88 <.text_9>)
 8003d0a:	4001      	ands	r1, r0
 8003d0c:	6161      	str	r1, [r4, #20]
 8003d0e:	2d00      	cmp	r5, #0
 8003d10:	d101      	bne.n	8003d16 <__iar_annotation$$branch>

08003d12 <__iar_annotation$$branch>:
 8003d12:	f7ff f8c9 	bl	8002ea8 <USBPD_PE_StateMachine_SRC+0xb4>

08003d16 <__iar_annotation$$branch>:
 8003d16:	f7ff fa0b 	bl	8003130 <__iar_annotation$$branch+0x8>
	...

08003d1c <.text_3>:
 8003d1c:	000081d6 	.word	0x000081d6

08003d20 <PE_Send_SRCCapabilities>:
 8003d20:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003d22:	0004      	movs	r4, r0
 8003d24:	000d      	movs	r5, r1
 8003d26:	2000      	movs	r0, #0
 8003d28:	9002      	str	r0, [sp, #8]
 8003d2a:	ab02      	add	r3, sp, #8
 8003d2c:	4817      	ldr	r0, [pc, #92]	@ (8003d8c <.text_10>)
 8003d2e:	1822      	adds	r2, r4, r0
 8003d30:	2100      	movs	r1, #0
 8003d32:	7c20      	ldrb	r0, [r4, #16]
 8003d34:	68a6      	ldr	r6, [r4, #8]
 8003d36:	6976      	ldr	r6, [r6, #20]
 8003d38:	47b0      	blx	r6
 8003d3a:	9802      	ldr	r0, [sp, #8]
 8003d3c:	1c80      	adds	r0, r0, #2
 8003d3e:	9002      	str	r0, [sp, #8]
 8003d40:	2104      	movs	r1, #4
 8003d42:	9802      	ldr	r0, [sp, #8]
 8003d44:	f7fd fcb6 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	d113      	bne.n	8003d74 <PE_Send_SRCCapabilities+0x54>
 8003d4c:	6860      	ldr	r0, [r4, #4]
 8003d4e:	6800      	ldr	r0, [r0, #0]
 8003d50:	04c1      	lsls	r1, r0, #19
 8003d52:	0fc9      	lsrs	r1, r1, #31
 8003d54:	d00e      	beq.n	8003d74 <PE_Send_SRCCapabilities+0x54>
 8003d56:	9501      	str	r5, [sp, #4]
 8003d58:	9802      	ldr	r0, [sp, #8]
 8003d5a:	b280      	uxth	r0, r0
 8003d5c:	9000      	str	r0, [sp, #0]
 8003d5e:	4808      	ldr	r0, [pc, #32]	@ (8003d80 <.text_7>)
 8003d60:	1823      	adds	r3, r4, r0
 8003d62:	2201      	movs	r2, #1
 8003d64:	2100      	movs	r1, #0
 8003d66:	7c20      	ldrb	r0, [r4, #16]
 8003d68:	f001 fe54 	bl	8005a14 <USBPD_PRL_SendMessage>
 8003d6c:	2803      	cmp	r0, #3
 8003d6e:	d0e7      	beq.n	8003d40 <PE_Send_SRCCapabilities+0x20>
 8003d70:	b004      	add	sp, #16
 8003d72:	bd70      	pop	{r4, r5, r6, pc}
 8003d74:	2010      	movs	r0, #16
 8003d76:	e7fb      	b.n	8003d70 <PE_Send_SRCCapabilities+0x50>

08003d78 <.text_5>:
 8003d78:	20000000 	.word	0x20000000

08003d7c <.text_6>:
 8003d7c:	00000267 	.word	0x00000267

08003d80 <.text_7>:
 8003d80:	00000263 	.word	0x00000263

08003d84 <.text_8>:
 8003d84:	ffffbfff 	.word	0xffffbfff

08003d88 <.text_9>:
 8003d88:	ffffdfff 	.word	0xffffdfff

08003d8c <.text_10>:
 8003d8c:	00000265 	.word	0x00000265

08003d90 <PE_StateMachine_VDMCable>:
 8003d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d92:	b08c      	sub	sp, #48	@ 0x30
 8003d94:	0004      	movs	r4, r0
 8003d96:	2502      	movs	r5, #2
 8003d98:	2607      	movs	r6, #7
 8003d9a:	7c60      	ldrb	r0, [r4, #17]
 8003d9c:	2805      	cmp	r0, #5
 8003d9e:	d002      	beq.n	8003da6 <PE_StateMachine_VDMCable+0x16>
 8003da0:	289a      	cmp	r0, #154	@ 0x9a
 8003da2:	d072      	beq.n	8003e8a <PE_StateMachine_VDMCable+0xfa>
 8003da4:	e127      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003da6:	6860      	ldr	r0, [r4, #4]
 8003da8:	7800      	ldrb	r0, [r0, #0]
 8003daa:	0781      	lsls	r1, r0, #30
 8003dac:	0f89      	lsrs	r1, r1, #30
 8003dae:	0020      	movs	r0, r4
 8003db0:	f000 fa5e 	bl	8004270 <PE_ExtRevisionInteroperability_Cable>
 8003db4:	2094      	movs	r0, #148	@ 0x94
 8003db6:	0080      	lsls	r0, r0, #2
 8003db8:	5821      	ldr	r1, [r4, r0]
 8003dba:	201f      	movs	r0, #31
 8003dbc:	4381      	bics	r1, r0
 8003dbe:	488f      	ldr	r0, [pc, #572]	@ (8003ffc <.text_3>)
 8003dc0:	4308      	orrs	r0, r1
 8003dc2:	2194      	movs	r1, #148	@ 0x94
 8003dc4:	0089      	lsls	r1, r1, #2
 8003dc6:	5060      	str	r0, [r4, r1]
 8003dc8:	6861      	ldr	r1, [r4, #4]
 8003dca:	9100      	str	r1, [sp, #0]
 8003dcc:	2101      	movs	r1, #1
 8003dce:	9a00      	ldr	r2, [sp, #0]
 8003dd0:	6812      	ldr	r2, [r2, #0]
 8003dd2:	0953      	lsrs	r3, r2, #5
 8003dd4:	400b      	ands	r3, r1
 8003dd6:	4a8a      	ldr	r2, [pc, #552]	@ (8004000 <.text_4>)
 8003dd8:	4002      	ands	r2, r0
 8003dda:	0358      	lsls	r0, r3, #13
 8003ddc:	4310      	orrs	r0, r2
 8003dde:	22ff      	movs	r2, #255	@ 0xff
 8003de0:	0612      	lsls	r2, r2, #24
 8003de2:	4302      	orrs	r2, r0
 8003de4:	2094      	movs	r0, #148	@ 0x94
 8003de6:	0080      	lsls	r0, r0, #2
 8003de8:	5022      	str	r2, [r4, r0]
 8003dea:	9800      	ldr	r0, [sp, #0]
 8003dec:	6800      	ldr	r0, [r0, #0]
 8003dee:	0880      	lsrs	r0, r0, #2
 8003df0:	4001      	ands	r1, r0
 8003df2:	d003      	beq.n	8003dfc <PE_StateMachine_VDMCable+0x6c>
 8003df4:	6960      	ldr	r0, [r4, #20]
 8003df6:	0741      	lsls	r1, r0, #29
 8003df8:	0fc8      	lsrs	r0, r1, #31
 8003dfa:	e000      	b.n	8003dfe <PE_StateMachine_VDMCable+0x6e>
 8003dfc:	2002      	movs	r0, #2
 8003dfe:	2194      	movs	r1, #148	@ 0x94
 8003e00:	0089      	lsls	r1, r1, #2
 8003e02:	1867      	adds	r7, r4, r1
 8003e04:	9002      	str	r0, [sp, #8]
 8003e06:	209a      	movs	r0, #154	@ 0x9a
 8003e08:	9001      	str	r0, [sp, #4]
 8003e0a:	2001      	movs	r0, #1
 8003e0c:	9000      	str	r0, [sp, #0]
 8003e0e:	003b      	movs	r3, r7
 8003e10:	220f      	movs	r2, #15
 8003e12:	2101      	movs	r1, #1
 8003e14:	0020      	movs	r0, r4
 8003e16:	f7fd fcda 	bl	80017ce <PE_Send_DataMessage>
 8003e1a:	2800      	cmp	r0, #0
 8003e1c:	d109      	bne.n	8003e32 <PE_StateMachine_VDMCable+0xa2>
 8003e1e:	6960      	ldr	r0, [r4, #20]
 8003e20:	03e9      	lsls	r1, r5, #15
 8003e22:	4301      	orrs	r1, r0
 8003e24:	6161      	str	r1, [r4, #20]
 8003e26:	2051      	movs	r0, #81	@ 0x51
 8003e28:	7720      	strb	r0, [r4, #28]
 8003e2a:	4876      	ldr	r0, [pc, #472]	@ (8004004 <.text_5>)
 8003e2c:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003e2e:	251e      	movs	r5, #30
 8003e30:	e0e1      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e32:	2809      	cmp	r0, #9
 8003e34:	d0fc      	beq.n	8003e30 <PE_StateMachine_VDMCable+0xa0>
 8003e36:	7cb8      	ldrb	r0, [r7, #18]
 8003e38:	2815      	cmp	r0, #21
 8003e3a:	d202      	bcs.n	8003e42 <PE_StateMachine_VDMCable+0xb2>
 8003e3c:	4872      	ldr	r0, [pc, #456]	@ (8004008 <.text_6>)
 8003e3e:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003e40:	e00a      	b.n	8003e58 <PE_StateMachine_VDMCable+0xc8>
 8003e42:	68e0      	ldr	r0, [r4, #12]
 8003e44:	6940      	ldr	r0, [r0, #20]
 8003e46:	9000      	str	r0, [sp, #0]
 8003e48:	2800      	cmp	r0, #0
 8003e4a:	d005      	beq.n	8003e58 <PE_StateMachine_VDMCable+0xc8>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	2205      	movs	r2, #5
 8003e50:	2101      	movs	r1, #1
 8003e52:	7c20      	ldrb	r0, [r4, #16]
 8003e54:	9f00      	ldr	r7, [sp, #0]
 8003e56:	47b8      	blx	r7
 8003e58:	6860      	ldr	r0, [r4, #4]
 8003e5a:	6800      	ldr	r0, [r0, #0]
 8003e5c:	0a00      	lsrs	r0, r0, #8
 8003e5e:	4030      	ands	r0, r6
 8003e60:	2803      	cmp	r0, #3
 8003e62:	d100      	bne.n	8003e66 <PE_StateMachine_VDMCable+0xd6>
 8003e64:	e0a4      	b.n	8003fb0 <PE_StateMachine_VDMCable+0x220>
 8003e66:	4869      	ldr	r0, [pc, #420]	@ (800400c <.text_7>)
 8003e68:	8be1      	ldrh	r1, [r4, #30]
 8003e6a:	4201      	tst	r1, r0
 8003e6c:	d00b      	beq.n	8003e86 <PE_StateMachine_VDMCable+0xf6>
 8003e6e:	2108      	movs	r1, #8
 8003e70:	7461      	strb	r1, [r4, #17]
 8003e72:	8be1      	ldrh	r1, [r4, #30]
 8003e74:	4001      	ands	r1, r0
 8003e76:	292d      	cmp	r1, #45	@ 0x2d
 8003e78:	d203      	bcs.n	8003e82 <PE_StateMachine_VDMCable+0xf2>
 8003e7a:	8be1      	ldrh	r1, [r4, #30]
 8003e7c:	0005      	movs	r5, r0
 8003e7e:	400d      	ands	r5, r1
 8003e80:	e0b9      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e82:	252d      	movs	r5, #45	@ 0x2d
 8003e84:	e0b7      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e86:	7466      	strb	r6, [r4, #17]
 8003e88:	e0b5      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e8a:	9101      	str	r1, [sp, #4]
 8003e8c:	2001      	movs	r0, #1
 8003e8e:	f7fc fecf 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8003e92:	4669      	mov	r1, sp
 8003e94:	7008      	strb	r0, [r1, #0]
 8003e96:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003e98:	2700      	movs	r7, #0
 8003e9a:	221f      	movs	r2, #31
 8003e9c:	9801      	ldr	r0, [sp, #4]
 8003e9e:	7800      	ldrb	r0, [r0, #0]
 8003ea0:	466b      	mov	r3, sp
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	4298      	cmp	r0, r3
 8003ea6:	d14f      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003ea8:	0bc8      	lsrs	r0, r1, #15
 8003eaa:	d14d      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eac:	0b08      	lsrs	r0, r1, #12
 8003eae:	4230      	tst	r0, r6
 8003eb0:	d04a      	beq.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eb2:	201f      	movs	r0, #31
 8003eb4:	4008      	ands	r0, r1
 8003eb6:	280f      	cmp	r0, #15
 8003eb8:	d146      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eba:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003ebc:	7880      	ldrb	r0, [r0, #2]
 8003ebe:	9000      	str	r0, [sp, #0]
 8003ec0:	4002      	ands	r2, r0
 8003ec2:	2a01      	cmp	r2, #1
 8003ec4:	d13b      	bne.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003ec6:	0980      	lsrs	r0, r0, #6
 8003ec8:	d039      	beq.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003eca:	0608      	lsls	r0, r1, #24
 8003ecc:	0f81      	lsrs	r1, r0, #30
 8003ece:	0020      	movs	r0, r4
 8003ed0:	f000 f9ce 	bl	8004270 <PE_ExtRevisionInteroperability_Cable>
 8003ed4:	68e0      	ldr	r0, [r4, #12]
 8003ed6:	6940      	ldr	r0, [r0, #20]
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	d023      	beq.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003edc:	9800      	ldr	r0, [sp, #0]
 8003ede:	0985      	lsrs	r5, r0, #6
 8003ee0:	07a8      	lsls	r0, r5, #30
 8003ee2:	0f80      	lsrs	r0, r0, #30
 8003ee4:	2801      	cmp	r0, #1
 8003ee6:	d11d      	bne.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003ee8:	aa03      	add	r2, sp, #12
 8003eea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003eec:	1d81      	adds	r1, r0, #6
 8003eee:	7c20      	ldrb	r0, [r4, #16]
 8003ef0:	f001 fb9a 	bl	8005628 <PE_SVDM_CheckIdentity>
 8003ef4:	2800      	cmp	r0, #0
 8003ef6:	d111      	bne.n	8003f1c <PE_StateMachine_VDMCable+0x18c>
 8003ef8:	ab03      	add	r3, sp, #12
 8003efa:	07aa      	lsls	r2, r5, #30
 8003efc:	0f92      	lsrs	r2, r2, #30
 8003efe:	2101      	movs	r1, #1
 8003f00:	7c20      	ldrb	r0, [r4, #16]
 8003f02:	68e5      	ldr	r5, [r4, #12]
 8003f04:	696d      	ldr	r5, [r5, #20]
 8003f06:	47a8      	blx	r5
 8003f08:	2152      	movs	r1, #82	@ 0x52
 8003f0a:	7c20      	ldrb	r0, [r4, #16]
 8003f0c:	f7fc fbec 	bl	80006e8 <USBPD_PE_Notification>
 8003f10:	2014      	movs	r0, #20
 8003f12:	2194      	movs	r1, #148	@ 0x94
 8003f14:	0089      	lsls	r1, r1, #2
 8003f16:	1861      	adds	r1, r4, r1
 8003f18:	7488      	strb	r0, [r1, #18]
 8003f1a:	e003      	b.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003f1c:	211b      	movs	r1, #27
 8003f1e:	7c20      	ldrb	r0, [r4, #16]
 8003f20:	f7fc fbe2 	bl	80006e8 <USBPD_PE_Notification>
 8003f24:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f26:	6860      	ldr	r0, [r4, #4]
 8003f28:	6800      	ldr	r0, [r0, #0]
 8003f2a:	0a00      	lsrs	r0, r0, #8
 8003f2c:	4030      	ands	r0, r6
 8003f2e:	2803      	cmp	r0, #3
 8003f30:	d102      	bne.n	8003f38 <PE_StateMachine_VDMCable+0x1a8>
 8003f32:	7460      	strb	r0, [r4, #17]
 8003f34:	2500      	movs	r5, #0
 8003f36:	e002      	b.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003f38:	7466      	strb	r6, [r4, #17]
 8003f3a:	2500      	movs	r5, #0
 8003f3c:	7727      	strb	r7, [r4, #28]
 8003f3e:	9801      	ldr	r0, [sp, #4]
 8003f40:	7800      	ldrb	r0, [r0, #0]
 8003f42:	2814      	cmp	r0, #20
 8003f44:	d119      	bne.n	8003f7a <PE_StateMachine_VDMCable+0x1ea>
 8003f46:	e056      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f48:	2003      	movs	r0, #3
 8003f4a:	400a      	ands	r2, r1
 8003f4c:	2a10      	cmp	r2, #16
 8003f4e:	d11b      	bne.n	8003f88 <PE_StateMachine_VDMCable+0x1f8>
 8003f50:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f52:	6861      	ldr	r1, [r4, #4]
 8003f54:	6809      	ldr	r1, [r1, #0]
 8003f56:	0a09      	lsrs	r1, r1, #8
 8003f58:	4031      	ands	r1, r6
 8003f5a:	2903      	cmp	r1, #3
 8003f5c:	d102      	bne.n	8003f64 <PE_StateMachine_VDMCable+0x1d4>
 8003f5e:	7460      	strb	r0, [r4, #17]
 8003f60:	2500      	movs	r5, #0
 8003f62:	e002      	b.n	8003f6a <PE_StateMachine_VDMCable+0x1da>
 8003f64:	7466      	strb	r6, [r4, #17]
 8003f66:	2500      	movs	r5, #0
 8003f68:	7727      	strb	r7, [r4, #28]
 8003f6a:	2159      	movs	r1, #89	@ 0x59
 8003f6c:	7c20      	ldrb	r0, [r4, #16]
 8003f6e:	f7fc fbbb 	bl	80006e8 <USBPD_PE_Notification>
 8003f72:	9801      	ldr	r0, [sp, #4]
 8003f74:	7800      	ldrb	r0, [r0, #0]
 8003f76:	2814      	cmp	r0, #20
 8003f78:	d03d      	beq.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f7a:	2014      	movs	r0, #20
 8003f7c:	9901      	ldr	r1, [sp, #4]
 8003f7e:	7008      	strb	r0, [r1, #0]
 8003f80:	0020      	movs	r0, r4
 8003f82:	f7fc fe1c 	bl	8000bbe <PE_Clear_RxEvent>
 8003f86:	e036      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f88:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003f8a:	03aa      	lsls	r2, r5, #14
 8003f8c:	4291      	cmp	r1, r2
 8003f8e:	d132      	bne.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f90:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f92:	6861      	ldr	r1, [r4, #4]
 8003f94:	680a      	ldr	r2, [r1, #0]
 8003f96:	0a13      	lsrs	r3, r2, #8
 8003f98:	4033      	ands	r3, r6
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d10c      	bne.n	8003fb8 <PE_StateMachine_VDMCable+0x228>
 8003f9e:	68e0      	ldr	r0, [r4, #12]
 8003fa0:	6945      	ldr	r5, [r0, #20]
 8003fa2:	2d00      	cmp	r5, #0
 8003fa4:	d004      	beq.n	8003fb0 <PE_StateMachine_VDMCable+0x220>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	2204      	movs	r2, #4
 8003faa:	2101      	movs	r1, #1
 8003fac:	7c20      	ldrb	r0, [r4, #16]
 8003fae:	47a8      	blx	r5
 8003fb0:	2003      	movs	r0, #3
 8003fb2:	7460      	strb	r0, [r4, #17]
 8003fb4:	2500      	movs	r5, #0
 8003fb6:	e01e      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003fb8:	0e93      	lsrs	r3, r2, #26
 8003fba:	4018      	ands	r0, r3
 8003fbc:	2802      	cmp	r0, #2
 8003fbe:	d10e      	bne.n	8003fde <PE_StateMachine_VDMCable+0x24e>
 8003fc0:	48b7      	ldr	r0, [pc, #732]	@ (80042a0 <.text_10>)
 8003fc2:	4010      	ands	r0, r2
 8003fc4:	066a      	lsls	r2, r5, #25
 8003fc6:	4302      	orrs	r2, r0
 8003fc8:	600a      	str	r2, [r1, #0]
 8003fca:	2101      	movs	r1, #1
 8003fcc:	7c20      	ldrb	r0, [r4, #16]
 8003fce:	f001 fcea 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 8003fd2:	480d      	ldr	r0, [pc, #52]	@ (8004008 <.text_6>)
 8003fd4:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003fd6:	252d      	movs	r5, #45	@ 0x2d
 8003fd8:	2008      	movs	r0, #8
 8003fda:	7460      	strb	r0, [r4, #17]
 8003fdc:	e00a      	b.n	8003ff4 <PE_StateMachine_VDMCable+0x264>
 8003fde:	68e0      	ldr	r0, [r4, #12]
 8003fe0:	6945      	ldr	r5, [r0, #20]
 8003fe2:	2d00      	cmp	r5, #0
 8003fe4:	d004      	beq.n	8003ff0 <PE_StateMachine_VDMCable+0x260>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	2204      	movs	r2, #4
 8003fea:	2101      	movs	r1, #1
 8003fec:	7c20      	ldrb	r0, [r4, #16]
 8003fee:	47a8      	blx	r5
 8003ff0:	7466      	strb	r6, [r4, #17]
 8003ff2:	2500      	movs	r5, #0
 8003ff4:	7727      	strb	r7, [r4, #28]
 8003ff6:	0028      	movs	r0, r5
 8003ff8:	b00d      	add	sp, #52	@ 0x34
 8003ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ffc <.text_3>:
 8003ffc:	00008001 	.word	0x00008001

08004000 <.text_4>:
 8004000:	0000983f 	.word	0x0000983f

08004004 <.text_5>:
 8004004:	0000801e 	.word	0x0000801e

08004008 <.text_6>:
 8004008:	0000802d 	.word	0x0000802d

0800400c <.text_7>:
 800400c:	00007fff 	.word	0x00007fff

08004010 <PE_SubStateMachine_VconnSwap>:
 8004010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004012:	0004      	movs	r4, r0
 8004014:	2502      	movs	r5, #2
 8004016:	2703      	movs	r7, #3
 8004018:	4ea2      	ldr	r6, [pc, #648]	@ (80042a4 <.text_11>)
 800401a:	2014      	movs	r0, #20
 800401c:	7c62      	ldrb	r2, [r4, #17]
 800401e:	2a9d      	cmp	r2, #157	@ 0x9d
 8004020:	d010      	beq.n	8004044 <PE_SubStateMachine_VconnSwap+0x34>
 8004022:	d30e      	bcc.n	8004042 <PE_SubStateMachine_VconnSwap+0x32>
 8004024:	2a9f      	cmp	r2, #159	@ 0x9f
 8004026:	d057      	beq.n	80040d8 <PE_SubStateMachine_VconnSwap+0xc8>
 8004028:	d33d      	bcc.n	80040a6 <PE_SubStateMachine_VconnSwap+0x96>
 800402a:	2aa1      	cmp	r2, #161	@ 0xa1
 800402c:	d100      	bne.n	8004030 <PE_SubStateMachine_VconnSwap+0x20>
 800402e:	e085      	b.n	800413c <PE_SubStateMachine_VconnSwap+0x12c>
 8004030:	d377      	bcc.n	8004122 <PE_SubStateMachine_VconnSwap+0x112>
 8004032:	2aa3      	cmp	r2, #163	@ 0xa3
 8004034:	d100      	bne.n	8004038 <PE_SubStateMachine_VconnSwap+0x28>
 8004036:	e0a3      	b.n	8004180 <PE_SubStateMachine_VconnSwap+0x170>
 8004038:	d200      	bcs.n	800403c <PE_SubStateMachine_VconnSwap+0x2c>
 800403a:	e08e      	b.n	800415a <PE_SubStateMachine_VconnSwap+0x14a>
 800403c:	2aa4      	cmp	r2, #164	@ 0xa4
 800403e:	d100      	bne.n	8004042 <PE_SubStateMachine_VconnSwap+0x32>
 8004040:	e106      	b.n	8004250 <PE_SubStateMachine_VconnSwap+0x240>
 8004042:	e113      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004044:	6860      	ldr	r0, [r4, #4]
 8004046:	6800      	ldr	r0, [r0, #0]
 8004048:	21b8      	movs	r1, #184	@ 0xb8
 800404a:	0149      	lsls	r1, r1, #5
 800404c:	4001      	ands	r1, r0
 800404e:	2098      	movs	r0, #152	@ 0x98
 8004050:	0140      	lsls	r0, r0, #5
 8004052:	4281      	cmp	r1, r0
 8004054:	d121      	bne.n	800409a <PE_SubStateMachine_VconnSwap+0x8a>
 8004056:	7c20      	ldrb	r0, [r4, #16]
 8004058:	68a1      	ldr	r1, [r4, #8]
 800405a:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800405c:	4788      	blx	r1
 800405e:	280a      	cmp	r0, #10
 8004060:	d002      	beq.n	8004068 <PE_SubStateMachine_VconnSwap+0x58>
 8004062:	280d      	cmp	r0, #13
 8004064:	d007      	beq.n	8004076 <PE_SubStateMachine_VconnSwap+0x66>
 8004066:	e00f      	b.n	8004088 <PE_SubStateMachine_VconnSwap+0x78>
 8004068:	209e      	movs	r0, #158	@ 0x9e
 800406a:	7460      	strb	r0, [r4, #17]
 800406c:	6960      	ldr	r0, [r4, #20]
 800406e:	02e9      	lsls	r1, r5, #11
 8004070:	4301      	orrs	r1, r0
 8004072:	6161      	str	r1, [r4, #20]
 8004074:	e0fa      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004076:	2000      	movs	r0, #0
 8004078:	9000      	str	r0, [sp, #0]
 800407a:	2303      	movs	r3, #3
 800407c:	220c      	movs	r2, #12
 800407e:	2100      	movs	r1, #0
 8004080:	0020      	movs	r0, r4
 8004082:	f7fd fb79 	bl	8001778 <PE_Send_CtrlMessage>
 8004086:	e0f1      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004088:	2000      	movs	r0, #0
 800408a:	9000      	str	r0, [sp, #0]
 800408c:	2303      	movs	r3, #3
 800408e:	2204      	movs	r2, #4
 8004090:	2100      	movs	r1, #0
 8004092:	0020      	movs	r0, r4
 8004094:	f7fd fb70 	bl	8001778 <PE_Send_CtrlMessage>
 8004098:	e002      	b.n	80040a0 <PE_SubStateMachine_VconnSwap+0x90>
 800409a:	6960      	ldr	r0, [r4, #20]
 800409c:	4006      	ands	r6, r0
 800409e:	6166      	str	r6, [r4, #20]
 80040a0:	7467      	strb	r7, [r4, #17]
 80040a2:	2500      	movs	r5, #0
 80040a4:	e0e2      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 80040a6:	2000      	movs	r0, #0
 80040a8:	9000      	str	r0, [sp, #0]
 80040aa:	239e      	movs	r3, #158	@ 0x9e
 80040ac:	2203      	movs	r2, #3
 80040ae:	2100      	movs	r1, #0
 80040b0:	0020      	movs	r0, r4
 80040b2:	f7fd fb61 	bl	8001778 <PE_Send_CtrlMessage>
 80040b6:	2800      	cmp	r0, #0
 80040b8:	d1f4      	bne.n	80040a4 <PE_SubStateMachine_VconnSwap+0x94>
 80040ba:	6860      	ldr	r0, [r4, #4]
 80040bc:	6800      	ldr	r0, [r0, #0]
 80040be:	0401      	lsls	r1, r0, #16
 80040c0:	0fc9      	lsrs	r1, r1, #31
 80040c2:	d005      	beq.n	80040d0 <PE_SubStateMachine_VconnSwap+0xc0>
 80040c4:	209f      	movs	r0, #159	@ 0x9f
 80040c6:	7460      	strb	r0, [r4, #17]
 80040c8:	4877      	ldr	r0, [pc, #476]	@ (80042a8 <.text_12>)
 80040ca:	83e0      	strh	r0, [r4, #30]
 80040cc:	2596      	movs	r5, #150	@ 0x96
 80040ce:	e001      	b.n	80040d4 <PE_SubStateMachine_VconnSwap+0xc4>
 80040d0:	20a0      	movs	r0, #160	@ 0xa0
 80040d2:	7460      	strb	r0, [r4, #17]
 80040d4:	213f      	movs	r1, #63	@ 0x3f
 80040d6:	e0b7      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 80040d8:	8be2      	ldrh	r2, [r4, #30]
 80040da:	03ab      	lsls	r3, r5, #14
 80040dc:	429a      	cmp	r2, r3
 80040de:	d100      	bne.n	80040e2 <PE_SubStateMachine_VconnSwap+0xd2>
 80040e0:	e0ac      	b.n	800423c <PE_SubStateMachine_VconnSwap+0x22c>
 80040e2:	780a      	ldrb	r2, [r1, #0]
 80040e4:	2a11      	cmp	r2, #17
 80040e6:	d11b      	bne.n	8004120 <PE_SubStateMachine_VconnSwap+0x110>
 80040e8:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 80040ea:	4b70      	ldr	r3, [pc, #448]	@ (80042ac <.text_13>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	2b06      	cmp	r3, #6
 80040f0:	d116      	bne.n	8004120 <PE_SubStateMachine_VconnSwap+0x110>
 80040f2:	7008      	strb	r0, [r1, #0]
 80040f4:	0020      	movs	r0, r4
 80040f6:	f7fc fd62 	bl	8000bbe <PE_Clear_RxEvent>
 80040fa:	68a0      	ldr	r0, [r4, #8]
 80040fc:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80040fe:	2a00      	cmp	r2, #0
 8004100:	d002      	beq.n	8004108 <PE_SubStateMachine_VconnSwap+0xf8>
 8004102:	2100      	movs	r1, #0
 8004104:	7c20      	ldrb	r0, [r4, #16]
 8004106:	4790      	blx	r2
 8004108:	6960      	ldr	r0, [r4, #20]
 800410a:	4006      	ands	r6, r0
 800410c:	6166      	str	r6, [r4, #20]
 800410e:	7467      	strb	r7, [r4, #17]
 8004110:	2500      	movs	r5, #0
 8004112:	2142      	movs	r1, #66	@ 0x42
 8004114:	7c20      	ldrb	r0, [r4, #16]
 8004116:	f7fc fae7 	bl	80006e8 <USBPD_PE_Notification>
 800411a:	8465      	strh	r5, [r4, #34]	@ 0x22
 800411c:	4964      	ldr	r1, [pc, #400]	@ (80042b0 <.text_14>)
 800411e:	5465      	strb	r5, [r4, r1]
 8004120:	e0a4      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004122:	68a0      	ldr	r0, [r4, #8]
 8004124:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8004126:	2a00      	cmp	r2, #0
 8004128:	d002      	beq.n	8004130 <PE_SubStateMachine_VconnSwap+0x120>
 800412a:	2101      	movs	r1, #1
 800412c:	7c20      	ldrb	r0, [r4, #16]
 800412e:	4790      	blx	r2
 8004130:	20a1      	movs	r0, #161	@ 0xa1
 8004132:	7460      	strb	r0, [r4, #17]
 8004134:	2000      	movs	r0, #0
 8004136:	495e      	ldr	r1, [pc, #376]	@ (80042b0 <.text_14>)
 8004138:	5460      	strb	r0, [r4, r1]
 800413a:	e097      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 800413c:	2000      	movs	r0, #0
 800413e:	9000      	str	r0, [sp, #0]
 8004140:	2303      	movs	r3, #3
 8004142:	2206      	movs	r2, #6
 8004144:	2100      	movs	r1, #0
 8004146:	0020      	movs	r0, r4
 8004148:	f7fd fb16 	bl	8001778 <PE_Send_CtrlMessage>
 800414c:	2800      	cmp	r0, #0
 800414e:	d1f4      	bne.n	800413a <PE_SubStateMachine_VconnSwap+0x12a>
 8004150:	6960      	ldr	r0, [r4, #20]
 8004152:	4006      	ands	r6, r0
 8004154:	6166      	str	r6, [r4, #20]
 8004156:	2142      	movs	r1, #66	@ 0x42
 8004158:	e076      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 800415a:	2000      	movs	r0, #0
 800415c:	9000      	str	r0, [sp, #0]
 800415e:	23a3      	movs	r3, #163	@ 0xa3
 8004160:	220b      	movs	r2, #11
 8004162:	2100      	movs	r1, #0
 8004164:	0020      	movs	r0, r4
 8004166:	f7fd fb07 	bl	8001778 <PE_Send_CtrlMessage>
 800416a:	2800      	cmp	r0, #0
 800416c:	d1e5      	bne.n	800413a <PE_SubStateMachine_VconnSwap+0x12a>
 800416e:	6960      	ldr	r0, [r4, #20]
 8004170:	02e9      	lsls	r1, r5, #11
 8004172:	4301      	orrs	r1, r0
 8004174:	6161      	str	r1, [r4, #20]
 8004176:	484f      	ldr	r0, [pc, #316]	@ (80042b4 <.text_15>)
 8004178:	83e0      	strh	r0, [r4, #30]
 800417a:	251b      	movs	r5, #27
 800417c:	213e      	movs	r1, #62	@ 0x3e
 800417e:	e063      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 8004180:	780a      	ldrb	r2, [r1, #0]
 8004182:	2a11      	cmp	r2, #17
 8004184:	d155      	bne.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 8004186:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 8004188:	23f0      	movs	r3, #240	@ 0xf0
 800418a:	021b      	lsls	r3, r3, #8
 800418c:	4013      	ands	r3, r2
 800418e:	d150      	bne.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 8004190:	06d2      	lsls	r2, r2, #27
 8004192:	0ed2      	lsrs	r2, r2, #27
 8004194:	2a03      	cmp	r2, #3
 8004196:	d006      	beq.n	80041a6 <PE_SubStateMachine_VconnSwap+0x196>
 8004198:	2a04      	cmp	r2, #4
 800419a:	d024      	beq.n	80041e6 <PE_SubStateMachine_VconnSwap+0x1d6>
 800419c:	2a0c      	cmp	r2, #12
 800419e:	d014      	beq.n	80041ca <PE_SubStateMachine_VconnSwap+0x1ba>
 80041a0:	2a10      	cmp	r2, #16
 80041a2:	d02e      	beq.n	8004202 <PE_SubStateMachine_VconnSwap+0x1f2>
 80041a4:	e045      	b.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 80041a6:	6862      	ldr	r2, [r4, #4]
 80041a8:	6812      	ldr	r2, [r2, #0]
 80041aa:	0413      	lsls	r3, r2, #16
 80041ac:	0fdb      	lsrs	r3, r3, #31
 80041ae:	d001      	beq.n	80041b4 <PE_SubStateMachine_VconnSwap+0x1a4>
 80041b0:	229f      	movs	r2, #159	@ 0x9f
 80041b2:	e000      	b.n	80041b6 <PE_SubStateMachine_VconnSwap+0x1a6>
 80041b4:	22a0      	movs	r2, #160	@ 0xa0
 80041b6:	7462      	strb	r2, [r4, #17]
 80041b8:	780a      	ldrb	r2, [r1, #0]
 80041ba:	2a14      	cmp	r2, #20
 80041bc:	d003      	beq.n	80041c6 <PE_SubStateMachine_VconnSwap+0x1b6>
 80041be:	7008      	strb	r0, [r1, #0]
 80041c0:	0020      	movs	r0, r4
 80041c2:	f7fc fcfc 	bl	8000bbe <PE_Clear_RxEvent>
 80041c6:	213f      	movs	r1, #63	@ 0x3f
 80041c8:	e030      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 80041ca:	6962      	ldr	r2, [r4, #20]
 80041cc:	4032      	ands	r2, r6
 80041ce:	6162      	str	r2, [r4, #20]
 80041d0:	7467      	strb	r7, [r4, #17]
 80041d2:	2500      	movs	r5, #0
 80041d4:	780a      	ldrb	r2, [r1, #0]
 80041d6:	2a14      	cmp	r2, #20
 80041d8:	d003      	beq.n	80041e2 <PE_SubStateMachine_VconnSwap+0x1d2>
 80041da:	7008      	strb	r0, [r1, #0]
 80041dc:	0020      	movs	r0, r4
 80041de:	f7fc fcee 	bl	8000bbe <PE_Clear_RxEvent>
 80041e2:	2140      	movs	r1, #64	@ 0x40
 80041e4:	e022      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 80041e6:	6962      	ldr	r2, [r4, #20]
 80041e8:	4032      	ands	r2, r6
 80041ea:	6162      	str	r2, [r4, #20]
 80041ec:	7467      	strb	r7, [r4, #17]
 80041ee:	2500      	movs	r5, #0
 80041f0:	780a      	ldrb	r2, [r1, #0]
 80041f2:	2a14      	cmp	r2, #20
 80041f4:	d003      	beq.n	80041fe <PE_SubStateMachine_VconnSwap+0x1ee>
 80041f6:	7008      	strb	r0, [r1, #0]
 80041f8:	0020      	movs	r0, r4
 80041fa:	f7fc fce0 	bl	8000bbe <PE_Clear_RxEvent>
 80041fe:	2141      	movs	r1, #65	@ 0x41
 8004200:	e014      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 8004202:	6862      	ldr	r2, [r4, #4]
 8004204:	6812      	ldr	r2, [r2, #0]
 8004206:	0413      	lsls	r3, r2, #16
 8004208:	0fdb      	lsrs	r3, r3, #31
 800420a:	d102      	bne.n	8004212 <PE_SubStateMachine_VconnSwap+0x202>
 800420c:	22a4      	movs	r2, #164	@ 0xa4
 800420e:	7462      	strb	r2, [r4, #17]
 8004210:	e004      	b.n	800421c <PE_SubStateMachine_VconnSwap+0x20c>
 8004212:	6962      	ldr	r2, [r4, #20]
 8004214:	4032      	ands	r2, r6
 8004216:	6162      	str	r2, [r4, #20]
 8004218:	7467      	strb	r7, [r4, #17]
 800421a:	2500      	movs	r5, #0
 800421c:	780a      	ldrb	r2, [r1, #0]
 800421e:	2a14      	cmp	r2, #20
 8004220:	d003      	beq.n	800422a <PE_SubStateMachine_VconnSwap+0x21a>
 8004222:	7008      	strb	r0, [r1, #0]
 8004224:	0020      	movs	r0, r4
 8004226:	f7fc fcca 	bl	8000bbe <PE_Clear_RxEvent>
 800422a:	2143      	movs	r1, #67	@ 0x43
 800422c:	7c20      	ldrb	r0, [r4, #16]
 800422e:	f7fc fa5b 	bl	80006e8 <USBPD_PE_Notification>
 8004232:	8be0      	ldrh	r0, [r4, #30]
 8004234:	2180      	movs	r1, #128	@ 0x80
 8004236:	0209      	lsls	r1, r1, #8
 8004238:	4288      	cmp	r0, r1
 800423a:	d117      	bne.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 800423c:	6960      	ldr	r0, [r4, #20]
 800423e:	4006      	ands	r6, r0
 8004240:	6166      	str	r6, [r4, #20]
 8004242:	7467      	strb	r7, [r4, #17]
 8004244:	2500      	movs	r5, #0
 8004246:	211c      	movs	r1, #28
 8004248:	7c20      	ldrb	r0, [r4, #16]
 800424a:	f7fc fa4d 	bl	80006e8 <USBPD_PE_Notification>
 800424e:	e00d      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004250:	68a0      	ldr	r0, [r4, #8]
 8004252:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8004254:	2a00      	cmp	r2, #0
 8004256:	d002      	beq.n	800425e <PE_SubStateMachine_VconnSwap+0x24e>
 8004258:	2101      	movs	r1, #1
 800425a:	7c20      	ldrb	r0, [r4, #16]
 800425c:	4790      	blx	r2
 800425e:	6960      	ldr	r0, [r4, #20]
 8004260:	4006      	ands	r6, r0
 8004262:	6166      	str	r6, [r4, #20]
 8004264:	7467      	strb	r7, [r4, #17]
 8004266:	2500      	movs	r5, #0
 8004268:	4813      	ldr	r0, [pc, #76]	@ (80042b8 <.text_16>)
 800426a:	8460      	strh	r0, [r4, #34]	@ 0x22
 800426c:	0028      	movs	r0, r5
 800426e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004270 <PE_ExtRevisionInteroperability_Cable>:
 8004270:	b538      	push	{r3, r4, r5, lr}
 8004272:	000a      	movs	r2, r1
 8004274:	6843      	ldr	r3, [r0, #4]
 8004276:	681c      	ldr	r4, [r3, #0]
 8004278:	2103      	movs	r1, #3
 800427a:	2503      	movs	r5, #3
 800427c:	4025      	ands	r5, r4
 800427e:	42aa      	cmp	r2, r5
 8004280:	d300      	bcc.n	8004284 <PE_ExtRevisionInteroperability_Cable+0x14>
 8004282:	002a      	movs	r2, r5
 8004284:	4d06      	ldr	r5, [pc, #24]	@ (80042a0 <.text_10>)
 8004286:	4025      	ands	r5, r4
 8004288:	0694      	lsls	r4, r2, #26
 800428a:	068a      	lsls	r2, r1, #26
 800428c:	4022      	ands	r2, r4
 800428e:	432a      	orrs	r2, r5
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	0e92      	lsrs	r2, r2, #26
 8004294:	4011      	ands	r1, r2
 8004296:	7c00      	ldrb	r0, [r0, #16]
 8004298:	f001 fb85 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 800429c:	bd31      	pop	{r0, r4, r5, pc}
	...

080042a0 <.text_10>:
 80042a0:	f3ffffff 	.word	0xf3ffffff

080042a4 <.text_11>:
 80042a4:	ffffefff 	.word	0xffffefff

080042a8 <.text_12>:
 80042a8:	00008096 	.word	0x00008096

080042ac <.text_13>:
 80042ac:	0000f01f 	.word	0x0000f01f

080042b0 <.text_14>:
 80042b0:	00000262 	.word	0x00000262

080042b4 <.text_15>:
 80042b4:	0000801b 	.word	0x0000801b

080042b8 <.text_16>:
 80042b8:	0000802d 	.word	0x0000802d

080042bc <USBPD_PE_SVDM_RequestIdentity>:
 80042bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042be:	000a      	movs	r2, r1
 80042c0:	49aa      	ldr	r1, [pc, #680]	@ (800456c <.text_8>)
 80042c2:	0083      	lsls	r3, r0, #2
 80042c4:	58cb      	ldr	r3, [r1, r3]
 80042c6:	2110      	movs	r1, #16
 80042c8:	2401      	movs	r4, #1
 80042ca:	681d      	ldr	r5, [r3, #0]
 80042cc:	686d      	ldr	r5, [r5, #4]
 80042ce:	0a6d      	lsrs	r5, r5, #9
 80042d0:	4025      	ands	r5, r4
 80042d2:	d004      	beq.n	80042de <USBPD_PE_SVDM_RequestIdentity+0x22>
 80042d4:	68dd      	ldr	r5, [r3, #12]
 80042d6:	2d00      	cmp	r5, #0
 80042d8:	d001      	beq.n	80042de <USBPD_PE_SVDM_RequestIdentity+0x22>
 80042da:	2a02      	cmp	r2, #2
 80042dc:	d101      	bne.n	80042e2 <USBPD_PE_SVDM_RequestIdentity+0x26>
 80042de:	2102      	movs	r1, #2
 80042e0:	e02d      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 80042e2:	2532      	movs	r5, #50	@ 0x32
 80042e4:	5d5d      	ldrb	r5, [r3, r5]
 80042e6:	2d00      	cmp	r5, #0
 80042e8:	d104      	bne.n	80042f4 <USBPD_PE_SVDM_RequestIdentity+0x38>
 80042ea:	685d      	ldr	r5, [r3, #4]
 80042ec:	682d      	ldr	r5, [r5, #0]
 80042ee:	0b2d      	lsrs	r5, r5, #12
 80042f0:	402c      	ands	r4, r5
 80042f2:	d101      	bne.n	80042f8 <USBPD_PE_SVDM_RequestIdentity+0x3c>
 80042f4:	2103      	movs	r1, #3
 80042f6:	e022      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 80042f8:	2433      	movs	r4, #51	@ 0x33
 80042fa:	551a      	strb	r2, [r3, r4]
 80042fc:	2507      	movs	r5, #7
 80042fe:	2a00      	cmp	r2, #0
 8004300:	d002      	beq.n	8004308 <USBPD_PE_SVDM_RequestIdentity+0x4c>
 8004302:	2a01      	cmp	r2, #1
 8004304:	d008      	beq.n	8004318 <USBPD_PE_SVDM_RequestIdentity+0x5c>
 8004306:	e01a      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	6812      	ldr	r2, [r2, #0]
 800430c:	0a12      	lsrs	r2, r2, #8
 800430e:	4015      	ands	r5, r2
 8004310:	2d03      	cmp	r5, #3
 8004312:	d114      	bne.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004314:	217d      	movs	r1, #125	@ 0x7d
 8004316:	e00c      	b.n	8004332 <USBPD_PE_SVDM_RequestIdentity+0x76>
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	4eab      	ldr	r6, [pc, #684]	@ (80045cc <.text_10>)
 800431e:	4016      	ands	r6, r2
 8004320:	2782      	movs	r7, #130	@ 0x82
 8004322:	007f      	lsls	r7, r7, #1
 8004324:	42be      	cmp	r6, r7
 8004326:	d003      	beq.n	8004330 <USBPD_PE_SVDM_RequestIdentity+0x74>
 8004328:	0a12      	lsrs	r2, r2, #8
 800432a:	4015      	ands	r5, r2
 800432c:	2d03      	cmp	r5, #3
 800432e:	d106      	bne.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004330:	2105      	movs	r1, #5
 8004332:	2232      	movs	r2, #50	@ 0x32
 8004334:	5499      	strb	r1, [r3, r2]
 8004336:	6899      	ldr	r1, [r3, #8]
 8004338:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800433a:	4788      	blx	r1
 800433c:	2100      	movs	r1, #0
 800433e:	0008      	movs	r0, r1
 8004340:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004342 <USBPD_PE_SVDM_RequestSVID>:
 8004342:	b570      	push	{r4, r5, r6, lr}
 8004344:	000a      	movs	r2, r1
 8004346:	4989      	ldr	r1, [pc, #548]	@ (800456c <.text_8>)
 8004348:	0083      	lsls	r3, r0, #2
 800434a:	58cb      	ldr	r3, [r1, r3]
 800434c:	2110      	movs	r1, #16
 800434e:	68dc      	ldr	r4, [r3, #12]
 8004350:	2c00      	cmp	r4, #0
 8004352:	d001      	beq.n	8004358 <USBPD_PE_SVDM_RequestSVID+0x16>
 8004354:	2a02      	cmp	r2, #2
 8004356:	d101      	bne.n	800435c <USBPD_PE_SVDM_RequestSVID+0x1a>
 8004358:	2102      	movs	r1, #2
 800435a:	e020      	b.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800435c:	2432      	movs	r4, #50	@ 0x32
 800435e:	5d1c      	ldrb	r4, [r3, r4]
 8004360:	2c00      	cmp	r4, #0
 8004362:	d105      	bne.n	8004370 <USBPD_PE_SVDM_RequestSVID+0x2e>
 8004364:	685c      	ldr	r4, [r3, #4]
 8004366:	6825      	ldr	r5, [r4, #0]
 8004368:	2401      	movs	r4, #1
 800436a:	0b2e      	lsrs	r6, r5, #12
 800436c:	4026      	ands	r6, r4
 800436e:	d101      	bne.n	8004374 <USBPD_PE_SVDM_RequestSVID+0x32>
 8004370:	2103      	movs	r1, #3
 8004372:	e014      	b.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004374:	056d      	lsls	r5, r5, #21
 8004376:	0f6d      	lsrs	r5, r5, #29
 8004378:	2d03      	cmp	r5, #3
 800437a:	d110      	bne.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800437c:	2533      	movs	r5, #51	@ 0x33
 800437e:	555a      	strb	r2, [r3, r5]
 8004380:	257f      	movs	r5, #127	@ 0x7f
 8004382:	2632      	movs	r6, #50	@ 0x32
 8004384:	559d      	strb	r5, [r3, r6]
 8004386:	2a00      	cmp	r2, #0
 8004388:	d005      	beq.n	8004396 <USBPD_PE_SVDM_RequestSVID+0x54>
 800438a:	2a01      	cmp	r2, #1
 800438c:	d107      	bne.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	0c12      	lsrs	r2, r2, #16
 8004392:	4014      	ands	r4, r2
 8004394:	d003      	beq.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004396:	6899      	ldr	r1, [r3, #8]
 8004398:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800439a:	4788      	blx	r1
 800439c:	2100      	movs	r1, #0
 800439e:	0008      	movs	r0, r1
 80043a0:	bd70      	pop	{r4, r5, r6, pc}

080043a2 <USBPD_PE_SVDM_RequestMode>:
 80043a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043a4:	000b      	movs	r3, r1
 80043a6:	4971      	ldr	r1, [pc, #452]	@ (800456c <.text_8>)
 80043a8:	0084      	lsls	r4, r0, #2
 80043aa:	590c      	ldr	r4, [r1, r4]
 80043ac:	2110      	movs	r1, #16
 80043ae:	68e5      	ldr	r5, [r4, #12]
 80043b0:	2d00      	cmp	r5, #0
 80043b2:	d001      	beq.n	80043b8 <USBPD_PE_SVDM_RequestMode+0x16>
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d101      	bne.n	80043bc <USBPD_PE_SVDM_RequestMode+0x1a>
 80043b8:	2102      	movs	r1, #2
 80043ba:	e023      	b.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043bc:	2532      	movs	r5, #50	@ 0x32
 80043be:	5d65      	ldrb	r5, [r4, r5]
 80043c0:	2d00      	cmp	r5, #0
 80043c2:	d105      	bne.n	80043d0 <USBPD_PE_SVDM_RequestMode+0x2e>
 80043c4:	6865      	ldr	r5, [r4, #4]
 80043c6:	682e      	ldr	r6, [r5, #0]
 80043c8:	2501      	movs	r5, #1
 80043ca:	0b37      	lsrs	r7, r6, #12
 80043cc:	402f      	ands	r7, r5
 80043ce:	d101      	bne.n	80043d4 <USBPD_PE_SVDM_RequestMode+0x32>
 80043d0:	2103      	movs	r1, #3
 80043d2:	e017      	b.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043d4:	0576      	lsls	r6, r6, #21
 80043d6:	0f76      	lsrs	r6, r6, #29
 80043d8:	2e03      	cmp	r6, #3
 80043da:	d113      	bne.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043dc:	2633      	movs	r6, #51	@ 0x33
 80043de:	55a3      	strb	r3, [r4, r6]
 80043e0:	2681      	movs	r6, #129	@ 0x81
 80043e2:	2732      	movs	r7, #50	@ 0x32
 80043e4:	55e6      	strb	r6, [r4, r7]
 80043e6:	2696      	movs	r6, #150	@ 0x96
 80043e8:	00b6      	lsls	r6, r6, #2
 80043ea:	53a2      	strh	r2, [r4, r6]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d005      	beq.n	80043fc <USBPD_PE_SVDM_RequestMode+0x5a>
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d107      	bne.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043f4:	6962      	ldr	r2, [r4, #20]
 80043f6:	0c12      	lsrs	r2, r2, #16
 80043f8:	4015      	ands	r5, r2
 80043fa:	d003      	beq.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043fc:	68a1      	ldr	r1, [r4, #8]
 80043fe:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004400:	4788      	blx	r1
 8004402:	2100      	movs	r1, #0
 8004404:	0008      	movs	r0, r1
 8004406:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004408 <USBPD_PE_SVDM_RequestModeEnter>:
 8004408:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800440a:	4858      	ldr	r0, [pc, #352]	@ (800456c <.text_8>)
 800440c:	466c      	mov	r4, sp
 800440e:	7824      	ldrb	r4, [r4, #0]
 8004410:	00a4      	lsls	r4, r4, #2
 8004412:	5904      	ldr	r4, [r0, r4]
 8004414:	2010      	movs	r0, #16
 8004416:	68e5      	ldr	r5, [r4, #12]
 8004418:	2d00      	cmp	r5, #0
 800441a:	d101      	bne.n	8004420 <USBPD_PE_SVDM_RequestModeEnter+0x18>
 800441c:	2002      	movs	r0, #2
 800441e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004420:	2532      	movs	r5, #50	@ 0x32
 8004422:	5d65      	ldrb	r5, [r4, r5]
 8004424:	2d00      	cmp	r5, #0
 8004426:	d105      	bne.n	8004434 <USBPD_PE_SVDM_RequestModeEnter+0x2c>
 8004428:	6865      	ldr	r5, [r4, #4]
 800442a:	682e      	ldr	r6, [r5, #0]
 800442c:	2501      	movs	r5, #1
 800442e:	0b37      	lsrs	r7, r6, #12
 8004430:	402f      	ands	r7, r5
 8004432:	d101      	bne.n	8004438 <USBPD_PE_SVDM_RequestModeEnter+0x30>
 8004434:	2003      	movs	r0, #3
 8004436:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004438:	27e1      	movs	r7, #225	@ 0xe1
 800443a:	00ff      	lsls	r7, r7, #3
 800443c:	4037      	ands	r7, r6
 800443e:	26c2      	movs	r6, #194	@ 0xc2
 8004440:	00b6      	lsls	r6, r6, #2
 8004442:	42b7      	cmp	r7, r6
 8004444:	d11e      	bne.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004446:	2633      	movs	r6, #51	@ 0x33
 8004448:	55a1      	strb	r1, [r4, r6]
 800444a:	2682      	movs	r6, #130	@ 0x82
 800444c:	2732      	movs	r7, #50	@ 0x32
 800444e:	55e6      	strb	r6, [r4, r7]
 8004450:	2696      	movs	r6, #150	@ 0x96
 8004452:	00b6      	lsls	r6, r6, #2
 8004454:	53a2      	strh	r2, [r4, r6]
 8004456:	6966      	ldr	r6, [r4, #20]
 8004458:	4aaf      	ldr	r2, [pc, #700]	@ (8004718 <.text_13>)
 800445a:	4032      	ands	r2, r6
 800445c:	019e      	lsls	r6, r3, #6
 800445e:	23e0      	movs	r3, #224	@ 0xe0
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	4033      	ands	r3, r6
 8004464:	4313      	orrs	r3, r2
 8004466:	6163      	str	r3, [r4, #20]
 8004468:	2900      	cmp	r1, #0
 800446a:	d005      	beq.n	8004478 <USBPD_PE_SVDM_RequestModeEnter+0x70>
 800446c:	2902      	cmp	r1, #2
 800446e:	d000      	beq.n	8004472 <USBPD_PE_SVDM_RequestModeEnter+0x6a>
 8004470:	d208      	bcs.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004472:	0c19      	lsrs	r1, r3, #16
 8004474:	400d      	ands	r5, r1
 8004476:	d005      	beq.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004478:	4668      	mov	r0, sp
 800447a:	7800      	ldrb	r0, [r0, #0]
 800447c:	68a1      	ldr	r1, [r4, #8]
 800447e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004480:	4788      	blx	r1
 8004482:	2000      	movs	r0, #0
 8004484:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004486 <USBPD_PE_SVDM_RequestModeExit>:
 8004486:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004488:	4838      	ldr	r0, [pc, #224]	@ (800456c <.text_8>)
 800448a:	466c      	mov	r4, sp
 800448c:	7824      	ldrb	r4, [r4, #0]
 800448e:	00a4      	lsls	r4, r4, #2
 8004490:	5904      	ldr	r4, [r0, r4]
 8004492:	2010      	movs	r0, #16
 8004494:	68e5      	ldr	r5, [r4, #12]
 8004496:	2d00      	cmp	r5, #0
 8004498:	d101      	bne.n	800449e <USBPD_PE_SVDM_RequestModeExit+0x18>
 800449a:	2002      	movs	r0, #2
 800449c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800449e:	2532      	movs	r5, #50	@ 0x32
 80044a0:	5d65      	ldrb	r5, [r4, r5]
 80044a2:	2d00      	cmp	r5, #0
 80044a4:	d105      	bne.n	80044b2 <USBPD_PE_SVDM_RequestModeExit+0x2c>
 80044a6:	6865      	ldr	r5, [r4, #4]
 80044a8:	682e      	ldr	r6, [r5, #0]
 80044aa:	2501      	movs	r5, #1
 80044ac:	0b37      	lsrs	r7, r6, #12
 80044ae:	402f      	ands	r7, r5
 80044b0:	d101      	bne.n	80044b6 <USBPD_PE_SVDM_RequestModeExit+0x30>
 80044b2:	2003      	movs	r0, #3
 80044b4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80044b6:	27e1      	movs	r7, #225	@ 0xe1
 80044b8:	00ff      	lsls	r7, r7, #3
 80044ba:	4037      	ands	r7, r6
 80044bc:	26c2      	movs	r6, #194	@ 0xc2
 80044be:	00b6      	lsls	r6, r6, #2
 80044c0:	42b7      	cmp	r7, r6
 80044c2:	d11e      	bne.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044c4:	2633      	movs	r6, #51	@ 0x33
 80044c6:	55a1      	strb	r1, [r4, r6]
 80044c8:	2683      	movs	r6, #131	@ 0x83
 80044ca:	2732      	movs	r7, #50	@ 0x32
 80044cc:	55e6      	strb	r6, [r4, r7]
 80044ce:	2696      	movs	r6, #150	@ 0x96
 80044d0:	00b6      	lsls	r6, r6, #2
 80044d2:	53a2      	strh	r2, [r4, r6]
 80044d4:	6966      	ldr	r6, [r4, #20]
 80044d6:	4a90      	ldr	r2, [pc, #576]	@ (8004718 <.text_13>)
 80044d8:	4032      	ands	r2, r6
 80044da:	019e      	lsls	r6, r3, #6
 80044dc:	23e0      	movs	r3, #224	@ 0xe0
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	4033      	ands	r3, r6
 80044e2:	4313      	orrs	r3, r2
 80044e4:	6163      	str	r3, [r4, #20]
 80044e6:	2900      	cmp	r1, #0
 80044e8:	d005      	beq.n	80044f6 <USBPD_PE_SVDM_RequestModeExit+0x70>
 80044ea:	2902      	cmp	r1, #2
 80044ec:	d000      	beq.n	80044f0 <USBPD_PE_SVDM_RequestModeExit+0x6a>
 80044ee:	d208      	bcs.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044f0:	0c19      	lsrs	r1, r3, #16
 80044f2:	400d      	ands	r5, r1
 80044f4:	d005      	beq.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044f6:	4668      	mov	r0, sp
 80044f8:	7800      	ldrb	r0, [r0, #0]
 80044fa:	68a1      	ldr	r1, [r4, #8]
 80044fc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80044fe:	4788      	blx	r1
 8004500:	2000      	movs	r0, #0
 8004502:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004504 <USBPD_PE_SVDM_RequestSpecific>:
 8004504:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004506:	4819      	ldr	r0, [pc, #100]	@ (800456c <.text_8>)
 8004508:	466c      	mov	r4, sp
 800450a:	7824      	ldrb	r4, [r4, #0]
 800450c:	00a4      	lsls	r4, r4, #2
 800450e:	5904      	ldr	r4, [r0, r4]
 8004510:	2010      	movs	r0, #16
 8004512:	68e5      	ldr	r5, [r4, #12]
 8004514:	2d00      	cmp	r5, #0
 8004516:	d101      	bne.n	800451c <USBPD_PE_SVDM_RequestSpecific+0x18>
 8004518:	2002      	movs	r0, #2
 800451a:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800451c:	2532      	movs	r5, #50	@ 0x32
 800451e:	5d65      	ldrb	r5, [r4, r5]
 8004520:	2d00      	cmp	r5, #0
 8004522:	d105      	bne.n	8004530 <USBPD_PE_SVDM_RequestSpecific+0x2c>
 8004524:	6865      	ldr	r5, [r4, #4]
 8004526:	682d      	ldr	r5, [r5, #0]
 8004528:	2601      	movs	r6, #1
 800452a:	0b2f      	lsrs	r7, r5, #12
 800452c:	4037      	ands	r7, r6
 800452e:	d101      	bne.n	8004534 <USBPD_PE_SVDM_RequestSpecific+0x30>
 8004530:	2003      	movs	r0, #3
 8004532:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004534:	6967      	ldr	r7, [r4, #20]
 8004536:	0c3f      	lsrs	r7, r7, #16
 8004538:	403e      	ands	r6, r7
 800453a:	d101      	bne.n	8004540 <USBPD_PE_SVDM_RequestSpecific+0x3c>
 800453c:	000e      	movs	r6, r1
 800453e:	d113      	bne.n	8004568 <USBPD_PE_SVDM_RequestSpecific+0x64>
 8004540:	056d      	lsls	r5, r5, #21
 8004542:	0f6d      	lsrs	r5, r5, #29
 8004544:	2d03      	cmp	r5, #3
 8004546:	d10f      	bne.n	8004568 <USBPD_PE_SVDM_RequestSpecific+0x64>
 8004548:	2033      	movs	r0, #51	@ 0x33
 800454a:	5421      	strb	r1, [r4, r0]
 800454c:	2085      	movs	r0, #133	@ 0x85
 800454e:	2132      	movs	r1, #50	@ 0x32
 8004550:	5460      	strb	r0, [r4, r1]
 8004552:	2095      	movs	r0, #149	@ 0x95
 8004554:	0080      	lsls	r0, r0, #2
 8004556:	1820      	adds	r0, r4, r0
 8004558:	6002      	str	r2, [r0, #0]
 800455a:	8083      	strh	r3, [r0, #4]
 800455c:	4668      	mov	r0, sp
 800455e:	7800      	ldrb	r0, [r0, #0]
 8004560:	68a1      	ldr	r1, [r4, #8]
 8004562:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004564:	4788      	blx	r1
 8004566:	2000      	movs	r0, #0
 8004568:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

0800456c <.text_8>:
 800456c:	2000027c 	.word	0x2000027c

08004570 <USBPD_PE_SVDM_RequestAttention>:
 8004570:	b538      	push	{r3, r4, r5, lr}
 8004572:	000b      	movs	r3, r1
 8004574:	4969      	ldr	r1, [pc, #420]	@ (800471c <.text_14>)
 8004576:	0084      	lsls	r4, r0, #2
 8004578:	590d      	ldr	r5, [r1, r4]
 800457a:	2110      	movs	r1, #16
 800457c:	68ec      	ldr	r4, [r5, #12]
 800457e:	2c00      	cmp	r4, #0
 8004580:	d001      	beq.n	8004586 <USBPD_PE_SVDM_RequestAttention+0x16>
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <USBPD_PE_SVDM_RequestAttention+0x1a>
 8004586:	2102      	movs	r1, #2
 8004588:	e01e      	b.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 800458a:	2332      	movs	r3, #50	@ 0x32
 800458c:	5ceb      	ldrb	r3, [r5, r3]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d104      	bne.n	800459c <USBPD_PE_SVDM_RequestAttention+0x2c>
 8004592:	686b      	ldr	r3, [r5, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	04dc      	lsls	r4, r3, #19
 8004598:	0fe4      	lsrs	r4, r4, #31
 800459a:	d101      	bne.n	80045a0 <USBPD_PE_SVDM_RequestAttention+0x30>
 800459c:	2103      	movs	r1, #3
 800459e:	e013      	b.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 80045a0:	055b      	lsls	r3, r3, #21
 80045a2:	0f5b      	lsrs	r3, r3, #29
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d10f      	bne.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 80045a8:	2400      	movs	r4, #0
 80045aa:	2333      	movs	r3, #51	@ 0x33
 80045ac:	54ec      	strb	r4, [r5, r3]
 80045ae:	2184      	movs	r1, #132	@ 0x84
 80045b0:	2332      	movs	r3, #50	@ 0x32
 80045b2:	54e9      	strb	r1, [r5, r3]
 80045b4:	2195      	movs	r1, #149	@ 0x95
 80045b6:	0089      	lsls	r1, r1, #2
 80045b8:	1869      	adds	r1, r5, r1
 80045ba:	2306      	movs	r3, #6
 80045bc:	600b      	str	r3, [r1, #0]
 80045be:	808a      	strh	r2, [r1, #4]
 80045c0:	68a9      	ldr	r1, [r5, #8]
 80045c2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80045c4:	4788      	blx	r1
 80045c6:	2100      	movs	r1, #0
 80045c8:	0008      	movs	r0, r1
 80045ca:	bd32      	pop	{r1, r4, r5, pc}

080045cc <.text_10>:
 80045cc:	00000704 	.word	0x00000704

080045d0 <USBPD_PE_UVDM_RequestMessage>:
 80045d0:	b570      	push	{r4, r5, r6, lr}
 80045d2:	000a      	movs	r2, r1
 80045d4:	4951      	ldr	r1, [pc, #324]	@ (800471c <.text_14>)
 80045d6:	0083      	lsls	r3, r0, #2
 80045d8:	58cb      	ldr	r3, [r1, r3]
 80045da:	2110      	movs	r1, #16
 80045dc:	68dc      	ldr	r4, [r3, #12]
 80045de:	2c00      	cmp	r4, #0
 80045e0:	d101      	bne.n	80045e6 <USBPD_PE_UVDM_RequestMessage+0x16>
 80045e2:	2102      	movs	r1, #2
 80045e4:	e01d      	b.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 80045e6:	2432      	movs	r4, #50	@ 0x32
 80045e8:	5d1c      	ldrb	r4, [r3, r4]
 80045ea:	2c00      	cmp	r4, #0
 80045ec:	d105      	bne.n	80045fa <USBPD_PE_UVDM_RequestMessage+0x2a>
 80045ee:	685c      	ldr	r4, [r3, #4]
 80045f0:	6824      	ldr	r4, [r4, #0]
 80045f2:	2501      	movs	r5, #1
 80045f4:	0b26      	lsrs	r6, r4, #12
 80045f6:	402e      	ands	r6, r5
 80045f8:	d101      	bne.n	80045fe <USBPD_PE_UVDM_RequestMessage+0x2e>
 80045fa:	2103      	movs	r1, #3
 80045fc:	e011      	b.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 80045fe:	0be6      	lsrs	r6, r4, #15
 8004600:	4035      	ands	r5, r6
 8004602:	d101      	bne.n	8004608 <USBPD_PE_UVDM_RequestMessage+0x38>
 8004604:	0015      	movs	r5, r2
 8004606:	d10c      	bne.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 8004608:	0564      	lsls	r4, r4, #21
 800460a:	0f64      	lsrs	r4, r4, #29
 800460c:	2c03      	cmp	r4, #3
 800460e:	d108      	bne.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 8004610:	2133      	movs	r1, #51	@ 0x33
 8004612:	545a      	strb	r2, [r3, r1]
 8004614:	2186      	movs	r1, #134	@ 0x86
 8004616:	2232      	movs	r2, #50	@ 0x32
 8004618:	5499      	strb	r1, [r3, r2]
 800461a:	6899      	ldr	r1, [r3, #8]
 800461c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800461e:	4788      	blx	r1
 8004620:	2100      	movs	r1, #0
 8004622:	0008      	movs	r0, r1
 8004624:	bd70      	pop	{r4, r5, r6, pc}

08004626 <PE_Receive_SVDM>:
 8004626:	493e      	ldr	r1, [pc, #248]	@ (8004720 <.text_15>)
 8004628:	1842      	adds	r2, r0, r1
 800462a:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 800462c:	0449      	lsls	r1, r1, #17
 800462e:	0f49      	lsrs	r1, r1, #29
 8004630:	1e49      	subs	r1, r1, #1
 8004632:	7611      	strb	r1, [r2, #24]
 8004634:	2131      	movs	r1, #49	@ 0x31
 8004636:	5c41      	ldrb	r1, [r0, r1]
 8004638:	2900      	cmp	r1, #0
 800463a:	d000      	beq.n	800463e <PE_Receive_SVDM+0x18>
 800463c:	4770      	bx	lr
 800463e:	b570      	push	{r4, r5, r6, lr}
 8004640:	2300      	movs	r3, #0
 8004642:	e010      	b.n	8004666 <PE_Receive_SVDM+0x40>
 8004644:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8004646:	009c      	lsls	r4, r3, #2
 8004648:	1909      	adds	r1, r1, r4
 800464a:	798c      	ldrb	r4, [r1, #6]
 800464c:	79cd      	ldrb	r5, [r1, #7]
 800464e:	022d      	lsls	r5, r5, #8
 8004650:	1964      	adds	r4, r4, r5
 8004652:	7a0d      	ldrb	r5, [r1, #8]
 8004654:	042d      	lsls	r5, r5, #16
 8004656:	1964      	adds	r4, r4, r5
 8004658:	7a49      	ldrb	r1, [r1, #9]
 800465a:	0609      	lsls	r1, r1, #24
 800465c:	1861      	adds	r1, r4, r1
 800465e:	009c      	lsls	r4, r3, #2
 8004660:	5111      	str	r1, [r2, r4]
 8004662:	1c5b      	adds	r3, r3, #1
 8004664:	b2db      	uxtb	r3, r3
 8004666:	7e11      	ldrb	r1, [r2, #24]
 8004668:	428b      	cmp	r3, r1
 800466a:	dbeb      	blt.n	8004644 <PE_Receive_SVDM+0x1e>
 800466c:	0004      	movs	r4, r0
 800466e:	2503      	movs	r5, #3
 8004670:	4b2c      	ldr	r3, [pc, #176]	@ (8004724 <.text_16>)
 8004672:	482d      	ldr	r0, [pc, #180]	@ (8004728 <.text_17>)
 8004674:	2694      	movs	r6, #148	@ 0x94
 8004676:	00b6      	lsls	r6, r6, #2
 8004678:	5da6      	ldrb	r6, [r4, r6]
 800467a:	06f6      	lsls	r6, r6, #27
 800467c:	0ef6      	lsrs	r6, r6, #27
 800467e:	1e76      	subs	r6, r6, #1
 8004680:	d00d      	beq.n	800469e <PE_Receive_SVDM+0x78>
 8004682:	1e76      	subs	r6, r6, #1
 8004684:	d022      	beq.n	80046cc <PE_Receive_SVDM+0xa6>
 8004686:	1e76      	subs	r6, r6, #1
 8004688:	d025      	beq.n	80046d6 <PE_Receive_SVDM+0xb0>
 800468a:	1e76      	subs	r6, r6, #1
 800468c:	d028      	beq.n	80046e0 <PE_Receive_SVDM+0xba>
 800468e:	1e76      	subs	r6, r6, #1
 8004690:	d02b      	beq.n	80046ea <PE_Receive_SVDM+0xc4>
 8004692:	1e76      	subs	r6, r6, #1
 8004694:	d02e      	beq.n	80046f4 <PE_Receive_SVDM+0xce>
 8004696:	3e0a      	subs	r6, #10
 8004698:	2e0f      	cmp	r6, #15
 800469a:	d937      	bls.n	800470c <PE_Receive_SVDM+0xe6>
 800469c:	bd70      	pop	{r4, r5, r6, pc}
 800469e:	2150      	movs	r1, #80	@ 0x50
 80046a0:	7721      	strb	r1, [r4, #28]
 80046a2:	6861      	ldr	r1, [r4, #4]
 80046a4:	680a      	ldr	r2, [r1, #0]
 80046a6:	0693      	lsls	r3, r2, #26
 80046a8:	0fdb      	lsrs	r3, r3, #31
 80046aa:	2694      	movs	r6, #148	@ 0x94
 80046ac:	00b6      	lsls	r6, r6, #2
 80046ae:	59a6      	ldr	r6, [r4, r6]
 80046b0:	0b76      	lsrs	r6, r6, #13
 80046b2:	4035      	ands	r5, r6
 80046b4:	429d      	cmp	r5, r3
 80046b6:	da00      	bge.n	80046ba <PE_Receive_SVDM+0x94>
 80046b8:	002b      	movs	r3, r5
 80046ba:	2520      	movs	r5, #32
 80046bc:	43aa      	bics	r2, r5
 80046be:	015b      	lsls	r3, r3, #5
 80046c0:	402b      	ands	r3, r5
 80046c2:	4313      	orrs	r3, r2
 80046c4:	600b      	str	r3, [r1, #0]
 80046c6:	83e0      	strh	r0, [r4, #30]
 80046c8:	2075      	movs	r0, #117	@ 0x75
 80046ca:	e023      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046cc:	2152      	movs	r1, #82	@ 0x52
 80046ce:	7721      	strb	r1, [r4, #28]
 80046d0:	83e0      	strh	r0, [r4, #30]
 80046d2:	2076      	movs	r0, #118	@ 0x76
 80046d4:	e01e      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046d6:	2153      	movs	r1, #83	@ 0x53
 80046d8:	7721      	strb	r1, [r4, #28]
 80046da:	83e0      	strh	r0, [r4, #30]
 80046dc:	2078      	movs	r0, #120	@ 0x78
 80046de:	e019      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046e0:	2054      	movs	r0, #84	@ 0x54
 80046e2:	7720      	strb	r0, [r4, #28]
 80046e4:	83e3      	strh	r3, [r4, #30]
 80046e6:	2079      	movs	r0, #121	@ 0x79
 80046e8:	e014      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046ea:	2055      	movs	r0, #85	@ 0x55
 80046ec:	7720      	strb	r0, [r4, #28]
 80046ee:	83e3      	strh	r3, [r4, #30]
 80046f0:	207a      	movs	r0, #122	@ 0x7a
 80046f2:	e00f      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046f4:	68e0      	ldr	r0, [r4, #12]
 80046f6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d005      	beq.n	8004708 <PE_Receive_SVDM+0xe2>
 80046fc:	2900      	cmp	r1, #0
 80046fe:	d000      	beq.n	8004702 <PE_Receive_SVDM+0xdc>
 8004700:	2101      	movs	r1, #1
 8004702:	6812      	ldr	r2, [r2, #0]
 8004704:	7c20      	ldrb	r0, [r4, #16]
 8004706:	4798      	blx	r3
 8004708:	7465      	strb	r5, [r4, #17]
 800470a:	bd70      	pop	{r4, r5, r6, pc}
 800470c:	215a      	movs	r1, #90	@ 0x5a
 800470e:	7721      	strb	r1, [r4, #28]
 8004710:	83e0      	strh	r0, [r4, #30]
 8004712:	207b      	movs	r0, #123	@ 0x7b
 8004714:	7460      	strb	r0, [r4, #17]
 8004716:	bd70      	pop	{r4, r5, r6, pc}

08004718 <.text_13>:
 8004718:	fffffe3f 	.word	0xfffffe3f

0800471c <.text_14>:
 800471c:	2000027c 	.word	0x2000027c

08004720 <.text_15>:
 8004720:	00000494 	.word	0x00000494

08004724 <.text_16>:
 8004724:	00008019 	.word	0x00008019

08004728 <.text_17>:
 8004728:	0000800f 	.word	0x0000800f

0800472c <PE_StateMachine_VDM>:
 800472c:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 800472e:	b09c      	sub	sp, #112	@ 0x70
 8004730:	0005      	movs	r5, r0
 8004732:	2002      	movs	r0, #2
 8004734:	9004      	str	r0, [sp, #16]
 8004736:	7c6a      	ldrb	r2, [r5, #17]
 8004738:	0010      	movs	r0, r2
 800473a:	3875      	subs	r0, #117	@ 0x75
 800473c:	2807      	cmp	r0, #7
 800473e:	d206      	bcs.n	800474e <__iar_annotation$$branch+0x4>
 8004740:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8004742:	7800      	ldrb	r0, [r0, #0]
 8004744:	2814      	cmp	r0, #20
 8004746:	d002      	beq.n	800474e <__iar_annotation$$branch+0x4>
 8004748:	2002      	movs	r0, #2

0800474a <__iar_annotation$$branch>:
 800474a:	f000 febc 	bl	80054c6 <__iar_annotation$$branch+0xce4>
 800474e:	2094      	movs	r0, #148	@ 0x94
 8004750:	0080      	lsls	r0, r0, #2
 8004752:	182c      	adds	r4, r5, r0
 8004754:	210b      	movs	r1, #11
 8004756:	271e      	movs	r7, #30
 8004758:	201f      	movs	r0, #31
 800475a:	43c0      	mvns	r0, r0
 800475c:	26c0      	movs	r6, #192	@ 0xc0
 800475e:	43f6      	mvns	r6, r6
 8004760:	2a75      	cmp	r2, #117	@ 0x75
 8004762:	d041      	beq.n	80047e8 <__iar_annotation$$branch+0x6>
 8004764:	2a76      	cmp	r2, #118	@ 0x76
 8004766:	d100      	bne.n	800476a <__iar_annotation$$branch+0x20>
 8004768:	e0bb      	b.n	80048e2 <__iar_annotation$$branch+0x100>
 800476a:	2a77      	cmp	r2, #119	@ 0x77
 800476c:	d100      	bne.n	8004770 <__iar_annotation$$branch+0x26>
 800476e:	e144      	b.n	80049fa <__iar_annotation$$branch+0x218>
 8004770:	2a78      	cmp	r2, #120	@ 0x78
 8004772:	d100      	bne.n	8004776 <__iar_annotation$$branch+0x2c>
 8004774:	e1b4      	b.n	8004ae0 <__iar_annotation$$branch+0x2fe>
 8004776:	2a79      	cmp	r2, #121	@ 0x79
 8004778:	d100      	bne.n	800477c <__iar_annotation$$branch+0x32>
 800477a:	e216      	b.n	8004baa <__iar_annotation$$branch+0x3c8>
 800477c:	2a7a      	cmp	r2, #122	@ 0x7a
 800477e:	d100      	bne.n	8004782 <__iar_annotation$$branch+0x38>
 8004780:	e24b      	b.n	8004c1a <__iar_annotation$$branch+0x438>
 8004782:	2a7b      	cmp	r2, #123	@ 0x7b
 8004784:	d100      	bne.n	8004788 <__iar_annotation$$branch+0x3e>
 8004786:	e292      	b.n	8004cae <__iar_annotation$$branch+0x4cc>
 8004788:	2a7d      	cmp	r2, #125	@ 0x7d
 800478a:	d100      	bne.n	800478e <__iar_annotation$$branch+0x44>
 800478c:	e2e0      	b.n	8004d50 <__iar_annotation$$branch+0x56e>
 800478e:	2a7f      	cmp	r2, #127	@ 0x7f
 8004790:	d100      	bne.n	8004794 <__iar_annotation$$branch+0x4a>
 8004792:	e352      	b.n	8004e3a <__iar_annotation$$branch+0x658>
 8004794:	2a81      	cmp	r2, #129	@ 0x81
 8004796:	d100      	bne.n	800479a <__iar_annotation$$branch+0x50>
 8004798:	e3c2      	b.n	8004f20 <__iar_annotation$$branch+0x73e>
 800479a:	2a82      	cmp	r2, #130	@ 0x82
 800479c:	d101      	bne.n	80047a2 <__iar_annotation$$branch+0x4>

0800479e <__iar_annotation$$branch>:
 800479e:	f000 fc3b 	bl	8005018 <__iar_annotation$$branch+0x836>
 80047a2:	2a83      	cmp	r2, #131	@ 0x83
 80047a4:	d101      	bne.n	80047aa <__iar_annotation$$branch+0x4>

080047a6 <__iar_annotation$$branch>:
 80047a6:	f000 fcc9 	bl	800513c <__iar_annotation$$branch+0x95a>
 80047aa:	2a84      	cmp	r2, #132	@ 0x84
 80047ac:	d101      	bne.n	80047b2 <__iar_annotation$$branch+0x4>

080047ae <__iar_annotation$$branch>:
 80047ae:	f000 fe38 	bl	8005422 <__iar_annotation$$branch+0xc40>
 80047b2:	2a85      	cmp	r2, #133	@ 0x85
 80047b4:	d101      	bne.n	80047ba <__iar_annotation$$branch+0x4>

080047b6 <__iar_annotation$$branch>:
 80047b6:	f000 fd5d 	bl	8005274 <__iar_annotation$$branch+0xa92>
 80047ba:	2a87      	cmp	r2, #135	@ 0x87
 80047bc:	d100      	bne.n	80047c0 <__iar_annotation$$branch+0xa>
 80047be:	e2fc      	b.n	8004dba <__iar_annotation$$branch+0x5d8>
 80047c0:	2a89      	cmp	r2, #137	@ 0x89
 80047c2:	d100      	bne.n	80047c6 <__iar_annotation$$branch+0x10>
 80047c4:	e375      	b.n	8004eb2 <__iar_annotation$$branch+0x6d0>
 80047c6:	2a8b      	cmp	r2, #139	@ 0x8b
 80047c8:	d101      	bne.n	80047ce <__iar_annotation$$branch+0x4>

080047ca <__iar_annotation$$branch>:
 80047ca:	f000 fbe4 	bl	8004f96 <__iar_annotation$$branch+0x7b4>
 80047ce:	2a8c      	cmp	r2, #140	@ 0x8c
 80047d0:	d101      	bne.n	80047d6 <__iar_annotation$$branch+0x4>

080047d2 <__iar_annotation$$branch>:
 80047d2:	f000 fc63 	bl	800509c <__iar_annotation$$branch+0x8ba>
 80047d6:	2a8d      	cmp	r2, #141	@ 0x8d
 80047d8:	d101      	bne.n	80047de <__iar_annotation$$branch+0x4>

080047da <__iar_annotation$$branch>:
 80047da:	f000 fcf7 	bl	80051cc <__iar_annotation$$branch+0x9ea>
 80047de:	2a8f      	cmp	r2, #143	@ 0x8f
 80047e0:	d101      	bne.n	80047e6 <__iar_annotation$$branch+0x4>

080047e2 <__iar_annotation$$branch>:
 80047e2:	f000 fda5 	bl	8005330 <__iar_annotation$$branch+0xb4e>
 80047e6:	e2b2      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 80047e8:	2201      	movs	r2, #1
 80047ea:	9203      	str	r2, [sp, #12]
 80047ec:	03d3      	lsls	r3, r2, #15
 80047ee:	8bea      	ldrh	r2, [r5, #30]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d100      	bne.n	80047f6 <__iar_annotation$$branch+0x14>
 80047f4:	e262      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 80047f6:	2701      	movs	r7, #1
 80047f8:	6822      	ldr	r2, [r4, #0]
 80047fa:	4010      	ands	r0, r2
 80047fc:	4338      	orrs	r0, r7
 80047fe:	6020      	str	r0, [r4, #0]
 8004800:	4303      	orrs	r3, r0
 8004802:	6023      	str	r3, [r4, #0]
 8004804:	6868      	ldr	r0, [r5, #4]
 8004806:	6800      	ldr	r0, [r0, #0]
 8004808:	0942      	lsrs	r2, r0, #5
 800480a:	403a      	ands	r2, r7
 800480c:	48c9      	ldr	r0, [pc, #804]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 800480e:	4018      	ands	r0, r3
 8004810:	0352      	lsls	r2, r2, #13
 8004812:	4302      	orrs	r2, r0
 8004814:	6022      	str	r2, [r4, #0]
 8004816:	6868      	ldr	r0, [r5, #4]
 8004818:	6800      	ldr	r0, [r0, #0]
 800481a:	4001      	ands	r1, r0
 800481c:	2909      	cmp	r1, #9
 800481e:	d051      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004820:	68e8      	ldr	r0, [r5, #12]
 8004822:	2800      	cmp	r0, #0
 8004824:	d04e      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004826:	6803      	ldr	r3, [r0, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d04b      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 800482c:	0c10      	lsrs	r0, r2, #16
 800482e:	21ff      	movs	r1, #255	@ 0xff
 8004830:	0209      	lsls	r1, r1, #8
 8004832:	4288      	cmp	r0, r1
 8004834:	d146      	bne.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004836:	a90b      	add	r1, sp, #44	@ 0x2c
 8004838:	7c28      	ldrb	r0, [r5, #16]
 800483a:	4798      	blx	r3
 800483c:	2803      	cmp	r0, #3
 800483e:	d002      	beq.n	8004846 <__iar_annotation$$branch+0x64>
 8004840:	280f      	cmp	r0, #15
 8004842:	d005      	beq.n	8004850 <__iar_annotation$$branch+0x6e>
 8004844:	e03e      	b.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004846:	6820      	ldr	r0, [r4, #0]
 8004848:	21c0      	movs	r1, #192	@ 0xc0
 800484a:	4301      	orrs	r1, r0
 800484c:	6021      	str	r1, [r4, #0]
 800484e:	e03e      	b.n	80048ce <__iar_annotation$$branch+0xec>
 8004850:	6820      	ldr	r0, [r4, #0]
 8004852:	4006      	ands	r6, r0
 8004854:	2040      	movs	r0, #64	@ 0x40
 8004856:	4330      	orrs	r0, r6
 8004858:	6020      	str	r0, [r4, #0]
 800485a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800485c:	9015      	str	r0, [sp, #84]	@ 0x54
 800485e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8004860:	9016      	str	r0, [sp, #88]	@ 0x58
 8004862:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004864:	9017      	str	r0, [sp, #92]	@ 0x5c
 8004866:	2004      	movs	r0, #4
 8004868:	9003      	str	r0, [sp, #12]
 800486a:	a80b      	add	r0, sp, #44	@ 0x2c
 800486c:	2120      	movs	r1, #32
 800486e:	5c40      	ldrb	r0, [r0, r1]
 8004870:	0841      	lsrs	r1, r0, #1
 8004872:	4239      	tst	r1, r7
 8004874:	d003      	beq.n	800487e <__iar_annotation$$branch+0x9c>
 8004876:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004878:	9118      	str	r1, [sp, #96]	@ 0x60
 800487a:	2105      	movs	r1, #5
 800487c:	9103      	str	r1, [sp, #12]
 800487e:	08c2      	lsrs	r2, r0, #3
 8004880:	2101      	movs	r1, #1
 8004882:	4011      	ands	r1, r2
 8004884:	d008      	beq.n	8004898 <__iar_annotation$$branch+0xb6>
 8004886:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8004888:	aa14      	add	r2, sp, #80	@ 0x50
 800488a:	9b03      	ldr	r3, [sp, #12]
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	50d6      	str	r6, [r2, r3]
 8004890:	9a03      	ldr	r2, [sp, #12]
 8004892:	1c52      	adds	r2, r2, #1
 8004894:	b2d2      	uxtb	r2, r2
 8004896:	9203      	str	r2, [sp, #12]
 8004898:	0900      	lsrs	r0, r0, #4
 800489a:	4238      	tst	r0, r7
 800489c:	d017      	beq.n	80048ce <__iar_annotation$$branch+0xec>
 800489e:	2900      	cmp	r1, #0
 80048a0:	d007      	beq.n	80048b2 <__iar_annotation$$branch+0xd0>
 80048a2:	2000      	movs	r0, #0
 80048a4:	a914      	add	r1, sp, #80	@ 0x50
 80048a6:	9a03      	ldr	r2, [sp, #12]
 80048a8:	0092      	lsls	r2, r2, #2
 80048aa:	5088      	str	r0, [r1, r2]
 80048ac:	9803      	ldr	r0, [sp, #12]
 80048ae:	1c40      	adds	r0, r0, #1
 80048b0:	9003      	str	r0, [sp, #12]
 80048b2:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80048b4:	a914      	add	r1, sp, #80	@ 0x50
 80048b6:	9a03      	ldr	r2, [sp, #12]
 80048b8:	0092      	lsls	r2, r2, #2
 80048ba:	5088      	str	r0, [r1, r2]
 80048bc:	9803      	ldr	r0, [sp, #12]
 80048be:	1c40      	adds	r0, r0, #1
 80048c0:	9003      	str	r0, [sp, #12]
 80048c2:	e004      	b.n	80048ce <__iar_annotation$$branch+0xec>
 80048c4:	6820      	ldr	r0, [r4, #0]
 80048c6:	4006      	ands	r6, r0
 80048c8:	2080      	movs	r0, #128	@ 0x80
 80048ca:	4330      	orrs	r0, r6
 80048cc:	6020      	str	r0, [r4, #0]
 80048ce:	6820      	ldr	r0, [r4, #0]
 80048d0:	9014      	str	r0, [sp, #80]	@ 0x50
 80048d2:	2000      	movs	r0, #0
 80048d4:	9002      	str	r0, [sp, #8]
 80048d6:	2003      	movs	r0, #3
 80048d8:	9001      	str	r0, [sp, #4]
 80048da:	9803      	ldr	r0, [sp, #12]
 80048dc:	9000      	str	r0, [sp, #0]
 80048de:	ab14      	add	r3, sp, #80	@ 0x50
 80048e0:	e22f      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 80048e2:	2201      	movs	r2, #1
 80048e4:	466b      	mov	r3, sp
 80048e6:	731a      	strb	r2, [r3, #12]
 80048e8:	03d2      	lsls	r2, r2, #15
 80048ea:	8beb      	ldrh	r3, [r5, #30]
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d100      	bne.n	80048f2 <__iar_annotation$$branch+0x110>
 80048f0:	e1e4      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 80048f2:	6823      	ldr	r3, [r4, #0]
 80048f4:	4018      	ands	r0, r3
 80048f6:	2302      	movs	r3, #2
 80048f8:	4303      	orrs	r3, r0
 80048fa:	6023      	str	r3, [r4, #0]
 80048fc:	431a      	orrs	r2, r3
 80048fe:	6022      	str	r2, [r4, #0]
 8004900:	6868      	ldr	r0, [r5, #4]
 8004902:	6803      	ldr	r3, [r0, #0]
 8004904:	0698      	lsls	r0, r3, #26
 8004906:	0fc0      	lsrs	r0, r0, #31
 8004908:	4b8a      	ldr	r3, [pc, #552]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 800490a:	4013      	ands	r3, r2
 800490c:	0340      	lsls	r0, r0, #13
 800490e:	4318      	orrs	r0, r3
 8004910:	6020      	str	r0, [r4, #0]
 8004912:	686a      	ldr	r2, [r5, #4]
 8004914:	6812      	ldr	r2, [r2, #0]
 8004916:	4011      	ands	r1, r2
 8004918:	2909      	cmp	r1, #9
 800491a:	d05f      	beq.n	80049dc <__iar_annotation$$branch+0x1fa>
 800491c:	68e9      	ldr	r1, [r5, #12]
 800491e:	684b      	ldr	r3, [r1, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d05b      	beq.n	80049dc <__iar_annotation$$branch+0x1fa>
 8004924:	0c00      	lsrs	r0, r0, #16
 8004926:	21ff      	movs	r1, #255	@ 0xff
 8004928:	0209      	lsls	r1, r1, #8
 800492a:	4288      	cmp	r0, r1
 800492c:	d156      	bne.n	80049dc <__iar_annotation$$branch+0x1fa>
 800492e:	4882      	ldr	r0, [pc, #520]	@ (8004b38 <__iar_annotation$$branch+0x356>)
 8004930:	182a      	adds	r2, r5, r0
 8004932:	a905      	add	r1, sp, #20
 8004934:	7c28      	ldrb	r0, [r5, #16]
 8004936:	4798      	blx	r3
 8004938:	2803      	cmp	r0, #3
 800493a:	d04b      	beq.n	80049d4 <__iar_annotation$$branch+0x1f2>
 800493c:	280f      	cmp	r0, #15
 800493e:	d14d      	bne.n	80049dc <__iar_annotation$$branch+0x1fa>
 8004940:	6820      	ldr	r0, [r4, #0]
 8004942:	4006      	ands	r6, r0
 8004944:	2040      	movs	r0, #64	@ 0x40
 8004946:	4330      	orrs	r0, r6
 8004948:	6020      	str	r0, [r4, #0]
 800494a:	211c      	movs	r1, #28
 800494c:	a806      	add	r0, sp, #24
 800494e:	f01b fb0c 	bl	801ff6a <__aeabi_memclr>
 8004952:	2300      	movs	r3, #0
 8004954:	2200      	movs	r2, #0
 8004956:	a806      	add	r0, sp, #24
 8004958:	9000      	str	r0, [sp, #0]
 800495a:	e014      	b.n	8004986 <__iar_annotation$$branch+0x1a4>
 800495c:	005f      	lsls	r7, r3, #1
 800495e:	5bf6      	ldrh	r6, [r6, r7]
 8004960:	0436      	lsls	r6, r6, #16
 8004962:	430e      	orrs	r6, r1
 8004964:	6006      	str	r6, [r0, #0]
 8004966:	e00d      	b.n	8004984 <__iar_annotation$$branch+0x1a2>
 8004968:	1c52      	adds	r2, r2, #1
 800496a:	9800      	ldr	r0, [sp, #0]
 800496c:	1d00      	adds	r0, r0, #4
 800496e:	0859      	lsrs	r1, r3, #1
 8004970:	0089      	lsls	r1, r1, #2
 8004972:	1840      	adds	r0, r0, r1
 8004974:	07d9      	lsls	r1, r3, #31
 8004976:	6801      	ldr	r1, [r0, #0]
 8004978:	9e05      	ldr	r6, [sp, #20]
 800497a:	d5ef      	bpl.n	800495c <__iar_annotation$$branch+0x17a>
 800497c:	005f      	lsls	r7, r3, #1
 800497e:	5bf6      	ldrh	r6, [r6, r7]
 8004980:	4331      	orrs	r1, r6
 8004982:	6001      	str	r1, [r0, #0]
 8004984:	1c5b      	adds	r3, r3, #1
 8004986:	486d      	ldr	r0, [pc, #436]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004988:	1828      	adds	r0, r5, r0
 800498a:	7840      	ldrb	r0, [r0, #1]
 800498c:	4283      	cmp	r3, r0
 800498e:	d201      	bcs.n	8004994 <__iar_annotation$$branch+0x1b2>
 8004990:	2b0c      	cmp	r3, #12
 8004992:	d3e9      	bcc.n	8004968 <__iar_annotation$$branch+0x186>
 8004994:	1a80      	subs	r0, r0, r2
 8004996:	4969      	ldr	r1, [pc, #420]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004998:	1869      	adds	r1, r5, r1
 800499a:	7048      	strb	r0, [r1, #1]
 800499c:	b2d0      	uxtb	r0, r2
 800499e:	280c      	cmp	r0, #12
 80049a0:	d111      	bne.n	80049c6 <__iar_annotation$$branch+0x1e4>
 80049a2:	6820      	ldr	r0, [r4, #0]
 80049a4:	9006      	str	r0, [sp, #24]
 80049a6:	2000      	movs	r0, #0
 80049a8:	9002      	str	r0, [sp, #8]
 80049aa:	2077      	movs	r0, #119	@ 0x77
 80049ac:	9001      	str	r0, [sp, #4]
 80049ae:	2007      	movs	r0, #7
 80049b0:	9000      	str	r0, [sp, #0]
 80049b2:	ab06      	add	r3, sp, #24
 80049b4:	220f      	movs	r2, #15
 80049b6:	2031      	movs	r0, #49	@ 0x31
 80049b8:	5c29      	ldrb	r1, [r5, r0]
 80049ba:	0028      	movs	r0, r5
 80049bc:	f7fc ff07 	bl	80017ce <PE_Send_DataMessage>
 80049c0:	485f      	ldr	r0, [pc, #380]	@ (8004b40 <__iar_annotation$$branch+0x35e>)
 80049c2:	83e8      	strh	r0, [r5, #30]
 80049c4:	e1c3      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 80049c6:	0612      	lsls	r2, r2, #24
 80049c8:	0e50      	lsrs	r0, r2, #25
 80049ca:	1c80      	adds	r0, r0, #2
 80049cc:	4669      	mov	r1, sp
 80049ce:	7308      	strb	r0, [r1, #12]
 80049d0:	6820      	ldr	r0, [r4, #0]
 80049d2:	e008      	b.n	80049e6 <__iar_annotation$$branch+0x204>
 80049d4:	6821      	ldr	r1, [r4, #0]
 80049d6:	20c0      	movs	r0, #192	@ 0xc0
 80049d8:	4308      	orrs	r0, r1
 80049da:	e003      	b.n	80049e4 <__iar_annotation$$branch+0x202>
 80049dc:	6820      	ldr	r0, [r4, #0]
 80049de:	4006      	ands	r6, r0
 80049e0:	2080      	movs	r0, #128	@ 0x80
 80049e2:	4330      	orrs	r0, r6
 80049e4:	6020      	str	r0, [r4, #0]
 80049e6:	9006      	str	r0, [sp, #24]
 80049e8:	2000      	movs	r0, #0
 80049ea:	9002      	str	r0, [sp, #8]
 80049ec:	2003      	movs	r0, #3
 80049ee:	9001      	str	r0, [sp, #4]
 80049f0:	4668      	mov	r0, sp
 80049f2:	7b00      	ldrb	r0, [r0, #12]
 80049f4:	9000      	str	r0, [sp, #0]
 80049f6:	ab06      	add	r3, sp, #24
 80049f8:	e1a3      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 80049fa:	2180      	movs	r1, #128	@ 0x80
 80049fc:	0209      	lsls	r1, r1, #8
 80049fe:	8bea      	ldrh	r2, [r5, #30]
 8004a00:	428a      	cmp	r2, r1
 8004a02:	d100      	bne.n	8004a06 <__iar_annotation$$branch+0x224>
 8004a04:	e15a      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 8004a06:	6822      	ldr	r2, [r4, #0]
 8004a08:	4010      	ands	r0, r2
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	4302      	orrs	r2, r0
 8004a0e:	6022      	str	r2, [r4, #0]
 8004a10:	b292      	uxth	r2, r2
 8004a12:	20ff      	movs	r0, #255	@ 0xff
 8004a14:	0600      	lsls	r0, r0, #24
 8004a16:	4310      	orrs	r0, r2
 8004a18:	6020      	str	r0, [r4, #0]
 8004a1a:	4301      	orrs	r1, r0
 8004a1c:	6021      	str	r1, [r4, #0]
 8004a1e:	2701      	movs	r7, #1
 8004a20:	6868      	ldr	r0, [r5, #4]
 8004a22:	6800      	ldr	r0, [r0, #0]
 8004a24:	0940      	lsrs	r0, r0, #5
 8004a26:	4038      	ands	r0, r7
 8004a28:	4a42      	ldr	r2, [pc, #264]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 8004a2a:	400a      	ands	r2, r1
 8004a2c:	0340      	lsls	r0, r0, #13
 8004a2e:	4310      	orrs	r0, r2
 8004a30:	6020      	str	r0, [r4, #0]
 8004a32:	4006      	ands	r6, r0
 8004a34:	2040      	movs	r0, #64	@ 0x40
 8004a36:	4330      	orrs	r0, r6
 8004a38:	6020      	str	r0, [r4, #0]
 8004a3a:	aa03      	add	r2, sp, #12
 8004a3c:	a905      	add	r1, sp, #20
 8004a3e:	7c28      	ldrb	r0, [r5, #16]
 8004a40:	68eb      	ldr	r3, [r5, #12]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	4798      	blx	r3
 8004a46:	211c      	movs	r1, #28
 8004a48:	a806      	add	r0, sp, #24
 8004a4a:	f01b fa8e 	bl	801ff6a <__aeabi_memclr>
 8004a4e:	2100      	movs	r1, #0
 8004a50:	2200      	movs	r2, #0
 8004a52:	a806      	add	r0, sp, #24
 8004a54:	002c      	movs	r4, r5
 8004a56:	e016      	b.n	8004a86 <__iar_annotation$$branch+0x2a4>
 8004a58:	004d      	lsls	r5, r1, #1
 8004a5a:	5b75      	ldrh	r5, [r6, r5]
 8004a5c:	042d      	lsls	r5, r5, #16
 8004a5e:	4666      	mov	r6, ip
 8004a60:	4335      	orrs	r5, r6
 8004a62:	601d      	str	r5, [r3, #0]
 8004a64:	e00e      	b.n	8004a84 <__iar_annotation$$branch+0x2a2>
 8004a66:	1c52      	adds	r2, r2, #1
 8004a68:	1d03      	adds	r3, r0, #4
 8004a6a:	084d      	lsrs	r5, r1, #1
 8004a6c:	00ad      	lsls	r5, r5, #2
 8004a6e:	195b      	adds	r3, r3, r5
 8004a70:	4239      	tst	r1, r7
 8004a72:	681e      	ldr	r6, [r3, #0]
 8004a74:	46b4      	mov	ip, r6
 8004a76:	9e05      	ldr	r6, [sp, #20]
 8004a78:	d0ee      	beq.n	8004a58 <__iar_annotation$$branch+0x276>
 8004a7a:	004d      	lsls	r5, r1, #1
 8004a7c:	5b75      	ldrh	r5, [r6, r5]
 8004a7e:	4666      	mov	r6, ip
 8004a80:	432e      	orrs	r6, r5
 8004a82:	601e      	str	r6, [r3, #0]
 8004a84:	1c49      	adds	r1, r1, #1
 8004a86:	4b2d      	ldr	r3, [pc, #180]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004a88:	18e3      	adds	r3, r4, r3
 8004a8a:	785b      	ldrb	r3, [r3, #1]
 8004a8c:	4299      	cmp	r1, r3
 8004a8e:	d201      	bcs.n	8004a94 <__iar_annotation$$branch+0x2b2>
 8004a90:	290c      	cmp	r1, #12
 8004a92:	d3e8      	bcc.n	8004a66 <__iar_annotation$$branch+0x284>
 8004a94:	1a98      	subs	r0, r3, r2
 8004a96:	4929      	ldr	r1, [pc, #164]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004a98:	1861      	adds	r1, r4, r1
 8004a9a:	7048      	strb	r0, [r1, #1]
 8004a9c:	b2d0      	uxtb	r0, r2
 8004a9e:	280c      	cmp	r0, #12
 8004aa0:	d10f      	bne.n	8004ac2 <__iar_annotation$$branch+0x2e0>
 8004aa2:	2000      	movs	r0, #0
 8004aa4:	9002      	str	r0, [sp, #8]
 8004aa6:	2077      	movs	r0, #119	@ 0x77
 8004aa8:	9001      	str	r0, [sp, #4]
 8004aaa:	2007      	movs	r0, #7
 8004aac:	9000      	str	r0, [sp, #0]
 8004aae:	ab06      	add	r3, sp, #24
 8004ab0:	220f      	movs	r2, #15
 8004ab2:	2031      	movs	r0, #49	@ 0x31
 8004ab4:	5c21      	ldrb	r1, [r4, r0]
 8004ab6:	0020      	movs	r0, r4
 8004ab8:	f7fc fe89 	bl	80017ce <PE_Send_DataMessage>
 8004abc:	4820      	ldr	r0, [pc, #128]	@ (8004b40 <__iar_annotation$$branch+0x35e>)
 8004abe:	83e0      	strh	r0, [r4, #30]
 8004ac0:	e145      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004ac2:	2000      	movs	r0, #0
 8004ac4:	9002      	str	r0, [sp, #8]
 8004ac6:	2003      	movs	r0, #3
 8004ac8:	9001      	str	r0, [sp, #4]
 8004aca:	0610      	lsls	r0, r2, #24
 8004acc:	0e40      	lsrs	r0, r0, #25
 8004ace:	1c80      	adds	r0, r0, #2
 8004ad0:	b2c0      	uxtb	r0, r0
 8004ad2:	9000      	str	r0, [sp, #0]
 8004ad4:	ab06      	add	r3, sp, #24
 8004ad6:	220f      	movs	r2, #15
 8004ad8:	2031      	movs	r0, #49	@ 0x31
 8004ada:	5c21      	ldrb	r1, [r4, r0]
 8004adc:	0020      	movs	r0, r4
 8004ade:	e134      	b.n	8004d4a <__iar_annotation$$branch+0x568>
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	9206      	str	r2, [sp, #24]
 8004ae4:	03d2      	lsls	r2, r2, #15
 8004ae6:	8beb      	ldrh	r3, [r5, #30]
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d100      	bne.n	8004aee <__iar_annotation$$branch+0x30c>
 8004aec:	e3c1      	b.n	8005272 <__iar_annotation$$branch+0xa90>
 8004aee:	6823      	ldr	r3, [r4, #0]
 8004af0:	4018      	ands	r0, r3
 8004af2:	2303      	movs	r3, #3
 8004af4:	4303      	orrs	r3, r0
 8004af6:	6023      	str	r3, [r4, #0]
 8004af8:	431a      	orrs	r2, r3
 8004afa:	6022      	str	r2, [r4, #0]
 8004afc:	6868      	ldr	r0, [r5, #4]
 8004afe:	6803      	ldr	r3, [r0, #0]
 8004b00:	0698      	lsls	r0, r3, #26
 8004b02:	0fc0      	lsrs	r0, r0, #31
 8004b04:	4b0b      	ldr	r3, [pc, #44]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 8004b06:	4013      	ands	r3, r2
 8004b08:	0340      	lsls	r0, r0, #13
 8004b0a:	4318      	orrs	r0, r3
 8004b0c:	6020      	str	r0, [r4, #0]
 8004b0e:	686a      	ldr	r2, [r5, #4]
 8004b10:	6812      	ldr	r2, [r2, #0]
 8004b12:	4011      	ands	r1, r2
 8004b14:	2909      	cmp	r1, #9
 8004b16:	d037      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b18:	68e9      	ldr	r1, [r5, #12]
 8004b1a:	688f      	ldr	r7, [r1, #8]
 8004b1c:	2f00      	cmp	r7, #0
 8004b1e:	d033      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b20:	ab03      	add	r3, sp, #12
 8004b22:	aa05      	add	r2, sp, #20
 8004b24:	0c01      	lsrs	r1, r0, #16
 8004b26:	7c28      	ldrb	r0, [r5, #16]
 8004b28:	47b8      	blx	r7
 8004b2a:	2803      	cmp	r0, #3
 8004b2c:	d00a      	beq.n	8004b44 <__iar_annotation$$branch+0x362>
 8004b2e:	280f      	cmp	r0, #15
 8004b30:	d00d      	beq.n	8004b4e <__iar_annotation$$branch+0x36c>
 8004b32:	e029      	b.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b34:	ffff9fff 	.word	0xffff9fff
 8004b38:	000004ad 	.word	0x000004ad
 8004b3c:	000004ac 	.word	0x000004ac
 8004b40:	0000800f 	.word	0x0000800f
 8004b44:	6820      	ldr	r0, [r4, #0]
 8004b46:	21c0      	movs	r1, #192	@ 0xc0
 8004b48:	4301      	orrs	r1, r0
 8004b4a:	6021      	str	r1, [r4, #0]
 8004b4c:	e023      	b.n	8004b96 <__iar_annotation$$branch+0x3b4>
 8004b4e:	4668      	mov	r0, sp
 8004b50:	7b00      	ldrb	r0, [r0, #12]
 8004b52:	2800      	cmp	r0, #0
 8004b54:	d018      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b56:	4668      	mov	r0, sp
 8004b58:	7b02      	ldrb	r2, [r0, #12]
 8004b5a:	2a07      	cmp	r2, #7
 8004b5c:	d214      	bcs.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b5e:	6820      	ldr	r0, [r4, #0]
 8004b60:	4006      	ands	r6, r0
 8004b62:	2040      	movs	r0, #64	@ 0x40
 8004b64:	4330      	orrs	r0, r6
 8004b66:	6020      	str	r0, [r4, #0]
 8004b68:	2300      	movs	r3, #0
 8004b6a:	9806      	ldr	r0, [sp, #24]
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d211      	bcs.n	8004b94 <__iar_annotation$$branch+0x3b2>
 8004b70:	9905      	ldr	r1, [sp, #20]
 8004b72:	6809      	ldr	r1, [r1, #0]
 8004b74:	ae07      	add	r6, sp, #28
 8004b76:	1d36      	adds	r6, r6, #4
 8004b78:	009f      	lsls	r7, r3, #2
 8004b7a:	51f1      	str	r1, [r6, r7]
 8004b7c:	9905      	ldr	r1, [sp, #20]
 8004b7e:	1d09      	adds	r1, r1, #4
 8004b80:	9105      	str	r1, [sp, #20]
 8004b82:	1c40      	adds	r0, r0, #1
 8004b84:	1c5b      	adds	r3, r3, #1
 8004b86:	e7f1      	b.n	8004b6c <__iar_annotation$$branch+0x38a>
 8004b88:	6820      	ldr	r0, [r4, #0]
 8004b8a:	4006      	ands	r6, r0
 8004b8c:	2080      	movs	r0, #128	@ 0x80
 8004b8e:	4330      	orrs	r0, r6
 8004b90:	6020      	str	r0, [r4, #0]
 8004b92:	e000      	b.n	8004b96 <__iar_annotation$$branch+0x3b4>
 8004b94:	9006      	str	r0, [sp, #24]
 8004b96:	6820      	ldr	r0, [r4, #0]
 8004b98:	9007      	str	r0, [sp, #28]
 8004b9a:	2000      	movs	r0, #0
 8004b9c:	9002      	str	r0, [sp, #8]
 8004b9e:	2003      	movs	r0, #3
 8004ba0:	9001      	str	r0, [sp, #4]
 8004ba2:	9806      	ldr	r0, [sp, #24]
 8004ba4:	9000      	str	r0, [sp, #0]
 8004ba6:	ab07      	add	r3, sp, #28
 8004ba8:	e0cb      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 8004baa:	2180      	movs	r1, #128	@ 0x80
 8004bac:	0209      	lsls	r1, r1, #8
 8004bae:	8bea      	ldrh	r2, [r5, #30]
 8004bb0:	428a      	cmp	r2, r1
 8004bb2:	d100      	bne.n	8004bb6 <__iar_annotation$$branch+0x3d4>
 8004bb4:	e35d      	b.n	8005272 <__iar_annotation$$branch+0xa90>
 8004bb6:	6822      	ldr	r2, [r4, #0]
 8004bb8:	4010      	ands	r0, r2
 8004bba:	2204      	movs	r2, #4
 8004bbc:	4302      	orrs	r2, r0
 8004bbe:	6022      	str	r2, [r4, #0]
 8004bc0:	4311      	orrs	r1, r2
 8004bc2:	6021      	str	r1, [r4, #0]
 8004bc4:	2001      	movs	r0, #1
 8004bc6:	686a      	ldr	r2, [r5, #4]
 8004bc8:	6812      	ldr	r2, [r2, #0]
 8004bca:	0952      	lsrs	r2, r2, #5
 8004bcc:	4002      	ands	r2, r0
 8004bce:	4ba6      	ldr	r3, [pc, #664]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004bd0:	400b      	ands	r3, r1
 8004bd2:	0351      	lsls	r1, r2, #13
 8004bd4:	4319      	orrs	r1, r3
 8004bd6:	6021      	str	r1, [r4, #0]
 8004bd8:	686a      	ldr	r2, [r5, #4]
 8004bda:	6812      	ldr	r2, [r2, #0]
 8004bdc:	08d2      	lsrs	r2, r2, #3
 8004bde:	4010      	ands	r0, r2
 8004be0:	d152      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004be2:	68e8      	ldr	r0, [r5, #12]
 8004be4:	68c3      	ldr	r3, [r0, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d04e      	beq.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004bea:	2707      	movs	r7, #7
 8004bec:	0a0a      	lsrs	r2, r1, #8
 8004bee:	403a      	ands	r2, r7
 8004bf0:	0c09      	lsrs	r1, r1, #16
 8004bf2:	7c28      	ldrb	r0, [r5, #16]
 8004bf4:	4798      	blx	r3
 8004bf6:	2803      	cmp	r0, #3
 8004bf8:	d041      	beq.n	8004c7e <__iar_annotation$$branch+0x49c>
 8004bfa:	280f      	cmp	r0, #15
 8004bfc:	d144      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004bfe:	6820      	ldr	r0, [r4, #0]
 8004c00:	4006      	ands	r6, r0
 8004c02:	2040      	movs	r0, #64	@ 0x40
 8004c04:	4330      	orrs	r0, r6
 8004c06:	6020      	str	r0, [r4, #0]
 8004c08:	0a00      	lsrs	r0, r0, #8
 8004c0a:	4007      	ands	r7, r0
 8004c0c:	6968      	ldr	r0, [r5, #20]
 8004c0e:	4940      	ldr	r1, [pc, #256]	@ (8004d10 <__iar_annotation$$branch+0x52e>)
 8004c10:	4001      	ands	r1, r0
 8004c12:	01b8      	lsls	r0, r7, #6
 8004c14:	4308      	orrs	r0, r1
 8004c16:	6168      	str	r0, [r5, #20]
 8004c18:	e03b      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c1a:	2180      	movs	r1, #128	@ 0x80
 8004c1c:	0209      	lsls	r1, r1, #8
 8004c1e:	8bea      	ldrh	r2, [r5, #30]
 8004c20:	428a      	cmp	r2, r1
 8004c22:	d04b      	beq.n	8004cbc <__iar_annotation$$branch+0x4da>
 8004c24:	6822      	ldr	r2, [r4, #0]
 8004c26:	4010      	ands	r0, r2
 8004c28:	2205      	movs	r2, #5
 8004c2a:	4302      	orrs	r2, r0
 8004c2c:	6022      	str	r2, [r4, #0]
 8004c2e:	4311      	orrs	r1, r2
 8004c30:	6021      	str	r1, [r4, #0]
 8004c32:	2001      	movs	r0, #1
 8004c34:	686a      	ldr	r2, [r5, #4]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	0952      	lsrs	r2, r2, #5
 8004c3a:	4002      	ands	r2, r0
 8004c3c:	4b8a      	ldr	r3, [pc, #552]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004c3e:	400b      	ands	r3, r1
 8004c40:	0351      	lsls	r1, r2, #13
 8004c42:	4319      	orrs	r1, r3
 8004c44:	6021      	str	r1, [r4, #0]
 8004c46:	686a      	ldr	r2, [r5, #4]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	08d2      	lsrs	r2, r2, #3
 8004c4c:	4010      	ands	r0, r2
 8004c4e:	d11b      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c50:	68e8      	ldr	r0, [r5, #12]
 8004c52:	6903      	ldr	r3, [r0, #16]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d017      	beq.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c58:	0548      	lsls	r0, r1, #21
 8004c5a:	0f42      	lsrs	r2, r0, #29
 8004c5c:	0c09      	lsrs	r1, r1, #16
 8004c5e:	7c28      	ldrb	r0, [r5, #16]
 8004c60:	4798      	blx	r3
 8004c62:	2803      	cmp	r0, #3
 8004c64:	d00b      	beq.n	8004c7e <__iar_annotation$$branch+0x49c>
 8004c66:	280f      	cmp	r0, #15
 8004c68:	d10e      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c6a:	6820      	ldr	r0, [r4, #0]
 8004c6c:	4006      	ands	r6, r0
 8004c6e:	2040      	movs	r0, #64	@ 0x40
 8004c70:	4330      	orrs	r0, r6
 8004c72:	6020      	str	r0, [r4, #0]
 8004c74:	6968      	ldr	r0, [r5, #20]
 8004c76:	4926      	ldr	r1, [pc, #152]	@ (8004d10 <__iar_annotation$$branch+0x52e>)
 8004c78:	4001      	ands	r1, r0
 8004c7a:	6169      	str	r1, [r5, #20]
 8004c7c:	e009      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c7e:	6820      	ldr	r0, [r4, #0]
 8004c80:	21c0      	movs	r1, #192	@ 0xc0
 8004c82:	4301      	orrs	r1, r0
 8004c84:	6021      	str	r1, [r4, #0]
 8004c86:	e004      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c88:	6820      	ldr	r0, [r4, #0]
 8004c8a:	4006      	ands	r6, r0
 8004c8c:	2080      	movs	r0, #128	@ 0x80
 8004c8e:	4330      	orrs	r0, r6
 8004c90:	6020      	str	r0, [r4, #0]
 8004c92:	2000      	movs	r0, #0
 8004c94:	9002      	str	r0, [sp, #8]
 8004c96:	2003      	movs	r0, #3
 8004c98:	9001      	str	r0, [sp, #4]
 8004c9a:	2001      	movs	r0, #1
 8004c9c:	9000      	str	r0, [sp, #0]
 8004c9e:	0023      	movs	r3, r4
 8004ca0:	220f      	movs	r2, #15
 8004ca2:	2031      	movs	r0, #49	@ 0x31
 8004ca4:	5c29      	ldrb	r1, [r5, r0]
 8004ca6:	0028      	movs	r0, r5
 8004ca8:	f7fc fd91 	bl	80017ce <PE_Send_DataMessage>
 8004cac:	e04f      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004cae:	2001      	movs	r0, #1
 8004cb0:	4669      	mov	r1, sp
 8004cb2:	7308      	strb	r0, [r1, #12]
 8004cb4:	8be8      	ldrh	r0, [r5, #30]
 8004cb6:	2180      	movs	r1, #128	@ 0x80
 8004cb8:	0209      	lsls	r1, r1, #8
 8004cba:	4288      	cmp	r0, r1
 8004cbc:	d100      	bne.n	8004cc0 <__iar_annotation$$branch+0x4de>
 8004cbe:	e3ab      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 8004cc0:	68e8      	ldr	r0, [r5, #12]
 8004cc2:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8004cc4:	2f00      	cmp	r7, #0
 8004cc6:	d02a      	beq.n	8004d1e <__iar_annotation$$branch+0x53c>
 8004cc8:	4868      	ldr	r0, [pc, #416]	@ (8004e6c <__iar_annotation$$branch+0x68a>)
 8004cca:	182b      	adds	r3, r5, r0
 8004ccc:	3018      	adds	r0, #24
 8004cce:	182a      	adds	r2, r5, r0
 8004cd0:	7820      	ldrb	r0, [r4, #0]
 8004cd2:	06c1      	lsls	r1, r0, #27
 8004cd4:	0ec9      	lsrs	r1, r1, #27
 8004cd6:	7c28      	ldrb	r0, [r5, #16]
 8004cd8:	47b8      	blx	r7
 8004cda:	2803      	cmp	r0, #3
 8004cdc:	d01a      	beq.n	8004d14 <__iar_annotation$$branch+0x532>
 8004cde:	280f      	cmp	r0, #15
 8004ce0:	d11d      	bne.n	8004d1e <__iar_annotation$$branch+0x53c>
 8004ce2:	6820      	ldr	r0, [r4, #0]
 8004ce4:	4006      	ands	r6, r0
 8004ce6:	2040      	movs	r0, #64	@ 0x40
 8004ce8:	4330      	orrs	r0, r6
 8004cea:	6020      	str	r0, [r4, #0]
 8004cec:	2200      	movs	r2, #0
 8004cee:	4668      	mov	r0, sp
 8004cf0:	7b00      	ldrb	r0, [r0, #12]
 8004cf2:	495f      	ldr	r1, [pc, #380]	@ (8004e70 <__iar_annotation$$branch+0x68e>)
 8004cf4:	5c69      	ldrb	r1, [r5, r1]
 8004cf6:	428a      	cmp	r2, r1
 8004cf8:	d217      	bcs.n	8004d2a <__iar_annotation$$branch+0x548>
 8004cfa:	0091      	lsls	r1, r2, #2
 8004cfc:	4b5b      	ldr	r3, [pc, #364]	@ (8004e6c <__iar_annotation$$branch+0x68a>)
 8004cfe:	18eb      	adds	r3, r5, r3
 8004d00:	585b      	ldr	r3, [r3, r1]
 8004d02:	ae05      	add	r6, sp, #20
 8004d04:	1d36      	adds	r6, r6, #4
 8004d06:	5073      	str	r3, [r6, r1]
 8004d08:	1c40      	adds	r0, r0, #1
 8004d0a:	1c52      	adds	r2, r2, #1
 8004d0c:	e7f1      	b.n	8004cf2 <__iar_annotation$$branch+0x510>
 8004d0e:	bf00      	nop
 8004d10:	fffffe3f 	.word	0xfffffe3f
 8004d14:	6820      	ldr	r0, [r4, #0]
 8004d16:	21c0      	movs	r1, #192	@ 0xc0
 8004d18:	4301      	orrs	r1, r0
 8004d1a:	6021      	str	r1, [r4, #0]
 8004d1c:	e007      	b.n	8004d2e <__iar_annotation$$branch+0x54c>
 8004d1e:	6820      	ldr	r0, [r4, #0]
 8004d20:	4006      	ands	r6, r0
 8004d22:	2080      	movs	r0, #128	@ 0x80
 8004d24:	4330      	orrs	r0, r6
 8004d26:	6020      	str	r0, [r4, #0]
 8004d28:	e001      	b.n	8004d2e <__iar_annotation$$branch+0x54c>
 8004d2a:	4669      	mov	r1, sp
 8004d2c:	7308      	strb	r0, [r1, #12]
 8004d2e:	6820      	ldr	r0, [r4, #0]
 8004d30:	9005      	str	r0, [sp, #20]
 8004d32:	2000      	movs	r0, #0
 8004d34:	9002      	str	r0, [sp, #8]
 8004d36:	2003      	movs	r0, #3
 8004d38:	9001      	str	r0, [sp, #4]
 8004d3a:	4668      	mov	r0, sp
 8004d3c:	7b00      	ldrb	r0, [r0, #12]
 8004d3e:	9000      	str	r0, [sp, #0]
 8004d40:	ab05      	add	r3, sp, #20
 8004d42:	220f      	movs	r2, #15
 8004d44:	2031      	movs	r0, #49	@ 0x31
 8004d46:	5c29      	ldrb	r1, [r5, r0]
 8004d48:	0028      	movs	r0, r5
 8004d4a:	f7fc fd40 	bl	80017ce <PE_Send_DataMessage>
 8004d4e:	e3b9      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8004d50:	2101      	movs	r1, #1
 8004d52:	6822      	ldr	r2, [r4, #0]
 8004d54:	4010      	ands	r0, r2
 8004d56:	4308      	orrs	r0, r1
 8004d58:	6020      	str	r0, [r4, #0]
 8004d5a:	03ca      	lsls	r2, r1, #15
 8004d5c:	4302      	orrs	r2, r0
 8004d5e:	6022      	str	r2, [r4, #0]
 8004d60:	6868      	ldr	r0, [r5, #4]
 8004d62:	6800      	ldr	r0, [r0, #0]
 8004d64:	0943      	lsrs	r3, r0, #5
 8004d66:	400b      	ands	r3, r1
 8004d68:	483f      	ldr	r0, [pc, #252]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004d6a:	4010      	ands	r0, r2
 8004d6c:	035a      	lsls	r2, r3, #13
 8004d6e:	4302      	orrs	r2, r0
 8004d70:	6022      	str	r2, [r4, #0]
 8004d72:	48bf      	ldr	r0, [pc, #764]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004d74:	4010      	ands	r0, r2
 8004d76:	6020      	str	r0, [r4, #0]
 8004d78:	4006      	ands	r6, r0
 8004d7a:	6026      	str	r6, [r4, #0]
 8004d7c:	b2b0      	uxth	r0, r6
 8004d7e:	22ff      	movs	r2, #255	@ 0xff
 8004d80:	0612      	lsls	r2, r2, #24
 8004d82:	4302      	orrs	r2, r0
 8004d84:	6022      	str	r2, [r4, #0]
 8004d86:	6868      	ldr	r0, [r5, #4]
 8004d88:	6800      	ldr	r0, [r0, #0]
 8004d8a:	0880      	lsrs	r0, r0, #2
 8004d8c:	4001      	ands	r1, r0
 8004d8e:	d003      	beq.n	8004d98 <__iar_annotation$$branch+0x5b6>
 8004d90:	6968      	ldr	r0, [r5, #20]
 8004d92:	0741      	lsls	r1, r0, #29
 8004d94:	0fc8      	lsrs	r0, r1, #31
 8004d96:	e000      	b.n	8004d9a <__iar_annotation$$branch+0x5b8>
 8004d98:	2002      	movs	r0, #2
 8004d9a:	9002      	str	r0, [sp, #8]
 8004d9c:	2087      	movs	r0, #135	@ 0x87
 8004d9e:	9001      	str	r0, [sp, #4]
 8004da0:	2001      	movs	r0, #1
 8004da2:	9000      	str	r0, [sp, #0]
 8004da4:	0023      	movs	r3, r4
 8004da6:	220f      	movs	r2, #15
 8004da8:	2031      	movs	r0, #49	@ 0x31
 8004daa:	5c29      	ldrb	r1, [r5, r0]
 8004dac:	0028      	movs	r0, r5
 8004dae:	f7fc fd0e 	bl	80017ce <PE_Send_DataMessage>
 8004db2:	2800      	cmp	r0, #0
 8004db4:	d1cb      	bne.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004db6:	2050      	movs	r0, #80	@ 0x50
 8004db8:	e0e8      	b.n	8004f8c <__iar_annotation$$branch+0x7aa>
 8004dba:	2031      	movs	r0, #49	@ 0x31
 8004dbc:	5c28      	ldrb	r0, [r5, r0]
 8004dbe:	f7fb ff37 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004dc2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004dc4:	7809      	ldrb	r1, [r1, #0]
 8004dc6:	4281      	cmp	r1, r0
 8004dc8:	d000      	beq.n	8004dcc <__iar_annotation$$branch+0x5ea>
 8004dca:	e245      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004dcc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004dce:	0bc2      	lsrs	r2, r0, #15
 8004dd0:	d176      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004dd2:	0b02      	lsrs	r2, r0, #12
 8004dd4:	0752      	lsls	r2, r2, #29
 8004dd6:	d012      	beq.n	8004dfe <__iar_annotation$$branch+0x61c>
 8004dd8:	06c0      	lsls	r0, r0, #27
 8004dda:	0ec0      	lsrs	r0, r0, #27
 8004ddc:	280f      	cmp	r0, #15
 8004dde:	d16f      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004de0:	2914      	cmp	r1, #20
 8004de2:	d005      	beq.n	8004df0 <__iar_annotation$$branch+0x60e>
 8004de4:	2014      	movs	r0, #20
 8004de6:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004de8:	7008      	strb	r0, [r1, #0]
 8004dea:	0028      	movs	r0, r5
 8004dec:	f7fb fee7 	bl	8000bbe <PE_Clear_RxEvent>
 8004df0:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004df2:	7881      	ldrb	r1, [r0, #2]
 8004df4:	06ca      	lsls	r2, r1, #27
 8004df6:	0ed2      	lsrs	r2, r2, #27
 8004df8:	2a01      	cmp	r2, #1
 8004dfa:	d161      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004dfc:	098c      	lsrs	r4, r1, #6
 8004dfe:	d100      	bne.n	8004e02 <__iar_annotation$$branch+0x620>
 8004e00:	e22a      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004e02:	68e9      	ldr	r1, [r5, #12]
 8004e04:	6949      	ldr	r1, [r1, #20]
 8004e06:	2900      	cmp	r1, #0
 8004e08:	d100      	bne.n	8004e0c <__iar_annotation$$branch+0x62a>
 8004e0a:	e2e3      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004e0c:	2103      	movs	r1, #3
 8004e0e:	4021      	ands	r1, r4
 8004e10:	2901      	cmp	r1, #1
 8004e12:	d000      	beq.n	8004e16 <__iar_annotation$$branch+0x634>
 8004e14:	e2de      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004e16:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004e18:	1d81      	adds	r1, r0, #6
 8004e1a:	7c28      	ldrb	r0, [r5, #16]
 8004e1c:	f000 fc04 	bl	8005628 <PE_SVDM_CheckIdentity>
 8004e20:	2800      	cmp	r0, #0
 8004e22:	d108      	bne.n	8004e36 <__iar_annotation$$branch+0x654>
 8004e24:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004e26:	2201      	movs	r2, #1
 8004e28:	2100      	movs	r1, #0
 8004e2a:	7c28      	ldrb	r0, [r5, #16]
 8004e2c:	68ec      	ldr	r4, [r5, #12]
 8004e2e:	6964      	ldr	r4, [r4, #20]
 8004e30:	47a0      	blx	r4
 8004e32:	2151      	movs	r1, #81	@ 0x51
 8004e34:	e0ec      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004e36:	211b      	movs	r1, #27
 8004e38:	e0ea      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004e3a:	6821      	ldr	r1, [r4, #0]
 8004e3c:	400e      	ands	r6, r1
 8004e3e:	6026      	str	r6, [r4, #0]
 8004e40:	2102      	movs	r1, #2
 8004e42:	4030      	ands	r0, r6
 8004e44:	4308      	orrs	r0, r1
 8004e46:	6020      	str	r0, [r4, #0]
 8004e48:	b280      	uxth	r0, r0
 8004e4a:	22ff      	movs	r2, #255	@ 0xff
 8004e4c:	0612      	lsls	r2, r2, #24
 8004e4e:	4302      	orrs	r2, r0
 8004e50:	6022      	str	r2, [r4, #0]
 8004e52:	0388      	lsls	r0, r1, #14
 8004e54:	4310      	orrs	r0, r2
 8004e56:	6020      	str	r0, [r4, #0]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	686b      	ldr	r3, [r5, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	095e      	lsrs	r6, r3, #5
 8004e60:	4016      	ands	r6, r2
 8004e62:	4b01      	ldr	r3, [pc, #4]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004e64:	e006      	b.n	8004e74 <__iar_annotation$$branch+0x692>
 8004e66:	bf00      	nop
 8004e68:	ffff9fff 	.word	0xffff9fff
 8004e6c:	00000494 	.word	0x00000494
 8004e70:	000004ac 	.word	0x000004ac
 8004e74:	4003      	ands	r3, r0
 8004e76:	0370      	lsls	r0, r6, #13
 8004e78:	4318      	orrs	r0, r3
 8004e7a:	6020      	str	r0, [r4, #0]
 8004e7c:	4b7c      	ldr	r3, [pc, #496]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004e7e:	4003      	ands	r3, r0
 8004e80:	6023      	str	r3, [r4, #0]
 8004e82:	6868      	ldr	r0, [r5, #4]
 8004e84:	6800      	ldr	r0, [r0, #0]
 8004e86:	0880      	lsrs	r0, r0, #2
 8004e88:	4002      	ands	r2, r0
 8004e8a:	d002      	beq.n	8004e92 <__iar_annotation$$branch+0x6b0>
 8004e8c:	6968      	ldr	r0, [r5, #20]
 8004e8e:	0740      	lsls	r0, r0, #29
 8004e90:	0fc1      	lsrs	r1, r0, #31
 8004e92:	9102      	str	r1, [sp, #8]
 8004e94:	2089      	movs	r0, #137	@ 0x89
 8004e96:	9001      	str	r0, [sp, #4]
 8004e98:	2001      	movs	r0, #1
 8004e9a:	9000      	str	r0, [sp, #0]
 8004e9c:	0023      	movs	r3, r4
 8004e9e:	220f      	movs	r2, #15
 8004ea0:	2031      	movs	r0, #49	@ 0x31
 8004ea2:	5c29      	ldrb	r1, [r5, r0]
 8004ea4:	0028      	movs	r0, r5
 8004ea6:	f7fc fc92 	bl	80017ce <PE_Send_DataMessage>
 8004eaa:	2800      	cmp	r0, #0
 8004eac:	d172      	bne.n	8004f94 <__iar_annotation$$branch+0x7b2>
 8004eae:	2052      	movs	r0, #82	@ 0x52
 8004eb0:	e06c      	b.n	8004f8c <__iar_annotation$$branch+0x7aa>
 8004eb2:	2031      	movs	r0, #49	@ 0x31
 8004eb4:	5c28      	ldrb	r0, [r5, r0]
 8004eb6:	f7fb febb 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004eba:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004ebc:	7809      	ldrb	r1, [r1, #0]
 8004ebe:	4281      	cmp	r1, r0
 8004ec0:	d000      	beq.n	8004ec4 <__iar_annotation$$branch+0x6e2>
 8004ec2:	e1c9      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004ec4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004ec6:	0bc2      	lsrs	r2, r0, #15
 8004ec8:	d1fa      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004eca:	0b02      	lsrs	r2, r0, #12
 8004ecc:	0752      	lsls	r2, r2, #29
 8004ece:	d06f      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004ed0:	06c0      	lsls	r0, r0, #27
 8004ed2:	0ec0      	lsrs	r0, r0, #27
 8004ed4:	280f      	cmp	r0, #15
 8004ed6:	d1f3      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004ed8:	2914      	cmp	r1, #20
 8004eda:	d005      	beq.n	8004ee8 <__iar_annotation$$branch+0x706>
 8004edc:	2014      	movs	r0, #20
 8004ede:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004ee0:	7008      	strb	r0, [r1, #0]
 8004ee2:	0028      	movs	r0, r5
 8004ee4:	f7fb fe6b 	bl	8000bbe <PE_Clear_RxEvent>
 8004ee8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004eea:	7881      	ldrb	r1, [r0, #2]
 8004eec:	06ca      	lsls	r2, r1, #27
 8004eee:	0ed2      	lsrs	r2, r2, #27
 8004ef0:	2a02      	cmp	r2, #2
 8004ef2:	d1e5      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004ef4:	060c      	lsls	r4, r1, #24
 8004ef6:	d05b      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004ef8:	68e9      	ldr	r1, [r5, #12]
 8004efa:	6989      	ldr	r1, [r1, #24]
 8004efc:	2900      	cmp	r1, #0
 8004efe:	d100      	bne.n	8004f02 <__iar_annotation$$branch+0x720>
 8004f00:	e268      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004f02:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004f04:	1d81      	adds	r1, r0, #6
 8004f06:	7c28      	ldrb	r0, [r5, #16]
 8004f08:	f000 fc55 	bl	80057b6 <PE_SVDM_CheckSVIDs>
 8004f0c:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004f0e:	0fa2      	lsrs	r2, r4, #30
 8004f10:	2031      	movs	r0, #49	@ 0x31
 8004f12:	5c29      	ldrb	r1, [r5, r0]
 8004f14:	7c28      	ldrb	r0, [r5, #16]
 8004f16:	68ec      	ldr	r4, [r5, #12]
 8004f18:	69a4      	ldr	r4, [r4, #24]
 8004f1a:	47a0      	blx	r4
 8004f1c:	2153      	movs	r1, #83	@ 0x53
 8004f1e:	e077      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004f20:	6821      	ldr	r1, [r4, #0]
 8004f22:	400e      	ands	r6, r1
 8004f24:	6026      	str	r6, [r4, #0]
 8004f26:	4030      	ands	r0, r6
 8004f28:	2103      	movs	r1, #3
 8004f2a:	4301      	orrs	r1, r0
 8004f2c:	6021      	str	r1, [r4, #0]
 8004f2e:	8920      	ldrh	r0, [r4, #8]
 8004f30:	b28a      	uxth	r2, r1
 8004f32:	0401      	lsls	r1, r0, #16
 8004f34:	4311      	orrs	r1, r2
 8004f36:	6021      	str	r1, [r4, #0]
 8004f38:	2080      	movs	r0, #128	@ 0x80
 8004f3a:	0200      	lsls	r0, r0, #8
 8004f3c:	4308      	orrs	r0, r1
 8004f3e:	6020      	str	r0, [r4, #0]
 8004f40:	2101      	movs	r1, #1
 8004f42:	686a      	ldr	r2, [r5, #4]
 8004f44:	6812      	ldr	r2, [r2, #0]
 8004f46:	0952      	lsrs	r2, r2, #5
 8004f48:	400a      	ands	r2, r1
 8004f4a:	4b9e      	ldr	r3, [pc, #632]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8004f4c:	4003      	ands	r3, r0
 8004f4e:	0350      	lsls	r0, r2, #13
 8004f50:	4318      	orrs	r0, r3
 8004f52:	6020      	str	r0, [r4, #0]
 8004f54:	4a46      	ldr	r2, [pc, #280]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004f56:	4002      	ands	r2, r0
 8004f58:	6022      	str	r2, [r4, #0]
 8004f5a:	6868      	ldr	r0, [r5, #4]
 8004f5c:	6800      	ldr	r0, [r0, #0]
 8004f5e:	0880      	lsrs	r0, r0, #2
 8004f60:	4001      	ands	r1, r0
 8004f62:	d003      	beq.n	8004f6c <__iar_annotation$$branch+0x78a>
 8004f64:	6968      	ldr	r0, [r5, #20]
 8004f66:	0741      	lsls	r1, r0, #29
 8004f68:	0fc8      	lsrs	r0, r1, #31
 8004f6a:	e000      	b.n	8004f6e <__iar_annotation$$branch+0x78c>
 8004f6c:	2002      	movs	r0, #2
 8004f6e:	9002      	str	r0, [sp, #8]
 8004f70:	208b      	movs	r0, #139	@ 0x8b
 8004f72:	9001      	str	r0, [sp, #4]
 8004f74:	2001      	movs	r0, #1
 8004f76:	9000      	str	r0, [sp, #0]
 8004f78:	0023      	movs	r3, r4
 8004f7a:	220f      	movs	r2, #15
 8004f7c:	2031      	movs	r0, #49	@ 0x31
 8004f7e:	5c29      	ldrb	r1, [r5, r0]
 8004f80:	0028      	movs	r0, r5
 8004f82:	f7fc fc24 	bl	80017ce <PE_Send_DataMessage>
 8004f86:	2800      	cmp	r0, #0
 8004f88:	d104      	bne.n	8004f94 <__iar_annotation$$branch+0x7b2>
 8004f8a:	2053      	movs	r0, #83	@ 0x53
 8004f8c:	7728      	strb	r0, [r5, #28]
 8004f8e:	488e      	ldr	r0, [pc, #568]	@ (80051c8 <__iar_annotation$$branch+0x9e6>)
 8004f90:	83e8      	strh	r0, [r5, #30]
 8004f92:	9704      	str	r7, [sp, #16]
 8004f94:	e296      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8004f96:	2031      	movs	r0, #49	@ 0x31
 8004f98:	5c28      	ldrb	r0, [r5, r0]
 8004f9a:	f7fb fe49 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004f9e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004fa0:	7809      	ldrb	r1, [r1, #0]
 8004fa2:	4281      	cmp	r1, r0
 8004fa4:	d18c      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004fa6:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004fa8:	0bc2      	lsrs	r2, r0, #15
 8004faa:	d189      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004fac:	0b02      	lsrs	r2, r0, #12
 8004fae:	0752      	lsls	r2, r2, #29
 8004fb0:	d100      	bne.n	8004fb4 <__iar_annotation$$branch+0x7d2>
 8004fb2:	e151      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004fb4:	06c0      	lsls	r0, r0, #27
 8004fb6:	0ec0      	lsrs	r0, r0, #27
 8004fb8:	280f      	cmp	r0, #15
 8004fba:	d000      	beq.n	8004fbe <__iar_annotation$$branch+0x7dc>
 8004fbc:	e14c      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004fbe:	2914      	cmp	r1, #20
 8004fc0:	d005      	beq.n	8004fce <__iar_annotation$$branch+0x7ec>
 8004fc2:	2014      	movs	r0, #20
 8004fc4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004fc6:	7008      	strb	r0, [r1, #0]
 8004fc8:	0028      	movs	r0, r5
 8004fca:	f7fb fdf8 	bl	8000bbe <PE_Clear_RxEvent>
 8004fce:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004fd0:	7881      	ldrb	r1, [r0, #2]
 8004fd2:	06ca      	lsls	r2, r1, #27
 8004fd4:	0ed2      	lsrs	r2, r2, #27
 8004fd6:	2a03      	cmp	r2, #3
 8004fd8:	d1ef      	bne.n	8004fba <__iar_annotation$$branch+0x7d8>
 8004fda:	098e      	lsrs	r6, r1, #6
 8004fdc:	d0e8      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004fde:	68e9      	ldr	r1, [r5, #12]
 8004fe0:	69c9      	ldr	r1, [r1, #28]
 8004fe2:	2900      	cmp	r1, #0
 8004fe4:	d017      	beq.n	8005016 <__iar_annotation$$branch+0x834>
 8004fe6:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004fe8:	1d82      	adds	r2, r0, #6
 8004fea:	6820      	ldr	r0, [r4, #0]
 8004fec:	0c01      	lsrs	r1, r0, #16
 8004fee:	7c28      	ldrb	r0, [r5, #16]
 8004ff0:	f000 fc22 	bl	8005838 <PE_SVDM_CheckModes>
 8004ff4:	2403      	movs	r4, #3
 8004ff6:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004ff8:	2203      	movs	r2, #3
 8004ffa:	4032      	ands	r2, r6
 8004ffc:	2031      	movs	r0, #49	@ 0x31
 8004ffe:	5c29      	ldrb	r1, [r5, r0]
 8005000:	7c28      	ldrb	r0, [r5, #16]
 8005002:	68ef      	ldr	r7, [r5, #12]
 8005004:	69ff      	ldr	r7, [r7, #28]
 8005006:	47b8      	blx	r7
 8005008:	4034      	ands	r4, r6
 800500a:	2c01      	cmp	r4, #1
 800500c:	d103      	bne.n	8005016 <__iar_annotation$$branch+0x834>
 800500e:	2154      	movs	r1, #84	@ 0x54
 8005010:	7c28      	ldrb	r0, [r5, #16]
 8005012:	f7fb fb69 	bl	80006e8 <USBPD_PE_Notification>
 8005016:	e1dd      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005018:	6821      	ldr	r1, [r4, #0]
 800501a:	400e      	ands	r6, r1
 800501c:	6026      	str	r6, [r4, #0]
 800501e:	4030      	ands	r0, r6
 8005020:	2104      	movs	r1, #4
 8005022:	4301      	orrs	r1, r0
 8005024:	6021      	str	r1, [r4, #0]
 8005026:	8920      	ldrh	r0, [r4, #8]
 8005028:	b289      	uxth	r1, r1
 800502a:	0400      	lsls	r0, r0, #16
 800502c:	4308      	orrs	r0, r1
 800502e:	6020      	str	r0, [r4, #0]
 8005030:	2180      	movs	r1, #128	@ 0x80
 8005032:	0209      	lsls	r1, r1, #8
 8005034:	4301      	orrs	r1, r0
 8005036:	6021      	str	r1, [r4, #0]
 8005038:	2001      	movs	r0, #1
 800503a:	686a      	ldr	r2, [r5, #4]
 800503c:	6812      	ldr	r2, [r2, #0]
 800503e:	0952      	lsrs	r2, r2, #5
 8005040:	4002      	ands	r2, r0
 8005042:	4b60      	ldr	r3, [pc, #384]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8005044:	400b      	ands	r3, r1
 8005046:	0351      	lsls	r1, r2, #13
 8005048:	4319      	orrs	r1, r3
 800504a:	6021      	str	r1, [r4, #0]
 800504c:	696a      	ldr	r2, [r5, #20]
 800504e:	05d2      	lsls	r2, r2, #23
 8005050:	0f52      	lsrs	r2, r2, #29
 8005052:	4b07      	ldr	r3, [pc, #28]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8005054:	400b      	ands	r3, r1
 8005056:	0211      	lsls	r1, r2, #8
 8005058:	4319      	orrs	r1, r3
 800505a:	6021      	str	r1, [r4, #0]
 800505c:	6869      	ldr	r1, [r5, #4]
 800505e:	6809      	ldr	r1, [r1, #0]
 8005060:	0889      	lsrs	r1, r1, #2
 8005062:	4008      	ands	r0, r1
 8005064:	d006      	beq.n	8005074 <__iar_annotation$$branch+0x892>
 8005066:	6968      	ldr	r0, [r5, #20]
 8005068:	0741      	lsls	r1, r0, #29
 800506a:	0fc8      	lsrs	r0, r1, #31
 800506c:	e003      	b.n	8005076 <__iar_annotation$$branch+0x894>
 800506e:	bf00      	nop
 8005070:	fffff8ff 	.word	0xfffff8ff
 8005074:	2002      	movs	r0, #2
 8005076:	9002      	str	r0, [sp, #8]
 8005078:	208c      	movs	r0, #140	@ 0x8c
 800507a:	9001      	str	r0, [sp, #4]
 800507c:	2001      	movs	r0, #1
 800507e:	9000      	str	r0, [sp, #0]
 8005080:	0023      	movs	r3, r4
 8005082:	220f      	movs	r2, #15
 8005084:	2031      	movs	r0, #49	@ 0x31
 8005086:	5c29      	ldrb	r1, [r5, r0]
 8005088:	0028      	movs	r0, r5
 800508a:	f7fc fba0 	bl	80017ce <PE_Send_DataMessage>
 800508e:	2800      	cmp	r0, #0
 8005090:	d000      	beq.n	8005094 <__iar_annotation$$branch+0x8b2>
 8005092:	e217      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005094:	2054      	movs	r0, #84	@ 0x54
 8005096:	7728      	strb	r0, [r5, #28]
 8005098:	2134      	movs	r1, #52	@ 0x34
 800509a:	e08c      	b.n	80051b6 <__iar_annotation$$branch+0x9d4>
 800509c:	2634      	movs	r6, #52	@ 0x34
 800509e:	2031      	movs	r0, #49	@ 0x31
 80050a0:	5c28      	ldrb	r0, [r5, r0]
 80050a2:	f7fb fdc5 	bl	8000c30 <PE_Convert_SOPRxEvent>
 80050a6:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80050a8:	7809      	ldrb	r1, [r1, #0]
 80050aa:	4281      	cmp	r1, r0
 80050ac:	d144      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050ae:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80050b0:	0bc2      	lsrs	r2, r0, #15
 80050b2:	d141      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050b4:	2707      	movs	r7, #7
 80050b6:	0b02      	lsrs	r2, r0, #12
 80050b8:	423a      	tst	r2, r7
 80050ba:	d03d      	beq.n	8005138 <__iar_annotation$$branch+0x956>
 80050bc:	06c0      	lsls	r0, r0, #27
 80050be:	0ec0      	lsrs	r0, r0, #27
 80050c0:	280f      	cmp	r0, #15
 80050c2:	d139      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050c4:	2914      	cmp	r1, #20
 80050c6:	d005      	beq.n	80050d4 <__iar_annotation$$branch+0x8f2>
 80050c8:	2014      	movs	r0, #20
 80050ca:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80050cc:	7008      	strb	r0, [r1, #0]
 80050ce:	0028      	movs	r0, r5
 80050d0:	f7fb fd75 	bl	8000bbe <PE_Clear_RxEvent>
 80050d4:	2000      	movs	r0, #0
 80050d6:	7728      	strb	r0, [r5, #28]
 80050d8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80050da:	7880      	ldrb	r0, [r0, #2]
 80050dc:	06c1      	lsls	r1, r0, #27
 80050de:	0ec9      	lsrs	r1, r1, #27
 80050e0:	2904      	cmp	r1, #4
 80050e2:	d129      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050e4:	0980      	lsrs	r0, r0, #6
 80050e6:	d027      	beq.n	8005138 <__iar_annotation$$branch+0x956>
 80050e8:	9001      	str	r0, [sp, #4]
 80050ea:	488f      	ldr	r0, [pc, #572]	@ (8005328 <__iar_annotation$$branch+0xb46>)
 80050ec:	9901      	ldr	r1, [sp, #4]
 80050ee:	2901      	cmp	r1, #1
 80050f0:	d004      	beq.n	80050fc <__iar_annotation$$branch+0x91a>
 80050f2:	d30e      	bcc.n	8005112 <__iar_annotation$$branch+0x930>
 80050f4:	2903      	cmp	r1, #3
 80050f6:	d008      	beq.n	800510a <__iar_annotation$$branch+0x928>
 80050f8:	d302      	bcc.n	8005100 <__iar_annotation$$branch+0x91e>
 80050fa:	e00a      	b.n	8005112 <__iar_annotation$$branch+0x930>
 80050fc:	2635      	movs	r6, #53	@ 0x35
 80050fe:	e008      	b.n	8005112 <__iar_annotation$$branch+0x930>
 8005100:	6969      	ldr	r1, [r5, #20]
 8005102:	4008      	ands	r0, r1
 8005104:	6168      	str	r0, [r5, #20]
 8005106:	2636      	movs	r6, #54	@ 0x36
 8005108:	e003      	b.n	8005112 <__iar_annotation$$branch+0x930>
 800510a:	6969      	ldr	r1, [r5, #20]
 800510c:	4008      	ands	r0, r1
 800510e:	6168      	str	r0, [r5, #20]
 8005110:	2637      	movs	r6, #55	@ 0x37
 8005112:	0031      	movs	r1, r6
 8005114:	7c28      	ldrb	r0, [r5, #16]
 8005116:	f7fb fae7 	bl	80006e8 <USBPD_PE_Notification>
 800511a:	68e8      	ldr	r0, [r5, #12]
 800511c:	6a06      	ldr	r6, [r0, #32]
 800511e:	2e00      	cmp	r6, #0
 8005120:	d009      	beq.n	8005136 <__iar_annotation$$branch+0x954>
 8005122:	6820      	ldr	r0, [r4, #0]
 8005124:	0a01      	lsrs	r1, r0, #8
 8005126:	400f      	ands	r7, r1
 8005128:	9700      	str	r7, [sp, #0]
 800512a:	0c03      	lsrs	r3, r0, #16
 800512c:	9a01      	ldr	r2, [sp, #4]
 800512e:	2031      	movs	r0, #49	@ 0x31
 8005130:	5c29      	ldrb	r1, [r5, r0]
 8005132:	7c28      	ldrb	r0, [r5, #16]
 8005134:	47b0      	blx	r6
 8005136:	e14d      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005138:	5da8      	ldrb	r0, [r5, r6]
 800513a:	e08f      	b.n	800525c <__iar_annotation$$branch+0xa7a>
 800513c:	6821      	ldr	r1, [r4, #0]
 800513e:	400e      	ands	r6, r1
 8005140:	6026      	str	r6, [r4, #0]
 8005142:	4030      	ands	r0, r6
 8005144:	2105      	movs	r1, #5
 8005146:	4301      	orrs	r1, r0
 8005148:	6021      	str	r1, [r4, #0]
 800514a:	8920      	ldrh	r0, [r4, #8]
 800514c:	b289      	uxth	r1, r1
 800514e:	0400      	lsls	r0, r0, #16
 8005150:	4308      	orrs	r0, r1
 8005152:	6020      	str	r0, [r4, #0]
 8005154:	2180      	movs	r1, #128	@ 0x80
 8005156:	0209      	lsls	r1, r1, #8
 8005158:	4301      	orrs	r1, r0
 800515a:	6021      	str	r1, [r4, #0]
 800515c:	2001      	movs	r0, #1
 800515e:	686a      	ldr	r2, [r5, #4]
 8005160:	6812      	ldr	r2, [r2, #0]
 8005162:	0952      	lsrs	r2, r2, #5
 8005164:	4002      	ands	r2, r0
 8005166:	4b17      	ldr	r3, [pc, #92]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8005168:	400b      	ands	r3, r1
 800516a:	0351      	lsls	r1, r2, #13
 800516c:	4319      	orrs	r1, r3
 800516e:	6021      	str	r1, [r4, #0]
 8005170:	696a      	ldr	r2, [r5, #20]
 8005172:	05d2      	lsls	r2, r2, #23
 8005174:	0f52      	lsrs	r2, r2, #29
 8005176:	4b6d      	ldr	r3, [pc, #436]	@ (800532c <__iar_annotation$$branch+0xb4a>)
 8005178:	400b      	ands	r3, r1
 800517a:	0211      	lsls	r1, r2, #8
 800517c:	4319      	orrs	r1, r3
 800517e:	6021      	str	r1, [r4, #0]
 8005180:	6869      	ldr	r1, [r5, #4]
 8005182:	6809      	ldr	r1, [r1, #0]
 8005184:	0889      	lsrs	r1, r1, #2
 8005186:	4008      	ands	r0, r1
 8005188:	d003      	beq.n	8005192 <__iar_annotation$$branch+0x9b0>
 800518a:	6968      	ldr	r0, [r5, #20]
 800518c:	0741      	lsls	r1, r0, #29
 800518e:	0fc8      	lsrs	r0, r1, #31
 8005190:	e000      	b.n	8005194 <__iar_annotation$$branch+0x9b2>
 8005192:	2002      	movs	r0, #2
 8005194:	9002      	str	r0, [sp, #8]
 8005196:	208d      	movs	r0, #141	@ 0x8d
 8005198:	9001      	str	r0, [sp, #4]
 800519a:	2001      	movs	r0, #1
 800519c:	9000      	str	r0, [sp, #0]
 800519e:	0023      	movs	r3, r4
 80051a0:	220f      	movs	r2, #15
 80051a2:	2031      	movs	r0, #49	@ 0x31
 80051a4:	5c29      	ldrb	r1, [r5, r0]
 80051a6:	0028      	movs	r0, r5
 80051a8:	f7fc fb11 	bl	80017ce <PE_Send_DataMessage>
 80051ac:	2800      	cmp	r0, #0
 80051ae:	d15e      	bne.n	800526e <__iar_annotation$$branch+0xa8c>
 80051b0:	2055      	movs	r0, #85	@ 0x55
 80051b2:	7728      	strb	r0, [r5, #28]
 80051b4:	2155      	movs	r1, #85	@ 0x55
 80051b6:	7c28      	ldrb	r0, [r5, #16]
 80051b8:	f7fb fa96 	bl	80006e8 <USBPD_PE_Notification>
 80051bc:	48c3      	ldr	r0, [pc, #780]	@ (80054cc <.text_19>)
 80051be:	83e8      	strh	r0, [r5, #30]
 80051c0:	2032      	movs	r0, #50	@ 0x32
 80051c2:	e12c      	b.n	800541e <__iar_annotation$$branch+0xc3c>
 80051c4:	ffff9fff 	.word	0xffff9fff
 80051c8:	0000801e 	.word	0x0000801e
 80051cc:	2031      	movs	r0, #49	@ 0x31
 80051ce:	5c28      	ldrb	r0, [r5, r0]
 80051d0:	f7fb fd2e 	bl	8000c30 <PE_Convert_SOPRxEvent>
 80051d4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80051d6:	7809      	ldrb	r1, [r1, #0]
 80051d8:	4281      	cmp	r1, r0
 80051da:	d13d      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051dc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80051de:	0bc2      	lsrs	r2, r0, #15
 80051e0:	d13a      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051e2:	2607      	movs	r6, #7
 80051e4:	0b02      	lsrs	r2, r0, #12
 80051e6:	4232      	tst	r2, r6
 80051e8:	d036      	beq.n	8005258 <__iar_annotation$$branch+0xa76>
 80051ea:	06c0      	lsls	r0, r0, #27
 80051ec:	0ec0      	lsrs	r0, r0, #27
 80051ee:	280f      	cmp	r0, #15
 80051f0:	d132      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051f2:	2914      	cmp	r1, #20
 80051f4:	d005      	beq.n	8005202 <__iar_annotation$$branch+0xa20>
 80051f6:	2014      	movs	r0, #20
 80051f8:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80051fa:	7008      	strb	r0, [r1, #0]
 80051fc:	0028      	movs	r0, r5
 80051fe:	f7fb fcde 	bl	8000bbe <PE_Clear_RxEvent>
 8005202:	2000      	movs	r0, #0
 8005204:	7728      	strb	r0, [r5, #28]
 8005206:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8005208:	7880      	ldrb	r0, [r0, #2]
 800520a:	06c1      	lsls	r1, r0, #27
 800520c:	0ec9      	lsrs	r1, r1, #27
 800520e:	2905      	cmp	r1, #5
 8005210:	d122      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 8005212:	0980      	lsrs	r0, r0, #6
 8005214:	d020      	beq.n	8005258 <__iar_annotation$$branch+0xa76>
 8005216:	9001      	str	r0, [sp, #4]
 8005218:	2801      	cmp	r0, #1
 800521a:	d004      	beq.n	8005226 <__iar_annotation$$branch+0xa44>
 800521c:	d309      	bcc.n	8005232 <__iar_annotation$$branch+0xa50>
 800521e:	2803      	cmp	r0, #3
 8005220:	d005      	beq.n	800522e <__iar_annotation$$branch+0xa4c>
 8005222:	d302      	bcc.n	800522a <__iar_annotation$$branch+0xa48>
 8005224:	e005      	b.n	8005232 <__iar_annotation$$branch+0xa50>
 8005226:	2156      	movs	r1, #86	@ 0x56
 8005228:	e004      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 800522a:	2157      	movs	r1, #87	@ 0x57
 800522c:	e002      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 800522e:	2158      	movs	r1, #88	@ 0x58
 8005230:	e000      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 8005232:	2155      	movs	r1, #85	@ 0x55
 8005234:	7c28      	ldrb	r0, [r5, #16]
 8005236:	f7fb fa57 	bl	80006e8 <USBPD_PE_Notification>
 800523a:	68e8      	ldr	r0, [r5, #12]
 800523c:	6a47      	ldr	r7, [r0, #36]	@ 0x24
 800523e:	2f00      	cmp	r7, #0
 8005240:	d009      	beq.n	8005256 <__iar_annotation$$branch+0xa74>
 8005242:	6820      	ldr	r0, [r4, #0]
 8005244:	0a01      	lsrs	r1, r0, #8
 8005246:	400e      	ands	r6, r1
 8005248:	9600      	str	r6, [sp, #0]
 800524a:	0c03      	lsrs	r3, r0, #16
 800524c:	9a01      	ldr	r2, [sp, #4]
 800524e:	2031      	movs	r0, #49	@ 0x31
 8005250:	5c29      	ldrb	r1, [r5, r0]
 8005252:	7c28      	ldrb	r0, [r5, #16]
 8005254:	47b8      	blx	r7
 8005256:	e0bd      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005258:	2034      	movs	r0, #52	@ 0x34
 800525a:	5c28      	ldrb	r0, [r5, r0]
 800525c:	06c0      	lsls	r0, r0, #27
 800525e:	0ec0      	lsrs	r0, r0, #27
 8005260:	2810      	cmp	r0, #16
 8005262:	d100      	bne.n	8005266 <__iar_annotation$$branch+0xa84>
 8005264:	e0bf      	b.n	80053e6 <__iar_annotation$$branch+0xc04>
 8005266:	8be8      	ldrh	r0, [r5, #30]
 8005268:	2180      	movs	r1, #128	@ 0x80
 800526a:	0209      	lsls	r1, r1, #8
 800526c:	4288      	cmp	r0, r1
 800526e:	d000      	beq.n	8005272 <__iar_annotation$$branch+0xa90>
 8005270:	e128      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005272:	e0d1      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 8005274:	2100      	movs	r1, #0
 8005276:	466a      	mov	r2, sp
 8005278:	7311      	strb	r1, [r2, #12]
 800527a:	6821      	ldr	r1, [r4, #0]
 800527c:	400e      	ands	r6, r1
 800527e:	6026      	str	r6, [r4, #0]
 8005280:	6861      	ldr	r1, [r4, #4]
 8005282:	4030      	ands	r0, r6
 8005284:	06c9      	lsls	r1, r1, #27
 8005286:	0ec9      	lsrs	r1, r1, #27
 8005288:	4301      	orrs	r1, r0
 800528a:	6021      	str	r1, [r4, #0]
 800528c:	8920      	ldrh	r0, [r4, #8]
 800528e:	b28a      	uxth	r2, r1
 8005290:	0401      	lsls	r1, r0, #16
 8005292:	4311      	orrs	r1, r2
 8005294:	6021      	str	r1, [r4, #0]
 8005296:	2080      	movs	r0, #128	@ 0x80
 8005298:	0200      	lsls	r0, r0, #8
 800529a:	4308      	orrs	r0, r1
 800529c:	6020      	str	r0, [r4, #0]
 800529e:	2601      	movs	r6, #1
 80052a0:	6869      	ldr	r1, [r5, #4]
 80052a2:	6809      	ldr	r1, [r1, #0]
 80052a4:	0949      	lsrs	r1, r1, #5
 80052a6:	4031      	ands	r1, r6
 80052a8:	4aaa      	ldr	r2, [pc, #680]	@ (8005554 <.text_21>)
 80052aa:	4002      	ands	r2, r0
 80052ac:	0348      	lsls	r0, r1, #13
 80052ae:	4310      	orrs	r0, r2
 80052b0:	6020      	str	r0, [r4, #0]
 80052b2:	491e      	ldr	r1, [pc, #120]	@ (800532c <__iar_annotation$$branch+0xb4a>)
 80052b4:	4001      	ands	r1, r0
 80052b6:	0230      	lsls	r0, r6, #8
 80052b8:	4308      	orrs	r0, r1
 80052ba:	6020      	str	r0, [r4, #0]
 80052bc:	9005      	str	r0, [sp, #20]
 80052be:	68e8      	ldr	r0, [r5, #12]
 80052c0:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80052c2:	9001      	str	r0, [sp, #4]
 80052c4:	2800      	cmp	r0, #0
 80052c6:	d00b      	beq.n	80052e0 <__iar_annotation$$branch+0xafe>
 80052c8:	a805      	add	r0, sp, #20
 80052ca:	1d00      	adds	r0, r0, #4
 80052cc:	9000      	str	r0, [sp, #0]
 80052ce:	ab03      	add	r3, sp, #12
 80052d0:	7820      	ldrb	r0, [r4, #0]
 80052d2:	06c2      	lsls	r2, r0, #27
 80052d4:	0ed2      	lsrs	r2, r2, #27
 80052d6:	2031      	movs	r0, #49	@ 0x31
 80052d8:	5c29      	ldrb	r1, [r5, r0]
 80052da:	7c28      	ldrb	r0, [r5, #16]
 80052dc:	9c01      	ldr	r4, [sp, #4]
 80052de:	47a0      	blx	r4
 80052e0:	4668      	mov	r0, sp
 80052e2:	7b00      	ldrb	r0, [r0, #12]
 80052e4:	1c40      	adds	r0, r0, #1
 80052e6:	4669      	mov	r1, sp
 80052e8:	7308      	strb	r0, [r1, #12]
 80052ea:	6868      	ldr	r0, [r5, #4]
 80052ec:	6800      	ldr	r0, [r0, #0]
 80052ee:	0880      	lsrs	r0, r0, #2
 80052f0:	4006      	ands	r6, r0
 80052f2:	d003      	beq.n	80052fc <__iar_annotation$$branch+0xb1a>
 80052f4:	6968      	ldr	r0, [r5, #20]
 80052f6:	0741      	lsls	r1, r0, #29
 80052f8:	0fc8      	lsrs	r0, r1, #31
 80052fa:	e000      	b.n	80052fe <__iar_annotation$$branch+0xb1c>
 80052fc:	2002      	movs	r0, #2
 80052fe:	9002      	str	r0, [sp, #8]
 8005300:	208f      	movs	r0, #143	@ 0x8f
 8005302:	9001      	str	r0, [sp, #4]
 8005304:	4668      	mov	r0, sp
 8005306:	7b00      	ldrb	r0, [r0, #12]
 8005308:	9000      	str	r0, [sp, #0]
 800530a:	ab05      	add	r3, sp, #20
 800530c:	220f      	movs	r2, #15
 800530e:	2031      	movs	r0, #49	@ 0x31
 8005310:	5c29      	ldrb	r1, [r5, r0]
 8005312:	0028      	movs	r0, r5
 8005314:	f7fc fa5b 	bl	80017ce <PE_Send_DataMessage>
 8005318:	2800      	cmp	r0, #0
 800531a:	d104      	bne.n	8005326 <__iar_annotation$$branch+0xb44>
 800531c:	205a      	movs	r0, #90	@ 0x5a
 800531e:	7728      	strb	r0, [r5, #28]
 8005320:	48bf      	ldr	r0, [pc, #764]	@ (8005620 <.text_23>)
 8005322:	83e8      	strh	r0, [r5, #30]
 8005324:	9704      	str	r7, [sp, #16]
 8005326:	e0ca      	b.n	80054be <__iar_annotation$$branch+0xcdc>
 8005328:	fffffe3f 	.word	0xfffffe3f
 800532c:	fffff8ff 	.word	0xfffff8ff
 8005330:	2607      	movs	r6, #7
 8005332:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8005334:	0b00      	lsrs	r0, r0, #12
 8005336:	2107      	movs	r1, #7
 8005338:	4001      	ands	r1, r0
 800533a:	1e48      	subs	r0, r1, #1
 800533c:	4669      	mov	r1, sp
 800533e:	7108      	strb	r0, [r1, #4]
 8005340:	2031      	movs	r0, #49	@ 0x31
 8005342:	5c28      	ldrb	r0, [r5, r0]
 8005344:	f7fb fc74 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8005348:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800534a:	7809      	ldrb	r1, [r1, #0]
 800534c:	4281      	cmp	r1, r0
 800534e:	d144      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005350:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8005352:	0bc2      	lsrs	r2, r0, #15
 8005354:	d141      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005356:	0b02      	lsrs	r2, r0, #12
 8005358:	4232      	tst	r2, r6
 800535a:	d03e      	beq.n	80053da <__iar_annotation$$branch+0xbf8>
 800535c:	06c0      	lsls	r0, r0, #27
 800535e:	0ec0      	lsrs	r0, r0, #27
 8005360:	280f      	cmp	r0, #15
 8005362:	d13a      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005364:	2914      	cmp	r1, #20
 8005366:	d005      	beq.n	8005374 <__iar_annotation$$branch+0xb92>
 8005368:	2014      	movs	r0, #20
 800536a:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800536c:	7008      	strb	r0, [r1, #0]
 800536e:	0028      	movs	r0, r5
 8005370:	f7fb fc25 	bl	8000bbe <PE_Clear_RxEvent>
 8005374:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8005376:	7880      	ldrb	r0, [r0, #2]
 8005378:	06c1      	lsls	r1, r0, #27
 800537a:	0ec9      	lsrs	r1, r1, #27
 800537c:	6862      	ldr	r2, [r4, #4]
 800537e:	4291      	cmp	r1, r2
 8005380:	d12b      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005382:	0981      	lsrs	r1, r0, #6
 8005384:	d029      	beq.n	80053da <__iar_annotation$$branch+0xbf8>
 8005386:	68e9      	ldr	r1, [r5, #12]
 8005388:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 800538a:	2900      	cmp	r1, #0
 800538c:	d022      	beq.n	80053d4 <__iar_annotation$$branch+0xbf2>
 800538e:	2600      	movs	r6, #0
 8005390:	e011      	b.n	80053b6 <__iar_annotation$$branch+0xbd4>
 8005392:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8005394:	00b2      	lsls	r2, r6, #2
 8005396:	188b      	adds	r3, r1, r2
 8005398:	799c      	ldrb	r4, [r3, #6]
 800539a:	79df      	ldrb	r7, [r3, #7]
 800539c:	023f      	lsls	r7, r7, #8
 800539e:	19e4      	adds	r4, r4, r7
 80053a0:	3108      	adds	r1, #8
 80053a2:	5c89      	ldrb	r1, [r1, r2]
 80053a4:	0409      	lsls	r1, r1, #16
 80053a6:	1861      	adds	r1, r4, r1
 80053a8:	7a5a      	ldrb	r2, [r3, #9]
 80053aa:	0612      	lsls	r2, r2, #24
 80053ac:	1889      	adds	r1, r1, r2
 80053ae:	aa05      	add	r2, sp, #20
 80053b0:	00b3      	lsls	r3, r6, #2
 80053b2:	50d1      	str	r1, [r2, r3]
 80053b4:	1c76      	adds	r6, r6, #1
 80053b6:	4669      	mov	r1, sp
 80053b8:	7909      	ldrb	r1, [r1, #4]
 80053ba:	428e      	cmp	r6, r1
 80053bc:	d3e9      	bcc.n	8005392 <__iar_annotation$$branch+0xbb0>
 80053be:	a905      	add	r1, sp, #20
 80053c0:	9100      	str	r1, [sp, #0]
 80053c2:	ab01      	add	r3, sp, #4
 80053c4:	06c2      	lsls	r2, r0, #27
 80053c6:	0ed2      	lsrs	r2, r2, #27
 80053c8:	2031      	movs	r0, #49	@ 0x31
 80053ca:	5c29      	ldrb	r1, [r5, r0]
 80053cc:	7c28      	ldrb	r0, [r5, #16]
 80053ce:	68ec      	ldr	r4, [r5, #12]
 80053d0:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
 80053d2:	47a0      	blx	r4
 80053d4:	2000      	movs	r0, #0
 80053d6:	83e8      	strh	r0, [r5, #30]
 80053d8:	e01e      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 80053da:	2034      	movs	r0, #52	@ 0x34
 80053dc:	5c28      	ldrb	r0, [r5, r0]
 80053de:	06c0      	lsls	r0, r0, #27
 80053e0:	0ec0      	lsrs	r0, r0, #27
 80053e2:	2810      	cmp	r0, #16
 80053e4:	d113      	bne.n	800540e <__iar_annotation$$branch+0xc2c>
 80053e6:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80053e8:	7800      	ldrb	r0, [r0, #0]
 80053ea:	2814      	cmp	r0, #20
 80053ec:	d005      	beq.n	80053fa <__iar_annotation$$branch+0xc18>
 80053ee:	2014      	movs	r0, #20
 80053f0:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80053f2:	7008      	strb	r0, [r1, #0]
 80053f4:	0028      	movs	r0, r5
 80053f6:	f7fb fbe2 	bl	8000bbe <PE_Clear_RxEvent>
 80053fa:	2000      	movs	r0, #0
 80053fc:	83e8      	strh	r0, [r5, #30]
 80053fe:	2103      	movs	r1, #3
 8005400:	7469      	strb	r1, [r5, #17]
 8005402:	9004      	str	r0, [sp, #16]
 8005404:	2159      	movs	r1, #89	@ 0x59
 8005406:	7c28      	ldrb	r0, [r5, #16]
 8005408:	f7fb f96e 	bl	80006e8 <USBPD_PE_Notification>
 800540c:	e05a      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 800540e:	8be8      	ldrh	r0, [r5, #30]
 8005410:	2180      	movs	r1, #128	@ 0x80
 8005412:	0209      	lsls	r1, r1, #8
 8005414:	4288      	cmp	r0, r1
 8005416:	d155      	bne.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005418:	2003      	movs	r0, #3
 800541a:	7468      	strb	r0, [r5, #17]
 800541c:	2000      	movs	r0, #0
 800541e:	9004      	str	r0, [sp, #16]
 8005420:	e050      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005422:	2100      	movs	r1, #0
 8005424:	466a      	mov	r2, sp
 8005426:	7311      	strb	r1, [r2, #12]
 8005428:	6821      	ldr	r1, [r4, #0]
 800542a:	400e      	ands	r6, r1
 800542c:	6026      	str	r6, [r4, #0]
 800542e:	6861      	ldr	r1, [r4, #4]
 8005430:	4030      	ands	r0, r6
 8005432:	06c9      	lsls	r1, r1, #27
 8005434:	0ec9      	lsrs	r1, r1, #27
 8005436:	4301      	orrs	r1, r0
 8005438:	6021      	str	r1, [r4, #0]
 800543a:	8920      	ldrh	r0, [r4, #8]
 800543c:	b28a      	uxth	r2, r1
 800543e:	0401      	lsls	r1, r0, #16
 8005440:	4311      	orrs	r1, r2
 8005442:	6021      	str	r1, [r4, #0]
 8005444:	2080      	movs	r0, #128	@ 0x80
 8005446:	0200      	lsls	r0, r0, #8
 8005448:	4308      	orrs	r0, r1
 800544a:	6020      	str	r0, [r4, #0]
 800544c:	2601      	movs	r6, #1
 800544e:	6869      	ldr	r1, [r5, #4]
 8005450:	6809      	ldr	r1, [r1, #0]
 8005452:	0949      	lsrs	r1, r1, #5
 8005454:	4031      	ands	r1, r6
 8005456:	4a3f      	ldr	r2, [pc, #252]	@ (8005554 <.text_21>)
 8005458:	4002      	ands	r2, r0
 800545a:	0348      	lsls	r0, r1, #13
 800545c:	4310      	orrs	r0, r2
 800545e:	6020      	str	r0, [r4, #0]
 8005460:	4970      	ldr	r1, [pc, #448]	@ (8005624 <.text_24>)
 8005462:	4001      	ands	r1, r0
 8005464:	0230      	lsls	r0, r6, #8
 8005466:	4308      	orrs	r0, r1
 8005468:	6020      	str	r0, [r4, #0]
 800546a:	9005      	str	r0, [sp, #20]
 800546c:	68e8      	ldr	r0, [r5, #12]
 800546e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005470:	2b00      	cmp	r3, #0
 8005472:	d004      	beq.n	800547e <__iar_annotation$$branch+0xc9c>
 8005474:	a805      	add	r0, sp, #20
 8005476:	1d02      	adds	r2, r0, #4
 8005478:	a903      	add	r1, sp, #12
 800547a:	7c28      	ldrb	r0, [r5, #16]
 800547c:	4798      	blx	r3
 800547e:	4668      	mov	r0, sp
 8005480:	7b00      	ldrb	r0, [r0, #12]
 8005482:	1c40      	adds	r0, r0, #1
 8005484:	4669      	mov	r1, sp
 8005486:	7308      	strb	r0, [r1, #12]
 8005488:	6868      	ldr	r0, [r5, #4]
 800548a:	6800      	ldr	r0, [r0, #0]
 800548c:	0880      	lsrs	r0, r0, #2
 800548e:	4006      	ands	r6, r0
 8005490:	d003      	beq.n	800549a <__iar_annotation$$branch+0xcb8>
 8005492:	6968      	ldr	r0, [r5, #20]
 8005494:	0741      	lsls	r1, r0, #29
 8005496:	0fc8      	lsrs	r0, r1, #31
 8005498:	e000      	b.n	800549c <__iar_annotation$$branch+0xcba>
 800549a:	2002      	movs	r0, #2
 800549c:	9002      	str	r0, [sp, #8]
 800549e:	2003      	movs	r0, #3
 80054a0:	9001      	str	r0, [sp, #4]
 80054a2:	4668      	mov	r0, sp
 80054a4:	7b00      	ldrb	r0, [r0, #12]
 80054a6:	9000      	str	r0, [sp, #0]
 80054a8:	ab05      	add	r3, sp, #20
 80054aa:	220f      	movs	r2, #15
 80054ac:	2031      	movs	r0, #49	@ 0x31
 80054ae:	5c29      	ldrb	r1, [r5, r0]
 80054b0:	0028      	movs	r0, r5
 80054b2:	f7fc f98c 	bl	80017ce <PE_Send_DataMessage>
 80054b6:	2800      	cmp	r0, #0
 80054b8:	d101      	bne.n	80054be <__iar_annotation$$branch+0xcdc>
 80054ba:	205a      	movs	r0, #90	@ 0x5a
 80054bc:	7728      	strb	r0, [r5, #28]
 80054be:	2000      	movs	r0, #0
 80054c0:	2132      	movs	r1, #50	@ 0x32
 80054c2:	5468      	strb	r0, [r5, r1]
 80054c4:	9804      	ldr	r0, [sp, #16]
 80054c6:	b01d      	add	sp, #116	@ 0x74
 80054c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080054cc <.text_19>:
 80054cc:	00008032 	.word	0x00008032

080054d0 <PE_StateMachine_UVDM>:
 80054d0:	2914      	cmp	r1, #20
 80054d2:	d000      	beq.n	80054d6 <PE_StateMachine_UVDM+0x6>
 80054d4:	4770      	bx	lr
 80054d6:	b570      	push	{r4, r5, r6, lr}
 80054d8:	b08c      	sub	sp, #48	@ 0x30
 80054da:	0004      	movs	r4, r0
 80054dc:	68e0      	ldr	r0, [r4, #12]
 80054de:	2800      	cmp	r0, #0
 80054e0:	d035      	beq.n	800554e <PE_StateMachine_UVDM+0x7e>
 80054e2:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 80054e4:	2800      	cmp	r0, #0
 80054e6:	d032      	beq.n	800554e <PE_StateMachine_UVDM+0x7e>
 80054e8:	2500      	movs	r5, #0
 80054ea:	4669      	mov	r1, sp
 80054ec:	730d      	strb	r5, [r1, #12]
 80054ee:	a805      	add	r0, sp, #20
 80054f0:	1d03      	adds	r3, r0, #4
 80054f2:	aa03      	add	r2, sp, #12
 80054f4:	a904      	add	r1, sp, #16
 80054f6:	7c20      	ldrb	r0, [r4, #16]
 80054f8:	68e6      	ldr	r6, [r4, #12]
 80054fa:	6bf6      	ldr	r6, [r6, #60]	@ 0x3c
 80054fc:	47b0      	blx	r6
 80054fe:	9804      	ldr	r0, [sp, #16]
 8005500:	49cc      	ldr	r1, [pc, #816]	@ (8005834 <.text_27>)
 8005502:	4001      	ands	r1, r0
 8005504:	9104      	str	r1, [sp, #16]
 8005506:	4668      	mov	r0, sp
 8005508:	7b00      	ldrb	r0, [r0, #12]
 800550a:	1c40      	adds	r0, r0, #1
 800550c:	4669      	mov	r1, sp
 800550e:	7308      	strb	r0, [r1, #12]
 8005510:	9804      	ldr	r0, [sp, #16]
 8005512:	9005      	str	r0, [sp, #20]
 8005514:	6860      	ldr	r0, [r4, #4]
 8005516:	6800      	ldr	r0, [r0, #0]
 8005518:	0741      	lsls	r1, r0, #29
 800551a:	0fc9      	lsrs	r1, r1, #31
 800551c:	d003      	beq.n	8005526 <PE_StateMachine_UVDM+0x56>
 800551e:	6960      	ldr	r0, [r4, #20]
 8005520:	0741      	lsls	r1, r0, #29
 8005522:	0fc8      	lsrs	r0, r1, #31
 8005524:	e000      	b.n	8005528 <PE_StateMachine_UVDM+0x58>
 8005526:	2002      	movs	r0, #2
 8005528:	9002      	str	r0, [sp, #8]
 800552a:	2003      	movs	r0, #3
 800552c:	9001      	str	r0, [sp, #4]
 800552e:	4668      	mov	r0, sp
 8005530:	7b00      	ldrb	r0, [r0, #12]
 8005532:	9000      	str	r0, [sp, #0]
 8005534:	ab05      	add	r3, sp, #20
 8005536:	220f      	movs	r2, #15
 8005538:	2031      	movs	r0, #49	@ 0x31
 800553a:	5c21      	ldrb	r1, [r4, r0]
 800553c:	0020      	movs	r0, r4
 800553e:	f7fc f946 	bl	80017ce <PE_Send_DataMessage>
 8005542:	2800      	cmp	r0, #0
 8005544:	d101      	bne.n	800554a <PE_StateMachine_UVDM+0x7a>
 8005546:	2059      	movs	r0, #89	@ 0x59
 8005548:	7720      	strb	r0, [r4, #28]
 800554a:	2032      	movs	r0, #50	@ 0x32
 800554c:	5425      	strb	r5, [r4, r0]
 800554e:	b00c      	add	sp, #48	@ 0x30
 8005550:	bd70      	pop	{r4, r5, r6, pc}
	...

08005554 <.text_21>:
 8005554:	ffff9fff 	.word	0xffff9fff

08005558 <PE_Check_DataMessageVDM>:
 8005558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800555a:	2403      	movs	r4, #3
 800555c:	2501      	movs	r5, #1
 800555e:	6801      	ldr	r1, [r0, #0]
 8005560:	6849      	ldr	r1, [r1, #4]
 8005562:	0949      	lsrs	r1, r1, #5
 8005564:	4029      	ands	r1, r5
 8005566:	d01f      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 8005568:	68c1      	ldr	r1, [r0, #12]
 800556a:	2900      	cmp	r1, #0
 800556c:	d01c      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 800556e:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8005570:	788a      	ldrb	r2, [r1, #2]
 8005572:	78cb      	ldrb	r3, [r1, #3]
 8005574:	021b      	lsls	r3, r3, #8
 8005576:	18d2      	adds	r2, r2, r3
 8005578:	790b      	ldrb	r3, [r1, #4]
 800557a:	041b      	lsls	r3, r3, #16
 800557c:	18d2      	adds	r2, r2, r3
 800557e:	7949      	ldrb	r1, [r1, #5]
 8005580:	0609      	lsls	r1, r1, #24
 8005582:	1851      	adds	r1, r2, r1
 8005584:	9100      	str	r1, [sp, #0]
 8005586:	0bca      	lsrs	r2, r1, #15
 8005588:	402a      	ands	r2, r5
 800558a:	d014      	beq.n	80055b6 <PE_Check_DataMessageVDM+0x5e>
 800558c:	2394      	movs	r3, #148	@ 0x94
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	50c1      	str	r1, [r0, r3]
 8005592:	0989      	lsrs	r1, r1, #6
 8005594:	4021      	ands	r1, r4
 8005596:	d107      	bne.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 8005598:	6801      	ldr	r1, [r0, #0]
 800559a:	6849      	ldr	r1, [r1, #4]
 800559c:	0a09      	lsrs	r1, r1, #8
 800559e:	4029      	ands	r1, r5
 80055a0:	d002      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 80055a2:	f7ff f840 	bl	8004626 <PE_Receive_SVDM>
 80055a6:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80055a8:	6841      	ldr	r1, [r0, #4]
 80055aa:	6809      	ldr	r1, [r1, #0]
 80055ac:	400c      	ands	r4, r1
 80055ae:	2c02      	cmp	r4, #2
 80055b0:	d134      	bne.n	800561c <PE_Check_DataMessageVDM+0xc4>
 80055b2:	7445      	strb	r5, [r0, #17]
 80055b4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80055b6:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 80055b8:	0449      	lsls	r1, r1, #17
 80055ba:	0f49      	lsrs	r1, r1, #29
 80055bc:	1e49      	subs	r1, r1, #1
 80055be:	4ab1      	ldr	r2, [pc, #708]	@ (8005884 <.text_29>)
 80055c0:	5481      	strb	r1, [r0, r2]
 80055c2:	0006      	movs	r6, r0
 80055c4:	2000      	movs	r0, #0
 80055c6:	e00f      	b.n	80055e8 <PE_Check_DataMessageVDM+0x90>
 80055c8:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 80055ca:	0082      	lsls	r2, r0, #2
 80055cc:	1889      	adds	r1, r1, r2
 80055ce:	798a      	ldrb	r2, [r1, #6]
 80055d0:	79cf      	ldrb	r7, [r1, #7]
 80055d2:	023f      	lsls	r7, r7, #8
 80055d4:	19d2      	adds	r2, r2, r7
 80055d6:	7a0f      	ldrb	r7, [r1, #8]
 80055d8:	043f      	lsls	r7, r7, #16
 80055da:	19d2      	adds	r2, r2, r7
 80055dc:	7a49      	ldrb	r1, [r1, #9]
 80055de:	0609      	lsls	r1, r1, #24
 80055e0:	1851      	adds	r1, r2, r1
 80055e2:	0082      	lsls	r2, r0, #2
 80055e4:	5099      	str	r1, [r3, r2]
 80055e6:	1c40      	adds	r0, r0, #1
 80055e8:	49a7      	ldr	r1, [pc, #668]	@ (8005888 <.text_30>)
 80055ea:	1873      	adds	r3, r6, r1
 80055ec:	3118      	adds	r1, #24
 80055ee:	1872      	adds	r2, r6, r1
 80055f0:	7811      	ldrb	r1, [r2, #0]
 80055f2:	4288      	cmp	r0, r1
 80055f4:	d3e8      	bcc.n	80055c8 <PE_Check_DataMessageVDM+0x70>
 80055f6:	9900      	ldr	r1, [sp, #0]
 80055f8:	68f0      	ldr	r0, [r6, #12]
 80055fa:	2800      	cmp	r0, #0
 80055fc:	d008      	beq.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 80055fe:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8005600:	2f00      	cmp	r7, #0
 8005602:	d005      	beq.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 8005604:	7c30      	ldrb	r0, [r6, #16]
 8005606:	47b8      	blx	r7
 8005608:	2800      	cmp	r0, #0
 800560a:	d101      	bne.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 800560c:	7474      	strb	r4, [r6, #17]
 800560e:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8005610:	6870      	ldr	r0, [r6, #4]
 8005612:	6800      	ldr	r0, [r0, #0]
 8005614:	4004      	ands	r4, r0
 8005616:	2c02      	cmp	r4, #2
 8005618:	d100      	bne.n	800561c <PE_Check_DataMessageVDM+0xc4>
 800561a:	7475      	strb	r5, [r6, #17]
 800561c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

08005620 <.text_23>:
 8005620:	0000801e 	.word	0x0000801e

08005624 <.text_24>:
 8005624:	fffff8ff 	.word	0xfffff8ff

08005628 <PE_SVDM_CheckIdentity>:
 8005628:	b5fc      	push	{r2, r3, r4, r5, r6, r7, lr}
 800562a:	0003      	movs	r3, r0
 800562c:	2000      	movs	r0, #0
 800562e:	4c97      	ldr	r4, [pc, #604]	@ (800588c <.text_31>)
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	58e3      	ldr	r3, [r4, r3]
 8005634:	9301      	str	r3, [sp, #4]
 8005636:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005638:	045b      	lsls	r3, r3, #17
 800563a:	0f5b      	lsrs	r3, r3, #29
 800563c:	1e5c      	subs	r4, r3, #1
 800563e:	b2e3      	uxtb	r3, r4
 8005640:	2b03      	cmp	r3, #3
 8005642:	d200      	bcs.n	8005646 <PE_SVDM_CheckIdentity+0x1e>
 8005644:	e0b5      	b.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005646:	000b      	movs	r3, r1
 8005648:	7819      	ldrb	r1, [r3, #0]
 800564a:	785d      	ldrb	r5, [r3, #1]
 800564c:	022d      	lsls	r5, r5, #8
 800564e:	1949      	adds	r1, r1, r5
 8005650:	789d      	ldrb	r5, [r3, #2]
 8005652:	042d      	lsls	r5, r5, #16
 8005654:	1949      	adds	r1, r1, r5
 8005656:	78dd      	ldrb	r5, [r3, #3]
 8005658:	062d      	lsls	r5, r5, #24
 800565a:	194d      	adds	r5, r1, r5
 800565c:	6015      	str	r5, [r2, #0]
 800565e:	7919      	ldrb	r1, [r3, #4]
 8005660:	795e      	ldrb	r6, [r3, #5]
 8005662:	0236      	lsls	r6, r6, #8
 8005664:	1989      	adds	r1, r1, r6
 8005666:	799e      	ldrb	r6, [r3, #6]
 8005668:	0436      	lsls	r6, r6, #16
 800566a:	1989      	adds	r1, r1, r6
 800566c:	79de      	ldrb	r6, [r3, #7]
 800566e:	0636      	lsls	r6, r6, #24
 8005670:	1989      	adds	r1, r1, r6
 8005672:	6051      	str	r1, [r2, #4]
 8005674:	2108      	movs	r1, #8
 8005676:	7a1e      	ldrb	r6, [r3, #8]
 8005678:	7a5f      	ldrb	r7, [r3, #9]
 800567a:	023f      	lsls	r7, r7, #8
 800567c:	19f6      	adds	r6, r6, r7
 800567e:	7a9f      	ldrb	r7, [r3, #10]
 8005680:	043f      	lsls	r7, r7, #16
 8005682:	19f6      	adds	r6, r6, r7
 8005684:	7adf      	ldrb	r7, [r3, #11]
 8005686:	063f      	lsls	r7, r7, #24
 8005688:	19f6      	adds	r6, r6, r7
 800568a:	6096      	str	r6, [r2, #8]
 800568c:	1ee4      	subs	r4, r4, #3
 800568e:	2620      	movs	r6, #32
 8005690:	5d97      	ldrb	r7, [r2, r6]
 8005692:	26e0      	movs	r6, #224	@ 0xe0
 8005694:	403e      	ands	r6, r7
 8005696:	466f      	mov	r7, sp
 8005698:	703e      	strb	r6, [r7, #0]
 800569a:	466e      	mov	r6, sp
 800569c:	7836      	ldrb	r6, [r6, #0]
 800569e:	2720      	movs	r7, #32
 80056a0:	55d6      	strb	r6, [r2, r7]
 80056a2:	0626      	lsls	r6, r4, #24
 80056a4:	d022      	beq.n	80056ec <PE_SVDM_CheckIdentity+0xc4>
 80056a6:	1e66      	subs	r6, r4, #1
 80056a8:	466f      	mov	r7, sp
 80056aa:	707e      	strb	r6, [r7, #1]
 80056ac:	00ae      	lsls	r6, r5, #2
 80056ae:	0f76      	lsrs	r6, r6, #29
 80056b0:	2e05      	cmp	r6, #5
 80056b2:	d827      	bhi.n	8005704 <PE_SVDM_CheckIdentity+0xdc>
 80056b4:	a701      	add	r7, pc, #4	@ (adr r7, 80056bc <PE_SVDM_CheckIdentity+0x94>)
 80056b6:	5dbf      	ldrb	r7, [r7, r6]
 80056b8:	44bf      	add	pc, r7
 80056ba:	bf00      	nop
 80056bc:	5a060632 	.word	0x5a060632
 80056c0:	a680      	.short	0xa680
 80056c2:	210c      	movs	r1, #12
 80056c4:	466c      	mov	r4, sp
 80056c6:	7824      	ldrb	r4, [r4, #0]
 80056c8:	2608      	movs	r6, #8
 80056ca:	4326      	orrs	r6, r4
 80056cc:	2420      	movs	r4, #32
 80056ce:	5516      	strb	r6, [r2, r4]
 80056d0:	7b1c      	ldrb	r4, [r3, #12]
 80056d2:	7b5e      	ldrb	r6, [r3, #13]
 80056d4:	0236      	lsls	r6, r6, #8
 80056d6:	19a4      	adds	r4, r4, r6
 80056d8:	7b9e      	ldrb	r6, [r3, #14]
 80056da:	0436      	lsls	r6, r6, #16
 80056dc:	19a4      	adds	r4, r4, r6
 80056de:	7bde      	ldrb	r6, [r3, #15]
 80056e0:	0636      	lsls	r6, r6, #24
 80056e2:	19a4      	adds	r4, r4, r6
 80056e4:	6194      	str	r4, [r2, #24]
 80056e6:	466c      	mov	r4, sp
 80056e8:	7864      	ldrb	r4, [r4, #1]
 80056ea:	0026      	movs	r6, r4
 80056ec:	d062      	beq.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 80056ee:	9e01      	ldr	r6, [sp, #4]
 80056f0:	8eb6      	ldrh	r6, [r6, #52]	@ 0x34
 80056f2:	0636      	lsls	r6, r6, #24
 80056f4:	0fb6      	lsrs	r6, r6, #30
 80056f6:	2e02      	cmp	r6, #2
 80056f8:	d35c      	bcc.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 80056fa:	01ad      	lsls	r5, r5, #6
 80056fc:	0f6d      	lsrs	r5, r5, #29
 80056fe:	d059      	beq.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 8005700:	1e6d      	subs	r5, r5, #1
 8005702:	2d02      	cmp	r5, #2
 8005704:	d855      	bhi.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005706:	2520      	movs	r5, #32
 8005708:	5d55      	ldrb	r5, [r2, r5]
 800570a:	08ef      	lsrs	r7, r5, #3
 800570c:	07ff      	lsls	r7, r7, #31
 800570e:	d53b      	bpl.n	8005788 <PE_SVDM_CheckIdentity+0x160>
 8005710:	3108      	adds	r1, #8
 8005712:	1e64      	subs	r4, r4, #1
 8005714:	e039      	b.n	800578a <PE_SVDM_CheckIdentity+0x162>
 8005716:	210c      	movs	r1, #12
 8005718:	466c      	mov	r4, sp
 800571a:	7824      	ldrb	r4, [r4, #0]
 800571c:	2601      	movs	r6, #1
 800571e:	4326      	orrs	r6, r4
 8005720:	2420      	movs	r4, #32
 8005722:	5516      	strb	r6, [r2, r4]
 8005724:	7b1c      	ldrb	r4, [r3, #12]
 8005726:	7b5e      	ldrb	r6, [r3, #13]
 8005728:	0236      	lsls	r6, r6, #8
 800572a:	19a4      	adds	r4, r4, r6
 800572c:	7b9e      	ldrb	r6, [r3, #14]
 800572e:	0436      	lsls	r6, r6, #16
 8005730:	19a4      	adds	r4, r4, r6
 8005732:	7bde      	ldrb	r6, [r3, #15]
 8005734:	0636      	lsls	r6, r6, #24
 8005736:	19a4      	adds	r4, r4, r6
 8005738:	60d4      	str	r4, [r2, #12]
 800573a:	e7d4      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 800573c:	210c      	movs	r1, #12
 800573e:	466c      	mov	r4, sp
 8005740:	7824      	ldrb	r4, [r4, #0]
 8005742:	2604      	movs	r6, #4
 8005744:	4326      	orrs	r6, r4
 8005746:	2420      	movs	r4, #32
 8005748:	5516      	strb	r6, [r2, r4]
 800574a:	7b1c      	ldrb	r4, [r3, #12]
 800574c:	7b5e      	ldrb	r6, [r3, #13]
 800574e:	0236      	lsls	r6, r6, #8
 8005750:	19a4      	adds	r4, r4, r6
 8005752:	7b9e      	ldrb	r6, [r3, #14]
 8005754:	0436      	lsls	r6, r6, #16
 8005756:	19a4      	adds	r4, r4, r6
 8005758:	7bde      	ldrb	r6, [r3, #15]
 800575a:	0636      	lsls	r6, r6, #24
 800575c:	19a4      	adds	r4, r4, r6
 800575e:	6154      	str	r4, [r2, #20]
 8005760:	e7c1      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 8005762:	210c      	movs	r1, #12
 8005764:	466c      	mov	r4, sp
 8005766:	7824      	ldrb	r4, [r4, #0]
 8005768:	2602      	movs	r6, #2
 800576a:	4326      	orrs	r6, r4
 800576c:	2420      	movs	r4, #32
 800576e:	5516      	strb	r6, [r2, r4]
 8005770:	7b1c      	ldrb	r4, [r3, #12]
 8005772:	7b5e      	ldrb	r6, [r3, #13]
 8005774:	0236      	lsls	r6, r6, #8
 8005776:	19a4      	adds	r4, r4, r6
 8005778:	7b9e      	ldrb	r6, [r3, #14]
 800577a:	0436      	lsls	r6, r6, #16
 800577c:	19a4      	adds	r4, r4, r6
 800577e:	7bde      	ldrb	r6, [r3, #15]
 8005780:	0636      	lsls	r6, r6, #24
 8005782:	19a4      	adds	r4, r4, r6
 8005784:	6114      	str	r4, [r2, #16]
 8005786:	e7ae      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 8005788:	1d09      	adds	r1, r1, #4
 800578a:	b2e4      	uxtb	r4, r4
 800578c:	2c01      	cmp	r4, #1
 800578e:	d110      	bne.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005790:	2410      	movs	r4, #16
 8005792:	432c      	orrs	r4, r5
 8005794:	2520      	movs	r5, #32
 8005796:	5554      	strb	r4, [r2, r5]
 8005798:	1859      	adds	r1, r3, r1
 800579a:	780b      	ldrb	r3, [r1, #0]
 800579c:	784c      	ldrb	r4, [r1, #1]
 800579e:	0224      	lsls	r4, r4, #8
 80057a0:	191b      	adds	r3, r3, r4
 80057a2:	788c      	ldrb	r4, [r1, #2]
 80057a4:	0424      	lsls	r4, r4, #16
 80057a6:	191b      	adds	r3, r3, r4
 80057a8:	78c9      	ldrb	r1, [r1, #3]
 80057aa:	0609      	lsls	r1, r1, #24
 80057ac:	1859      	adds	r1, r3, r1
 80057ae:	61d1      	str	r1, [r2, #28]
 80057b0:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}
 80057b2:	2002      	movs	r0, #2
 80057b4:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}

080057b6 <PE_SVDM_CheckSVIDs>:
 80057b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057b8:	4b34      	ldr	r3, [pc, #208]	@ (800588c <.text_31>)
 80057ba:	0080      	lsls	r0, r0, #2
 80057bc:	5818      	ldr	r0, [r3, r0]
 80057be:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 80057c0:	0440      	lsls	r0, r0, #17
 80057c2:	0f40      	lsrs	r0, r0, #29
 80057c4:	1e46      	subs	r6, r0, #1
 80057c6:	b2f6      	uxtb	r6, r6
 80057c8:	2000      	movs	r0, #0
 80057ca:	2500      	movs	r5, #0
 80057cc:	7610      	strb	r0, [r2, #24]
 80057ce:	7650      	strb	r0, [r2, #25]
 80057d0:	000b      	movs	r3, r1
 80057d2:	0014      	movs	r4, r2
 80057d4:	0031      	movs	r1, r6
 80057d6:	5c1a      	ldrb	r2, [r3, r0]
 80057d8:	1c5e      	adds	r6, r3, #1
 80057da:	5c36      	ldrb	r6, [r6, r0]
 80057dc:	0236      	lsls	r6, r6, #8
 80057de:	1992      	adds	r2, r2, r6
 80057e0:	7e26      	ldrb	r6, [r4, #24]
 80057e2:	0076      	lsls	r6, r6, #1
 80057e4:	53a2      	strh	r2, [r4, r6]
 80057e6:	7e26      	ldrb	r6, [r4, #24]
 80057e8:	2201      	movs	r2, #1
 80057ea:	0077      	lsls	r7, r6, #1
 80057ec:	5be7      	ldrh	r7, [r4, r7]
 80057ee:	2f00      	cmp	r7, #0
 80057f0:	d002      	beq.n	80057f8 <PE_SVDM_CheckSVIDs+0x42>
 80057f2:	1c76      	adds	r6, r6, #1
 80057f4:	7626      	strb	r6, [r4, #24]
 80057f6:	e001      	b.n	80057fc <PE_SVDM_CheckSVIDs+0x46>
 80057f8:	2501      	movs	r5, #1
 80057fa:	7662      	strb	r2, [r4, #25]
 80057fc:	1c80      	adds	r0, r0, #2
 80057fe:	b2c0      	uxtb	r0, r0
 8005800:	5c1e      	ldrb	r6, [r3, r0]
 8005802:	1c5f      	adds	r7, r3, #1
 8005804:	5c3f      	ldrb	r7, [r7, r0]
 8005806:	023f      	lsls	r7, r7, #8
 8005808:	19f6      	adds	r6, r6, r7
 800580a:	7e27      	ldrb	r7, [r4, #24]
 800580c:	007f      	lsls	r7, r7, #1
 800580e:	53e6      	strh	r6, [r4, r7]
 8005810:	7e26      	ldrb	r6, [r4, #24]
 8005812:	0077      	lsls	r7, r6, #1
 8005814:	5be7      	ldrh	r7, [r4, r7]
 8005816:	2f00      	cmp	r7, #0
 8005818:	d002      	beq.n	8005820 <PE_SVDM_CheckSVIDs+0x6a>
 800581a:	1c76      	adds	r6, r6, #1
 800581c:	7626      	strb	r6, [r4, #24]
 800581e:	e001      	b.n	8005824 <PE_SVDM_CheckSVIDs+0x6e>
 8005820:	2501      	movs	r5, #1
 8005822:	7662      	strb	r2, [r4, #25]
 8005824:	1c80      	adds	r0, r0, #2
 8005826:	b2c0      	uxtb	r0, r0
 8005828:	008a      	lsls	r2, r1, #2
 800582a:	4290      	cmp	r0, r2
 800582c:	d201      	bcs.n	8005832 <PE_SVDM_CheckSVIDs+0x7c>
 800582e:	002a      	movs	r2, r5
 8005830:	d0d1      	beq.n	80057d6 <PE_SVDM_CheckSVIDs+0x20>
 8005832:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005834 <.text_27>:
 8005834:	ffff7fff 	.word	0xffff7fff

08005838 <PE_SVDM_CheckModes>:
 8005838:	b530      	push	{r4, r5, lr}
 800583a:	4c14      	ldr	r4, [pc, #80]	@ (800588c <.text_31>)
 800583c:	0080      	lsls	r0, r0, #2
 800583e:	5820      	ldr	r0, [r4, r0]
 8005840:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 8005842:	0440      	lsls	r0, r0, #17
 8005844:	0f40      	lsrs	r0, r0, #29
 8005846:	1e40      	subs	r0, r0, #1
 8005848:	b2c0      	uxtb	r0, r0
 800584a:	2400      	movs	r4, #0
 800584c:	8399      	strh	r1, [r3, #28]
 800584e:	601c      	str	r4, [r3, #0]
 8005850:	5d11      	ldrb	r1, [r2, r4]
 8005852:	1915      	adds	r5, r2, r4
 8005854:	786d      	ldrb	r5, [r5, #1]
 8005856:	022d      	lsls	r5, r5, #8
 8005858:	1949      	adds	r1, r1, r5
 800585a:	1915      	adds	r5, r2, r4
 800585c:	78ad      	ldrb	r5, [r5, #2]
 800585e:	042d      	lsls	r5, r5, #16
 8005860:	1949      	adds	r1, r1, r5
 8005862:	1915      	adds	r5, r2, r4
 8005864:	78ed      	ldrb	r5, [r5, #3]
 8005866:	062d      	lsls	r5, r5, #24
 8005868:	1949      	adds	r1, r1, r5
 800586a:	681d      	ldr	r5, [r3, #0]
 800586c:	00ad      	lsls	r5, r5, #2
 800586e:	195d      	adds	r5, r3, r5
 8005870:	6069      	str	r1, [r5, #4]
 8005872:	6819      	ldr	r1, [r3, #0]
 8005874:	1c49      	adds	r1, r1, #1
 8005876:	6019      	str	r1, [r3, #0]
 8005878:	1d24      	adds	r4, r4, #4
 800587a:	b2e4      	uxtb	r4, r4
 800587c:	0081      	lsls	r1, r0, #2
 800587e:	428c      	cmp	r4, r1
 8005880:	d3e6      	bcc.n	8005850 <PE_SVDM_CheckModes+0x18>
 8005882:	bd30      	pop	{r4, r5, pc}

08005884 <.text_29>:
 8005884:	000004ac 	.word	0x000004ac

08005888 <.text_30>:
 8005888:	00000494 	.word	0x00000494

0800588c <.text_31>:
 800588c:	2000027c 	.word	0x2000027c

08005890 <USBPD_PRL_TimerCounter>:
 8005890:	4954      	ldr	r1, [pc, #336]	@ (80059e4 <.text_15>)
 8005892:	0080      	lsls	r0, r0, #2
 8005894:	1808      	adds	r0, r1, r0
 8005896:	6801      	ldr	r1, [r0, #0]
 8005898:	790a      	ldrb	r2, [r1, #4]
 800589a:	2a00      	cmp	r2, #0
 800589c:	d002      	beq.n	80058a4 <USBPD_PRL_TimerCounter+0x14>
 800589e:	790a      	ldrb	r2, [r1, #4]
 80058a0:	1e52      	subs	r2, r2, #1
 80058a2:	710a      	strb	r2, [r1, #4]
 80058a4:	6800      	ldr	r0, [r0, #0]
 80058a6:	7841      	ldrb	r1, [r0, #1]
 80058a8:	2900      	cmp	r1, #0
 80058aa:	d001      	beq.n	80058b0 <USBPD_PRL_TimerCounter+0x20>
 80058ac:	1e49      	subs	r1, r1, #1
 80058ae:	7041      	strb	r1, [r0, #1]
 80058b0:	4770      	bx	lr
	...

080058b4 <USBPD_PRL_Init>:
 80058b4:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 80058b6:	b081      	sub	sp, #4
 80058b8:	0014      	movs	r4, r2
 80058ba:	001d      	movs	r5, r3
 80058bc:	2616      	movs	r6, #22
 80058be:	209c      	movs	r0, #156	@ 0x9c
 80058c0:	0040      	lsls	r0, r0, #1
 80058c2:	f01a fa3b 	bl	801fd3c <malloc>
 80058c6:	0007      	movs	r7, r0
 80058c8:	d01e      	beq.n	8005908 <USBPD_PRL_Init+0x54>
 80058ca:	9e02      	ldr	r6, [sp, #8]
 80058cc:	219c      	movs	r1, #156	@ 0x9c
 80058ce:	0049      	lsls	r1, r1, #1
 80058d0:	f01a fb4b 	bl	801ff6a <__aeabi_memclr>
 80058d4:	220f      	movs	r2, #15
 80058d6:	2103      	movs	r1, #3
 80058d8:	1db8      	adds	r0, r7, #6
 80058da:	f01a fb3f 	bl	801ff5c <__aeabi_memset>
 80058de:	4841      	ldr	r0, [pc, #260]	@ (80059e4 <.text_15>)
 80058e0:	4669      	mov	r1, sp
 80058e2:	7909      	ldrb	r1, [r1, #4]
 80058e4:	0089      	lsls	r1, r1, #2
 80058e6:	5047      	str	r7, [r0, r1]
 80058e8:	62bc      	str	r4, [r7, #40]	@ 0x28
 80058ea:	62fd      	str	r5, [r7, #44]	@ 0x2c
 80058ec:	2001      	movs	r0, #1
 80058ee:	9000      	str	r0, [sp, #0]
 80058f0:	6870      	ldr	r0, [r6, #4]
 80058f2:	0743      	lsls	r3, r0, #29
 80058f4:	0fdb      	lsrs	r3, r3, #31
 80058f6:	003a      	movs	r2, r7
 80058f8:	3230      	adds	r2, #48	@ 0x30
 80058fa:	bf00      	nop
 80058fc:	a103      	add	r1, pc, #12	@ (adr r1, 800590c <USBPD_PRL_Init::PRL_PhyCallbacks>)
 80058fe:	4668      	mov	r0, sp
 8005900:	7900      	ldrb	r0, [r0, #4]
 8005902:	f011 fc11 	bl	8017128 <USBPD_PHY_Init>
 8005906:	0006      	movs	r6, r0
 8005908:	0030      	movs	r0, r6
 800590a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800590c <USBPD_PRL_Init::PRL_PhyCallbacks>:
 800590c:	5f45 0800 629d 0800 62f7 0800 6311 0800     E_...b...b...c..
 800591c:	6319 0800 5a05 0800                         .c...Z..

08005924 <USBPD_PRL_GetMemoryConsumption>:
 8005924:	20ea      	movs	r0, #234	@ 0xea
 8005926:	0080      	lsls	r0, r0, #2
 8005928:	4770      	bx	lr

0800592a <USBPD_PRL_SetHeader>:
 800592a:	b530      	push	{r4, r5, lr}
 800592c:	4c2d      	ldr	r4, [pc, #180]	@ (80059e4 <.text_15>)
 800592e:	0080      	lsls	r0, r0, #2
 8005930:	5820      	ldr	r0, [r4, r0]
 8005932:	8a44      	ldrh	r4, [r0, #18]
 8005934:	4d2c      	ldr	r5, [pc, #176]	@ (80059e8 <.text_16>)
 8005936:	4025      	ands	r5, r4
 8005938:	0209      	lsls	r1, r1, #8
 800593a:	2480      	movs	r4, #128	@ 0x80
 800593c:	0064      	lsls	r4, r4, #1
 800593e:	4021      	ands	r1, r4
 8005940:	4329      	orrs	r1, r5
 8005942:	8241      	strh	r1, [r0, #18]
 8005944:	4c29      	ldr	r4, [pc, #164]	@ (80059ec <.text_17>)
 8005946:	400c      	ands	r4, r1
 8005948:	0151      	lsls	r1, r2, #5
 800594a:	2220      	movs	r2, #32
 800594c:	4011      	ands	r1, r2
 800594e:	4321      	orrs	r1, r4
 8005950:	8241      	strh	r1, [r0, #18]
 8005952:	4a27      	ldr	r2, [pc, #156]	@ (80059f0 <.text_18>)
 8005954:	400a      	ands	r2, r1
 8005956:	0199      	lsls	r1, r3, #6
 8005958:	23c0      	movs	r3, #192	@ 0xc0
 800595a:	400b      	ands	r3, r1
 800595c:	4313      	orrs	r3, r2
 800595e:	8243      	strh	r3, [r0, #18]
 8005960:	bd30      	pop	{r4, r5, pc}

08005962 <USBPD_PRL_SetHeaderPowerRole>:
 8005962:	4a20      	ldr	r2, [pc, #128]	@ (80059e4 <.text_15>)
 8005964:	0080      	lsls	r0, r0, #2
 8005966:	5810      	ldr	r0, [r2, r0]
 8005968:	8a42      	ldrh	r2, [r0, #18]
 800596a:	4b1f      	ldr	r3, [pc, #124]	@ (80059e8 <.text_16>)
 800596c:	4013      	ands	r3, r2
 800596e:	0209      	lsls	r1, r1, #8
 8005970:	2280      	movs	r2, #128	@ 0x80
 8005972:	0052      	lsls	r2, r2, #1
 8005974:	e007      	b.n	8005986 <.text_10>

08005976 <USBPD_PRL_SetHeaderDataRole>:
 8005976:	4a1b      	ldr	r2, [pc, #108]	@ (80059e4 <.text_15>)
 8005978:	0080      	lsls	r0, r0, #2
 800597a:	5810      	ldr	r0, [r2, r0]
 800597c:	8a42      	ldrh	r2, [r0, #18]
 800597e:	4b1b      	ldr	r3, [pc, #108]	@ (80059ec <.text_17>)
 8005980:	4013      	ands	r3, r2
 8005982:	0149      	lsls	r1, r1, #5
 8005984:	2220      	movs	r2, #32

08005986 <.text_10>:
 8005986:	4011      	ands	r1, r2
 8005988:	4319      	orrs	r1, r3
 800598a:	8241      	strh	r1, [r0, #18]
 800598c:	4770      	bx	lr

0800598e <USBPD_PRL_SetHeaderSpecification>:
 800598e:	4a15      	ldr	r2, [pc, #84]	@ (80059e4 <.text_15>)
 8005990:	0080      	lsls	r0, r0, #2
 8005992:	5810      	ldr	r0, [r2, r0]
 8005994:	8a42      	ldrh	r2, [r0, #18]
 8005996:	4b16      	ldr	r3, [pc, #88]	@ (80059f0 <.text_18>)
 8005998:	4013      	ands	r3, r2
 800599a:	0189      	lsls	r1, r1, #6
 800599c:	22c0      	movs	r2, #192	@ 0xc0
 800599e:	400a      	ands	r2, r1
 80059a0:	431a      	orrs	r2, r3
 80059a2:	8242      	strh	r2, [r0, #18]
 80059a4:	4770      	bx	lr

080059a6 <USBPD_PRL_CBL_SetHeaderSpecification>:
 80059a6:	4a0f      	ldr	r2, [pc, #60]	@ (80059e4 <.text_15>)
 80059a8:	0080      	lsls	r0, r0, #2
 80059aa:	5810      	ldr	r0, [r2, r0]
 80059ac:	018a      	lsls	r2, r1, #6
 80059ae:	21c0      	movs	r1, #192	@ 0xc0
 80059b0:	4011      	ands	r1, r2
 80059b2:	4a0f      	ldr	r2, [pc, #60]	@ (80059f0 <.text_18>)
 80059b4:	8a83      	ldrh	r3, [r0, #20]
 80059b6:	4013      	ands	r3, r2
 80059b8:	430b      	orrs	r3, r1
 80059ba:	8283      	strh	r3, [r0, #20]
 80059bc:	8ac3      	ldrh	r3, [r0, #22]
 80059be:	401a      	ands	r2, r3
 80059c0:	4311      	orrs	r1, r2
 80059c2:	82c1      	strh	r1, [r0, #22]
 80059c4:	4770      	bx	lr

080059c6 <USBPD_PRL_SRCSetSinkNG>:
 80059c6:	b580      	push	{r7, lr}
 80059c8:	f011 fca3 	bl	8017312 <USBPD_PHY_SetResistor_SinkTxNG>
 80059cc:	bd01      	pop	{r0, pc}

080059ce <USBPD_PRL_SRCReleaseSinkNG>:
 80059ce:	b510      	push	{r4, lr}
 80059d0:	0004      	movs	r4, r0
 80059d2:	f011 fcad 	bl	8017330 <USBPD_PHY_SetResistor_SinkTxOK>
 80059d6:	2000      	movs	r0, #0
 80059d8:	4902      	ldr	r1, [pc, #8]	@ (80059e4 <.text_15>)
 80059da:	00a2      	lsls	r2, r4, #2
 80059dc:	5889      	ldr	r1, [r1, r2]
 80059de:	7148      	strb	r0, [r1, #5]
 80059e0:	bd10      	pop	{r4, pc}
	...

080059e4 <.text_15>:
 80059e4:	20000288 	.word	0x20000288

080059e8 <.text_16>:
 80059e8:	0000feff 	.word	0x0000feff

080059ec <.text_17>:
 80059ec:	0000ffdf 	.word	0x0000ffdf

080059f0 <.text_18>:
 80059f0:	0000ff3f 	.word	0x0000ff3f

080059f4 <USBPD_PRL_IsResistor_SinkTxOK>:
 80059f4:	b580      	push	{r7, lr}
 80059f6:	f011 fcc1 	bl	801737c <USBPD_PHY_IsResistor_SinkTxOk>
 80059fa:	bd02      	pop	{r1, pc}

080059fc <USBPD_PRL_FastRoleSwapSignalling>:
 80059fc:	b580      	push	{r7, lr}
 80059fe:	f011 fccd 	bl	801739c <USBPD_PHY_FastRoleSwapSignalling>
 8005a02:	bd01      	pop	{r0, pc}

08005a04 <PRL_FastRoleSwapReception>:
 8005a04:	b580      	push	{r7, lr}
 8005a06:	f7fb fa4d 	bl	8000ea4 <PE_PRL_FastRoleSwapReception>
 8005a0a:	bd01      	pop	{r0, pc}

08005a0c <USBPD_PRL_SOPCapability>:
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	f011 fc9f 	bl	8017350 <USBPD_PHY_SOPSupported>
 8005a12:	bd01      	pop	{r0, pc}

08005a14 <USBPD_PRL_SendMessage>:
 8005a14:	b5f5      	push	{r0, r2, r4, r5, r6, r7, lr}
 8005a16:	b087      	sub	sp, #28
 8005a18:	2503      	movs	r5, #3
 8005a1a:	4668      	mov	r0, sp
 8005a1c:	7f00      	ldrb	r0, [r0, #28]
 8005a1e:	9005      	str	r0, [sp, #20]
 8005a20:	48ca      	ldr	r0, [pc, #808]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005a22:	9a05      	ldr	r2, [sp, #20]
 8005a24:	0092      	lsls	r2, r2, #2
 8005a26:	1880      	adds	r0, r0, r2
 8005a28:	9000      	str	r0, [sp, #0]
 8005a2a:	6800      	ldr	r0, [r0, #0]
 8005a2c:	0004      	movs	r4, r0
 8005a2e:	7962      	ldrb	r2, [r4, #5]
 8005a30:	2a00      	cmp	r2, #0
 8005a32:	d004      	beq.n	8005a3e <USBPD_PRL_SendMessage+0x2a>
 8005a34:	7a62      	ldrb	r2, [r4, #9]
 8005a36:	2a00      	cmp	r2, #0
 8005a38:	d101      	bne.n	8005a3e <USBPD_PRL_SendMessage+0x2a>
 8005a3a:	220f      	movs	r2, #15
 8005a3c:	7142      	strb	r2, [r0, #5]
 8005a3e:	466a      	mov	r2, sp
 8005a40:	7111      	strb	r1, [r2, #4]
 8005a42:	4669      	mov	r1, sp
 8005a44:	7909      	ldrb	r1, [r1, #4]
 8005a46:	9104      	str	r1, [sp, #16]
 8005a48:	1861      	adds	r1, r4, r1
 8005a4a:	9a05      	ldr	r2, [sp, #20]
 8005a4c:	0052      	lsls	r2, r2, #1
 8005a4e:	1c52      	adds	r2, r2, #1
 8005a50:	466e      	mov	r6, sp
 8005a52:	7172      	strb	r2, [r6, #5]
 8005a54:	9a04      	ldr	r2, [sp, #16]
 8005a56:	0052      	lsls	r2, r2, #1
 8005a58:	9203      	str	r2, [sp, #12]
 8005a5a:	2600      	movs	r6, #0
 8005a5c:	9302      	str	r3, [sp, #8]
 8005a5e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005a60:	7963      	ldrb	r3, [r4, #5]
 8005a62:	2b10      	cmp	r3, #16
 8005a64:	d900      	bls.n	8005a68 <USBPD_PRL_SendMessage+0x54>
 8005a66:	e1f6      	b.n	8005e56 <USBPD_PRL_SendMessage+0x442>
 8005a68:	a701      	add	r7, pc, #4	@ (adr r7, 8005a70 <USBPD_PRL_SendMessage+0x5c>)
 8005a6a:	005b      	lsls	r3, r3, #1
 8005a6c:	5aff      	ldrh	r7, [r7, r3]
 8005a6e:	44bf      	add	pc, r7
 8005a70:	00480020 	.word	0x00480020
 8005a74:	03e4005e 	.word	0x03e4005e
 8005a78:	00a8006a 	.word	0x00a8006a
 8005a7c:	015a0086 	.word	0x015a0086
 8005a80:	03e403e4 	.word	0x03e403e4
 8005a84:	030802de 	.word	0x030802de
 8005a88:	03560334 	.word	0x03560334
 8005a8c:	03de03e4 	.word	0x03de03e4
 8005a90:	03a6      	.short	0x03a6
 8005a92:	f3ef 8710 	mrs	r7, PRIMASK
 8005a96:	b672      	cpsid	i
 8005a98:	4668      	mov	r0, sp
 8005a9a:	7f00      	ldrb	r0, [r0, #28]
 8005a9c:	f7fb f8b4 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	d105      	bne.n	8005ab0 <USBPD_PRL_SendMessage+0x9c>
 8005aa4:	7aa0      	ldrb	r0, [r4, #10]
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d102      	bne.n	8005ab0 <USBPD_PRL_SendMessage+0x9c>
 8005aaa:	20ff      	movs	r0, #255	@ 0xff
 8005aac:	7260      	strb	r0, [r4, #9]
 8005aae:	e000      	b.n	8005ab2 <USBPD_PRL_SendMessage+0x9e>
 8005ab0:	7266      	strb	r6, [r4, #9]
 8005ab2:	f387 8810 	msr	PRIMASK, r7
 8005ab6:	2006      	movs	r0, #6
 8005ab8:	e1a0      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005aba:	4668      	mov	r0, sp
 8005abc:	7f00      	ldrb	r0, [r0, #28]
 8005abe:	f011 fc28 	bl	8017312 <USBPD_PHY_SetResistor_SinkTxNG>
 8005ac2:	2002      	movs	r0, #2
 8005ac4:	9900      	ldr	r1, [sp, #0]
 8005ac6:	6809      	ldr	r1, [r1, #0]
 8005ac8:	7148      	strb	r0, [r1, #5]
 8005aca:	2013      	movs	r0, #19
 8005acc:	7060      	strb	r0, [r4, #1]
 8005ace:	e1c4      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005ad0:	2a01      	cmp	r2, #1
 8005ad2:	d10f      	bne.n	8005af4 <USBPD_PRL_SendMessage+0xe0>
 8005ad4:	7861      	ldrb	r1, [r4, #1]
 8005ad6:	2900      	cmp	r1, #0
 8005ad8:	d10a      	bne.n	8005af0 <USBPD_PRL_SendMessage+0xdc>
 8005ada:	e01c      	b.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005adc:	2a02      	cmp	r2, #2
 8005ade:	d109      	bne.n	8005af4 <USBPD_PRL_SendMessage+0xe0>
 8005ae0:	4668      	mov	r0, sp
 8005ae2:	7f00      	ldrb	r0, [r0, #28]
 8005ae4:	f011 fc4a 	bl	801737c <USBPD_PHY_IsResistor_SinkTxOk>
 8005ae8:	2801      	cmp	r0, #1
 8005aea:	d101      	bne.n	8005af0 <USBPD_PRL_SendMessage+0xdc>
 8005aec:	2005      	movs	r0, #5
 8005aee:	e185      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005af0:	2509      	movs	r5, #9
 8005af2:	e1b2      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005af4:	2106      	movs	r1, #6
 8005af6:	e154      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005af8:	9903      	ldr	r1, [sp, #12]
 8005afa:	1861      	adds	r1, r4, r1
 8005afc:	8a49      	ldrh	r1, [r1, #18]
 8005afe:	0609      	lsls	r1, r1, #24
 8005b00:	0f89      	lsrs	r1, r1, #30
 8005b02:	2902      	cmp	r1, #2
 8005b04:	d107      	bne.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005b06:	2a01      	cmp	r2, #1
 8005b08:	d101      	bne.n	8005b0e <USBPD_PRL_SendMessage+0xfa>
 8005b0a:	7142      	strb	r2, [r0, #5]
 8005b0c:	e1a5      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005b0e:	2a02      	cmp	r2, #2
 8005b10:	d101      	bne.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005b12:	2104      	movs	r1, #4
 8005b14:	e145      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005b16:	2105      	movs	r1, #5
 8005b18:	e143      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005b1a:	9803      	ldr	r0, [sp, #12]
 8005b1c:	1820      	adds	r0, r4, r0
 8005b1e:	8a43      	ldrh	r3, [r0, #18]
 8005b20:	4acf      	ldr	r2, [pc, #828]	@ (8005e60 <.text_24>)
 8005b22:	401a      	ands	r2, r3
 8005b24:	ab08      	add	r3, sp, #32
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	06db      	lsls	r3, r3, #27
 8005b2a:	0edb      	lsrs	r3, r3, #27
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	8243      	strh	r3, [r0, #18]
 8005b30:	045a      	lsls	r2, r3, #17
 8005b32:	0c52      	lsrs	r2, r2, #17
 8005b34:	ab08      	add	r3, sp, #32
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	09db      	lsrs	r3, r3, #7
 8005b3a:	03db      	lsls	r3, r3, #15
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	8243      	strh	r3, [r0, #18]
 8005b40:	70a6      	strb	r6, [r4, #2]
 8005b42:	8a43      	ldrh	r3, [r0, #18]
 8005b44:	0bda      	lsrs	r2, r3, #15
 8005b46:	d023      	beq.n	8005b90 <USBPD_PRL_SendMessage+0x17c>
 8005b48:	9a02      	ldr	r2, [sp, #8]
 8005b4a:	7892      	ldrb	r2, [r2, #2]
 8005b4c:	9b02      	ldr	r3, [sp, #8]
 8005b4e:	78db      	ldrb	r3, [r3, #3]
 8005b50:	021b      	lsls	r3, r3, #8
 8005b52:	18d2      	adds	r2, r2, r3
 8005b54:	83a2      	strh	r2, [r4, #28]
 8005b56:	8ba2      	ldrh	r2, [r4, #28]
 8005b58:	0a93      	lsrs	r3, r2, #10
 8005b5a:	07db      	lsls	r3, r3, #31
 8005b5c:	d40f      	bmi.n	8005b7e <USBPD_PRL_SendMessage+0x16a>
 8005b5e:	0ad2      	lsrs	r2, r2, #11
 8005b60:	0712      	lsls	r2, r2, #28
 8005b62:	d122      	bne.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b64:	466a      	mov	r2, sp
 8005b66:	8f12      	ldrh	r2, [r2, #56]	@ 0x38
 8005b68:	1f12      	subs	r2, r2, #4
 8005b6a:	8462      	strh	r2, [r4, #34]	@ 0x22
 8005b6c:	05d2      	lsls	r2, r2, #23
 8005b6e:	0dd2      	lsrs	r2, r2, #23
 8005b70:	8ba3      	ldrh	r3, [r4, #28]
 8005b72:	27fe      	movs	r7, #254	@ 0xfe
 8005b74:	023f      	lsls	r7, r7, #8
 8005b76:	401f      	ands	r7, r3
 8005b78:	433a      	orrs	r2, r7
 8005b7a:	83a2      	strh	r2, [r4, #28]
 8005b7c:	e015      	b.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b7e:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005b80:	8a42      	ldrh	r2, [r0, #18]
 8005b82:	4bb8      	ldr	r3, [pc, #736]	@ (8005e64 <.text_25>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	2280      	movs	r2, #128	@ 0x80
 8005b88:	0152      	lsls	r2, r2, #5
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	8242      	strh	r2, [r0, #18]
 8005b8e:	e00c      	b.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b90:	4ab4      	ldr	r2, [pc, #720]	@ (8005e64 <.text_25>)
 8005b92:	401a      	ands	r2, r3
 8005b94:	466b      	mov	r3, sp
 8005b96:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8005b98:	1e9b      	subs	r3, r3, #2
 8005b9a:	089b      	lsrs	r3, r3, #2
 8005b9c:	031b      	lsls	r3, r3, #12
 8005b9e:	27e0      	movs	r7, #224	@ 0xe0
 8005ba0:	01ff      	lsls	r7, r7, #7
 8005ba2:	401f      	ands	r7, r3
 8005ba4:	4317      	orrs	r7, r2
 8005ba6:	8247      	strh	r7, [r0, #18]
 8005ba8:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005baa:	aa08      	add	r2, sp, #32
 8005bac:	7812      	ldrb	r2, [r2, #0]
 8005bae:	2a0d      	cmp	r2, #13
 8005bb0:	d10a      	bne.n	8005bc8 <USBPD_PRL_SendMessage+0x1b4>
 8005bb2:	8a40      	ldrh	r0, [r0, #18]
 8005bb4:	22f0      	movs	r2, #240	@ 0xf0
 8005bb6:	0212      	lsls	r2, r2, #8
 8005bb8:	4002      	ands	r2, r0
 8005bba:	d105      	bne.n	8005bc8 <USBPD_PRL_SendMessage+0x1b4>
 8005bbc:	72ce      	strb	r6, [r1, #11]
 8005bbe:	220f      	movs	r2, #15
 8005bc0:	2103      	movs	r1, #3
 8005bc2:	1da0      	adds	r0, r4, #6
 8005bc4:	f01a f9ca 	bl	801ff5c <__aeabi_memset>
 8005bc8:	2007      	movs	r0, #7
 8005bca:	e117      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005bcc:	4669      	mov	r1, sp
 8005bce:	8f0c      	ldrh	r4, [r1, #56]	@ 0x38
 8005bd0:	9903      	ldr	r1, [sp, #12]
 8005bd2:	1841      	adds	r1, r0, r1
 8005bd4:	4a5d      	ldr	r2, [pc, #372]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005bd6:	466b      	mov	r3, sp
 8005bd8:	7f1b      	ldrb	r3, [r3, #28]
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	58d2      	ldr	r2, [r2, r3]
 8005bde:	466b      	mov	r3, sp
 8005be0:	791b      	ldrb	r3, [r3, #4]
 8005be2:	005b      	lsls	r3, r3, #1
 8005be4:	18d2      	adds	r2, r2, r3
 8005be6:	8a52      	ldrh	r2, [r2, #18]
 8005be8:	0bd3      	lsrs	r3, r2, #15
 8005bea:	d074      	beq.n	8005cd6 <USBPD_PRL_SendMessage+0x2c2>
 8005bec:	8b83      	ldrh	r3, [r0, #28]
 8005bee:	0a9b      	lsrs	r3, r3, #10
 8005bf0:	07db      	lsls	r3, r3, #31
 8005bf2:	d465      	bmi.n	8005cc0 <USBPD_PRL_SendMessage+0x2ac>
 8005bf4:	4b55      	ldr	r3, [pc, #340]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005bf6:	466f      	mov	r7, sp
 8005bf8:	7f3f      	ldrb	r7, [r7, #28]
 8005bfa:	00bf      	lsls	r7, r7, #2
 8005bfc:	59db      	ldr	r3, [r3, r7]
 8005bfe:	8b9b      	ldrh	r3, [r3, #28]
 8005c00:	8c47      	ldrh	r7, [r0, #34]	@ 0x22
 8005c02:	2f1b      	cmp	r7, #27
 8005c04:	d30a      	bcc.n	8005c1c <USBPD_PRL_SendMessage+0x208>
 8005c06:	0bdf      	lsrs	r7, r3, #15
 8005c08:	d008      	beq.n	8005c1c <USBPD_PRL_SendMessage+0x208>
 8005c0a:	23e0      	movs	r3, #224	@ 0xe0
 8005c0c:	01db      	lsls	r3, r3, #7
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	824b      	strh	r3, [r1, #18]
 8005c12:	8c41      	ldrh	r1, [r0, #34]	@ 0x22
 8005c14:	391a      	subs	r1, #26
 8005c16:	8441      	strh	r1, [r0, #34]	@ 0x22
 8005c18:	241e      	movs	r4, #30
 8005c1a:	e051      	b.n	8005cc0 <USBPD_PRL_SendMessage+0x2ac>
 8005c1c:	0ada      	lsrs	r2, r3, #11
 8005c1e:	0712      	lsls	r2, r2, #28
 8005c20:	d107      	bne.n	8005c32 <USBPD_PRL_SendMessage+0x21e>
 8005c22:	22fe      	movs	r2, #254	@ 0xfe
 8005c24:	0212      	lsls	r2, r2, #8
 8005c26:	401a      	ands	r2, r3
 8005c28:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c2a:	05db      	lsls	r3, r3, #23
 8005c2c:	0ddb      	lsrs	r3, r3, #23
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	8383      	strh	r3, [r0, #28]
 8005c32:	8a4b      	ldrh	r3, [r1, #18]
 8005c34:	4a8b      	ldr	r2, [pc, #556]	@ (8005e64 <.text_25>)
 8005c36:	401a      	ands	r2, r3
 8005c38:	824a      	strh	r2, [r1, #18]
 8005c3a:	8b83      	ldrh	r3, [r0, #28]
 8005c3c:	0bdb      	lsrs	r3, r3, #15
 8005c3e:	d03c      	beq.n	8005cba <USBPD_PRL_SendMessage+0x2a6>
 8005c40:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c42:	1c9b      	adds	r3, r3, #2
 8005c44:	089b      	lsrs	r3, r3, #2
 8005c46:	031b      	lsls	r3, r3, #12
 8005c48:	24e0      	movs	r4, #224	@ 0xe0
 8005c4a:	01e4      	lsls	r4, r4, #7
 8005c4c:	401c      	ands	r4, r3
 8005c4e:	4314      	orrs	r4, r2
 8005c50:	824c      	strh	r4, [r1, #18]
 8005c52:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 8005c54:	1c80      	adds	r0, r0, #2
 8005c56:	0781      	lsls	r1, r0, #30
 8005c58:	0f89      	lsrs	r1, r1, #30
 8005c5a:	d025      	beq.n	8005ca8 <USBPD_PRL_SendMessage+0x294>
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	483b      	ldr	r0, [pc, #236]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005c60:	9b05      	ldr	r3, [sp, #20]
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	18c0      	adds	r0, r0, r3
 8005c66:	9000      	str	r0, [sp, #0]
 8005c68:	9802      	ldr	r0, [sp, #8]
 8005c6a:	9102      	str	r1, [sp, #8]
 8005c6c:	e004      	b.n	8005c78 <USBPD_PRL_SendMessage+0x264>
 8005c6e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8005c70:	1859      	adds	r1, r3, r1
 8005c72:	1841      	adds	r1, r0, r1
 8005c74:	710e      	strb	r6, [r1, #4]
 8005c76:	1c52      	adds	r2, r2, #1
 8005c78:	9900      	ldr	r1, [sp, #0]
 8005c7a:	680b      	ldr	r3, [r1, #0]
 8005c7c:	b2d1      	uxtb	r1, r2
 8005c7e:	2404      	movs	r4, #4
 8005c80:	9f02      	ldr	r7, [sp, #8]
 8005c82:	1be4      	subs	r4, r4, r7
 8005c84:	42a1      	cmp	r1, r4
 8005c86:	d3f2      	bcc.n	8005c6e <USBPD_PRL_SendMessage+0x25a>
 8005c88:	9002      	str	r0, [sp, #8]
 8005c8a:	0018      	movs	r0, r3
 8005c8c:	3012      	adds	r0, #18
 8005c8e:	9903      	ldr	r1, [sp, #12]
 8005c90:	1840      	adds	r0, r0, r1
 8005c92:	8801      	ldrh	r1, [r0, #0]
 8005c94:	4a73      	ldr	r2, [pc, #460]	@ (8005e64 <.text_25>)
 8005c96:	400a      	ands	r2, r1
 8005c98:	0b09      	lsrs	r1, r1, #12
 8005c9a:	1c49      	adds	r1, r1, #1
 8005c9c:	0309      	lsls	r1, r1, #12
 8005c9e:	23e0      	movs	r3, #224	@ 0xe0
 8005ca0:	01db      	lsls	r3, r3, #7
 8005ca2:	400b      	ands	r3, r1
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	8003      	strh	r3, [r0, #0]
 8005ca8:	9800      	ldr	r0, [sp, #0]
 8005caa:	6800      	ldr	r0, [r0, #0]
 8005cac:	3012      	adds	r0, #18
 8005cae:	9903      	ldr	r1, [sp, #12]
 8005cb0:	5a40      	ldrh	r0, [r0, r1]
 8005cb2:	0440      	lsls	r0, r0, #17
 8005cb4:	0f40      	lsrs	r0, r0, #29
 8005cb6:	0084      	lsls	r4, r0, #2
 8005cb8:	1ca4      	adds	r4, r4, #2
 8005cba:	9800      	ldr	r0, [sp, #0]
 8005cbc:	6800      	ldr	r0, [r0, #0]
 8005cbe:	8446      	strh	r6, [r0, #34]	@ 0x22
 8005cc0:	9800      	ldr	r0, [sp, #0]
 8005cc2:	6800      	ldr	r0, [r0, #0]
 8005cc4:	8b80      	ldrh	r0, [r0, #28]
 8005cc6:	9902      	ldr	r1, [sp, #8]
 8005cc8:	7088      	strb	r0, [r1, #2]
 8005cca:	9800      	ldr	r0, [sp, #0]
 8005ccc:	6800      	ldr	r0, [r0, #0]
 8005cce:	8b80      	ldrh	r0, [r0, #28]
 8005cd0:	0a00      	lsrs	r0, r0, #8
 8005cd2:	9902      	ldr	r1, [sp, #8]
 8005cd4:	70c8      	strb	r0, [r1, #3]
 8005cd6:	9800      	ldr	r0, [sp, #0]
 8005cd8:	6802      	ldr	r2, [r0, #0]
 8005cda:	0010      	movs	r0, r2
 8005cdc:	3012      	adds	r0, #18
 8005cde:	9903      	ldr	r1, [sp, #12]
 8005ce0:	1840      	adds	r0, r0, r1
 8005ce2:	8803      	ldrh	r3, [r0, #0]
 8005ce4:	498c      	ldr	r1, [pc, #560]	@ (8005f18 <.text_30>)
 8005ce6:	4019      	ands	r1, r3
 8005ce8:	320b      	adds	r2, #11
 8005cea:	9b04      	ldr	r3, [sp, #16]
 8005cec:	5cd2      	ldrb	r2, [r2, r3]
 8005cee:	0253      	lsls	r3, r2, #9
 8005cf0:	22e0      	movs	r2, #224	@ 0xe0
 8005cf2:	0112      	lsls	r2, r2, #4
 8005cf4:	401a      	ands	r2, r3
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	8002      	strh	r2, [r0, #0]
 8005cfa:	9802      	ldr	r0, [sp, #8]
 8005cfc:	7002      	strb	r2, [r0, #0]
 8005cfe:	9800      	ldr	r0, [sp, #0]
 8005d00:	6800      	ldr	r0, [r0, #0]
 8005d02:	3012      	adds	r0, #18
 8005d04:	9903      	ldr	r1, [sp, #12]
 8005d06:	5a40      	ldrh	r0, [r0, r1]
 8005d08:	0a00      	lsrs	r0, r0, #8
 8005d0a:	9902      	ldr	r1, [sp, #8]
 8005d0c:	7048      	strb	r0, [r1, #1]
 8005d0e:	9800      	ldr	r0, [sp, #0]
 8005d10:	6800      	ldr	r0, [r0, #0]
 8005d12:	81c4      	strh	r4, [r0, #14]
 8005d14:	210a      	movs	r1, #10
 8005d16:	7141      	strb	r1, [r0, #5]
 8005d18:	2102      	movs	r1, #2
 8005d1a:	7401      	strb	r1, [r0, #16]
 8005d1c:	b2a0      	uxth	r0, r4
 8005d1e:	9000      	str	r0, [sp, #0]
 8005d20:	9b02      	ldr	r3, [sp, #8]
 8005d22:	4668      	mov	r0, sp
 8005d24:	7902      	ldrb	r2, [r0, #4]
 8005d26:	7f01      	ldrb	r1, [r0, #28]
 8005d28:	2002      	movs	r0, #2
 8005d2a:	4e7c      	ldr	r6, [pc, #496]	@ (8005f1c <.text_31>)
 8005d2c:	6836      	ldr	r6, [r6, #0]
 8005d2e:	47b0      	blx	r6
 8005d30:	497b      	ldr	r1, [pc, #492]	@ (8005f20 <.text_32>)
 8005d32:	4668      	mov	r0, sp
 8005d34:	7940      	ldrb	r0, [r0, #5]
 8005d36:	f012 fe95 	bl	8018a64 <USBPD_TIM_Start>
 8005d3a:	b2a3      	uxth	r3, r4
 8005d3c:	9a02      	ldr	r2, [sp, #8]
 8005d3e:	4668      	mov	r0, sp
 8005d40:	7901      	ldrb	r1, [r0, #4]
 8005d42:	7f00      	ldrb	r0, [r0, #28]
 8005d44:	f011 fa9f 	bl	8017286 <USBPD_PHY_SendMessage>
 8005d48:	e087      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005d4a:	bf00      	nop
 8005d4c:	20000288 	.word	0x20000288
 8005d50:	f3ef 8410 	mrs	r4, PRIMASK
 8005d54:	b672      	cpsid	i
 8005d56:	9800      	ldr	r0, [sp, #0]
 8005d58:	6800      	ldr	r0, [r0, #0]
 8005d5a:	7940      	ldrb	r0, [r0, #5]
 8005d5c:	280a      	cmp	r0, #10
 8005d5e:	d109      	bne.n	8005d74 <USBPD_PRL_SendMessage+0x360>
 8005d60:	4668      	mov	r0, sp
 8005d62:	7940      	ldrb	r0, [r0, #5]
 8005d64:	f012 feec 	bl	8018b40 <USBPD_TIM_IsExpired>
 8005d68:	2801      	cmp	r0, #1
 8005d6a:	d103      	bne.n	8005d74 <USBPD_PRL_SendMessage+0x360>
 8005d6c:	200d      	movs	r0, #13
 8005d6e:	9900      	ldr	r1, [sp, #0]
 8005d70:	6809      	ldr	r1, [r1, #0]
 8005d72:	7148      	strb	r0, [r1, #5]
 8005d74:	f384 8810 	msr	PRIMASK, r4
 8005d78:	e06f      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005d7a:	7aca      	ldrb	r2, [r1, #11]
 8005d7c:	8b67      	ldrh	r7, [r4, #26]
 8005d7e:	053f      	lsls	r7, r7, #20
 8005d80:	0f7f      	lsrs	r7, r7, #29
 8005d82:	42ba      	cmp	r2, r7
 8005d84:	d10c      	bne.n	8005da0 <USBPD_PRL_SendMessage+0x38c>
 8005d86:	7ea3      	ldrb	r3, [r4, #26]
 8005d88:	06db      	lsls	r3, r3, #27
 8005d8a:	0edb      	lsrs	r3, r3, #27
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d107      	bne.n	8005da0 <USBPD_PRL_SendMessage+0x38c>
 8005d90:	1c52      	adds	r2, r2, #1
 8005d92:	0750      	lsls	r0, r2, #29
 8005d94:	0f40      	lsrs	r0, r0, #29
 8005d96:	72c8      	strb	r0, [r1, #11]
 8005d98:	9800      	ldr	r0, [sp, #0]
 8005d9a:	6800      	ldr	r0, [r0, #0]
 8005d9c:	7146      	strb	r6, [r0, #5]
 8005d9e:	e011      	b.n	8005dc4 <USBPD_PRL_SendMessage+0x3b0>
 8005da0:	210d      	movs	r1, #13
 8005da2:	7141      	strb	r1, [r0, #5]
 8005da4:	e059      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005da6:	7ac8      	ldrb	r0, [r1, #11]
 8005da8:	1c40      	adds	r0, r0, #1
 8005daa:	0740      	lsls	r0, r0, #29
 8005dac:	0f40      	lsrs	r0, r0, #29
 8005dae:	72c8      	strb	r0, [r1, #11]
 8005db0:	9800      	ldr	r0, [sp, #0]
 8005db2:	6800      	ldr	r0, [r0, #0]
 8005db4:	7146      	strb	r6, [r0, #5]
 8005db6:	8ba1      	ldrh	r1, [r4, #28]
 8005db8:	485a      	ldr	r0, [pc, #360]	@ (8005f24 <.text_33>)
 8005dba:	4008      	ands	r0, r1
 8005dbc:	83a0      	strh	r0, [r4, #28]
 8005dbe:	495a      	ldr	r1, [pc, #360]	@ (8005f28 <.text_34>)
 8005dc0:	4001      	ands	r1, r0
 8005dc2:	83a1      	strh	r1, [r4, #28]
 8005dc4:	2505      	movs	r5, #5
 8005dc6:	e048      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005dc8:	78a0      	ldrb	r0, [r4, #2]
 8005dca:	1c40      	adds	r0, r0, #1
 8005dcc:	70a0      	strb	r0, [r4, #2]
 8005dce:	9a03      	ldr	r2, [sp, #12]
 8005dd0:	18a2      	adds	r2, r4, r2
 8005dd2:	8a52      	ldrh	r2, [r2, #18]
 8005dd4:	0613      	lsls	r3, r2, #24
 8005dd6:	0f9b      	lsrs	r3, r3, #30
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <USBPD_PRL_SendMessage+0x3cc>
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e000      	b.n	8005de2 <USBPD_PRL_SendMessage+0x3ce>
 8005de0:	2302      	movs	r3, #2
 8005de2:	0bd2      	lsrs	r2, r2, #15
 8005de4:	d006      	beq.n	8005df4 <USBPD_PRL_SendMessage+0x3e0>
 8005de6:	8ba2      	ldrh	r2, [r4, #28]
 8005de8:	0bd4      	lsrs	r4, r2, #15
 8005dea:	d103      	bne.n	8005df4 <USBPD_PRL_SendMessage+0x3e0>
 8005dec:	05d2      	lsls	r2, r2, #23
 8005dee:	0dd2      	lsrs	r2, r2, #23
 8005df0:	2a1b      	cmp	r2, #27
 8005df2:	d207      	bcs.n	8005e04 <USBPD_PRL_SendMessage+0x3f0>
 8005df4:	b2c0      	uxtb	r0, r0
 8005df6:	4283      	cmp	r3, r0
 8005df8:	d304      	bcc.n	8005e04 <USBPD_PRL_SendMessage+0x3f0>
 8005dfa:	2010      	movs	r0, #16
 8005dfc:	9900      	ldr	r1, [sp, #0]
 8005dfe:	6809      	ldr	r1, [r1, #0]
 8005e00:	7148      	strb	r0, [r1, #5]
 8005e02:	e02a      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e04:	9800      	ldr	r0, [sp, #0]
 8005e06:	6800      	ldr	r0, [r0, #0]
 8005e08:	7146      	strb	r6, [r0, #5]
 8005e0a:	2507      	movs	r5, #7
 8005e0c:	7ac8      	ldrb	r0, [r1, #11]
 8005e0e:	1c40      	adds	r0, r0, #1
 8005e10:	2207      	movs	r2, #7
 8005e12:	4002      	ands	r2, r0
 8005e14:	72ca      	strb	r2, [r1, #11]
 8005e16:	e020      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e18:	210a      	movs	r1, #10
 8005e1a:	7141      	strb	r1, [r0, #5]
 8005e1c:	2002      	movs	r0, #2
 8005e1e:	7420      	strb	r0, [r4, #16]
 8005e20:	493f      	ldr	r1, [pc, #252]	@ (8005f20 <.text_32>)
 8005e22:	4668      	mov	r0, sp
 8005e24:	7940      	ldrb	r0, [r0, #5]
 8005e26:	f012 fe1d 	bl	8018a64 <USBPD_TIM_Start>
 8005e2a:	89e3      	ldrh	r3, [r4, #14]
 8005e2c:	9a02      	ldr	r2, [sp, #8]
 8005e2e:	4668      	mov	r0, sp
 8005e30:	7901      	ldrb	r1, [r0, #4]
 8005e32:	7f00      	ldrb	r0, [r0, #28]
 8005e34:	f011 fa27 	bl	8017286 <USBPD_PHY_SendMessage>
 8005e38:	4668      	mov	r0, sp
 8005e3a:	8f00      	ldrh	r0, [r0, #56]	@ 0x38
 8005e3c:	9000      	str	r0, [sp, #0]
 8005e3e:	9b02      	ldr	r3, [sp, #8]
 8005e40:	4668      	mov	r0, sp
 8005e42:	7902      	ldrb	r2, [r0, #4]
 8005e44:	7f01      	ldrb	r1, [r0, #28]
 8005e46:	2002      	movs	r0, #2
 8005e48:	4c34      	ldr	r4, [pc, #208]	@ (8005f1c <.text_31>)
 8005e4a:	6824      	ldr	r4, [r4, #0]
 8005e4c:	47a0      	blx	r4
 8005e4e:	e004      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e50:	7146      	strb	r6, [r0, #5]
 8005e52:	2506      	movs	r5, #6
 8005e54:	e001      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e56:	7146      	strb	r6, [r0, #5]
 8005e58:	2510      	movs	r5, #16
 8005e5a:	0028      	movs	r0, r5
 8005e5c:	b009      	add	sp, #36	@ 0x24
 8005e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e60 <.text_24>:
 8005e60:	0000ffe0 	.word	0x0000ffe0

08005e64 <.text_25>:
 8005e64:	00008fff 	.word	0x00008fff

08005e68 <USBPD_PRL_ResetRequestProcess>:
 8005e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6a:	0005      	movs	r5, r0
 8005e6c:	000e      	movs	r6, r1
 8005e6e:	482f      	ldr	r0, [pc, #188]	@ (8005f2c <.text_35>)
 8005e70:	00a9      	lsls	r1, r5, #2
 8005e72:	1840      	adds	r0, r0, r1
 8005e74:	9000      	str	r0, [sp, #0]
 8005e76:	6804      	ldr	r4, [r0, #0]
 8005e78:	2700      	movs	r7, #0
 8005e7a:	70e7      	strb	r7, [r4, #3]
 8005e7c:	72e7      	strb	r7, [r4, #11]
 8005e7e:	7327      	strb	r7, [r4, #12]
 8005e80:	7367      	strb	r7, [r4, #13]
 8005e82:	220f      	movs	r2, #15
 8005e84:	2103      	movs	r1, #3
 8005e86:	1da0      	adds	r0, r4, #6
 8005e88:	f01a f868 	bl	801ff5c <__aeabi_memset>
 8005e8c:	9800      	ldr	r0, [sp, #0]
 8005e8e:	6800      	ldr	r0, [r0, #0]
 8005e90:	7147      	strb	r7, [r0, #5]
 8005e92:	9700      	str	r7, [sp, #0]
 8005e94:	2300      	movs	r3, #0
 8005e96:	0032      	movs	r2, r6
 8005e98:	0029      	movs	r1, r5
 8005e9a:	2002      	movs	r0, #2
 8005e9c:	4f1f      	ldr	r7, [pc, #124]	@ (8005f1c <.text_31>)
 8005e9e:	683f      	ldr	r7, [r7, #0]
 8005ea0:	47b8      	blx	r7
 8005ea2:	0028      	movs	r0, r5
 8005ea4:	f000 f849 	bl	8005f3a <PRL_DisableRX>
 8005ea8:	0031      	movs	r1, r6
 8005eaa:	0028      	movs	r0, r5
 8005eac:	f011 f9d5 	bl	801725a <USBPD_PHY_ResetRequest>
 8005eb0:	2005      	movs	r0, #5
 8005eb2:	7120      	strb	r0, [r4, #4]
 8005eb4:	78e0      	ldrb	r0, [r4, #3]
 8005eb6:	2801      	cmp	r0, #1
 8005eb8:	d002      	beq.n	8005ec0 <USBPD_PRL_ResetRequestProcess+0x58>
 8005eba:	7920      	ldrb	r0, [r4, #4]
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	d1f9      	bne.n	8005eb4 <USBPD_PRL_ResetRequestProcess+0x4c>
 8005ec0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08005ec2 <USBDPD_PRL_BistCarrierEyeMode>:
 8005ec2:	b580      	push	{r7, lr}
 8005ec4:	2905      	cmp	r1, #5
 8005ec6:	d102      	bne.n	8005ece <USBDPD_PRL_BistCarrierEyeMode+0xc>
 8005ec8:	f011 f9fc 	bl	80172c4 <USBPD_PHY_Send_BIST_Pattern>
 8005ecc:	bd02      	pop	{r1, pc}
 8005ece:	2010      	movs	r0, #16
 8005ed0:	bd02      	pop	{r1, pc}

08005ed2 <USBDPD_PRL_BistCarrierEyeModeExit>:
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	2905      	cmp	r1, #5
 8005ed6:	d103      	bne.n	8005ee0 <USBDPD_PRL_BistCarrierEyeModeExit+0xe>
 8005ed8:	2107      	movs	r1, #7
 8005eda:	f011 fa03 	bl	80172e4 <USBPD_PHY_ExitTransmit>
 8005ede:	bd02      	pop	{r1, pc}
 8005ee0:	2010      	movs	r0, #16
 8005ee2:	bd02      	pop	{r1, pc}

08005ee4 <USBPD_PRL_Reset>:
 8005ee4:	b570      	push	{r4, r5, r6, lr}
 8005ee6:	0004      	movs	r4, r0
 8005ee8:	4810      	ldr	r0, [pc, #64]	@ (8005f2c <.text_35>)
 8005eea:	00a1      	lsls	r1, r4, #2
 8005eec:	5845      	ldr	r5, [r0, r1]
 8005eee:	2600      	movs	r6, #0
 8005ef0:	716e      	strb	r6, [r5, #5]
 8005ef2:	702e      	strb	r6, [r5, #0]
 8005ef4:	712e      	strb	r6, [r5, #4]
 8005ef6:	72ee      	strb	r6, [r5, #11]
 8005ef8:	732e      	strb	r6, [r5, #12]
 8005efa:	736e      	strb	r6, [r5, #13]
 8005efc:	220f      	movs	r2, #15
 8005efe:	2103      	movs	r1, #3
 8005f00:	1da8      	adds	r0, r5, #6
 8005f02:	f01a f82b 	bl	801ff5c <__aeabi_memset>
 8005f06:	2025      	movs	r0, #37	@ 0x25
 8005f08:	542e      	strb	r6, [r5, r0]
 8005f0a:	0020      	movs	r0, r4
 8005f0c:	f011 f99b 	bl	8017246 <USBPD_PHY_Reset>
 8005f10:	0020      	movs	r0, r4
 8005f12:	f011 fa52 	bl	80173ba <USBPD_PHY_EnableRX>
 8005f16:	bd70      	pop	{r4, r5, r6, pc}

08005f18 <.text_30>:
 8005f18:	0000f1ff 	.word	0x0000f1ff

08005f1c <.text_31>:
 8005f1c:	20000000 	.word	0x20000000

08005f20 <.text_32>:
 8005f20:	00002710 	.word	0x00002710

08005f24 <.text_33>:
 8005f24:	000087ff 	.word	0x000087ff

08005f28 <.text_34>:
 8005f28:	0000fbff 	.word	0x0000fbff

08005f2c <.text_35>:
 8005f2c:	20000288 	.word	0x20000288

08005f30 <USBPD_PRL_Stop>:
 8005f30:	b580      	push	{r7, lr}
 8005f32:	f011 fa51 	bl	80173d8 <USBPD_PHY_DisableRX>
 8005f36:	bd01      	pop	{r0, pc}

08005f38 <USBPD_PRL_DeInit>:
 8005f38:	4770      	bx	lr

08005f3a <PRL_DisableRX>:
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	f011 fa4c 	bl	80173d8 <USBPD_PHY_DisableRX>
 8005f40:	bd01      	pop	{r0, pc}
	...

08005f44 <PRL_Received>:
 8005f44:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8005f46:	b089      	sub	sp, #36	@ 0x24
 8005f48:	a809      	add	r0, sp, #36	@ 0x24
 8005f4a:	7805      	ldrb	r5, [r0, #0]
 8005f4c:	48d0      	ldr	r0, [pc, #832]	@ (8006290 <PRL_Received+0x34c>)
 8005f4e:	00a9      	lsls	r1, r5, #2
 8005f50:	1846      	adds	r6, r0, r1
 8005f52:	6834      	ldr	r4, [r6, #0]
 8005f54:	4628      	mov	r0, r5
 8005f56:	f011 f96b 	bl	8017230 <USBPD_PHY_GetMinGOODCRCTimerValue>
 8005f5a:	a909      	add	r1, sp, #36	@ 0x24
 8005f5c:	7809      	ldrb	r1, [r1, #0]
 8005f5e:	0049      	lsls	r1, r1, #1
 8005f60:	466a      	mov	r2, sp
 8005f62:	7011      	strb	r1, [r2, #0]
 8005f64:	0001      	movs	r1, r0
 8005f66:	4668      	mov	r0, sp
 8005f68:	7800      	ldrb	r0, [r0, #0]
 8005f6a:	f012 fd7b 	bl	8018a64 <USBPD_TIM_Start>
 8005f6e:	2030      	movs	r0, #48	@ 0x30
 8005f70:	5c20      	ldrb	r0, [r4, r0]
 8005f72:	2131      	movs	r1, #49	@ 0x31
 8005f74:	5c61      	ldrb	r1, [r4, r1]
 8005f76:	0209      	lsls	r1, r1, #8
 8005f78:	1840      	adds	r0, r0, r1
 8005f7a:	4669      	mov	r1, sp
 8005f7c:	8088      	strh	r0, [r1, #4]
 8005f7e:	4668      	mov	r0, sp
 8005f80:	8880      	ldrh	r0, [r0, #4]
 8005f82:	0440      	lsls	r0, r0, #17
 8005f84:	0f40      	lsrs	r0, r0, #29
 8005f86:	0080      	lsls	r0, r0, #2
 8005f88:	9005      	str	r0, [sp, #20]
 8005f8a:	1c80      	adds	r0, r0, #2
 8005f8c:	9007      	str	r0, [sp, #28]
 8005f8e:	48c1      	ldr	r0, [pc, #772]	@ (8006294 <.text_40>)
 8005f90:	8889      	ldrh	r1, [r1, #4]
 8005f92:	4001      	ands	r1, r0
 8005f94:	2901      	cmp	r1, #1
 8005f96:	d116      	bne.n	8005fc6 <PRL_Received+0x82>
 8005f98:	0068      	lsls	r0, r5, #1
 8005f9a:	1c40      	adds	r0, r0, #1
 8005f9c:	b2c0      	uxtb	r0, r0
 8005f9e:	f012 fdcf 	bl	8018b40 <USBPD_TIM_IsExpired>
 8005fa2:	2801      	cmp	r0, #1
 8005fa4:	d04c      	beq.n	8006040 <PRL_Received+0xfc>
 8005fa6:	200b      	movs	r0, #11
 8005fa8:	6831      	ldr	r1, [r6, #0]
 8005faa:	7148      	strb	r0, [r1, #5]
 8005fac:	4668      	mov	r0, sp
 8005fae:	8880      	ldrh	r0, [r0, #4]
 8005fb0:	8360      	strh	r0, [r4, #26]
 8005fb2:	9807      	ldr	r0, [sp, #28]
 8005fb4:	9000      	str	r0, [sp, #0]
 8005fb6:	0023      	movs	r3, r4
 8005fb8:	3330      	adds	r3, #48	@ 0x30
 8005fba:	a80a      	add	r0, sp, #40	@ 0x28
 8005fbc:	7802      	ldrb	r2, [r0, #0]
 8005fbe:	a809      	add	r0, sp, #36	@ 0x24
 8005fc0:	7801      	ldrb	r1, [r0, #0]
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	e15f      	b.n	8006286 <PRL_Received+0x342>
 8005fc6:	49b4      	ldr	r1, [pc, #720]	@ (8006298 <.text_41>)
 8005fc8:	880f      	ldrh	r7, [r1, #0]
 8005fca:	2601      	movs	r6, #1
 8005fcc:	72a6      	strb	r6, [r4, #10]
 8005fce:	a90a      	add	r1, sp, #40	@ 0x28
 8005fd0:	7809      	ldrb	r1, [r1, #0]
 8005fd2:	1861      	adds	r1, r4, r1
 8005fd4:	9104      	str	r1, [sp, #16]
 8005fd6:	2500      	movs	r5, #0
 8005fd8:	4669      	mov	r1, sp
 8005fda:	8889      	ldrh	r1, [r1, #4]
 8005fdc:	4008      	ands	r0, r1
 8005fde:	280d      	cmp	r0, #13
 8005fe0:	d106      	bne.n	8005ff0 <PRL_Received+0xac>
 8005fe2:	9904      	ldr	r1, [sp, #16]
 8005fe4:	72cd      	strb	r5, [r1, #11]
 8005fe6:	220f      	movs	r2, #15
 8005fe8:	2103      	movs	r1, #3
 8005fea:	1da0      	adds	r0, r4, #6
 8005fec:	f019 ffb6 	bl	801ff5c <__aeabi_memset>
 8005ff0:	a80a      	add	r0, sp, #40	@ 0x28
 8005ff2:	7800      	ldrb	r0, [r0, #0]
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	d10d      	bne.n	8006014 <PRL_Received+0xd0>
 8005ff8:	8a61      	ldrh	r1, [r4, #18]
 8005ffa:	094a      	lsrs	r2, r1, #5
 8005ffc:	2001      	movs	r0, #1
 8005ffe:	4010      	ands	r0, r2
 8006000:	0a0a      	lsrs	r2, r1, #8
 8006002:	2101      	movs	r1, #1
 8006004:	4011      	ands	r1, r2
 8006006:	4abf      	ldr	r2, [pc, #764]	@ (8006304 <.text_44>)
 8006008:	403a      	ands	r2, r7
 800600a:	0143      	lsls	r3, r0, #5
 800600c:	4313      	orrs	r3, r2
 800600e:	0208      	lsls	r0, r1, #8
 8006010:	4318      	orrs	r0, r3
 8006012:	e001      	b.n	8006018 <PRL_Received+0xd4>
 8006014:	48bc      	ldr	r0, [pc, #752]	@ (8006308 <.text_45>)
 8006016:	4038      	ands	r0, r7
 8006018:	49bc      	ldr	r1, [pc, #752]	@ (800630c <.text_46>)
 800601a:	4001      	ands	r1, r0
 800601c:	4668      	mov	r0, sp
 800601e:	8880      	ldrh	r0, [r0, #4]
 8006020:	22e0      	movs	r2, #224	@ 0xe0
 8006022:	0112      	lsls	r2, r2, #4
 8006024:	4002      	ands	r2, r0
 8006026:	430a      	orrs	r2, r1
 8006028:	2040      	movs	r0, #64	@ 0x40
 800602a:	4310      	orrs	r0, r2
 800602c:	7620      	strb	r0, [r4, #24]
 800602e:	0a00      	lsrs	r0, r0, #8
 8006030:	7660      	strb	r0, [r4, #25]
 8006032:	a80a      	add	r0, sp, #40	@ 0x28
 8006034:	7801      	ldrb	r1, [r0, #0]
 8006036:	a809      	add	r0, sp, #36	@ 0x24
 8006038:	7800      	ldrb	r0, [r0, #0]
 800603a:	f7fa ff49 	bl	8000ed0 <PE_PRL_PostReceiveEvent>
 800603e:	2800      	cmp	r0, #0
 8006040:	d100      	bne.n	8006044 <PRL_Received+0x100>
 8006042:	e123      	b.n	800628c <PRL_Received+0x348>
 8006044:	7426      	strb	r6, [r4, #16]
 8006046:	4668      	mov	r0, sp
 8006048:	7800      	ldrb	r0, [r0, #0]
 800604a:	f012 fd79 	bl	8018b40 <USBPD_TIM_IsExpired>
 800604e:	2800      	cmp	r0, #0
 8006050:	d0f9      	beq.n	8006046 <PRL_Received+0x102>
 8006052:	2302      	movs	r3, #2
 8006054:	0022      	movs	r2, r4
 8006056:	3218      	adds	r2, #24
 8006058:	a80a      	add	r0, sp, #40	@ 0x28
 800605a:	7801      	ldrb	r1, [r0, #0]
 800605c:	a809      	add	r0, sp, #36	@ 0x24
 800605e:	7800      	ldrb	r0, [r0, #0]
 8006060:	f011 f911 	bl	8017286 <USBPD_PHY_SendMessage>
 8006064:	9006      	str	r0, [sp, #24]
 8006066:	a80a      	add	r0, sp, #40	@ 0x28
 8006068:	7800      	ldrb	r0, [r0, #0]
 800606a:	7260      	strb	r0, [r4, #9]
 800606c:	0021      	movs	r1, r4
 800606e:	3130      	adds	r1, #48	@ 0x30
 8006070:	a809      	add	r0, sp, #36	@ 0x24
 8006072:	7800      	ldrb	r0, [r0, #0]
 8006074:	f7fa ff60 	bl	8000f38 <PE_PRL_PostReceiveEventCopy>
 8006078:	2033      	movs	r0, #51	@ 0x33
 800607a:	5c20      	ldrb	r0, [r4, r0]
 800607c:	2132      	movs	r1, #50	@ 0x32
 800607e:	5c61      	ldrb	r1, [r4, r1]
 8006080:	0203      	lsls	r3, r0, #8
 8006082:	18ca      	adds	r2, r1, r3
 8006084:	466b      	mov	r3, sp
 8006086:	80da      	strh	r2, [r3, #6]
 8006088:	466a      	mov	r2, sp
 800608a:	8892      	ldrh	r2, [r2, #4]
 800608c:	0452      	lsls	r2, r2, #17
 800608e:	0f52      	lsrs	r2, r2, #29
 8006090:	81da      	strh	r2, [r3, #14]
 8006092:	466a      	mov	r2, sp
 8006094:	88d2      	ldrh	r2, [r2, #6]
 8006096:	05d2      	lsls	r2, r2, #23
 8006098:	0dd2      	lsrs	r2, r2, #23
 800609a:	811a      	strh	r2, [r3, #8]
 800609c:	466a      	mov	r2, sp
 800609e:	88d2      	ldrh	r2, [r2, #6]
 80060a0:	0bd2      	lsrs	r2, r2, #15
 80060a2:	819a      	strh	r2, [r3, #12]
 80060a4:	466a      	mov	r2, sp
 80060a6:	8892      	ldrh	r2, [r2, #4]
 80060a8:	0bd2      	lsrs	r2, r2, #15
 80060aa:	815a      	strh	r2, [r3, #10]
 80060ac:	d007      	beq.n	80060be <PRL_Received+0x17a>
 80060ae:	466a      	mov	r2, sp
 80060b0:	8992      	ldrh	r2, [r2, #12]
 80060b2:	2a00      	cmp	r2, #0
 80060b4:	d103      	bne.n	80060be <PRL_Received+0x17a>
 80060b6:	4668      	mov	r0, sp
 80060b8:	8900      	ldrh	r0, [r0, #8]
 80060ba:	1d00      	adds	r0, r0, #4
 80060bc:	e01b      	b.n	80060f6 <PRL_Received+0x1b2>
 80060be:	7822      	ldrb	r2, [r4, #0]
 80060c0:	2a00      	cmp	r2, #0
 80060c2:	d117      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060c4:	466a      	mov	r2, sp
 80060c6:	89d2      	ldrh	r2, [r2, #14]
 80060c8:	2a00      	cmp	r2, #0
 80060ca:	d013      	beq.n	80060f4 <PRL_Received+0x1b0>
 80060cc:	466a      	mov	r2, sp
 80060ce:	8892      	ldrh	r2, [r2, #4]
 80060d0:	06d2      	lsls	r2, r2, #27
 80060d2:	0ed2      	lsrs	r2, r2, #27
 80060d4:	2a03      	cmp	r2, #3
 80060d6:	d10d      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060d8:	0200      	lsls	r0, r0, #8
 80060da:	1808      	adds	r0, r1, r0
 80060dc:	2134      	movs	r1, #52	@ 0x34
 80060de:	5c61      	ldrb	r1, [r4, r1]
 80060e0:	0409      	lsls	r1, r1, #16
 80060e2:	1840      	adds	r0, r0, r1
 80060e4:	2135      	movs	r1, #53	@ 0x35
 80060e6:	5c61      	ldrb	r1, [r4, r1]
 80060e8:	0609      	lsls	r1, r1, #24
 80060ea:	1840      	adds	r0, r0, r1
 80060ec:	0f00      	lsrs	r0, r0, #28
 80060ee:	2808      	cmp	r0, #8
 80060f0:	d100      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060f2:	7026      	strb	r6, [r4, #0]
 80060f4:	9807      	ldr	r0, [sp, #28]
 80060f6:	9000      	str	r0, [sp, #0]
 80060f8:	0023      	movs	r3, r4
 80060fa:	3330      	adds	r3, #48	@ 0x30
 80060fc:	a80a      	add	r0, sp, #40	@ 0x28
 80060fe:	7802      	ldrb	r2, [r0, #0]
 8006100:	a809      	add	r0, sp, #36	@ 0x24
 8006102:	7801      	ldrb	r1, [r0, #0]
 8006104:	2001      	movs	r0, #1
 8006106:	4fc1      	ldr	r7, [pc, #772]	@ (800640c <.text_51>)
 8006108:	683f      	ldr	r7, [r7, #0]
 800610a:	47b8      	blx	r7
 800610c:	9806      	ldr	r0, [sp, #24]
 800610e:	2800      	cmp	r0, #0
 8006110:	d10b      	bne.n	800612a <PRL_Received+0x1e6>
 8006112:	2002      	movs	r0, #2
 8006114:	9000      	str	r0, [sp, #0]
 8006116:	0023      	movs	r3, r4
 8006118:	3318      	adds	r3, #24
 800611a:	a80a      	add	r0, sp, #40	@ 0x28
 800611c:	7802      	ldrb	r2, [r0, #0]
 800611e:	a809      	add	r0, sp, #36	@ 0x24
 8006120:	7801      	ldrb	r1, [r0, #0]
 8006122:	2002      	movs	r0, #2
 8006124:	4fb9      	ldr	r7, [pc, #740]	@ (800640c <.text_51>)
 8006126:	683f      	ldr	r7, [r7, #0]
 8006128:	47b8      	blx	r7
 800612a:	4668      	mov	r0, sp
 800612c:	8880      	ldrh	r0, [r0, #4]
 800612e:	0a40      	lsrs	r0, r0, #9
 8006130:	2107      	movs	r1, #7
 8006132:	9a04      	ldr	r2, [sp, #16]
 8006134:	7992      	ldrb	r2, [r2, #6]
 8006136:	2307      	movs	r3, #7
 8006138:	4003      	ands	r3, r0
 800613a:	429a      	cmp	r2, r3
 800613c:	d103      	bne.n	8006146 <PRL_Received+0x202>
 800613e:	9a06      	ldr	r2, [sp, #24]
 8006140:	2a00      	cmp	r2, #0
 8006142:	d100      	bne.n	8006146 <PRL_Received+0x202>
 8006144:	e08f      	b.n	8006266 <PRL_Received+0x322>
 8006146:	4001      	ands	r1, r0
 8006148:	9804      	ldr	r0, [sp, #16]
 800614a:	7181      	strb	r1, [r0, #6]
 800614c:	4668      	mov	r0, sp
 800614e:	8880      	ldrh	r0, [r0, #4]
 8006150:	8420      	strh	r0, [r4, #32]
 8006152:	4668      	mov	r0, sp
 8006154:	8940      	ldrh	r0, [r0, #10]
 8006156:	2800      	cmp	r0, #0
 8006158:	d043      	beq.n	80061e2 <PRL_Received+0x29e>
 800615a:	4668      	mov	r0, sp
 800615c:	8980      	ldrh	r0, [r0, #12]
 800615e:	2800      	cmp	r0, #0
 8006160:	d03f      	beq.n	80061e2 <PRL_Received+0x29e>
 8006162:	4668      	mov	r0, sp
 8006164:	88c0      	ldrh	r0, [r0, #6]
 8006166:	83e0      	strh	r0, [r4, #30]
 8006168:	4668      	mov	r0, sp
 800616a:	88c0      	ldrh	r0, [r0, #6]
 800616c:	0440      	lsls	r0, r0, #17
 800616e:	0f01      	lsrs	r1, r0, #28
 8006170:	201a      	movs	r0, #26
 8006172:	4348      	muls	r0, r1
 8006174:	9905      	ldr	r1, [sp, #20]
 8006176:	1e89      	subs	r1, r1, #2
 8006178:	466a      	mov	r2, sp
 800617a:	88d2      	ldrh	r2, [r2, #6]
 800617c:	23f8      	movs	r3, #248	@ 0xf8
 800617e:	01db      	lsls	r3, r3, #7
 8006180:	4013      	ands	r3, r2
 8006182:	d12f      	bne.n	80061e4 <PRL_Received+0x2a0>
 8006184:	466a      	mov	r2, sp
 8006186:	88d2      	ldrh	r2, [r2, #6]
 8006188:	05d2      	lsls	r2, r2, #23
 800618a:	0dd2      	lsrs	r2, r2, #23
 800618c:	466b      	mov	r3, sp
 800618e:	89db      	ldrh	r3, [r3, #14]
 8006190:	2b07      	cmp	r3, #7
 8006192:	d30a      	bcc.n	80061aa <PRL_Received+0x266>
 8006194:	2a1a      	cmp	r2, #26
 8006196:	d811      	bhi.n	80061bc <PRL_Received+0x278>
 8006198:	e007      	b.n	80061aa <PRL_Received+0x266>
 800619a:	0023      	movs	r3, r4
 800619c:	3334      	adds	r3, #52	@ 0x34
 800619e:	5d5b      	ldrb	r3, [r3, r5]
 80061a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80061a2:	182f      	adds	r7, r5, r0
 80061a4:	55f3      	strb	r3, [r6, r7]
 80061a6:	1c6d      	adds	r5, r5, #1
 80061a8:	b2ad      	uxth	r5, r5
 80061aa:	428d      	cmp	r5, r1
 80061ac:	d3f5      	bcc.n	800619a <PRL_Received+0x256>
 80061ae:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80061b0:	4291      	cmp	r1, r2
 80061b2:	d301      	bcc.n	80061b8 <PRL_Received+0x274>
 80061b4:	4669      	mov	r1, sp
 80061b6:	8909      	ldrh	r1, [r1, #8]
 80061b8:	8001      	strh	r1, [r0, #0]
 80061ba:	e00c      	b.n	80061d6 <PRL_Received+0x292>
 80061bc:	2025      	movs	r0, #37	@ 0x25
 80061be:	5426      	strb	r6, [r4, r0]
 80061c0:	0020      	movs	r0, r4
 80061c2:	3034      	adds	r0, #52	@ 0x34
 80061c4:	5d40      	ldrb	r0, [r0, r5]
 80061c6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80061c8:	5548      	strb	r0, [r1, r5]
 80061ca:	1c6d      	adds	r5, r5, #1
 80061cc:	2d1a      	cmp	r5, #26
 80061ce:	d3f7      	bcc.n	80061c0 <PRL_Received+0x27c>
 80061d0:	201a      	movs	r0, #26
 80061d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80061d4:	8008      	strh	r0, [r1, #0]
 80061d6:	a80a      	add	r0, sp, #40	@ 0x28
 80061d8:	7801      	ldrb	r1, [r0, #0]
 80061da:	a809      	add	r0, sp, #36	@ 0x24
 80061dc:	7800      	ldrb	r0, [r0, #0]
 80061de:	f7fa fe77 	bl	8000ed0 <PE_PRL_PostReceiveEvent>
 80061e2:	e053      	b.n	800628c <PRL_Received+0x348>
 80061e4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80061e6:	8812      	ldrh	r2, [r2, #0]
 80061e8:	9b05      	ldr	r3, [sp, #20]
 80061ea:	18d3      	adds	r3, r2, r3
 80061ec:	1e9b      	subs	r3, r3, #2
 80061ee:	27ff      	movs	r7, #255	@ 0xff
 80061f0:	1dbf      	adds	r7, r7, #6
 80061f2:	321a      	adds	r2, #26
 80061f4:	42ba      	cmp	r2, r7
 80061f6:	d21b      	bcs.n	8006230 <PRL_Received+0x2ec>
 80061f8:	466a      	mov	r2, sp
 80061fa:	8912      	ldrh	r2, [r2, #8]
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d217      	bcs.n	8006230 <PRL_Received+0x2ec>
 8006200:	2225      	movs	r2, #37	@ 0x25
 8006202:	54a6      	strb	r6, [r4, r2]
 8006204:	e007      	b.n	8006216 <PRL_Received+0x2d2>
 8006206:	0022      	movs	r2, r4
 8006208:	3234      	adds	r2, #52	@ 0x34
 800620a:	5d52      	ldrb	r2, [r2, r5]
 800620c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800620e:	182e      	adds	r6, r5, r0
 8006210:	559a      	strb	r2, [r3, r6]
 8006212:	1c6d      	adds	r5, r5, #1
 8006214:	b2ad      	uxth	r5, r5
 8006216:	428d      	cmp	r5, r1
 8006218:	d3f5      	bcc.n	8006206 <PRL_Received+0x2c2>
 800621a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800621c:	8801      	ldrh	r1, [r0, #0]
 800621e:	466a      	mov	r2, sp
 8006220:	8892      	ldrh	r2, [r2, #4]
 8006222:	0a92      	lsrs	r2, r2, #10
 8006224:	231c      	movs	r3, #28
 8006226:	4013      	ands	r3, r2
 8006228:	1e9a      	subs	r2, r3, #2
 800622a:	1889      	adds	r1, r1, r2
 800622c:	8001      	strh	r1, [r0, #0]
 800622e:	e02d      	b.n	800628c <PRL_Received+0x348>
 8006230:	42bb      	cmp	r3, r7
 8006232:	d215      	bcs.n	8006260 <PRL_Received+0x31c>
 8006234:	466a      	mov	r2, sp
 8006236:	8912      	ldrh	r2, [r2, #8]
 8006238:	4293      	cmp	r3, r2
 800623a:	d311      	bcc.n	8006260 <PRL_Received+0x31c>
 800623c:	2225      	movs	r2, #37	@ 0x25
 800623e:	54a6      	strb	r6, [r4, r2]
 8006240:	e007      	b.n	8006252 <PRL_Received+0x30e>
 8006242:	0022      	movs	r2, r4
 8006244:	3234      	adds	r2, #52	@ 0x34
 8006246:	5d52      	ldrb	r2, [r2, r5]
 8006248:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800624a:	182e      	adds	r6, r5, r0
 800624c:	559a      	strb	r2, [r3, r6]
 800624e:	1c6d      	adds	r5, r5, #1
 8006250:	b2ad      	uxth	r5, r5
 8006252:	428d      	cmp	r5, r1
 8006254:	d3f5      	bcc.n	8006242 <PRL_Received+0x2fe>
 8006256:	4668      	mov	r0, sp
 8006258:	8900      	ldrh	r0, [r0, #8]
 800625a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800625c:	8008      	strh	r0, [r1, #0]
 800625e:	e015      	b.n	800628c <PRL_Received+0x348>
 8006260:	2025      	movs	r0, #37	@ 0x25
 8006262:	5425      	strb	r5, [r4, r0]
 8006264:	e012      	b.n	800628c <PRL_Received+0x348>
 8006266:	20ff      	movs	r0, #255	@ 0xff
 8006268:	7260      	strb	r0, [r4, #9]
 800626a:	7425      	strb	r5, [r4, #16]
 800626c:	a809      	add	r0, sp, #36	@ 0x24
 800626e:	7800      	ldrb	r0, [r0, #0]
 8006270:	f7fa fe4a 	bl	8000f08 <PE_PRL_PostReceiveEventError>
 8006274:	72a5      	strb	r5, [r4, #10]
 8006276:	2017      	movs	r0, #23
 8006278:	9000      	str	r0, [sp, #0]
 800627a:	bf00      	nop
 800627c:	a367      	add	r3, pc, #412	@ (adr r3, 800641c <.text_55>)
 800627e:	2200      	movs	r2, #0
 8006280:	a809      	add	r0, sp, #36	@ 0x24
 8006282:	7801      	ldrb	r1, [r0, #0]
 8006284:	2006      	movs	r0, #6
 8006286:	4c61      	ldr	r4, [pc, #388]	@ (800640c <.text_51>)
 8006288:	6824      	ldr	r4, [r4, #0]
 800628a:	47a0      	blx	r4
 800628c:	b00b      	add	sp, #44	@ 0x2c
 800628e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006290:	20000288 	.word	0x20000288

08006294 <.text_40>:
 8006294:	0000f01f 	.word	0x0000f01f

08006298 <.text_41>:
 8006298:	08020210 	.word	0x08020210

0800629c <PRL_ResetIndicate>:
 800629c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629e:	0004      	movs	r4, r0
 80062a0:	000d      	movs	r5, r1
 80062a2:	2d05      	cmp	r5, #5
 80062a4:	d119      	bne.n	80062da <PRL_ResetIndicate+0x3e>
 80062a6:	485a      	ldr	r0, [pc, #360]	@ (8006410 <.text_52>)
 80062a8:	00a1      	lsls	r1, r4, #2
 80062aa:	1840      	adds	r0, r0, r1
 80062ac:	9000      	str	r0, [sp, #0]
 80062ae:	6807      	ldr	r7, [r0, #0]
 80062b0:	2600      	movs	r6, #0
 80062b2:	2000      	movs	r0, #0
 80062b4:	b2c2      	uxtb	r2, r0
 80062b6:	18ba      	adds	r2, r7, r2
 80062b8:	72d6      	strb	r6, [r2, #11]
 80062ba:	1c40      	adds	r0, r0, #1
 80062bc:	b2c1      	uxtb	r1, r0
 80062be:	2903      	cmp	r1, #3
 80062c0:	d3f8      	bcc.n	80062b4 <PRL_ResetIndicate+0x18>
 80062c2:	220f      	movs	r2, #15
 80062c4:	2103      	movs	r1, #3
 80062c6:	1db8      	adds	r0, r7, #6
 80062c8:	f019 fe48 	bl	801ff5c <__aeabi_memset>
 80062cc:	9900      	ldr	r1, [sp, #0]
 80062ce:	6809      	ldr	r1, [r1, #0]
 80062d0:	714e      	strb	r6, [r1, #5]
 80062d2:	703e      	strb	r6, [r7, #0]
 80062d4:	0020      	movs	r0, r4
 80062d6:	f7ff fe30 	bl	8005f3a <PRL_DisableRX>
 80062da:	2000      	movs	r0, #0
 80062dc:	9000      	str	r0, [sp, #0]
 80062de:	2300      	movs	r3, #0
 80062e0:	002a      	movs	r2, r5
 80062e2:	0021      	movs	r1, r4
 80062e4:	2001      	movs	r0, #1
 80062e6:	4e49      	ldr	r6, [pc, #292]	@ (800640c <.text_51>)
 80062e8:	6836      	ldr	r6, [r6, #0]
 80062ea:	47b0      	blx	r6
 80062ec:	0029      	movs	r1, r5
 80062ee:	0020      	movs	r0, r4
 80062f0:	f7fa fce6 	bl	8000cc0 <PE_PRL_ResetReceived>
 80062f4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

080062f6 <PRL_ResetCompleted>:
 80062f6:	2101      	movs	r1, #1
 80062f8:	4a45      	ldr	r2, [pc, #276]	@ (8006410 <.text_52>)
 80062fa:	0080      	lsls	r0, r0, #2
 80062fc:	5810      	ldr	r0, [r2, r0]
 80062fe:	70c1      	strb	r1, [r0, #3]
 8006300:	4770      	bx	lr
	...

08006304 <.text_44>:
 8006304:	0000fedf 	.word	0x0000fedf

08006308 <.text_45>:
 8006308:	0000feff 	.word	0x0000feff

0800630c <.text_46>:
 800630c:	0000f13f 	.word	0x0000f13f

08006310 <PRL_BistCompleted>:
 8006310:	b580      	push	{r7, lr}
 8006312:	f7fa fd01 	bl	8000d18 <PE_PRL_BistCompleted>
 8006316:	bd01      	pop	{r0, pc}

08006318 <PRL_TxCompleted>:
 8006318:	b570      	push	{r4, r5, r6, lr}
 800631a:	0004      	movs	r4, r0
 800631c:	4a3c      	ldr	r2, [pc, #240]	@ (8006410 <.text_52>)
 800631e:	00a3      	lsls	r3, r4, #2
 8006320:	58d6      	ldr	r6, [r2, r3]
 8006322:	2500      	movs	r5, #0
 8006324:	7c32      	ldrb	r2, [r6, #16]
 8006326:	2a01      	cmp	r2, #1
 8006328:	d002      	beq.n	8006330 <PRL_TxCompleted+0x18>
 800632a:	2a02      	cmp	r2, #2
 800632c:	d009      	beq.n	8006342 <PRL_TxCompleted+0x2a>
 800632e:	e010      	b.n	8006352 <PRL_TxCompleted+0x3a>
 8006330:	2900      	cmp	r1, #0
 8006332:	d102      	bne.n	800633a <PRL_TxCompleted+0x22>
 8006334:	f7fa fe1a 	bl	8000f6c <PE_PRL_PostReceiveEventComplete>
 8006338:	e001      	b.n	800633e <PRL_TxCompleted+0x26>
 800633a:	f7fa fde5 	bl	8000f08 <PE_PRL_PostReceiveEventError>
 800633e:	72b5      	strb	r5, [r6, #10]
 8006340:	e007      	b.n	8006352 <PRL_TxCompleted+0x3a>
 8006342:	f010 ff67 	bl	8017214 <USBPD_PHY_GetRetryTimerValue>
 8006346:	0001      	movs	r1, r0
 8006348:	0060      	lsls	r0, r4, #1
 800634a:	1c40      	adds	r0, r0, #1
 800634c:	b2c0      	uxtb	r0, r0
 800634e:	f012 fb89 	bl	8018a64 <USBPD_TIM_Start>
 8006352:	7435      	strb	r5, [r6, #16]
 8006354:	bd70      	pop	{r4, r5, r6, pc}

08006356 <USBPD_PRL_PrepareExtendedTxChunkSending>:
 8006356:	b570      	push	{r4, r5, r6, lr}
 8006358:	4c2d      	ldr	r4, [pc, #180]	@ (8006410 <.text_52>)
 800635a:	0080      	lsls	r0, r0, #2
 800635c:	5820      	ldr	r0, [r4, r0]
 800635e:	2480      	movs	r4, #128	@ 0x80
 8006360:	0224      	lsls	r4, r4, #8
 8006362:	8b85      	ldrh	r5, [r0, #28]
 8006364:	4e2b      	ldr	r6, [pc, #172]	@ (8006414 <.text_53>)
 8006366:	402e      	ands	r6, r5
 8006368:	02c9      	lsls	r1, r1, #11
 800636a:	4331      	orrs	r1, r6
 800636c:	25fe      	movs	r5, #254	@ 0xfe
 800636e:	022d      	lsls	r5, r5, #8
 8006370:	400d      	ands	r5, r1
 8006372:	05d1      	lsls	r1, r2, #23
 8006374:	0dc9      	lsrs	r1, r1, #23
 8006376:	4329      	orrs	r1, r5
 8006378:	4321      	orrs	r1, r4
 800637a:	8381      	strh	r1, [r0, #28]
 800637c:	8a41      	ldrh	r1, [r0, #18]
 800637e:	430c      	orrs	r4, r1
 8006380:	8244      	strh	r4, [r0, #18]
 8006382:	4a25      	ldr	r2, [pc, #148]	@ (8006418 <.text_54>)
 8006384:	4022      	ands	r2, r4
 8006386:	2120      	movs	r1, #32
 8006388:	5c41      	ldrb	r1, [r0, r1]
 800638a:	06c9      	lsls	r1, r1, #27
 800638c:	0ec9      	lsrs	r1, r1, #27
 800638e:	4311      	orrs	r1, r2
 8006390:	8241      	strh	r1, [r0, #18]
 8006392:	7019      	strb	r1, [r3, #0]
 8006394:	8a41      	ldrh	r1, [r0, #18]
 8006396:	0a09      	lsrs	r1, r1, #8
 8006398:	7059      	strb	r1, [r3, #1]
 800639a:	8b81      	ldrh	r1, [r0, #28]
 800639c:	7099      	strb	r1, [r3, #2]
 800639e:	8b80      	ldrh	r0, [r0, #28]
 80063a0:	0a00      	lsrs	r0, r0, #8
 80063a2:	70d8      	strb	r0, [r3, #3]
 80063a4:	bd70      	pop	{r4, r5, r6, pc}

080063a6 <USBPD_PRL_PrepareChunkRequest>:
 80063a6:	b510      	push	{r4, lr}
 80063a8:	4a19      	ldr	r2, [pc, #100]	@ (8006410 <.text_52>)
 80063aa:	0080      	lsls	r0, r0, #2
 80063ac:	5810      	ldr	r0, [r2, r0]
 80063ae:	8b83      	ldrh	r3, [r0, #28]
 80063b0:	2284      	movs	r2, #132	@ 0x84
 80063b2:	0212      	lsls	r2, r2, #8
 80063b4:	431a      	orrs	r2, r3
 80063b6:	8382      	strh	r2, [r0, #28]
 80063b8:	2386      	movs	r3, #134	@ 0x86
 80063ba:	021b      	lsls	r3, r3, #8
 80063bc:	4013      	ands	r3, r2
 80063be:	8bc2      	ldrh	r2, [r0, #30]
 80063c0:	0ad2      	lsrs	r2, r2, #11
 80063c2:	1c52      	adds	r2, r2, #1
 80063c4:	02d2      	lsls	r2, r2, #11
 80063c6:	24f0      	movs	r4, #240	@ 0xf0
 80063c8:	01e4      	lsls	r4, r4, #7
 80063ca:	4014      	ands	r4, r2
 80063cc:	431c      	orrs	r4, r3
 80063ce:	8384      	strh	r4, [r0, #28]
 80063d0:	8a43      	ldrh	r3, [r0, #18]
 80063d2:	2280      	movs	r2, #128	@ 0x80
 80063d4:	0212      	lsls	r2, r2, #8
 80063d6:	431a      	orrs	r2, r3
 80063d8:	0003      	movs	r3, r0
 80063da:	3312      	adds	r3, #18
 80063dc:	801a      	strh	r2, [r3, #0]
 80063de:	4c0e      	ldr	r4, [pc, #56]	@ (8006418 <.text_54>)
 80063e0:	4014      	ands	r4, r2
 80063e2:	2220      	movs	r2, #32
 80063e4:	5c82      	ldrb	r2, [r0, r2]
 80063e6:	06d2      	lsls	r2, r2, #27
 80063e8:	0ed2      	lsrs	r2, r2, #27
 80063ea:	4322      	orrs	r2, r4
 80063ec:	801a      	strh	r2, [r3, #0]
 80063ee:	2200      	movs	r2, #0
 80063f0:	7142      	strb	r2, [r0, #5]
 80063f2:	8a43      	ldrh	r3, [r0, #18]
 80063f4:	700b      	strb	r3, [r1, #0]
 80063f6:	8a43      	ldrh	r3, [r0, #18]
 80063f8:	0a1b      	lsrs	r3, r3, #8
 80063fa:	704b      	strb	r3, [r1, #1]
 80063fc:	8b83      	ldrh	r3, [r0, #28]
 80063fe:	708b      	strb	r3, [r1, #2]
 8006400:	8b80      	ldrh	r0, [r0, #28]
 8006402:	0a00      	lsrs	r0, r0, #8
 8006404:	70c8      	strb	r0, [r1, #3]
 8006406:	710a      	strb	r2, [r1, #4]
 8006408:	714a      	strb	r2, [r1, #5]
 800640a:	bd10      	pop	{r4, pc}

0800640c <.text_51>:
 800640c:	20000000 	.word	0x20000000

08006410 <.text_52>:
 8006410:	20000288 	.word	0x20000288

08006414 <.text_53>:
 8006414:	000083ff 	.word	0x000083ff

08006418 <.text_54>:
 8006418:	0000ffe0 	.word	0x0000ffe0

0800641c <.text_55>:
 800641c:	5f4c5250 	.word	0x5f4c5250
 8006420:	4e455645 	.word	0x4e455645
 8006424:	58525f54 	.word	0x58525f54
 8006428:	5349445f 	.word	0x5349445f
 800642c:	44524143 	.word	0x44524143
 8006430:	00004445 	.word	0x00004445

08006434 <strlen>:
 8006434:	2300      	movs	r3, #0
 8006436:	5cc2      	ldrb	r2, [r0, r3]
 8006438:	3301      	adds	r3, #1
 800643a:	2a00      	cmp	r2, #0
 800643c:	d1fb      	bne.n	8006436 <strlen+0x2>
 800643e:	1e58      	subs	r0, r3, #1
 8006440:	4770      	bx	lr
	...

08006444 <__udivsi3>:
 8006444:	2200      	movs	r2, #0
 8006446:	0843      	lsrs	r3, r0, #1
 8006448:	428b      	cmp	r3, r1
 800644a:	d374      	bcc.n	8006536 <__udivsi3+0xf2>
 800644c:	0903      	lsrs	r3, r0, #4
 800644e:	428b      	cmp	r3, r1
 8006450:	d35f      	bcc.n	8006512 <__udivsi3+0xce>
 8006452:	0a03      	lsrs	r3, r0, #8
 8006454:	428b      	cmp	r3, r1
 8006456:	d344      	bcc.n	80064e2 <__udivsi3+0x9e>
 8006458:	0b03      	lsrs	r3, r0, #12
 800645a:	428b      	cmp	r3, r1
 800645c:	d328      	bcc.n	80064b0 <__udivsi3+0x6c>
 800645e:	0c03      	lsrs	r3, r0, #16
 8006460:	428b      	cmp	r3, r1
 8006462:	d30d      	bcc.n	8006480 <__udivsi3+0x3c>
 8006464:	22ff      	movs	r2, #255	@ 0xff
 8006466:	0209      	lsls	r1, r1, #8
 8006468:	ba12      	rev	r2, r2
 800646a:	0c03      	lsrs	r3, r0, #16
 800646c:	428b      	cmp	r3, r1
 800646e:	d302      	bcc.n	8006476 <__udivsi3+0x32>
 8006470:	1212      	asrs	r2, r2, #8
 8006472:	0209      	lsls	r1, r1, #8
 8006474:	d065      	beq.n	8006542 <__udivsi3+0xfe>
 8006476:	0b03      	lsrs	r3, r0, #12
 8006478:	428b      	cmp	r3, r1
 800647a:	d319      	bcc.n	80064b0 <__udivsi3+0x6c>
 800647c:	e000      	b.n	8006480 <__udivsi3+0x3c>
 800647e:	0a09      	lsrs	r1, r1, #8
 8006480:	0bc3      	lsrs	r3, r0, #15
 8006482:	428b      	cmp	r3, r1
 8006484:	d301      	bcc.n	800648a <__udivsi3+0x46>
 8006486:	03cb      	lsls	r3, r1, #15
 8006488:	1ac0      	subs	r0, r0, r3
 800648a:	4152      	adcs	r2, r2
 800648c:	0b83      	lsrs	r3, r0, #14
 800648e:	428b      	cmp	r3, r1
 8006490:	d301      	bcc.n	8006496 <__udivsi3+0x52>
 8006492:	038b      	lsls	r3, r1, #14
 8006494:	1ac0      	subs	r0, r0, r3
 8006496:	4152      	adcs	r2, r2
 8006498:	0b43      	lsrs	r3, r0, #13
 800649a:	428b      	cmp	r3, r1
 800649c:	d301      	bcc.n	80064a2 <__udivsi3+0x5e>
 800649e:	034b      	lsls	r3, r1, #13
 80064a0:	1ac0      	subs	r0, r0, r3
 80064a2:	4152      	adcs	r2, r2
 80064a4:	0b03      	lsrs	r3, r0, #12
 80064a6:	428b      	cmp	r3, r1
 80064a8:	d301      	bcc.n	80064ae <__udivsi3+0x6a>
 80064aa:	030b      	lsls	r3, r1, #12
 80064ac:	1ac0      	subs	r0, r0, r3
 80064ae:	4152      	adcs	r2, r2
 80064b0:	0ac3      	lsrs	r3, r0, #11
 80064b2:	428b      	cmp	r3, r1
 80064b4:	d301      	bcc.n	80064ba <__udivsi3+0x76>
 80064b6:	02cb      	lsls	r3, r1, #11
 80064b8:	1ac0      	subs	r0, r0, r3
 80064ba:	4152      	adcs	r2, r2
 80064bc:	0a83      	lsrs	r3, r0, #10
 80064be:	428b      	cmp	r3, r1
 80064c0:	d301      	bcc.n	80064c6 <__udivsi3+0x82>
 80064c2:	028b      	lsls	r3, r1, #10
 80064c4:	1ac0      	subs	r0, r0, r3
 80064c6:	4152      	adcs	r2, r2
 80064c8:	0a43      	lsrs	r3, r0, #9
 80064ca:	428b      	cmp	r3, r1
 80064cc:	d301      	bcc.n	80064d2 <__udivsi3+0x8e>
 80064ce:	024b      	lsls	r3, r1, #9
 80064d0:	1ac0      	subs	r0, r0, r3
 80064d2:	4152      	adcs	r2, r2
 80064d4:	0a03      	lsrs	r3, r0, #8
 80064d6:	428b      	cmp	r3, r1
 80064d8:	d301      	bcc.n	80064de <__udivsi3+0x9a>
 80064da:	020b      	lsls	r3, r1, #8
 80064dc:	1ac0      	subs	r0, r0, r3
 80064de:	4152      	adcs	r2, r2
 80064e0:	d2cd      	bcs.n	800647e <__udivsi3+0x3a>
 80064e2:	09c3      	lsrs	r3, r0, #7
 80064e4:	428b      	cmp	r3, r1
 80064e6:	d301      	bcc.n	80064ec <__udivsi3+0xa8>
 80064e8:	01cb      	lsls	r3, r1, #7
 80064ea:	1ac0      	subs	r0, r0, r3
 80064ec:	4152      	adcs	r2, r2
 80064ee:	0983      	lsrs	r3, r0, #6
 80064f0:	428b      	cmp	r3, r1
 80064f2:	d301      	bcc.n	80064f8 <__udivsi3+0xb4>
 80064f4:	018b      	lsls	r3, r1, #6
 80064f6:	1ac0      	subs	r0, r0, r3
 80064f8:	4152      	adcs	r2, r2
 80064fa:	0943      	lsrs	r3, r0, #5
 80064fc:	428b      	cmp	r3, r1
 80064fe:	d301      	bcc.n	8006504 <__udivsi3+0xc0>
 8006500:	014b      	lsls	r3, r1, #5
 8006502:	1ac0      	subs	r0, r0, r3
 8006504:	4152      	adcs	r2, r2
 8006506:	0903      	lsrs	r3, r0, #4
 8006508:	428b      	cmp	r3, r1
 800650a:	d301      	bcc.n	8006510 <__udivsi3+0xcc>
 800650c:	010b      	lsls	r3, r1, #4
 800650e:	1ac0      	subs	r0, r0, r3
 8006510:	4152      	adcs	r2, r2
 8006512:	08c3      	lsrs	r3, r0, #3
 8006514:	428b      	cmp	r3, r1
 8006516:	d301      	bcc.n	800651c <__udivsi3+0xd8>
 8006518:	00cb      	lsls	r3, r1, #3
 800651a:	1ac0      	subs	r0, r0, r3
 800651c:	4152      	adcs	r2, r2
 800651e:	0883      	lsrs	r3, r0, #2
 8006520:	428b      	cmp	r3, r1
 8006522:	d301      	bcc.n	8006528 <__udivsi3+0xe4>
 8006524:	008b      	lsls	r3, r1, #2
 8006526:	1ac0      	subs	r0, r0, r3
 8006528:	4152      	adcs	r2, r2
 800652a:	0843      	lsrs	r3, r0, #1
 800652c:	428b      	cmp	r3, r1
 800652e:	d301      	bcc.n	8006534 <__udivsi3+0xf0>
 8006530:	004b      	lsls	r3, r1, #1
 8006532:	1ac0      	subs	r0, r0, r3
 8006534:	4152      	adcs	r2, r2
 8006536:	1a41      	subs	r1, r0, r1
 8006538:	d200      	bcs.n	800653c <__udivsi3+0xf8>
 800653a:	4601      	mov	r1, r0
 800653c:	4152      	adcs	r2, r2
 800653e:	4610      	mov	r0, r2
 8006540:	4770      	bx	lr
 8006542:	e7ff      	b.n	8006544 <__udivsi3+0x100>
 8006544:	b501      	push	{r0, lr}
 8006546:	2000      	movs	r0, #0
 8006548:	f000 f806 	bl	8006558 <__aeabi_idiv0>
 800654c:	bd02      	pop	{r1, pc}
 800654e:	46c0      	nop			@ (mov r8, r8)

08006550 <__aeabi_uidivmod>:
 8006550:	2900      	cmp	r1, #0
 8006552:	d0f7      	beq.n	8006544 <__udivsi3+0x100>
 8006554:	e776      	b.n	8006444 <__udivsi3>
 8006556:	4770      	bx	lr

08006558 <__aeabi_idiv0>:
 8006558:	4770      	bx	lr
 800655a:	46c0      	nop			@ (mov r8, r8)

0800655c <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 800655c:	b590      	push	{r4, r7, lr}
 800655e:	b087      	sub	sp, #28
 8006560:	af02      	add	r7, sp, #8
 8006562:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8006564:	2380      	movs	r3, #128	@ 0x80
 8006566:	021b      	lsls	r3, r3, #8
 8006568:	4a11      	ldr	r2, [pc, #68]	@ (80065b0 <tx_application_define+0x54>)
 800656a:	4912      	ldr	r1, [pc, #72]	@ (80065b4 <tx_application_define+0x58>)
 800656c:	4812      	ldr	r0, [pc, #72]	@ (80065b8 <tx_application_define+0x5c>)
 800656e:	2434      	movs	r4, #52	@ 0x34
 8006570:	9400      	str	r4, [sp, #0]
 8006572:	f00d ffb5 	bl	80144e0 <_txe_byte_pool_create>
 8006576:	1e03      	subs	r3, r0, #0
 8006578:	d105      	bne.n	8006586 <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800657a:	4b0f      	ldr	r3, [pc, #60]	@ (80065b8 <tx_application_define+0x5c>)
 800657c:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	0018      	movs	r0, r3
 8006582:	f001 fd69 	bl	8008058 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&ux_device_app_byte_pool, "Ux App memory pool", ux_device_byte_pool_buffer, UX_DEVICE_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8006586:	2380      	movs	r3, #128	@ 0x80
 8006588:	021b      	lsls	r3, r3, #8
 800658a:	4a0c      	ldr	r2, [pc, #48]	@ (80065bc <tx_application_define+0x60>)
 800658c:	490c      	ldr	r1, [pc, #48]	@ (80065c0 <tx_application_define+0x64>)
 800658e:	480d      	ldr	r0, [pc, #52]	@ (80065c4 <tx_application_define+0x68>)
 8006590:	2434      	movs	r4, #52	@ 0x34
 8006592:	9400      	str	r4, [sp, #0]
 8006594:	f00d ffa4 	bl	80144e0 <_txe_byte_pool_create>
 8006598:	1e03      	subs	r3, r0, #0
 800659a:	d105      	bne.n	80065a8 <tx_application_define+0x4c>
  {
    /* USER CODE BEGIN UX_Device_Byte_Pool_Success */

    /* USER CODE END UX_Device_Byte_Pool_Success */

    memory_ptr = (VOID *)&ux_device_app_byte_pool;
 800659c:	4b09      	ldr	r3, [pc, #36]	@ (80065c4 <tx_application_define+0x68>)
 800659e:	60fb      	str	r3, [r7, #12]

    if (MX_USBX_Device_Init(memory_ptr) != UX_SUCCESS)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	0018      	movs	r0, r3
 80065a4:	f018 fa9d 	bl	801eae2 <MX_USBX_Device_Init>

    /* USER CODE BEGIN MX_USBX_Device_Init_Success */

    /* USER CODE END MX_USBX_Device_Init_Success */
  }
}
 80065a8:	46c0      	nop			@ (mov r8, r8)
 80065aa:	46bd      	mov	sp, r7
 80065ac:	b005      	add	sp, #20
 80065ae:	bd90      	pop	{r4, r7, pc}
 80065b0:	20000294 	.word	0x20000294
 80065b4:	08020034 	.word	0x08020034
 80065b8:	20008294 	.word	0x20008294
 80065bc:	200082c8 	.word	0x200082c8
 80065c0:	08020048 	.word	0x08020048
 80065c4:	200102c8 	.word	0x200102c8

080065c8 <USB2533_Init>:

#include "USB2533.h"
#include "i2c.h"


USB2533_StatusTypeDef USB2533_Init(USB2533_HandleTypeDef *dev, I2C_HandleTypeDef *i2cHandle){
 80065c8:	b5b0      	push	{r4, r5, r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]

    USB2533_StatusTypeDef status = USB2533_OK;
 80065d2:	210f      	movs	r1, #15
 80065d4:	187b      	adds	r3, r7, r1
 80065d6:	2200      	movs	r2, #0
 80065d8:	701a      	strb	r2, [r3, #0]
//    uint8_t regData;

    dev->i2cHandle = i2cHandle;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	601a      	str	r2, [r3, #0]

    dev->current_page = 1;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	711a      	strb	r2, [r3, #4]


    /* TODO: config here */

    /* USB Attach. Exit SOC_CONFIG and Enter HUB_CONFIG Stage. */
    status = USB2533_WriteCommand(dev, USB2533_COMMAND_USB_ATTACH);
 80065e6:	000d      	movs	r5, r1
 80065e8:	187c      	adds	r4, r7, r1
 80065ea:	4a0b      	ldr	r2, [pc, #44]	@ (8006618 <USB2533_Init+0x50>)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	0011      	movs	r1, r2
 80065f0:	0018      	movs	r0, r3
 80065f2:	f000 f813 	bl	800661c <USB2533_WriteCommand>
 80065f6:	0003      	movs	r3, r0
 80065f8:	7023      	strb	r3, [r4, #0]
    if (status != USB2533_OK){
 80065fa:	197b      	adds	r3, r7, r5
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d002      	beq.n	8006608 <USB2533_Init+0x40>
    	return status;
 8006602:	197b      	adds	r3, r7, r5
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	e002      	b.n	800660e <USB2533_Init+0x46>
    }

    return status;
 8006608:	230f      	movs	r3, #15
 800660a:	18fb      	adds	r3, r7, r3
 800660c:	781b      	ldrb	r3, [r3, #0]
}
 800660e:	0018      	movs	r0, r3
 8006610:	46bd      	mov	sp, r7
 8006612:	b004      	add	sp, #16
 8006614:	bdb0      	pop	{r4, r5, r7, pc}
 8006616:	46c0      	nop			@ (mov r8, r8)
 8006618:	0000aa55 	.word	0x0000aa55

0800661c <USB2533_WriteCommand>:


//USB2533_StatusTypeDef USB2533_ReadRegister(USB2533_HandleTypeDef *dev, uint8_t reg, uint8_t *data);
//USB2533_StatusTypeDef USB2533_WriteRegister(USB2533_HandleTypeDef *dev, uint8_t reg, uint8_t *data);

USB2533_StatusTypeDef USB2533_WriteCommand(USB2533_HandleTypeDef *dev, uint16_t command){
 800661c:	b5b0      	push	{r4, r5, r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af02      	add	r7, sp, #8
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	000a      	movs	r2, r1
 8006626:	1cbb      	adds	r3, r7, #2
 8006628:	801a      	strh	r2, [r3, #0]

    USB2533_StatusTypeDef status = USB2533_OK;
 800662a:	240f      	movs	r4, #15
 800662c:	193b      	adds	r3, r7, r4
 800662e:	2200      	movs	r2, #0
 8006630:	701a      	strb	r2, [r3, #0]
	uint8_t regData[3];

	regData[0] = command >> 8; 				   /* Command MSB */
 8006632:	1cbb      	adds	r3, r7, #2
 8006634:	881b      	ldrh	r3, [r3, #0]
 8006636:	0a1b      	lsrs	r3, r3, #8
 8006638:	b29b      	uxth	r3, r3
 800663a:	b2da      	uxtb	r2, r3
 800663c:	210c      	movs	r1, #12
 800663e:	187b      	adds	r3, r7, r1
 8006640:	701a      	strb	r2, [r3, #0]
	regData[1] = (uint8_t) (command & 0x00FF); /* Command LSB */
 8006642:	1cbb      	adds	r3, r7, #2
 8006644:	881b      	ldrh	r3, [r3, #0]
 8006646:	b2da      	uxtb	r2, r3
 8006648:	187b      	adds	r3, r7, r1
 800664a:	705a      	strb	r2, [r3, #1]
	regData[2] = 0x00; 						   /* Command complete */
 800664c:	187b      	adds	r3, r7, r1
 800664e:	2200      	movs	r2, #0
 8006650:	709a      	strb	r2, [r3, #2]

    status = HAL_I2C_Master_Transmit(dev->i2cHandle, USB2533_I2C_CONFIG_ADDR, regData, 3, 100);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6818      	ldr	r0, [r3, #0]
 8006656:	0025      	movs	r5, r4
 8006658:	193c      	adds	r4, r7, r4
 800665a:	187a      	adds	r2, r7, r1
 800665c:	2364      	movs	r3, #100	@ 0x64
 800665e:	9300      	str	r3, [sp, #0]
 8006660:	2303      	movs	r3, #3
 8006662:	215a      	movs	r1, #90	@ 0x5a
 8006664:	f003 fac0 	bl	8009be8 <HAL_I2C_Master_Transmit>
 8006668:	0003      	movs	r3, r0
 800666a:	7023      	strb	r3, [r4, #0]

    return status;
 800666c:	197b      	adds	r3, r7, r5
 800666e:	781b      	ldrb	r3, [r3, #0]
}
 8006670:	0018      	movs	r0, r3
 8006672:	46bd      	mov	sp, r7
 8006674:	b004      	add	sp, #16
 8006676:	bdb0      	pop	{r4, r5, r7, pc}

08006678 <create_threads>:
/* Create queue pointers */
TX_QUEUE key_event_queue_ptr;
TX_QUEUE mouse_queue_ptr;

/* Place this function under "USER CODE BEGIN App_ThreadX_Init" */
void create_threads(){
 8006678:	b590      	push	{r4, r7, lr}
 800667a:	b089      	sub	sp, #36	@ 0x24
 800667c:	af08      	add	r7, sp, #32
	tx_thread_create(&scan_keys_thread_ptr, SCAN_KEYS_THREAD_NAME, scan_keys_thread, 0x1234, scan_keys_thread_stack, SCAN_KEYS_THREAD_STACK_SIZE, SCAN_KEYS_THREAD_PRIORITY, SCAN_KEYS_THREAD_PRIORITY, 1, TX_AUTO_START);
 800667e:	4c0d      	ldr	r4, [pc, #52]	@ (80066b4 <create_threads+0x3c>)
 8006680:	4a0d      	ldr	r2, [pc, #52]	@ (80066b8 <create_threads+0x40>)
 8006682:	490e      	ldr	r1, [pc, #56]	@ (80066bc <create_threads+0x44>)
 8006684:	480e      	ldr	r0, [pc, #56]	@ (80066c0 <create_threads+0x48>)
 8006686:	23b0      	movs	r3, #176	@ 0xb0
 8006688:	9306      	str	r3, [sp, #24]
 800668a:	2301      	movs	r3, #1
 800668c:	9305      	str	r3, [sp, #20]
 800668e:	2301      	movs	r3, #1
 8006690:	9304      	str	r3, [sp, #16]
 8006692:	230f      	movs	r3, #15
 8006694:	9303      	str	r3, [sp, #12]
 8006696:	230f      	movs	r3, #15
 8006698:	9302      	str	r3, [sp, #8]
 800669a:	2380      	movs	r3, #128	@ 0x80
 800669c:	00db      	lsls	r3, r3, #3
 800669e:	9301      	str	r3, [sp, #4]
 80066a0:	4b08      	ldr	r3, [pc, #32]	@ (80066c4 <create_threads+0x4c>)
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	0023      	movs	r3, r4
 80066a6:	f00e fcc9 	bl	801503c <_txe_thread_create>
}
 80066aa:	46c0      	nop			@ (mov r8, r8)
 80066ac:	46bd      	mov	sp, r7
 80066ae:	b001      	add	sp, #4
 80066b0:	bd90      	pop	{r4, r7, pc}
 80066b2:	46c0      	nop			@ (mov r8, r8)
 80066b4:	00001234 	.word	0x00001234
 80066b8:	080073f5 	.word	0x080073f5
 80066bc:	0802005c 	.word	0x0802005c
 80066c0:	200106fc 	.word	0x200106fc
 80066c4:	200102fc 	.word	0x200102fc

080066c8 <create_queues>:

void create_queues(){
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af02      	add	r7, sp, #8
	tx_queue_create(&key_event_queue_ptr, KEY_EVENT_QUEUE_NAME, 1, key_event_queue_ptr_stack, 128);
 80066ce:	4b0b      	ldr	r3, [pc, #44]	@ (80066fc <create_queues+0x34>)
 80066d0:	490b      	ldr	r1, [pc, #44]	@ (8006700 <create_queues+0x38>)
 80066d2:	480c      	ldr	r0, [pc, #48]	@ (8006704 <create_queues+0x3c>)
 80066d4:	2238      	movs	r2, #56	@ 0x38
 80066d6:	9201      	str	r2, [sp, #4]
 80066d8:	2280      	movs	r2, #128	@ 0x80
 80066da:	9200      	str	r2, [sp, #0]
 80066dc:	2201      	movs	r2, #1
 80066de:	f00e fa2d 	bl	8014b3c <_txe_queue_create>
	tx_queue_create(&mouse_queue_ptr, MOUSE_QUEUE_NAME, 1, mouse_queue_stack, 128);
 80066e2:	4b09      	ldr	r3, [pc, #36]	@ (8006708 <create_queues+0x40>)
 80066e4:	4909      	ldr	r1, [pc, #36]	@ (800670c <create_queues+0x44>)
 80066e6:	480a      	ldr	r0, [pc, #40]	@ (8006710 <create_queues+0x48>)
 80066e8:	2238      	movs	r2, #56	@ 0x38
 80066ea:	9201      	str	r2, [sp, #4]
 80066ec:	2280      	movs	r2, #128	@ 0x80
 80066ee:	9200      	str	r2, [sp, #0]
 80066f0:	2201      	movs	r2, #1
 80066f2:	f00e fa23 	bl	8014b3c <_txe_queue_create>
}
 80066f6:	46c0      	nop			@ (mov r8, r8)
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	200107ac 	.word	0x200107ac
 8006700:	08020068 	.word	0x08020068
 8006704:	2001092c 	.word	0x2001092c
 8006708:	200108ac 	.word	0x200108ac
 800670c:	08020078 	.word	0x08020078
 8006710:	20010964 	.word	0x20010964

08006714 <USBD_HID_Keyboard_Activate>:
 *         This function is called when insertion of a HID Keyboard device.
 * @param  hid_instance: Pointer to the hid class instance.
 * @retval none
 */
VOID USBD_HID_Keyboard_Activate(VOID *hid_instance)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN USBD_HID_Keyboard_Activate */

	/* Save the HID keyboard instance */
	hid_keyboard = (UX_SLAVE_CLASS_HID*) hid_instance;
 800671c:	4b03      	ldr	r3, [pc, #12]	@ (800672c <USBD_HID_Keyboard_Activate+0x18>)
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	601a      	str	r2, [r3, #0]

	/* USER CODE END USBD_HID_Keyboard_Activate */

	return;
 8006722:	46c0      	nop			@ (mov r8, r8)
}
 8006724:	46bd      	mov	sp, r7
 8006726:	b002      	add	sp, #8
 8006728:	bd80      	pop	{r7, pc}
 800672a:	46c0      	nop			@ (mov r8, r8)
 800672c:	2001099c 	.word	0x2001099c

08006730 <USBD_HID_Keyboard_Deactivate>:
 *         This function is called when extraction of a HID Keyboard device.
 * @param  hid_instance: Pointer to the hid class instance.
 * @retval none
 */
VOID USBD_HID_Keyboard_Deactivate(VOID *hid_instance)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN USBD_HID_Keyboard_Deactivate */
	UX_PARAMETER_NOT_USED(hid_instance);

	/* Reset the HID mouse instance */
	hid_keyboard = UX_NULL;
 8006738:	4b03      	ldr	r3, [pc, #12]	@ (8006748 <USBD_HID_Keyboard_Deactivate+0x18>)
 800673a:	2200      	movs	r2, #0
 800673c:	601a      	str	r2, [r3, #0]

	/* USER CODE END USBD_HID_Keyboard_Deactivate */

	return;
 800673e:	46c0      	nop			@ (mov r8, r8)
}
 8006740:	46bd      	mov	sp, r7
 8006742:	b002      	add	sp, #8
 8006744:	bd80      	pop	{r7, pc}
 8006746:	46c0      	nop			@ (mov r8, r8)
 8006748:	2001099c 	.word	0x2001099c

0800674c <USBD_HID_Keyboard_SetReport>:
 * @param  hid_event: Pointer to structure of the hid event.
 * @retval status
 */
UINT USBD_HID_Keyboard_SetReport(UX_SLAVE_CLASS_HID *hid_instance,
		UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b084      	sub	sp, #16
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
	UINT status = UX_SUCCESS;
 8006756:	2300      	movs	r3, #0
 8006758:	60fb      	str	r3, [r7, #12]
	/* USER CODE BEGIN USBD_HID_Keyboard_SetReport */
	UX_PARAMETER_NOT_USED(hid_instance);
	UX_PARAMETER_NOT_USED(hid_event);
	/* USER CODE END USBD_HID_Keyboard_SetReport */

	return status;
 800675a:	68fb      	ldr	r3, [r7, #12]
}
 800675c:	0018      	movs	r0, r3
 800675e:	46bd      	mov	sp, r7
 8006760:	b004      	add	sp, #16
 8006762:	bd80      	pop	{r7, pc}

08006764 <USBD_HID_Keyboard_GetReport>:
 * @param  hid_event: Pointer to structure of the hid event.
 * @retval status
 */
UINT USBD_HID_Keyboard_GetReport(UX_SLAVE_CLASS_HID *hid_instance,
		UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
	UINT status = UX_SUCCESS;
 800676e:	2300      	movs	r3, #0
 8006770:	60fb      	str	r3, [r7, #12]
	/* USER CODE BEGIN USBD_HID_Keyboard_GetReport */
	UX_PARAMETER_NOT_USED(hid_instance);
	UX_PARAMETER_NOT_USED(hid_event);
	/* USER CODE END USBD_HID_Keyboard_GetReport */

	return status;
 8006772:	68fb      	ldr	r3, [r7, #12]
}
 8006774:	0018      	movs	r0, r3
 8006776:	46bd      	mov	sp, r7
 8006778:	b004      	add	sp, #16
 800677a:	bd80      	pop	{r7, pc}

0800677c <hid_keyboard_thread>:
/**
 * @brief  Function implementing usbx_hid_keyboard_thread_entry.
 * @param  thread_input: not used
 * @retval none
 */
void hid_keyboard_thread(uint32_t thread_input){
 800677c:	b580      	push	{r7, lr}
 800677e:	b094      	sub	sp, #80	@ 0x50
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
	keyboardHID_HandleTypeDef keyboard;

	TX_PARAMETER_NOT_USED(thread_input);

	/* Get the pointer to the device */
	device = &_ux_system_slave -> ux_system_slave_device;
 8006784:	4b12      	ldr	r3, [pc, #72]	@ (80067d0 <hid_keyboard_thread+0x54>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3320      	adds	r3, #32
 800678a:	64fb      	str	r3, [r7, #76]	@ 0x4c

	while (1) {

		/* Check if the device state already configured */
		if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_keyboard != UX_NULL)) {
 800678c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	2b03      	cmp	r3, #3
 8006792:	d119      	bne.n	80067c8 <hid_keyboard_thread+0x4c>
 8006794:	4b0f      	ldr	r3, [pc, #60]	@ (80067d4 <hid_keyboard_thread+0x58>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d015      	beq.n	80067c8 <hid_keyboard_thread+0x4c>

			if (!keyboard.initialised){
 800679c:	2008      	movs	r0, #8
 800679e:	183b      	adds	r3, r7, r0
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	2201      	movs	r2, #1
 80067a4:	4053      	eors	r3, r2
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d007      	beq.n	80067bc <hid_keyboard_thread+0x40>
				keyboardHID_init(&keyboard, &key_event_queue_ptr, hid_keyboard);
 80067ac:	4b09      	ldr	r3, [pc, #36]	@ (80067d4 <hid_keyboard_thread+0x58>)
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	4909      	ldr	r1, [pc, #36]	@ (80067d8 <hid_keyboard_thread+0x5c>)
 80067b2:	183b      	adds	r3, r7, r0
 80067b4:	0018      	movs	r0, r3
 80067b6:	f000 fb74 	bl	8006ea2 <keyboardHID_init>
			if (!keyboard.initialised){
 80067ba:	e008      	b.n	80067ce <hid_keyboard_thread+0x52>
			} else  {
				keyboardHID_process(&keyboard);
 80067bc:	2308      	movs	r3, #8
 80067be:	18fb      	adds	r3, r7, r3
 80067c0:	0018      	movs	r0, r3
 80067c2:	f000 fb97 	bl	8006ef4 <keyboardHID_process>
			if (!keyboard.initialised){
 80067c6:	e002      	b.n	80067ce <hid_keyboard_thread+0x52>
			}
		}

		else {
			/* Sleep thread for 10ms */
			tx_thread_sleep(MS_TO_TICK(10));
 80067c8:	2001      	movs	r0, #1
 80067ca:	f00c fec9 	bl	8013560 <_tx_thread_sleep>
		if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_keyboard != UX_NULL)) {
 80067ce:	e7dd      	b.n	800678c <hid_keyboard_thread+0x10>
 80067d0:	20011cac 	.word	0x20011cac
 80067d4:	2001099c 	.word	0x2001099c
 80067d8:	2001092c 	.word	0x2001092c

080067dc <USBD_HID_Mouse_Activate>:
  *         This function is called when insertion of a HID Mouse device.
  * @param  hid_instance: Pointer to the hid class instance.
  * @retval none
  */
VOID USBD_HID_Mouse_Activate(VOID *hid_instance)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b082      	sub	sp, #8
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_HID_Mouse_Activate */

  /* Save the HID mouse instance */
  hid_mouse = (UX_SLAVE_CLASS_HID*) hid_instance;
 80067e4:	4b03      	ldr	r3, [pc, #12]	@ (80067f4 <USBD_HID_Mouse_Activate+0x18>)
 80067e6:	687a      	ldr	r2, [r7, #4]
 80067e8:	601a      	str	r2, [r3, #0]

  /* USER CODE END USBD_HID_Mouse_Activate */

  return;
 80067ea:	46c0      	nop			@ (mov r8, r8)
}
 80067ec:	46bd      	mov	sp, r7
 80067ee:	b002      	add	sp, #8
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	46c0      	nop			@ (mov r8, r8)
 80067f4:	200109a0 	.word	0x200109a0

080067f8 <USBD_HID_Mouse_Deactivate>:
  *         This function is called when extraction of a HID Mouse device.
  * @param  hid_instance: Pointer to the hid class instance.
  * @retval none
  */
VOID USBD_HID_Mouse_Deactivate(VOID *hid_instance)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_HID_Mouse_Deactivate */
  UX_PARAMETER_NOT_USED(hid_instance);

  /* Reset the HID mouse instance */
  hid_mouse = UX_NULL;
 8006800:	4b03      	ldr	r3, [pc, #12]	@ (8006810 <USBD_HID_Mouse_Deactivate+0x18>)
 8006802:	2200      	movs	r2, #0
 8006804:	601a      	str	r2, [r3, #0]

  /* USER CODE END USBD_HID_Mouse_Deactivate */

  return;
 8006806:	46c0      	nop			@ (mov r8, r8)
}
 8006808:	46bd      	mov	sp, r7
 800680a:	b002      	add	sp, #8
 800680c:	bd80      	pop	{r7, pc}
 800680e:	46c0      	nop			@ (mov r8, r8)
 8006810:	200109a0 	.word	0x200109a0

08006814 <USBD_HID_Mouse_SetReport>:
  * @param  hid_event: Pointer to structure of the hid event.
  * @retval status
  */
UINT USBD_HID_Mouse_SetReport(UX_SLAVE_CLASS_HID *hid_instance,
                              UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  UINT status = UX_SUCCESS;
 800681e:	2300      	movs	r3, #0
 8006820:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN USBD_HID_Mouse_SetReport */
  UX_PARAMETER_NOT_USED(hid_instance);
  UX_PARAMETER_NOT_USED(hid_event);
  /* USER CODE END USBD_HID_Mouse_SetReport */

  return status;
 8006822:	68fb      	ldr	r3, [r7, #12]
}
 8006824:	0018      	movs	r0, r3
 8006826:	46bd      	mov	sp, r7
 8006828:	b004      	add	sp, #16
 800682a:	bd80      	pop	{r7, pc}

0800682c <USBD_HID_Mouse_GetReport>:
  * @param  hid_event: Pointer to structure of the hid event.
  * @retval status
  */
UINT USBD_HID_Mouse_GetReport(UX_SLAVE_CLASS_HID *hid_instance,
                              UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  UINT status = UX_SUCCESS;
 8006836:	2300      	movs	r3, #0
 8006838:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN USBD_HID_Mouse_GetReport */
  UX_PARAMETER_NOT_USED(hid_instance);
  UX_PARAMETER_NOT_USED(hid_event);
  /* USER CODE END USBD_HID_Mouse_GetReport */

  return status;
 800683a:	68fb      	ldr	r3, [r7, #12]
}
 800683c:	0018      	movs	r0, r3
 800683e:	46bd      	mov	sp, r7
 8006840:	b004      	add	sp, #16
 8006842:	bd80      	pop	{r7, pc}

08006844 <hid_mouse_thread>:
  * @brief  Function implementing usbx_hid_mouse_thread_entry.
  * @param  thread_input: not used
  * @retval none
  */
void hid_mouse_thread(uint32_t thread_input)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b08e      	sub	sp, #56	@ 0x38
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  UX_SLAVE_CLASS_HID_EVENT hid_event;

  TX_PARAMETER_NOT_USED(thread_input);

  /* Get the pointer to the device */
  device = &_ux_system_slave -> ux_system_slave_device;
 800684c:	4b0d      	ldr	r3, [pc, #52]	@ (8006884 <hid_mouse_thread+0x40>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	3320      	adds	r3, #32
 8006852:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Reset the HID event structure */
  ux_utility_memory_set(&hid_event, 0, sizeof(UX_SLAVE_CLASS_HID_EVENT));
 8006854:	2308      	movs	r3, #8
 8006856:	18fb      	adds	r3, r7, r3
 8006858:	222c      	movs	r2, #44	@ 0x2c
 800685a:	2100      	movs	r1, #0
 800685c:	0018      	movs	r0, r3
 800685e:	f012 fdff 	bl	8019460 <_ux_utility_memory_set>

  while (1)
  {
    /* Check if the device state already configured */
    if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_mouse != UX_NULL))
 8006862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2b03      	cmp	r3, #3
 8006868:	d107      	bne.n	800687a <hid_mouse_thread+0x36>
 800686a:	4b07      	ldr	r3, [pc, #28]	@ (8006888 <hid_mouse_thread+0x44>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d003      	beq.n	800687a <hid_mouse_thread+0x36>
    {
      /* Sleep for 10ms */
      tx_thread_sleep(MS_TO_TICK(10));
 8006872:	2001      	movs	r0, #1
 8006874:	f00c fe74 	bl	8013560 <_tx_thread_sleep>
 8006878:	e002      	b.n	8006880 <hid_mouse_thread+0x3c>
//      JoyState = JOY_NONE;
    }
    else
    {
      /* Sleep thread for 10ms */
      tx_thread_sleep(MS_TO_TICK(10));
 800687a:	2001      	movs	r0, #1
 800687c:	f00c fe70 	bl	8013560 <_tx_thread_sleep>
    if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_mouse != UX_NULL))
 8006880:	e7ef      	b.n	8006862 <hid_mouse_thread+0x1e>
 8006882:	46c0      	nop			@ (mov r8, r8)
 8006884:	20011cac 	.word	0x20011cac
 8006888:	200109a0 	.word	0x200109a0

0800688c <key_init>:
keyboardHID_StatusTypeDef keyboardHID_send_report(keyboardHID_HandleTypeDef *keyboard, bool send_taps);
keyboardHID_StatusTypeDef keyboardHID_add_key(keyboardHID_HandleTypeDef *keyboard, keyName_TypeDef key, bool tap);
keyboardHID_StatusTypeDef keyboardHID_remove_key(keyboardHID_HandleTypeDef *keyboard, keyName_TypeDef key);
keyboardHID_StatusTypeDef keyboardHID_untap_keys(keyboardHID_HandleTypeDef *keyboard);

void key_init(key_HandleTypeDef *key){
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]

	key->current_state = KEY_RELEASED;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	721a      	strb	r2, [r3, #8]
	key->previous_state = KEY_RELEASED;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	725a      	strb	r2, [r3, #9]
	key->current_layer = 0;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	745a      	strb	r2, [r3, #17]
	key->press_timestamp = tx_time_get();
 80068a6:	f00d fb3d 	bl	8013f24 <_tx_time_get>
 80068aa:	0002      	movs	r2, r0
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	60da      	str	r2, [r3, #12]
	key->holding_mod_key = false;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	741a      	strb	r2, [r3, #16]
}
 80068b6:	46c0      	nop			@ (mov r8, r8)
 80068b8:	46bd      	mov	sp, r7
 80068ba:	b002      	add	sp, #8
 80068bc:	bd80      	pop	{r7, pc}

080068be <key_poll>:

void key_poll(key_HandleTypeDef *key){
 80068be:	b580      	push	{r7, lr}
 80068c0:	b08c      	sub	sp, #48	@ 0x30
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]

	/* Get the current layer. No wait version used to reduce system mutex taking overhead. */
	system_layer_get_no_wait(&key->current_layer);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	3311      	adds	r3, #17
 80068ca:	0018      	movs	r0, r3
 80068cc:	f001 f92e 	bl	8007b2c <system_layer_get_no_wait>

	/* Get the current pin state */
	if (HAL_GPIO_ReadPin(key->port, key->pin) == GPIO_PIN_RESET){
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685a      	ldr	r2, [r3, #4]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	881b      	ldrh	r3, [r3, #0]
 80068d8:	0019      	movs	r1, r3
 80068da:	0010      	movs	r0, r2
 80068dc:	f003 f8a4 	bl	8009a28 <HAL_GPIO_ReadPin>
 80068e0:	1e03      	subs	r3, r0, #0
 80068e2:	d103      	bne.n	80068ec <key_poll+0x2e>
		key->current_state = KEY_PRESSED;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	721a      	strb	r2, [r3, #8]
 80068ea:	e002      	b.n	80068f2 <key_poll+0x34>
	}
	else {
		key->current_state = KEY_RELEASED;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	721a      	strb	r2, [r3, #8]
	}

	/* Determine action to be taken */

	/* Key pressed */
	if (key->current_state == KEY_PRESSED && key->previous_state == KEY_RELEASED){
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	7a1b      	ldrb	r3, [r3, #8]
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d000      	beq.n	80068fc <key_poll+0x3e>
 80068fa:	e0f6      	b.n	8006aea <key_poll+0x22c>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	7a5b      	ldrb	r3, [r3, #9]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d000      	beq.n	8006906 <key_poll+0x48>
 8006904:	e0f1      	b.n	8006aea <key_poll+0x22c>
		key->press_timestamp = tx_time_get();
 8006906:	f00d fb0d 	bl	8013f24 <_tx_time_get>
 800690a:	0002      	movs	r2, r0
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	60da      	str	r2, [r3, #12]

		/* Mod key pressed, immediate action */
		if (key->layers[key->current_layer].mod_key){
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	7c5b      	ldrb	r3, [r3, #17]
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	3302      	adds	r3, #2
 8006918:	00db      	lsls	r3, r3, #3
 800691a:	18d3      	adds	r3, r2, r3
 800691c:	3305      	adds	r3, #5
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d100      	bne.n	8006926 <key_poll+0x68>
 8006924:	e0c7      	b.n	8006ab6 <key_poll+0x1f8>

			/* Execute mod key press */
			key->holding_mod_key = true;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	741a      	strb	r2, [r3, #16]

			switch (key->layers[key->current_layer].mod_key) {
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	7c5b      	ldrb	r3, [r3, #17]
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	3302      	adds	r3, #2
 8006934:	00db      	lsls	r3, r3, #3
 8006936:	18d3      	adds	r3, r2, r3
 8006938:	3305      	adds	r3, #5
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	2bf1      	cmp	r3, #241	@ 0xf1
 800693e:	d01b      	beq.n	8006978 <key_poll+0xba>
 8006940:	dd00      	ble.n	8006944 <key_poll+0x86>
 8006942:	e09e      	b.n	8006a82 <key_poll+0x1c4>
 8006944:	2bf0      	cmp	r3, #240	@ 0xf0
 8006946:	d00a      	beq.n	800695e <key_poll+0xa0>
 8006948:	dd00      	ble.n	800694c <key_poll+0x8e>
 800694a:	e09a      	b.n	8006a82 <key_poll+0x1c4>
 800694c:	2b80      	cmp	r3, #128	@ 0x80
 800694e:	d048      	beq.n	80069e2 <key_poll+0x124>
 8006950:	dd00      	ble.n	8006954 <key_poll+0x96>
 8006952:	e096      	b.n	8006a82 <key_poll+0x1c4>
 8006954:	2b04      	cmp	r3, #4
 8006956:	d06c      	beq.n	8006a32 <key_poll+0x174>
 8006958:	2b08      	cmp	r3, #8
 800695a:	d01a      	beq.n	8006992 <key_poll+0xd4>
 800695c:	e091      	b.n	8006a82 <key_poll+0x1c4>

			case KEY_MOD_LAYER_CHANGE_MOMENTARY:
				system_layer_change(key->layers[key->current_layer].layer_change, true);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	7c5b      	ldrb	r3, [r3, #17]
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	3302      	adds	r3, #2
 8006966:	00db      	lsls	r3, r3, #3
 8006968:	18d3      	adds	r3, r2, r3
 800696a:	3306      	adds	r3, #6
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	2101      	movs	r1, #1
 8006970:	0018      	movs	r0, r3
 8006972:	f001 f85b 	bl	8007a2c <system_layer_change>
				break;
 8006976:	e0b7      	b.n	8006ae8 <key_poll+0x22a>

			case KEY_MOD_LAYER_CHANGE_TOGGLE:
				system_layer_change(key->layers[key->current_layer].layer_change, false);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	7c5b      	ldrb	r3, [r3, #17]
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	3302      	adds	r3, #2
 8006980:	00db      	lsls	r3, r3, #3
 8006982:	18d3      	adds	r3, r2, r3
 8006984:	3306      	adds	r3, #6
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	2100      	movs	r1, #0
 800698a:	0018      	movs	r0, r3
 800698c:	f001 f84e 	bl	8007a2c <system_layer_change>
				/* TODO: This needs to invalidate the associated key hold and release */
				break;
 8006990:	e0aa      	b.n	8006ae8 <key_poll+0x22a>

			case KEY_MOD_LMETA:
				if (key->layers[key->current_layer].mod_delay == 0){
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	7c5b      	ldrb	r3, [r3, #17]
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	3302      	adds	r3, #2
 800699a:	00db      	lsls	r3, r3, #3
 800699c:	18d3      	adds	r3, r2, r3
 800699e:	3308      	adds	r3, #8
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d119      	bne.n	80069da <key_poll+0x11c>
					system_modifier_set(key->layers[key->current_layer].mod_key);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	7c5b      	ldrb	r3, [r3, #17]
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	3302      	adds	r3, #2
 80069ae:	00db      	lsls	r3, r3, #3
 80069b0:	18d3      	adds	r3, r2, r3
 80069b2:	3305      	adds	r3, #5
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	0018      	movs	r0, r3
 80069b8:	f000 ffd4 	bl	8007964 <system_modifier_set>
					keyEvent_TypeDef event;
					event.key = KEY_NAME_NONE;
 80069bc:	2128      	movs	r1, #40	@ 0x28
 80069be:	187b      	adds	r3, r7, r1
 80069c0:	2200      	movs	r2, #0
 80069c2:	701a      	strb	r2, [r3, #0]
					event.state = KEY_TAP;
 80069c4:	187b      	adds	r3, r7, r1
 80069c6:	2202      	movs	r2, #2
 80069c8:	705a      	strb	r2, [r3, #1]
					tx_queue_send(key->event_queue, &event, TX_NO_WAIT);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ce:	1879      	adds	r1, r7, r1
 80069d0:	2200      	movs	r2, #0
 80069d2:	0018      	movs	r0, r3
 80069d4:	f00e f9ae 	bl	8014d34 <_txe_queue_send>
				}
				else {
					key->holding_mod_key = false;
				}
				break;
 80069d8:	e086      	b.n	8006ae8 <key_poll+0x22a>
					key->holding_mod_key = false;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	741a      	strb	r2, [r3, #16]
				break;
 80069e0:	e082      	b.n	8006ae8 <key_poll+0x22a>

			case KEY_MOD_RMETA:
				if (key->layers[key->current_layer].mod_delay == 0){
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	7c5b      	ldrb	r3, [r3, #17]
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	3302      	adds	r3, #2
 80069ea:	00db      	lsls	r3, r3, #3
 80069ec:	18d3      	adds	r3, r2, r3
 80069ee:	3308      	adds	r3, #8
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d119      	bne.n	8006a2a <key_poll+0x16c>
					system_modifier_set(key->layers[key->current_layer].mod_key);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	7c5b      	ldrb	r3, [r3, #17]
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	3302      	adds	r3, #2
 80069fe:	00db      	lsls	r3, r3, #3
 8006a00:	18d3      	adds	r3, r2, r3
 8006a02:	3305      	adds	r3, #5
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	0018      	movs	r0, r3
 8006a08:	f000 ffac 	bl	8007964 <system_modifier_set>
					keyEvent_TypeDef event;
					event.key = KEY_NAME_NONE;
 8006a0c:	2124      	movs	r1, #36	@ 0x24
 8006a0e:	187b      	adds	r3, r7, r1
 8006a10:	2200      	movs	r2, #0
 8006a12:	701a      	strb	r2, [r3, #0]
					event.state = KEY_TAP;
 8006a14:	187b      	adds	r3, r7, r1
 8006a16:	2202      	movs	r2, #2
 8006a18:	705a      	strb	r2, [r3, #1]
					tx_queue_send(key->event_queue, &event, TX_NO_WAIT);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1e:	1879      	adds	r1, r7, r1
 8006a20:	2200      	movs	r2, #0
 8006a22:	0018      	movs	r0, r3
 8006a24:	f00e f986 	bl	8014d34 <_txe_queue_send>
				}
				else {
					key->holding_mod_key = false;
				}
				break;
 8006a28:	e05e      	b.n	8006ae8 <key_poll+0x22a>
					key->holding_mod_key = false;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	741a      	strb	r2, [r3, #16]
				break;
 8006a30:	e05a      	b.n	8006ae8 <key_poll+0x22a>

			case KEY_MOD_LALT:
				if (key->layers[key->current_layer].mod_delay == 0){
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	7c5b      	ldrb	r3, [r3, #17]
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	3302      	adds	r3, #2
 8006a3a:	00db      	lsls	r3, r3, #3
 8006a3c:	18d3      	adds	r3, r2, r3
 8006a3e:	3308      	adds	r3, #8
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d119      	bne.n	8006a7a <key_poll+0x1bc>
					system_modifier_set(key->layers[key->current_layer].mod_key);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	7c5b      	ldrb	r3, [r3, #17]
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	3302      	adds	r3, #2
 8006a4e:	00db      	lsls	r3, r3, #3
 8006a50:	18d3      	adds	r3, r2, r3
 8006a52:	3305      	adds	r3, #5
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	0018      	movs	r0, r3
 8006a58:	f000 ff84 	bl	8007964 <system_modifier_set>
					keyEvent_TypeDef event;
					event.key = KEY_NAME_NONE;
 8006a5c:	2120      	movs	r1, #32
 8006a5e:	187b      	adds	r3, r7, r1
 8006a60:	2200      	movs	r2, #0
 8006a62:	701a      	strb	r2, [r3, #0]
					event.state = KEY_TAP;
 8006a64:	187b      	adds	r3, r7, r1
 8006a66:	2202      	movs	r2, #2
 8006a68:	705a      	strb	r2, [r3, #1]
					tx_queue_send(key->event_queue, &event, TX_NO_WAIT);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a6e:	1879      	adds	r1, r7, r1
 8006a70:	2200      	movs	r2, #0
 8006a72:	0018      	movs	r0, r3
 8006a74:	f00e f95e 	bl	8014d34 <_txe_queue_send>
				}
				else {
					key->holding_mod_key = false;
				}
				break;
 8006a78:	e036      	b.n	8006ae8 <key_poll+0x22a>
					key->holding_mod_key = false;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	741a      	strb	r2, [r3, #16]
				break;
 8006a80:	e032      	b.n	8006ae8 <key_poll+0x22a>

			default:
				system_modifier_set(key->layers[key->current_layer].mod_key);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	7c5b      	ldrb	r3, [r3, #17]
 8006a86:	687a      	ldr	r2, [r7, #4]
 8006a88:	3302      	adds	r3, #2
 8006a8a:	00db      	lsls	r3, r3, #3
 8006a8c:	18d3      	adds	r3, r2, r3
 8006a8e:	3305      	adds	r3, #5
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	0018      	movs	r0, r3
 8006a94:	f000 ff66 	bl	8007964 <system_modifier_set>
				keyEvent_TypeDef event;
				event.key = KEY_NAME_NONE;
 8006a98:	212c      	movs	r1, #44	@ 0x2c
 8006a9a:	187b      	adds	r3, r7, r1
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	701a      	strb	r2, [r3, #0]
				event.state = KEY_TAP;
 8006aa0:	187b      	adds	r3, r7, r1
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	705a      	strb	r2, [r3, #1]
				tx_queue_send(key->event_queue, &event, TX_NO_WAIT);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aaa:	1879      	adds	r1, r7, r1
 8006aac:	2200      	movs	r2, #0
 8006aae:	0018      	movs	r0, r3
 8006ab0:	f00e f940 	bl	8014d34 <_txe_queue_send>
				break;
 8006ab4:	e018      	b.n	8006ae8 <key_poll+0x22a>
			}
		}

		/* Normal key pressed */
		else {
			key->holding_mod_key = false;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	741a      	strb	r2, [r3, #16]
			keyEvent_TypeDef event;
			event.key = key->layers[key->current_layer].key_name;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	7c5b      	ldrb	r3, [r3, #17]
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	3302      	adds	r3, #2
 8006ac4:	00db      	lsls	r3, r3, #3
 8006ac6:	18d3      	adds	r3, r2, r3
 8006ac8:	3304      	adds	r3, #4
 8006aca:	781a      	ldrb	r2, [r3, #0]
 8006acc:	211c      	movs	r1, #28
 8006ace:	187b      	adds	r3, r7, r1
 8006ad0:	701a      	strb	r2, [r3, #0]
			event.state = KEY_PRESSED;
 8006ad2:	187b      	adds	r3, r7, r1
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	705a      	strb	r2, [r3, #1]
			tx_queue_send(key->event_queue, &event, TX_NO_WAIT);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006adc:	1879      	adds	r1, r7, r1
 8006ade:	2200      	movs	r2, #0
 8006ae0:	0018      	movs	r0, r3
 8006ae2:	f00e f927 	bl	8014d34 <_txe_queue_send>
		if (key->layers[key->current_layer].mod_key){
 8006ae6:	e114      	b.n	8006d12 <key_poll+0x454>
 8006ae8:	e113      	b.n	8006d12 <key_poll+0x454>
		}
	}


	/* Key released */
	else if (key->current_state == KEY_RELEASED && key->previous_state == KEY_PRESSED){
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	7a1b      	ldrb	r3, [r3, #8]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d000      	beq.n	8006af4 <key_poll+0x236>
 8006af2:	e0bb      	b.n	8006c6c <key_poll+0x3ae>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	7a5b      	ldrb	r3, [r3, #9]
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d000      	beq.n	8006afe <key_poll+0x240>
 8006afc:	e0b6      	b.n	8006c6c <key_poll+0x3ae>

		/* Mod key released */
		if (key->holding_mod_key || key->layers[key->current_layer].mod_delay > 0){
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	7c1b      	ldrb	r3, [r3, #16]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d10a      	bne.n	8006b1c <key_poll+0x25e>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	7c5b      	ldrb	r3, [r3, #17]
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	3302      	adds	r3, #2
 8006b0e:	00db      	lsls	r3, r3, #3
 8006b10:	18d3      	adds	r3, r2, r3
 8006b12:	3308      	adds	r3, #8
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d100      	bne.n	8006b1c <key_poll+0x25e>
 8006b1a:	e08f      	b.n	8006c3c <key_poll+0x37e>

			key->holding_mod_key = false;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	741a      	strb	r2, [r3, #16]

			/* Normal mod key (not home row mod) */
			if (key->layers[key->current_layer].mod_delay == 0){
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	7c5b      	ldrb	r3, [r3, #17]
 8006b26:	687a      	ldr	r2, [r7, #4]
 8006b28:	3302      	adds	r3, #2
 8006b2a:	00db      	lsls	r3, r3, #3
 8006b2c:	18d3      	adds	r3, r2, r3
 8006b2e:	3308      	adds	r3, #8
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d127      	bne.n	8006b86 <key_poll+0x2c8>

				if (key->layers[key->current_layer].mod_key == KEY_MOD_LAYER_CHANGE_MOMENTARY) {
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	7c5b      	ldrb	r3, [r3, #17]
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	3302      	adds	r3, #2
 8006b3e:	00db      	lsls	r3, r3, #3
 8006b40:	18d3      	adds	r3, r2, r3
 8006b42:	3305      	adds	r3, #5
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	2bf0      	cmp	r3, #240	@ 0xf0
 8006b48:	d102      	bne.n	8006b50 <key_poll+0x292>
					system_layer_revert();
 8006b4a:	f000 ffe9 	bl	8007b20 <system_layer_revert>
			if (key->layers[key->current_layer].mod_delay == 0){
 8006b4e:	e08c      	b.n	8006c6a <key_poll+0x3ac>
				}

				else {
					system_modifier_reset(key->layers[key->current_layer].mod_key);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	7c5b      	ldrb	r3, [r3, #17]
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	3302      	adds	r3, #2
 8006b58:	00db      	lsls	r3, r3, #3
 8006b5a:	18d3      	adds	r3, r2, r3
 8006b5c:	3305      	adds	r3, #5
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	0018      	movs	r0, r3
 8006b62:	f000 ff23 	bl	80079ac <system_modifier_reset>
					keyEvent_TypeDef event;
					event.key = KEY_NAME_NONE;
 8006b66:	2118      	movs	r1, #24
 8006b68:	187b      	adds	r3, r7, r1
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	701a      	strb	r2, [r3, #0]
					event.state = KEY_TAP;
 8006b6e:	187b      	adds	r3, r7, r1
 8006b70:	2202      	movs	r2, #2
 8006b72:	705a      	strb	r2, [r3, #1]
					tx_queue_send(key->event_queue, &event, TX_WAIT_FOREVER);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b78:	2201      	movs	r2, #1
 8006b7a:	4252      	negs	r2, r2
 8006b7c:	1879      	adds	r1, r7, r1
 8006b7e:	0018      	movs	r0, r3
 8006b80:	f00e f8d8 	bl	8014d34 <_txe_queue_send>
			if (key->layers[key->current_layer].mod_delay == 0){
 8006b84:	e071      	b.n	8006c6a <key_poll+0x3ac>
				}
			}

			/* Home row mod less than threshold time */
			else if ((((tx_time_get() - key->press_timestamp) * 1000) / TX_TIMER_TICKS_PER_SECOND) < key->layers[key->current_layer].mod_delay){
 8006b86:	f00d f9cd 	bl	8013f24 <_tx_time_get>
 8006b8a:	0002      	movs	r2, r0
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	1ad2      	subs	r2, r2, r3
 8006b92:	0013      	movs	r3, r2
 8006b94:	015b      	lsls	r3, r3, #5
 8006b96:	1a9b      	subs	r3, r3, r2
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	189b      	adds	r3, r3, r2
 8006b9c:	00db      	lsls	r3, r3, #3
 8006b9e:	001a      	movs	r2, r3
 8006ba0:	23fa      	movs	r3, #250	@ 0xfa
 8006ba2:	0099      	lsls	r1, r3, #2
 8006ba4:	0010      	movs	r0, r2
 8006ba6:	f7ff fc4d 	bl	8006444 <__udivsi3>
 8006baa:	0003      	movs	r3, r0
 8006bac:	0019      	movs	r1, r3
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	7c5b      	ldrb	r3, [r3, #17]
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	3302      	adds	r3, #2
 8006bb6:	00db      	lsls	r3, r3, #3
 8006bb8:	18d3      	adds	r3, r2, r3
 8006bba:	3308      	adds	r3, #8
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4299      	cmp	r1, r3
 8006bc0:	d221      	bcs.n	8006c06 <key_poll+0x348>
				system_modifier_reset(key->layers[key->current_layer].mod_key);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	7c5b      	ldrb	r3, [r3, #17]
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	3302      	adds	r3, #2
 8006bca:	00db      	lsls	r3, r3, #3
 8006bcc:	18d3      	adds	r3, r2, r3
 8006bce:	3305      	adds	r3, #5
 8006bd0:	781b      	ldrb	r3, [r3, #0]
 8006bd2:	0018      	movs	r0, r3
 8006bd4:	f000 feea 	bl	80079ac <system_modifier_reset>
				keyEvent_TypeDef event;
				event.key = key->layers[key->current_layer].key_name;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	7c5b      	ldrb	r3, [r3, #17]
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	3302      	adds	r3, #2
 8006be0:	00db      	lsls	r3, r3, #3
 8006be2:	18d3      	adds	r3, r2, r3
 8006be4:	3304      	adds	r3, #4
 8006be6:	781a      	ldrb	r2, [r3, #0]
 8006be8:	2114      	movs	r1, #20
 8006bea:	187b      	adds	r3, r7, r1
 8006bec:	701a      	strb	r2, [r3, #0]
				event.state = KEY_TAP;
 8006bee:	187b      	adds	r3, r7, r1
 8006bf0:	2202      	movs	r2, #2
 8006bf2:	705a      	strb	r2, [r3, #1]
				tx_queue_send(key->event_queue, &event, TX_WAIT_FOREVER);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	4252      	negs	r2, r2
 8006bfc:	1879      	adds	r1, r7, r1
 8006bfe:	0018      	movs	r0, r3
 8006c00:	f00e f898 	bl	8014d34 <_txe_queue_send>
			if (key->layers[key->current_layer].mod_delay == 0){
 8006c04:	e031      	b.n	8006c6a <key_poll+0x3ac>
			}

			/* Home row mod more than threshold time */
			else {
				system_modifier_reset(key->layers[key->current_layer].mod_key);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	7c5b      	ldrb	r3, [r3, #17]
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	3302      	adds	r3, #2
 8006c0e:	00db      	lsls	r3, r3, #3
 8006c10:	18d3      	adds	r3, r2, r3
 8006c12:	3305      	adds	r3, #5
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	0018      	movs	r0, r3
 8006c18:	f000 fec8 	bl	80079ac <system_modifier_reset>
				keyEvent_TypeDef event;
				event.key = KEY_NAME_NONE;
 8006c1c:	2110      	movs	r1, #16
 8006c1e:	187b      	adds	r3, r7, r1
 8006c20:	2200      	movs	r2, #0
 8006c22:	701a      	strb	r2, [r3, #0]
				event.state = KEY_TAP;
 8006c24:	187b      	adds	r3, r7, r1
 8006c26:	2202      	movs	r2, #2
 8006c28:	705a      	strb	r2, [r3, #1]
				tx_queue_send(key->event_queue, &event, TX_WAIT_FOREVER);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c2e:	2201      	movs	r2, #1
 8006c30:	4252      	negs	r2, r2
 8006c32:	1879      	adds	r1, r7, r1
 8006c34:	0018      	movs	r0, r3
 8006c36:	f00e f87d 	bl	8014d34 <_txe_queue_send>
			if (key->layers[key->current_layer].mod_delay == 0){
 8006c3a:	e016      	b.n	8006c6a <key_poll+0x3ac>
		}

		/* Normal key released */
		else {
			keyEvent_TypeDef event;
			event.key = key->layers[key->current_layer].key_name;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	7c5b      	ldrb	r3, [r3, #17]
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	3302      	adds	r3, #2
 8006c44:	00db      	lsls	r3, r3, #3
 8006c46:	18d3      	adds	r3, r2, r3
 8006c48:	3304      	adds	r3, #4
 8006c4a:	781a      	ldrb	r2, [r3, #0]
 8006c4c:	210c      	movs	r1, #12
 8006c4e:	187b      	adds	r3, r7, r1
 8006c50:	701a      	strb	r2, [r3, #0]
			event.state = KEY_RELEASED;
 8006c52:	187b      	adds	r3, r7, r1
 8006c54:	2200      	movs	r2, #0
 8006c56:	705a      	strb	r2, [r3, #1]
			tx_queue_send(key->event_queue, &event, TX_WAIT_FOREVER);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	4252      	negs	r2, r2
 8006c60:	1879      	adds	r1, r7, r1
 8006c62:	0018      	movs	r0, r3
 8006c64:	f00e f866 	bl	8014d34 <_txe_queue_send>
		if (key->holding_mod_key || key->layers[key->current_layer].mod_delay > 0){
 8006c68:	e053      	b.n	8006d12 <key_poll+0x454>
 8006c6a:	e052      	b.n	8006d12 <key_poll+0x454>
		}
	}

	/* Key held */
	else if (key->current_state == KEY_PRESSED && key->previous_state == KEY_PRESSED){
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	7a1b      	ldrb	r3, [r3, #8]
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d14e      	bne.n	8006d12 <key_poll+0x454>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	7a5b      	ldrb	r3, [r3, #9]
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d14a      	bne.n	8006d12 <key_poll+0x454>

		/* If there is a timed mod key that hasn't been fired then wait and fire when delay expires. (Usually meta keys) */
		if ((!key->holding_mod_key) && (key->layers[key->current_layer].mod_delay > 0) && ((((tx_time_get() - key->press_timestamp) * 1000) / TX_TIMER_TICKS_PER_SECOND) > key->layers[key->current_layer].mod_delay)){
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	7c1b      	ldrb	r3, [r3, #16]
 8006c80:	2201      	movs	r2, #1
 8006c82:	4053      	eors	r3, r2
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d043      	beq.n	8006d12 <key_poll+0x454>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	7c5b      	ldrb	r3, [r3, #17]
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	3302      	adds	r3, #2
 8006c92:	00db      	lsls	r3, r3, #3
 8006c94:	18d3      	adds	r3, r2, r3
 8006c96:	3308      	adds	r3, #8
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d039      	beq.n	8006d12 <key_poll+0x454>
 8006c9e:	f00d f941 	bl	8013f24 <_tx_time_get>
 8006ca2:	0002      	movs	r2, r0
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	1ad2      	subs	r2, r2, r3
 8006caa:	0013      	movs	r3, r2
 8006cac:	015b      	lsls	r3, r3, #5
 8006cae:	1a9b      	subs	r3, r3, r2
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	189b      	adds	r3, r3, r2
 8006cb4:	00db      	lsls	r3, r3, #3
 8006cb6:	001a      	movs	r2, r3
 8006cb8:	23fa      	movs	r3, #250	@ 0xfa
 8006cba:	0099      	lsls	r1, r3, #2
 8006cbc:	0010      	movs	r0, r2
 8006cbe:	f7ff fbc1 	bl	8006444 <__udivsi3>
 8006cc2:	0003      	movs	r3, r0
 8006cc4:	0019      	movs	r1, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	7c5b      	ldrb	r3, [r3, #17]
 8006cca:	687a      	ldr	r2, [r7, #4]
 8006ccc:	3302      	adds	r3, #2
 8006cce:	00db      	lsls	r3, r3, #3
 8006cd0:	18d3      	adds	r3, r2, r3
 8006cd2:	3308      	adds	r3, #8
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4299      	cmp	r1, r3
 8006cd8:	d91b      	bls.n	8006d12 <key_poll+0x454>
			key->holding_mod_key = true;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2201      	movs	r2, #1
 8006cde:	741a      	strb	r2, [r3, #16]
			system_modifier_set(key->layers[key->current_layer].mod_key);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	7c5b      	ldrb	r3, [r3, #17]
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	3302      	adds	r3, #2
 8006ce8:	00db      	lsls	r3, r3, #3
 8006cea:	18d3      	adds	r3, r2, r3
 8006cec:	3305      	adds	r3, #5
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	0018      	movs	r0, r3
 8006cf2:	f000 fe37 	bl	8007964 <system_modifier_set>
			keyEvent_TypeDef event;
			event.key = KEY_NAME_NONE;
 8006cf6:	2108      	movs	r1, #8
 8006cf8:	187b      	adds	r3, r7, r1
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	701a      	strb	r2, [r3, #0]
			event.state = KEY_TAP;
 8006cfe:	187b      	adds	r3, r7, r1
 8006d00:	2202      	movs	r2, #2
 8006d02:	705a      	strb	r2, [r3, #1]
			tx_queue_send(key->event_queue, &event, TX_NO_WAIT);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d08:	1879      	adds	r1, r7, r1
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	0018      	movs	r0, r3
 8006d0e:	f00e f811 	bl	8014d34 <_txe_queue_send>
		}
	}

	/* Update variables for next time */
	key->previous_state = key->current_state;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	7a1a      	ldrb	r2, [r3, #8]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	725a      	strb	r2, [r3, #9]
}
 8006d1a:	46c0      	nop			@ (mov r8, r8)
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	b00c      	add	sp, #48	@ 0x30
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <knob_init>:





void knob_init(knob_HandleTypeDef *knob, TIM_HandleTypeDef *htim, TX_QUEUE *event_queue){
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b084      	sub	sp, #16
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	60f8      	str	r0, [r7, #12]
 8006d2a:	60b9      	str	r1, [r7, #8]
 8006d2c:	607a      	str	r2, [r7, #4]
	knob->current_layer = 0;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2200      	movs	r2, #0
 8006d32:	721a      	strb	r2, [r3, #8]
	knob->event_queue = event_queue;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	611a      	str	r2, [r3, #16]

	knob->htim = htim;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	68ba      	ldr	r2, [r7, #8]
 8006d3e:	601a      	str	r2, [r3, #0]
	HAL_TIM_Encoder_Start(knob->htim, TIM_CHANNEL_ALL);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	213c      	movs	r1, #60	@ 0x3c
 8006d46:	0018      	movs	r0, r3
 8006d48:	f006 fb58 	bl	800d3fc <HAL_TIM_Encoder_Start>

	knob->current_count = knob->htim->Instance->CNT;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d54:	b21a      	sxth	r2, r3
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	809a      	strh	r2, [r3, #4]
	knob->previous_count = knob->current_count;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2204      	movs	r2, #4
 8006d5e:	5e9a      	ldrsh	r2, [r3, r2]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	80da      	strh	r2, [r3, #6]
}
 8006d64:	46c0      	nop			@ (mov r8, r8)
 8006d66:	46bd      	mov	sp, r7
 8006d68:	b004      	add	sp, #16
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <knob_poll>:

void knob_poll(knob_HandleTypeDef *knob){
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]

	/* Get the current layer. No wait version used to reduce system mutex taking overhead. */
	system_layer_get_no_wait(&knob->current_layer);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	3308      	adds	r3, #8
 8006d78:	0018      	movs	r0, r3
 8006d7a:	f000 fed7 	bl	8007b2c <system_layer_get_no_wait>

	/* Load the timer's count into current_count. Note CNT has to be cast from a uint32_t to an int16_t. This is fine as long as the timer's period is 65535. */
	__atomic_load((int16_t*) &knob->htim->Instance->CNT, &knob->current_count, __ATOMIC_RELAXED);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	3324      	adds	r3, #36	@ 0x24
 8006d86:	881b      	ldrh	r3, [r3, #0]
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	b21a      	sxth	r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	809a      	strh	r2, [r3, #4]

	/* Only register an input every ENCODER_PULSES_PER_INDENT pulses. */
	if (((knob->current_count - knob->previous_count) % ENCODER_PULSES_PER_INDENT) == 0){
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2204      	movs	r2, #4
 8006d94:	5e9b      	ldrsh	r3, [r3, r2]
 8006d96:	001a      	movs	r2, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2106      	movs	r1, #6
 8006d9c:	5e5b      	ldrsh	r3, [r3, r1]
 8006d9e:	1ad3      	subs	r3, r2, r3
 8006da0:	001a      	movs	r2, r3
 8006da2:	2303      	movs	r3, #3
 8006da4:	4013      	ands	r3, r2
 8006da6:	d000      	beq.n	8006daa <knob_poll+0x3e>
 8006da8:	e077      	b.n	8006e9a <knob_poll+0x12e>

		/* If the counter incremented send the current layer's up key */
		if (knob->current_count > knob->previous_count){
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2204      	movs	r2, #4
 8006dae:	5e9a      	ldrsh	r2, [r3, r2]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2106      	movs	r1, #6
 8006db4:	5e5b      	ldrsh	r3, [r3, r1]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	dd31      	ble.n	8006e1e <knob_poll+0xb2>

			keyEvent_TypeDef event;
			event.key = knob->layers[knob->current_layer].up_key_name;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	7a1b      	ldrb	r3, [r3, #8]
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	3304      	adds	r3, #4
 8006dc2:	005b      	lsls	r3, r3, #1
 8006dc4:	18d3      	adds	r3, r2, r3
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	781a      	ldrb	r2, [r3, #0]
 8006dca:	210c      	movs	r1, #12
 8006dcc:	187b      	adds	r3, r7, r1
 8006dce:	701a      	strb	r2, [r3, #0]
			event.state = KEY_TAP;
 8006dd0:	187b      	adds	r3, r7, r1
 8006dd2:	2202      	movs	r2, #2
 8006dd4:	705a      	strb	r2, [r3, #1]

			for (uint8_t i = 0; i < (knob->current_count - knob->previous_count) / ENCODER_PULSES_PER_INDENT; i++){
 8006dd6:	230f      	movs	r3, #15
 8006dd8:	18fb      	adds	r3, r7, r3
 8006dda:	2200      	movs	r2, #0
 8006ddc:	701a      	strb	r2, [r3, #0]
 8006dde:	e00d      	b.n	8006dfc <knob_poll+0x90>
				tx_queue_send(knob->event_queue, &event, TX_NO_WAIT);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	220c      	movs	r2, #12
 8006de6:	18b9      	adds	r1, r7, r2
 8006de8:	2200      	movs	r2, #0
 8006dea:	0018      	movs	r0, r3
 8006dec:	f00d ffa2 	bl	8014d34 <_txe_queue_send>
			for (uint8_t i = 0; i < (knob->current_count - knob->previous_count) / ENCODER_PULSES_PER_INDENT; i++){
 8006df0:	210f      	movs	r1, #15
 8006df2:	187b      	adds	r3, r7, r1
 8006df4:	781a      	ldrb	r2, [r3, #0]
 8006df6:	187b      	adds	r3, r7, r1
 8006df8:	3201      	adds	r2, #1
 8006dfa:	701a      	strb	r2, [r3, #0]
 8006dfc:	230f      	movs	r3, #15
 8006dfe:	18fb      	adds	r3, r7, r3
 8006e00:	781a      	ldrb	r2, [r3, #0]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2104      	movs	r1, #4
 8006e06:	5e5b      	ldrsh	r3, [r3, r1]
 8006e08:	0019      	movs	r1, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2006      	movs	r0, #6
 8006e0e:	5e1b      	ldrsh	r3, [r3, r0]
 8006e10:	1acb      	subs	r3, r1, r3
 8006e12:	d500      	bpl.n	8006e16 <knob_poll+0xaa>
 8006e14:	3303      	adds	r3, #3
 8006e16:	109b      	asrs	r3, r3, #2
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	dbe1      	blt.n	8006de0 <knob_poll+0x74>
 8006e1c:	e038      	b.n	8006e90 <knob_poll+0x124>
			}
		}

		/* If the counter decremented send the current layer's down key */
		else if (knob->current_count < knob->previous_count) {
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2204      	movs	r2, #4
 8006e22:	5e9a      	ldrsh	r2, [r3, r2]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2106      	movs	r1, #6
 8006e28:	5e5b      	ldrsh	r3, [r3, r1]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	da30      	bge.n	8006e90 <knob_poll+0x124>

			keyEvent_TypeDef event;
			event.key = knob->layers[knob->current_layer].down_key_name;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	7a1b      	ldrb	r3, [r3, #8]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	3304      	adds	r3, #4
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	18d3      	adds	r3, r2, r3
 8006e3a:	3302      	adds	r3, #2
 8006e3c:	781a      	ldrb	r2, [r3, #0]
 8006e3e:	2108      	movs	r1, #8
 8006e40:	187b      	adds	r3, r7, r1
 8006e42:	701a      	strb	r2, [r3, #0]
			event.state = KEY_TAP;
 8006e44:	187b      	adds	r3, r7, r1
 8006e46:	2202      	movs	r2, #2
 8006e48:	705a      	strb	r2, [r3, #1]

			for (uint8_t i = 0; i < (knob->previous_count - knob->current_count) / ENCODER_PULSES_PER_INDENT; i++){
 8006e4a:	230e      	movs	r3, #14
 8006e4c:	18fb      	adds	r3, r7, r3
 8006e4e:	2200      	movs	r2, #0
 8006e50:	701a      	strb	r2, [r3, #0]
 8006e52:	e00d      	b.n	8006e70 <knob_poll+0x104>
				tx_queue_send(knob->event_queue, &event, TX_NO_WAIT);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	691b      	ldr	r3, [r3, #16]
 8006e58:	2208      	movs	r2, #8
 8006e5a:	18b9      	adds	r1, r7, r2
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	0018      	movs	r0, r3
 8006e60:	f00d ff68 	bl	8014d34 <_txe_queue_send>
			for (uint8_t i = 0; i < (knob->previous_count - knob->current_count) / ENCODER_PULSES_PER_INDENT; i++){
 8006e64:	210e      	movs	r1, #14
 8006e66:	187b      	adds	r3, r7, r1
 8006e68:	781a      	ldrb	r2, [r3, #0]
 8006e6a:	187b      	adds	r3, r7, r1
 8006e6c:	3201      	adds	r2, #1
 8006e6e:	701a      	strb	r2, [r3, #0]
 8006e70:	230e      	movs	r3, #14
 8006e72:	18fb      	adds	r3, r7, r3
 8006e74:	781a      	ldrb	r2, [r3, #0]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2106      	movs	r1, #6
 8006e7a:	5e5b      	ldrsh	r3, [r3, r1]
 8006e7c:	0019      	movs	r1, r3
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2004      	movs	r0, #4
 8006e82:	5e1b      	ldrsh	r3, [r3, r0]
 8006e84:	1acb      	subs	r3, r1, r3
 8006e86:	d500      	bpl.n	8006e8a <knob_poll+0x11e>
 8006e88:	3303      	adds	r3, #3
 8006e8a:	109b      	asrs	r3, r3, #2
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	dbe1      	blt.n	8006e54 <knob_poll+0xe8>
			}
		}

		knob->previous_count = knob->current_count;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2204      	movs	r2, #4
 8006e94:	5e9a      	ldrsh	r2, [r3, r2]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	80da      	strh	r2, [r3, #6]
	}
}
 8006e9a:	46c0      	nop			@ (mov r8, r8)
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	b004      	add	sp, #16
 8006ea0:	bd80      	pop	{r7, pc}

08006ea2 <keyboardHID_init>:





keyboardHID_StatusTypeDef keyboardHID_init(keyboardHID_HandleTypeDef *keyboard, TX_QUEUE *event_queue, UX_SLAVE_CLASS_HID *hid_class){
 8006ea2:	b580      	push	{r7, lr}
 8006ea4:	b084      	sub	sp, #16
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	60f8      	str	r0, [r7, #12]
 8006eaa:	60b9      	str	r1, [r7, #8]
 8006eac:	607a      	str	r2, [r7, #4]

	keyboard->event_queue = event_queue;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	68ba      	ldr	r2, [r7, #8]
 8006eb2:	63da      	str	r2, [r3, #60]	@ 0x3c
	keyboard->hid_class = hid_class;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	605a      	str	r2, [r3, #4]
	keyboard->key_event.key = KEY_NAME_NONE;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2240      	movs	r2, #64	@ 0x40
 8006ebe:	2100      	movs	r1, #0
 8006ec0:	5499      	strb	r1, [r3, r2]
	keyboard->key_event.state = KEY_RELEASED;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2241      	movs	r2, #65	@ 0x41
 8006ec6:	2100      	movs	r1, #0
 8006ec8:	5499      	strb	r1, [r3, r2]
	keyboard->keys_pressed = NULL;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	639a      	str	r2, [r3, #56]	@ 0x38
	keyboard->send_immediately = false;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	705a      	strb	r2, [r3, #1]

	/* Reset the HID event structure */
	ux_utility_memory_set(&keyboard->hid_event, 0, sizeof(UX_SLAVE_CLASS_HID_EVENT));
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	3308      	adds	r3, #8
 8006eda:	222c      	movs	r2, #44	@ 0x2c
 8006edc:	2100      	movs	r1, #0
 8006ede:	0018      	movs	r0, r3
 8006ee0:	f012 fabe 	bl	8019460 <_ux_utility_memory_set>

	keyboard->initialised = true;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	701a      	strb	r2, [r3, #0]

	return KEYBOARD_HID_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	0018      	movs	r0, r3
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	b004      	add	sp, #16
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <keyboardHID_process>:

keyboardHID_StatusTypeDef keyboardHID_process(keyboardHID_HandleTypeDef *keyboard){
 8006ef4:	b5b0      	push	{r4, r5, r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]

	/* Properly implement status */
	keyboardHID_StatusTypeDef status = KEYBOARD_HID_OK;
 8006efc:	210f      	movs	r1, #15
 8006efe:	187b      	adds	r3, r7, r1
 8006f00:	2200      	movs	r2, #0
 8006f02:	701a      	strb	r2, [r3, #0]

	/* If the next report doesn't need to be send immediately then get a new key event */
	if (!keyboard->send_immediately){
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	785b      	ldrb	r3, [r3, #1]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	4053      	eors	r3, r2
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d04c      	beq.n	8006fac <keyboardHID_process+0xb8>
		status = keyboardHID_recieve_event(keyboard, 100);
 8006f12:	000d      	movs	r5, r1
 8006f14:	187c      	adds	r4, r7, r1
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2164      	movs	r1, #100	@ 0x64
 8006f1a:	0018      	movs	r0, r3
 8006f1c:	f000 f85e 	bl	8006fdc <keyboardHID_recieve_event>
 8006f20:	0003      	movs	r3, r0
 8006f22:	7023      	strb	r3, [r4, #0]
		if (status != KEYBOARD_HID_OK){
 8006f24:	197b      	adds	r3, r7, r5
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d002      	beq.n	8006f32 <keyboardHID_process+0x3e>
			return status;
 8006f2c:	197b      	adds	r3, r7, r5
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	e050      	b.n	8006fd4 <keyboardHID_process+0xe0>
		}

		/* Process the event */
		bool queue_empty = false;
 8006f32:	230e      	movs	r3, #14
 8006f34:	18fb      	adds	r3, r7, r3
 8006f36:	2200      	movs	r2, #0
 8006f38:	701a      	strb	r2, [r3, #0]
		do {
			switch (keyboard->key_event.state) {
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2241      	movs	r2, #65	@ 0x41
 8006f3e:	5c9b      	ldrb	r3, [r3, r2]
 8006f40:	2b02      	cmp	r3, #2
 8006f42:	d016      	beq.n	8006f72 <keyboardHID_process+0x7e>
 8006f44:	dc1e      	bgt.n	8006f84 <keyboardHID_process+0x90>
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00a      	beq.n	8006f60 <keyboardHID_process+0x6c>
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	d11a      	bne.n	8006f84 <keyboardHID_process+0x90>

			case KEY_PRESSED:
				keyboardHID_add_key(keyboard, keyboard->key_event.key, false);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2240      	movs	r2, #64	@ 0x40
 8006f52:	5c99      	ldrb	r1, [r3, r2]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	0018      	movs	r0, r3
 8006f5a:	f000 f8d6 	bl	800710a <keyboardHID_add_key>
				break;
 8006f5e:	e012      	b.n	8006f86 <keyboardHID_process+0x92>

			case KEY_RELEASED:
				keyboardHID_remove_key(keyboard, keyboard->key_event.key);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2240      	movs	r2, #64	@ 0x40
 8006f64:	5c9a      	ldrb	r2, [r3, r2]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	0011      	movs	r1, r2
 8006f6a:	0018      	movs	r0, r3
 8006f6c:	f000 f939 	bl	80071e2 <keyboardHID_remove_key>
				break;
 8006f70:	e009      	b.n	8006f86 <keyboardHID_process+0x92>

			case KEY_TAP:
				keyboardHID_add_key(keyboard, keyboard->key_event.key, true);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2240      	movs	r2, #64	@ 0x40
 8006f76:	5c99      	ldrb	r1, [r3, r2]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	0018      	movs	r0, r3
 8006f7e:	f000 f8c4 	bl	800710a <keyboardHID_add_key>
				break;
 8006f82:	e000      	b.n	8006f86 <keyboardHID_process+0x92>

			default:
				break;
 8006f84:	46c0      	nop			@ (mov r8, r8)
			}

			/* Try to get another event */
			if (keyboardHID_recieve_event_no_wait(keyboard) == KEYBOARD_HID_QUEUE_EMPTY){
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	0018      	movs	r0, r3
 8006f8a:	f000 f83d 	bl	8007008 <keyboardHID_recieve_event_no_wait>
 8006f8e:	0003      	movs	r3, r0
 8006f90:	2b04      	cmp	r3, #4
 8006f92:	d103      	bne.n	8006f9c <keyboardHID_process+0xa8>
				queue_empty = true;
 8006f94:	230e      	movs	r3, #14
 8006f96:	18fb      	adds	r3, r7, r3
 8006f98:	2201      	movs	r2, #1
 8006f9a:	701a      	strb	r2, [r3, #0]
			}

		} while (!queue_empty);
 8006f9c:	230e      	movs	r3, #14
 8006f9e:	18fb      	adds	r3, r7, r3
 8006fa0:	781b      	ldrb	r3, [r3, #0]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	4053      	eors	r3, r2
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1c6      	bne.n	8006f3a <keyboardHID_process+0x46>

	}

	/* Send the report */
	keyboardHID_send_report(keyboard, true);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2101      	movs	r1, #1
 8006fb0:	0018      	movs	r0, r3
 8006fb2:	f000 f83e 	bl	8007032 <keyboardHID_send_report>

	/* Untap keys and send another report if necessary */
	if (keyboardHID_untap_keys(keyboard) == KEYBOARD_HID_FOUND_TAPPED){
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	0018      	movs	r0, r3
 8006fba:	f000 f947 	bl	800724c <keyboardHID_untap_keys>
 8006fbe:	0003      	movs	r3, r0
 8006fc0:	2b06      	cmp	r3, #6
 8006fc2:	d104      	bne.n	8006fce <keyboardHID_process+0xda>
		keyboardHID_send_report(keyboard, false);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2100      	movs	r1, #0
 8006fc8:	0018      	movs	r0, r3
 8006fca:	f000 f832 	bl	8007032 <keyboardHID_send_report>
	}

	return status;
 8006fce:	230f      	movs	r3, #15
 8006fd0:	18fb      	adds	r3, r7, r3
 8006fd2:	781b      	ldrb	r3, [r3, #0]
}
 8006fd4:	0018      	movs	r0, r3
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	b004      	add	sp, #16
 8006fda:	bdb0      	pop	{r4, r5, r7, pc}

08006fdc <keyboardHID_recieve_event>:


keyboardHID_StatusTypeDef keyboardHID_recieve_event(keyboardHID_HandleTypeDef *keyboard, uint32_t timeout){
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
	if (tx_queue_receive(keyboard->event_queue, &keyboard->key_event, timeout) == TX_SUCCESS){
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	3340      	adds	r3, #64	@ 0x40
 8006fee:	683a      	ldr	r2, [r7, #0]
 8006ff0:	0019      	movs	r1, r3
 8006ff2:	f00d fe53 	bl	8014c9c <_txe_queue_receive>
 8006ff6:	1e03      	subs	r3, r0, #0
 8006ff8:	d101      	bne.n	8006ffe <keyboardHID_recieve_event+0x22>
		return KEYBOARD_HID_OK;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	e000      	b.n	8007000 <keyboardHID_recieve_event+0x24>
	}
	return KEYBOARD_HID_ERROR;
 8006ffe:	2301      	movs	r3, #1
}
 8007000:	0018      	movs	r0, r3
 8007002:	46bd      	mov	sp, r7
 8007004:	b002      	add	sp, #8
 8007006:	bd80      	pop	{r7, pc}

08007008 <keyboardHID_recieve_event_no_wait>:

keyboardHID_StatusTypeDef keyboardHID_recieve_event_no_wait(keyboardHID_HandleTypeDef *keyboard){
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
	if (tx_queue_receive(keyboard->event_queue, &keyboard->key_event, TX_NO_WAIT) == TX_SUCCESS){
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	3340      	adds	r3, #64	@ 0x40
 8007018:	2200      	movs	r2, #0
 800701a:	0019      	movs	r1, r3
 800701c:	f00d fe3e 	bl	8014c9c <_txe_queue_receive>
 8007020:	1e03      	subs	r3, r0, #0
 8007022:	d101      	bne.n	8007028 <keyboardHID_recieve_event_no_wait+0x20>
		return KEYBOARD_HID_OK;
 8007024:	2300      	movs	r3, #0
 8007026:	e000      	b.n	800702a <keyboardHID_recieve_event_no_wait+0x22>
	}
	return KEYBOARD_HID_QUEUE_EMPTY;
 8007028:	2304      	movs	r3, #4
}
 800702a:	0018      	movs	r0, r3
 800702c:	46bd      	mov	sp, r7
 800702e:	b002      	add	sp, #8
 8007030:	bd80      	pop	{r7, pc}

08007032 <keyboardHID_send_report>:

keyboardHID_StatusTypeDef keyboardHID_send_report(keyboardHID_HandleTypeDef *keyboard, bool send_taps){
 8007032:	b580      	push	{r7, lr}
 8007034:	b084      	sub	sp, #16
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
 800703a:	000a      	movs	r2, r1
 800703c:	1cfb      	adds	r3, r7, #3
 800703e:	701a      	strb	r2, [r3, #0]

	/* Get modifier byte */
	system_modifiers_get(&keyboard->hid_event.ux_device_class_hid_event_buffer[0]);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	3310      	adds	r3, #16
 8007044:	0018      	movs	r0, r3
 8007046:	f000 fcd9 	bl	80079fc <system_modifiers_get>

	/* This byte is reserved */
	keyboard->hid_event.ux_device_class_hid_event_buffer[1] = 0;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	745a      	strb	r2, [r3, #17]

	/* Clear the buffer */
	for (uint8_t i = 2; i < 8; i++){
 8007050:	230f      	movs	r3, #15
 8007052:	18fb      	adds	r3, r7, r3
 8007054:	2202      	movs	r2, #2
 8007056:	701a      	strb	r2, [r3, #0]
 8007058:	e00b      	b.n	8007072 <keyboardHID_send_report+0x40>
		keyboard->hid_event.ux_device_class_hid_event_buffer[i] = 0;
 800705a:	210f      	movs	r1, #15
 800705c:	187b      	adds	r3, r7, r1
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	18d3      	adds	r3, r2, r3
 8007064:	2200      	movs	r2, #0
 8007066:	741a      	strb	r2, [r3, #16]
	for (uint8_t i = 2; i < 8; i++){
 8007068:	187b      	adds	r3, r7, r1
 800706a:	781a      	ldrb	r2, [r3, #0]
 800706c:	187b      	adds	r3, r7, r1
 800706e:	3201      	adds	r2, #1
 8007070:	701a      	strb	r2, [r3, #0]
 8007072:	230f      	movs	r3, #15
 8007074:	18fb      	adds	r3, r7, r3
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	2b07      	cmp	r3, #7
 800707a:	d9ee      	bls.n	800705a <keyboardHID_send_report+0x28>
	}

	/* Go through the linked list of keys and copy them to the message buffer */
	keyboard->num_keys_pressed = 0;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2234      	movs	r2, #52	@ 0x34
 8007080:	2100      	movs	r1, #0
 8007082:	5499      	strb	r1, [r3, r2]
	keyNode_TypeDef** current = &keyboard->keys_pressed;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	3338      	adds	r3, #56	@ 0x38
 8007088:	60bb      	str	r3, [r7, #8]
	while ((*current != NULL) && (keyboard->num_keys_pressed <= MAX_CONCURRENT_KEYS)) {
 800708a:	e025      	b.n	80070d8 <keyboardHID_send_report+0xa6>

		/* Only copy the key to the buffer if it isn't tapped, or if it is tapped and we want to send tapped keys */
		if (!(*current)->tap || (*current)->tap == send_taps){
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	785b      	ldrb	r3, [r3, #1]
 8007092:	2201      	movs	r2, #1
 8007094:	4053      	eors	r3, r2
 8007096:	b2db      	uxtb	r3, r3
 8007098:	2b00      	cmp	r3, #0
 800709a:	d106      	bne.n	80070aa <keyboardHID_send_report+0x78>
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	785b      	ldrb	r3, [r3, #1]
 80070a2:	1cfa      	adds	r2, r7, #3
 80070a4:	7812      	ldrb	r2, [r2, #0]
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d112      	bne.n	80070d0 <keyboardHID_send_report+0x9e>
			keyboard->hid_event.ux_device_class_hid_event_buffer[keyboard->num_keys_pressed + 2] = (*current)->key;
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2134      	movs	r1, #52	@ 0x34
 80070b2:	5c5b      	ldrb	r3, [r3, r1]
 80070b4:	3302      	adds	r3, #2
 80070b6:	7811      	ldrb	r1, [r2, #0]
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	18d3      	adds	r3, r2, r3
 80070bc:	1c0a      	adds	r2, r1, #0
 80070be:	741a      	strb	r2, [r3, #16]
			keyboard->num_keys_pressed++;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2234      	movs	r2, #52	@ 0x34
 80070c4:	5c9b      	ldrb	r3, [r3, r2]
 80070c6:	3301      	adds	r3, #1
 80070c8:	b2d9      	uxtb	r1, r3
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2234      	movs	r2, #52	@ 0x34
 80070ce:	5499      	strb	r1, [r3, r2]
		}
		current = &((*current)->next);
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	3304      	adds	r3, #4
 80070d6:	60bb      	str	r3, [r7, #8]
	while ((*current != NULL) && (keyboard->num_keys_pressed <= MAX_CONCURRENT_KEYS)) {
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d004      	beq.n	80070ea <keyboardHID_send_report+0xb8>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2234      	movs	r2, #52	@ 0x34
 80070e4:	5c9b      	ldrb	r3, [r3, r2]
 80070e6:	2b06      	cmp	r3, #6
 80070e8:	d9d0      	bls.n	800708c <keyboardHID_send_report+0x5a>
	}

	/* Set the length of the message */
	//	keyboard->hid_event.ux_device_class_hid_event_length = keyboard->num_keys_pressed + 2; /*TODO: Figure out device descriptors to send a longer message */
	keyboard->hid_event.ux_device_class_hid_event_length = 8;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2208      	movs	r2, #8
 80070ee:	631a      	str	r2, [r3, #48]	@ 0x30

	/* Send keyboard event */
	ux_device_class_hid_event_set(keyboard->hid_class, &keyboard->hid_event);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	685a      	ldr	r2, [r3, #4]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	3308      	adds	r3, #8
 80070f8:	0019      	movs	r1, r3
 80070fa:	0010      	movs	r0, r2
 80070fc:	f012 fdfe 	bl	8019cfc <_ux_device_class_hid_event_set>

	return KEYBOARD_HID_OK;
 8007100:	2300      	movs	r3, #0
}
 8007102:	0018      	movs	r0, r3
 8007104:	46bd      	mov	sp, r7
 8007106:	b004      	add	sp, #16
 8007108:	bd80      	pop	{r7, pc}

0800710a <keyboardHID_add_key>:

keyboardHID_StatusTypeDef keyboardHID_add_key(keyboardHID_HandleTypeDef *keyboard, keyName_TypeDef key, bool tap){
 800710a:	b580      	push	{r7, lr}
 800710c:	b084      	sub	sp, #16
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
 8007112:	0008      	movs	r0, r1
 8007114:	0011      	movs	r1, r2
 8007116:	1cfb      	adds	r3, r7, #3
 8007118:	1c02      	adds	r2, r0, #0
 800711a:	701a      	strb	r2, [r3, #0]
 800711c:	1cbb      	adds	r3, r7, #2
 800711e:	1c0a      	adds	r2, r1, #0
 8007120:	701a      	strb	r2, [r3, #0]

	/* NONE key is always tapped and never held */
	if (key == KEY_NAME_NONE){
 8007122:	1cfb      	adds	r3, r7, #3
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d102      	bne.n	8007130 <keyboardHID_add_key+0x26>
		tap = true;
 800712a:	1cbb      	adds	r3, r7, #2
 800712c:	2201      	movs	r2, #1
 800712e:	701a      	strb	r2, [r3, #0]
	}

	/* Check the key isn't already pressed */
	keyNode_TypeDef** current = &keyboard->keys_pressed;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	3338      	adds	r3, #56	@ 0x38
 8007134:	60fb      	str	r3, [r7, #12]
	while (*current != NULL) {
 8007136:	e025      	b.n	8007184 <keyboardHID_add_key+0x7a>
		if ((*current)->key == key){
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	781b      	ldrb	r3, [r3, #0]
 800713e:	1cfa      	adds	r2, r7, #3
 8007140:	7812      	ldrb	r2, [r2, #0]
 8007142:	429a      	cmp	r2, r3
 8007144:	d11a      	bne.n	800717c <keyboardHID_add_key+0x72>

			/* If the key is already tapped and new event is another tap then increment the taps */
			if ((*current)->tap && tap){
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	785b      	ldrb	r3, [r3, #1]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d00a      	beq.n	8007166 <keyboardHID_add_key+0x5c>
 8007150:	1cbb      	adds	r3, r7, #2
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d006      	beq.n	8007166 <keyboardHID_add_key+0x5c>
				(*current)->taps++;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	789a      	ldrb	r2, [r3, #2]
 800715e:	3201      	adds	r2, #1
 8007160:	b2d2      	uxtb	r2, r2
 8007162:	709a      	strb	r2, [r3, #2]
 8007164:	e008      	b.n	8007178 <keyboardHID_add_key+0x6e>
			}

			/* Otherwise update the key and return */
			else {
				(*current)->tap = tap;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	1cba      	adds	r2, r7, #2
 800716c:	7812      	ldrb	r2, [r2, #0]
 800716e:	705a      	strb	r2, [r3, #1]
				(*current)->taps = 0;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2200      	movs	r2, #0
 8007176:	709a      	strb	r2, [r3, #2]
			}
			return KEYBOARD_HID_ALREADY_PRESSED;
 8007178:	2307      	movs	r3, #7
 800717a:	e02e      	b.n	80071da <keyboardHID_add_key+0xd0>
		}
		current = &((*current)->next);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	3304      	adds	r3, #4
 8007182:	60fb      	str	r3, [r7, #12]
	while (*current != NULL) {
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1d5      	bne.n	8007138 <keyboardHID_add_key+0x2e>
	}

	/* Check there is space in the linked list */
	if (keyboard->num_keys_pressed >= MAX_CONCURRENT_KEYS){
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2234      	movs	r2, #52	@ 0x34
 8007190:	5c9b      	ldrb	r3, [r3, r2]
 8007192:	2b05      	cmp	r3, #5
 8007194:	d901      	bls.n	800719a <keyboardHID_add_key+0x90>
		return KEYBOARD_HID_LIST_FULL;
 8007196:	2309      	movs	r3, #9
 8007198:	e01f      	b.n	80071da <keyboardHID_add_key+0xd0>
	}

	/* Allocate the memory for the new node */
	keyNode_TypeDef* new_node = (keyNode_TypeDef*)malloc(sizeof(keyNode_TypeDef));
 800719a:	2008      	movs	r0, #8
 800719c:	f018 fdce 	bl	801fd3c <malloc>
 80071a0:	0003      	movs	r3, r0
 80071a2:	60bb      	str	r3, [r7, #8]

	/* Populate the new node */
	new_node->key = key;
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	1cfa      	adds	r2, r7, #3
 80071a8:	7812      	ldrb	r2, [r2, #0]
 80071aa:	701a      	strb	r2, [r3, #0]
	new_node->tap = tap;
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	1cba      	adds	r2, r7, #2
 80071b0:	7812      	ldrb	r2, [r2, #0]
 80071b2:	705a      	strb	r2, [r3, #1]
	new_node->taps = 0;
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	2200      	movs	r2, #0
 80071b8:	709a      	strb	r2, [r3, #2]

	/* Assign the old head to this node's "next" pointer, and make this node the new head */
	new_node->next = keyboard->keys_pressed;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	605a      	str	r2, [r3, #4]
	keyboard->keys_pressed = new_node;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	68ba      	ldr	r2, [r7, #8]
 80071c6:	639a      	str	r2, [r3, #56]	@ 0x38

	keyboard->num_keys_pressed++;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2234      	movs	r2, #52	@ 0x34
 80071cc:	5c9b      	ldrb	r3, [r3, r2]
 80071ce:	3301      	adds	r3, #1
 80071d0:	b2d9      	uxtb	r1, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2234      	movs	r2, #52	@ 0x34
 80071d6:	5499      	strb	r1, [r3, r2]

	return KEYBOARD_HID_OK;
 80071d8:	2300      	movs	r3, #0
}
 80071da:	0018      	movs	r0, r3
 80071dc:	46bd      	mov	sp, r7
 80071de:	b004      	add	sp, #16
 80071e0:	bd80      	pop	{r7, pc}

080071e2 <keyboardHID_remove_key>:

keyboardHID_StatusTypeDef keyboardHID_remove_key(keyboardHID_HandleTypeDef *keyboard, keyName_TypeDef key){
 80071e2:	b580      	push	{r7, lr}
 80071e4:	b084      	sub	sp, #16
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
 80071ea:	000a      	movs	r2, r1
 80071ec:	1cfb      	adds	r3, r7, #3
 80071ee:	701a      	strb	r2, [r3, #0]

	/* Go through linked list */
	keyNode_TypeDef** current = &keyboard->keys_pressed;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	3338      	adds	r3, #56	@ 0x38
 80071f4:	60fb      	str	r3, [r7, #12]
	while (*current != NULL) {
 80071f6:	e020      	b.n	800723a <keyboardHID_remove_key+0x58>

		/* If the current node contains the key then copy the current node to a temporary node, set the current node to be the one after the temporary node, and free the temporary node */
		if ((*current)->key == key) {
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	1cfa      	adds	r2, r7, #3
 8007200:	7812      	ldrb	r2, [r2, #0]
 8007202:	429a      	cmp	r2, r3
 8007204:	d115      	bne.n	8007232 <keyboardHID_remove_key+0x50>
			keyNode_TypeDef* temp = *current;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	60bb      	str	r3, [r7, #8]
			*current = (*current)->next;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	685a      	ldr	r2, [r3, #4]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	601a      	str	r2, [r3, #0]
			free(temp);
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	0018      	movs	r0, r3
 800721a:	f018 fd99 	bl	801fd50 <free>
			keyboard->num_keys_pressed--;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2234      	movs	r2, #52	@ 0x34
 8007222:	5c9b      	ldrb	r3, [r3, r2]
 8007224:	3b01      	subs	r3, #1
 8007226:	b2d9      	uxtb	r1, r3
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2234      	movs	r2, #52	@ 0x34
 800722c:	5499      	strb	r1, [r3, r2]
			return KEYBOARD_HID_OK;
 800722e:	2300      	movs	r3, #0
 8007230:	e008      	b.n	8007244 <keyboardHID_remove_key+0x62>
		}
		current = &((*current)->next);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	3304      	adds	r3, #4
 8007238:	60fb      	str	r3, [r7, #12]
	while (*current != NULL) {
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d1da      	bne.n	80071f8 <keyboardHID_remove_key+0x16>
	}

	return KEYBOARD_HID_KEY_NOT_FOUND;
 8007242:	2308      	movs	r3, #8
}
 8007244:	0018      	movs	r0, r3
 8007246:	46bd      	mov	sp, r7
 8007248:	b004      	add	sp, #16
 800724a:	bd80      	pop	{r7, pc}

0800724c <keyboardHID_untap_keys>:

keyboardHID_StatusTypeDef keyboardHID_untap_keys(keyboardHID_HandleTypeDef *keyboard){
 800724c:	b580      	push	{r7, lr}
 800724e:	b086      	sub	sp, #24
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]

	keyboardHID_StatusTypeDef status = KEYBOARD_HID_NONE_TAPPED;
 8007254:	2317      	movs	r3, #23
 8007256:	18fb      	adds	r3, r7, r3
 8007258:	2205      	movs	r2, #5
 800725a:	701a      	strb	r2, [r3, #0]

	keyboard->send_immediately = false;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	705a      	strb	r2, [r3, #1]

	/* Go through linked list */
	keyNode_TypeDef** current = &keyboard->keys_pressed;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	3338      	adds	r3, #56	@ 0x38
 8007266:	613b      	str	r3, [r7, #16]
	while (*current != NULL) {
 8007268:	e03d      	b.n	80072e6 <keyboardHID_untap_keys+0x9a>

		/* If the current node is tapped and has no taps left then remove it: copy the current node to a temporary node, set the current node to be the one after the temporary node, and free the temporary node */
		if ((*current)->tap && (*current)->taps == 0) {
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	785b      	ldrb	r3, [r3, #1]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d01d      	beq.n	80072b0 <keyboardHID_untap_keys+0x64>
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	789b      	ldrb	r3, [r3, #2]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d118      	bne.n	80072b0 <keyboardHID_untap_keys+0x64>
			keyNode_TypeDef* temp = *current;
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	60fb      	str	r3, [r7, #12]
			*current = (*current)->next;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	685a      	ldr	r2, [r3, #4]
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	601a      	str	r2, [r3, #0]
			free(temp);
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	0018      	movs	r0, r3
 8007292:	f018 fd5d 	bl	801fd50 <free>
			keyboard->num_keys_pressed--;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2234      	movs	r2, #52	@ 0x34
 800729a:	5c9b      	ldrb	r3, [r3, r2]
 800729c:	3b01      	subs	r3, #1
 800729e:	b2d9      	uxtb	r1, r3
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2234      	movs	r2, #52	@ 0x34
 80072a4:	5499      	strb	r1, [r3, r2]
			status = KEYBOARD_HID_FOUND_TAPPED;
 80072a6:	2317      	movs	r3, #23
 80072a8:	18fb      	adds	r3, r7, r3
 80072aa:	2206      	movs	r2, #6
 80072ac:	701a      	strb	r2, [r3, #0]
		if ((*current)->tap && (*current)->taps == 0) {
 80072ae:	e01a      	b.n	80072e6 <keyboardHID_untap_keys+0x9a>
		}

		/* If the current node is tapped but has taps left then decrement the number of taps and set send_immediately to true to send the next tap */
		else if ((*current)->tap){
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	785b      	ldrb	r3, [r3, #1]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d011      	beq.n	80072de <keyboardHID_untap_keys+0x92>
			(*current)->taps--;
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	789a      	ldrb	r2, [r3, #2]
 80072c0:	3a01      	subs	r2, #1
 80072c2:	b2d2      	uxtb	r2, r2
 80072c4:	709a      	strb	r2, [r3, #2]
			current = &((*current)->next);
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	3304      	adds	r3, #4
 80072cc:	613b      	str	r3, [r7, #16]
			status = KEYBOARD_HID_FOUND_TAPPED;
 80072ce:	2317      	movs	r3, #23
 80072d0:	18fb      	adds	r3, r7, r3
 80072d2:	2206      	movs	r2, #6
 80072d4:	701a      	strb	r2, [r3, #0]
			keyboard->send_immediately = true;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2201      	movs	r2, #1
 80072da:	705a      	strb	r2, [r3, #1]
 80072dc:	e003      	b.n	80072e6 <keyboardHID_untap_keys+0x9a>
		}
		else {
			current = &((*current)->next);
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	3304      	adds	r3, #4
 80072e4:	613b      	str	r3, [r7, #16]
	while (*current != NULL) {
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d1bd      	bne.n	800726a <keyboardHID_untap_keys+0x1e>
		}
	}

	return status;
 80072ee:	2317      	movs	r3, #23
 80072f0:	18fb      	adds	r3, r7, r3
 80072f2:	781b      	ldrb	r3, [r3, #0]
}
 80072f4:	0018      	movs	r0, r3
 80072f6:	46bd      	mov	sp, r7
 80072f8:	b006      	add	sp, #24
 80072fa:	bd80      	pop	{r7, pc}

080072fc <USBD_STORAGE_Activate>:
  *         This function is called when insertion of a storage device.
  * @param  storage_instance: Pointer to the storage class instance.
  * @retval none
  */
VOID USBD_STORAGE_Activate(VOID *storage_instance)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_STORAGE_Activate */
  UX_PARAMETER_NOT_USED(storage_instance);
  /* USER CODE END USBD_STORAGE_Activate */

  return;
 8007304:	46c0      	nop			@ (mov r8, r8)
}
 8007306:	46bd      	mov	sp, r7
 8007308:	b002      	add	sp, #8
 800730a:	bd80      	pop	{r7, pc}

0800730c <USBD_STORAGE_Deactivate>:
  *         This function is called when extraction of a storage device.
  * @param  storage_instance: Pointer to the storage class instance.
  * @retval none
  */
VOID USBD_STORAGE_Deactivate(VOID *storage_instance)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_STORAGE_Activate */
  UX_PARAMETER_NOT_USED(storage_instance);
  /* USER CODE END USBD_STORAGE_Activate */

  return;
 8007314:	46c0      	nop			@ (mov r8, r8)
}
 8007316:	46bd      	mov	sp, r7
 8007318:	b002      	add	sp, #8
 800731a:	bd80      	pop	{r7, pc}

0800731c <USBD_STORAGE_Read>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Read(VOID *storage_instance, ULONG lun, UCHAR *data_pointer,
                       ULONG number_blocks, ULONG lba, ULONG *media_status)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b086      	sub	sp, #24
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]
 8007328:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 800732a:	2300      	movs	r3, #0
 800732c:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN USBD_STORAGE_Read */
  UX_PARAMETER_NOT_USED(storage_instance);
  UX_PARAMETER_NOT_USED(lun);
  UX_PARAMETER_NOT_USED(media_status);

  ULONG ReadFlags = 0U;
 800732e:	2300      	movs	r3, #0
 8007330:	613b      	str	r3, [r7, #16]

  /* USER CODE END USBD_STORAGE_Read */

  return status;
 8007332:	697b      	ldr	r3, [r7, #20]
}
 8007334:	0018      	movs	r0, r3
 8007336:	46bd      	mov	sp, r7
 8007338:	b006      	add	sp, #24
 800733a:	bd80      	pop	{r7, pc}

0800733c <USBD_STORAGE_Write>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Write(VOID *storage_instance, ULONG lun, UCHAR *data_pointer,
                        ULONG number_blocks, ULONG lba, ULONG *media_status)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b086      	sub	sp, #24
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	607a      	str	r2, [r7, #4]
 8007348:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 800734a:	2300      	movs	r3, #0
 800734c:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN USBD_STORAGE_Write */
  UX_PARAMETER_NOT_USED(storage_instance);
  UX_PARAMETER_NOT_USED(lun);
  UX_PARAMETER_NOT_USED(media_status);

  ULONG WriteFlags = 0U;
 800734e:	2300      	movs	r3, #0
 8007350:	613b      	str	r3, [r7, #16]



  return status;
 8007352:	697b      	ldr	r3, [r7, #20]
}
 8007354:	0018      	movs	r0, r3
 8007356:	46bd      	mov	sp, r7
 8007358:	b006      	add	sp, #24
 800735a:	bd80      	pop	{r7, pc}

0800735c <USBD_STORAGE_Flush>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Flush(VOID *storage_instance, ULONG lun, ULONG number_blocks,
                        ULONG lba, ULONG *media_status)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
 8007368:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 800736a:	2300      	movs	r3, #0
 800736c:	617b      	str	r3, [r7, #20]
  UX_PARAMETER_NOT_USED(number_blocks);
  UX_PARAMETER_NOT_USED(lba);
  UX_PARAMETER_NOT_USED(media_status);
  /* USER CODE END USBD_STORAGE_Flush */

  return status;
 800736e:	697b      	ldr	r3, [r7, #20]
}
 8007370:	0018      	movs	r0, r3
 8007372:	46bd      	mov	sp, r7
 8007374:	b006      	add	sp, #24
 8007376:	bd80      	pop	{r7, pc}

08007378 <USBD_STORAGE_Status>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Status(VOID *storage_instance, ULONG lun, ULONG media_id,
                         ULONG *media_status)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b086      	sub	sp, #24
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]
 8007384:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8007386:	2300      	movs	r3, #0
 8007388:	617b      	str	r3, [r7, #20]
  UX_PARAMETER_NOT_USED(lun);
  UX_PARAMETER_NOT_USED(media_id);
  UX_PARAMETER_NOT_USED(media_status);
  /* USER CODE END USBD_STORAGE_Status */

  return status;
 800738a:	697b      	ldr	r3, [r7, #20]
}
 800738c:	0018      	movs	r0, r3
 800738e:	46bd      	mov	sp, r7
 8007390:	b006      	add	sp, #24
 8007392:	bd80      	pop	{r7, pc}

08007394 <USBD_STORAGE_Notification>:
  * @retval status
  */
UINT USBD_STORAGE_Notification(VOID *storage_instance, ULONG lun, ULONG media_id,
                               ULONG notification_class, UCHAR **media_notification,
                               ULONG *media_notification_length)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b086      	sub	sp, #24
 8007398:	af00      	add	r7, sp, #0
 800739a:	60f8      	str	r0, [r7, #12]
 800739c:	60b9      	str	r1, [r7, #8]
 800739e:	607a      	str	r2, [r7, #4]
 80073a0:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 80073a2:	2300      	movs	r3, #0
 80073a4:	617b      	str	r3, [r7, #20]
  UX_PARAMETER_NOT_USED(notification_class);
  UX_PARAMETER_NOT_USED(media_notification);
  UX_PARAMETER_NOT_USED(media_notification_length);
  /* USER CODE END USBD_STORAGE_Notification */

  return status;
 80073a6:	697b      	ldr	r3, [r7, #20]
}
 80073a8:	0018      	movs	r0, r3
 80073aa:	46bd      	mov	sp, r7
 80073ac:	b006      	add	sp, #24
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <USBD_STORAGE_GetMediaLastLba>:
  *         Get Media last LBA.
  * @param  none
  * @retval last lba
  */
ULONG USBD_STORAGE_GetMediaLastLba(VOID)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b082      	sub	sp, #8
 80073b4:	af00      	add	r7, sp, #0
  ULONG LastLba = 0U;
 80073b6:	2300      	movs	r3, #0
 80073b8:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN USBD_STORAGE_GetMediaLastLba */

  LastLba = (ULONG) 1; // TODO: get better value
 80073ba:	2301      	movs	r3, #1
 80073bc:	607b      	str	r3, [r7, #4]

  /* USER CODE END USBD_STORAGE_GetMediaLastLba */

  return LastLba;
 80073be:	687b      	ldr	r3, [r7, #4]
}
 80073c0:	0018      	movs	r0, r3
 80073c2:	46bd      	mov	sp, r7
 80073c4:	b002      	add	sp, #8
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <USBD_STORAGE_GetMediaBlocklength>:
  *         Get Media block length.
  * @param  none.
  * @retval block length.
  */
ULONG USBD_STORAGE_GetMediaBlocklength(VOID)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
  ULONG MediaBlockLen = 0U;
 80073ce:	2300      	movs	r3, #0
 80073d0:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN USBD_STORAGE_GetMediaBlocklength */

  MediaBlockLen = (ULONG) 512; // TODO: get better value
 80073d2:	2380      	movs	r3, #128	@ 0x80
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	607b      	str	r3, [r7, #4]

  /* USER CODE END USBD_STORAGE_GetMediaBlocklength */

  return MediaBlockLen;
 80073d8:	687b      	ldr	r3, [r7, #4]
}
 80073da:	0018      	movs	r0, r3
 80073dc:	46bd      	mov	sp, r7
 80073de:	b002      	add	sp, #8
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <msc_thread>:




void msc_thread(uint32_t thread_input){
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b082      	sub	sp, #8
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]

}
 80073ea:	46c0      	nop			@ (mov r8, r8)
 80073ec:	46bd      	mov	sp, r7
 80073ee:	b002      	add	sp, #8
 80073f0:	bd80      	pop	{r7, pc}
	...

080073f4 <scan_keys_thread>:
#include "threads.h"

static key_HandleTypeDef keys[NUMBER_OF_KEYS];
static knob_HandleTypeDef knob;

void scan_keys_thread(uint32_t initial_input){
 80073f4:	b590      	push	{r4, r7, lr}
 80073f6:	b085      	sub	sp, #20
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]

	keys[0].pin = KEY_A7_Pin;
 80073fc:	4bfd      	ldr	r3, [pc, #1012]	@ (80077f4 <scan_keys_thread+0x400>)
 80073fe:	2240      	movs	r2, #64	@ 0x40
 8007400:	801a      	strh	r2, [r3, #0]
	keys[0].port = KEY_A7_GPIO_Port;
 8007402:	4bfc      	ldr	r3, [pc, #1008]	@ (80077f4 <scan_keys_thread+0x400>)
 8007404:	4afc      	ldr	r2, [pc, #1008]	@ (80077f8 <scan_keys_thread+0x404>)
 8007406:	605a      	str	r2, [r3, #4]
	keys[0].layers[0].key_name = KEY_NAME_6;
 8007408:	4bfa      	ldr	r3, [pc, #1000]	@ (80077f4 <scan_keys_thread+0x400>)
 800740a:	2223      	movs	r2, #35	@ 0x23
 800740c:	751a      	strb	r2, [r3, #20]
	keys[0].layers[1].key_name = KEY_NAME_F6;
 800740e:	4bf9      	ldr	r3, [pc, #996]	@ (80077f4 <scan_keys_thread+0x400>)
 8007410:	223f      	movs	r2, #63	@ 0x3f
 8007412:	771a      	strb	r2, [r3, #28]

	keys[1].pin = KEY_A8_Pin;
 8007414:	4bf7      	ldr	r3, [pc, #988]	@ (80077f4 <scan_keys_thread+0x400>)
 8007416:	2280      	movs	r2, #128	@ 0x80
 8007418:	851a      	strh	r2, [r3, #40]	@ 0x28
	keys[1].port = KEY_A8_GPIO_Port;
 800741a:	4bf6      	ldr	r3, [pc, #984]	@ (80077f4 <scan_keys_thread+0x400>)
 800741c:	4af6      	ldr	r2, [pc, #984]	@ (80077f8 <scan_keys_thread+0x404>)
 800741e:	62da      	str	r2, [r3, #44]	@ 0x2c
	keys[1].layers[0].key_name = KEY_NAME_7;
 8007420:	4bf4      	ldr	r3, [pc, #976]	@ (80077f4 <scan_keys_thread+0x400>)
 8007422:	223c      	movs	r2, #60	@ 0x3c
 8007424:	2124      	movs	r1, #36	@ 0x24
 8007426:	5499      	strb	r1, [r3, r2]
	keys[1].layers[1].key_name = KEY_NAME_F7;
 8007428:	4bf2      	ldr	r3, [pc, #968]	@ (80077f4 <scan_keys_thread+0x400>)
 800742a:	2244      	movs	r2, #68	@ 0x44
 800742c:	2140      	movs	r1, #64	@ 0x40
 800742e:	5499      	strb	r1, [r3, r2]

	keys[2].pin = KEY_A9_Pin;
 8007430:	4bf0      	ldr	r3, [pc, #960]	@ (80077f4 <scan_keys_thread+0x400>)
 8007432:	2250      	movs	r2, #80	@ 0x50
 8007434:	49f1      	ldr	r1, [pc, #964]	@ (80077fc <scan_keys_thread+0x408>)
 8007436:	5299      	strh	r1, [r3, r2]
	keys[2].port = KEY_A9_GPIO_Port;
 8007438:	4bee      	ldr	r3, [pc, #952]	@ (80077f4 <scan_keys_thread+0x400>)
 800743a:	4af1      	ldr	r2, [pc, #964]	@ (8007800 <scan_keys_thread+0x40c>)
 800743c:	655a      	str	r2, [r3, #84]	@ 0x54
	keys[2].layers[0].key_name = KEY_NAME_8;
 800743e:	4bed      	ldr	r3, [pc, #948]	@ (80077f4 <scan_keys_thread+0x400>)
 8007440:	2264      	movs	r2, #100	@ 0x64
 8007442:	2125      	movs	r1, #37	@ 0x25
 8007444:	5499      	strb	r1, [r3, r2]
	keys[2].layers[1].key_name = KEY_NAME_F8;
 8007446:	4beb      	ldr	r3, [pc, #940]	@ (80077f4 <scan_keys_thread+0x400>)
 8007448:	226c      	movs	r2, #108	@ 0x6c
 800744a:	2141      	movs	r1, #65	@ 0x41
 800744c:	5499      	strb	r1, [r3, r2]

	keys[3].pin = KEY_A10_Pin;
 800744e:	4be9      	ldr	r3, [pc, #932]	@ (80077f4 <scan_keys_thread+0x400>)
 8007450:	2278      	movs	r2, #120	@ 0x78
 8007452:	2101      	movs	r1, #1
 8007454:	5299      	strh	r1, [r3, r2]
	keys[3].port = KEY_A10_GPIO_Port;
 8007456:	4be7      	ldr	r3, [pc, #924]	@ (80077f4 <scan_keys_thread+0x400>)
 8007458:	4aea      	ldr	r2, [pc, #936]	@ (8007804 <scan_keys_thread+0x410>)
 800745a:	67da      	str	r2, [r3, #124]	@ 0x7c
	keys[3].layers[0].key_name = KEY_NAME_9;
 800745c:	4be5      	ldr	r3, [pc, #916]	@ (80077f4 <scan_keys_thread+0x400>)
 800745e:	228c      	movs	r2, #140	@ 0x8c
 8007460:	2126      	movs	r1, #38	@ 0x26
 8007462:	5499      	strb	r1, [r3, r2]
	keys[3].layers[1].key_name = KEY_NAME_F9;
 8007464:	4be3      	ldr	r3, [pc, #908]	@ (80077f4 <scan_keys_thread+0x400>)
 8007466:	2294      	movs	r2, #148	@ 0x94
 8007468:	2142      	movs	r1, #66	@ 0x42
 800746a:	5499      	strb	r1, [r3, r2]

	keys[4].pin = KEY_A11_Pin;
 800746c:	4be1      	ldr	r3, [pc, #900]	@ (80077f4 <scan_keys_thread+0x400>)
 800746e:	22a0      	movs	r2, #160	@ 0xa0
 8007470:	2102      	movs	r1, #2
 8007472:	5299      	strh	r1, [r3, r2]
	keys[4].port = KEY_A11_GPIO_Port;
 8007474:	4bdf      	ldr	r3, [pc, #892]	@ (80077f4 <scan_keys_thread+0x400>)
 8007476:	22a4      	movs	r2, #164	@ 0xa4
 8007478:	49e2      	ldr	r1, [pc, #904]	@ (8007804 <scan_keys_thread+0x410>)
 800747a:	5099      	str	r1, [r3, r2]
	keys[4].layers[0].key_name = KEY_NAME_0;
 800747c:	4bdd      	ldr	r3, [pc, #884]	@ (80077f4 <scan_keys_thread+0x400>)
 800747e:	22b4      	movs	r2, #180	@ 0xb4
 8007480:	2127      	movs	r1, #39	@ 0x27
 8007482:	5499      	strb	r1, [r3, r2]
	keys[4].layers[1].key_name = KEY_NAME_F10;
 8007484:	4bdb      	ldr	r3, [pc, #876]	@ (80077f4 <scan_keys_thread+0x400>)
 8007486:	22bc      	movs	r2, #188	@ 0xbc
 8007488:	2143      	movs	r1, #67	@ 0x43
 800748a:	5499      	strb	r1, [r3, r2]

	keys[5].pin = KEY_A12_Pin;
 800748c:	4bd9      	ldr	r3, [pc, #868]	@ (80077f4 <scan_keys_thread+0x400>)
 800748e:	22c8      	movs	r2, #200	@ 0xc8
 8007490:	2101      	movs	r1, #1
 8007492:	5299      	strh	r1, [r3, r2]
	keys[5].port = KEY_A12_GPIO_Port;
 8007494:	4bd7      	ldr	r3, [pc, #860]	@ (80077f4 <scan_keys_thread+0x400>)
 8007496:	21cc      	movs	r1, #204	@ 0xcc
 8007498:	22a0      	movs	r2, #160	@ 0xa0
 800749a:	05d2      	lsls	r2, r2, #23
 800749c:	505a      	str	r2, [r3, r1]
	keys[5].layers[0].key_name = KEY_NAME_EQUAL;
 800749e:	4bd5      	ldr	r3, [pc, #852]	@ (80077f4 <scan_keys_thread+0x400>)
 80074a0:	22dc      	movs	r2, #220	@ 0xdc
 80074a2:	212e      	movs	r1, #46	@ 0x2e
 80074a4:	5499      	strb	r1, [r3, r2]
	keys[5].layers[1].key_name = KEY_NAME_F11;
 80074a6:	4bd3      	ldr	r3, [pc, #844]	@ (80077f4 <scan_keys_thread+0x400>)
 80074a8:	22e4      	movs	r2, #228	@ 0xe4
 80074aa:	2144      	movs	r1, #68	@ 0x44
 80074ac:	5499      	strb	r1, [r3, r2]


	keys[6].pin = KEY_B7_Pin;
 80074ae:	4bd1      	ldr	r3, [pc, #836]	@ (80077f4 <scan_keys_thread+0x400>)
 80074b0:	22f0      	movs	r2, #240	@ 0xf0
 80074b2:	2120      	movs	r1, #32
 80074b4:	5299      	strh	r1, [r3, r2]
	keys[6].port = KEY_B7_GPIO_Port;
 80074b6:	4bcf      	ldr	r3, [pc, #828]	@ (80077f4 <scan_keys_thread+0x400>)
 80074b8:	22f4      	movs	r2, #244	@ 0xf4
 80074ba:	49cf      	ldr	r1, [pc, #828]	@ (80077f8 <scan_keys_thread+0x404>)
 80074bc:	5099      	str	r1, [r3, r2]
	keys[6].layers[0].key_name = KEY_NAME_Y;
 80074be:	4acd      	ldr	r2, [pc, #820]	@ (80077f4 <scan_keys_thread+0x400>)
 80074c0:	2382      	movs	r3, #130	@ 0x82
 80074c2:	005b      	lsls	r3, r3, #1
 80074c4:	211c      	movs	r1, #28
 80074c6:	54d1      	strb	r1, [r2, r3]
	keys[6].layers[1].key_name = KEY_NAME_6;
 80074c8:	4aca      	ldr	r2, [pc, #808]	@ (80077f4 <scan_keys_thread+0x400>)
 80074ca:	2386      	movs	r3, #134	@ 0x86
 80074cc:	005b      	lsls	r3, r3, #1
 80074ce:	2123      	movs	r1, #35	@ 0x23
 80074d0:	54d1      	strb	r1, [r2, r3]

	keys[7].pin = KEY_B8_Pin;
 80074d2:	4ac8      	ldr	r2, [pc, #800]	@ (80077f4 <scan_keys_thread+0x400>)
 80074d4:	238c      	movs	r3, #140	@ 0x8c
 80074d6:	005b      	lsls	r3, r3, #1
 80074d8:	2180      	movs	r1, #128	@ 0x80
 80074da:	01c9      	lsls	r1, r1, #7
 80074dc:	52d1      	strh	r1, [r2, r3]
	keys[7].port = KEY_B8_GPIO_Port;
 80074de:	4ac5      	ldr	r2, [pc, #788]	@ (80077f4 <scan_keys_thread+0x400>)
 80074e0:	238e      	movs	r3, #142	@ 0x8e
 80074e2:	005b      	lsls	r3, r3, #1
 80074e4:	49c6      	ldr	r1, [pc, #792]	@ (8007800 <scan_keys_thread+0x40c>)
 80074e6:	50d1      	str	r1, [r2, r3]
	keys[7].layers[0].key_name = KEY_NAME_U;
 80074e8:	4ac2      	ldr	r2, [pc, #776]	@ (80077f4 <scan_keys_thread+0x400>)
 80074ea:	2396      	movs	r3, #150	@ 0x96
 80074ec:	005b      	lsls	r3, r3, #1
 80074ee:	2118      	movs	r1, #24
 80074f0:	54d1      	strb	r1, [r2, r3]
	keys[7].layers[1].key_name = KEY_NAME_7;
 80074f2:	4ac0      	ldr	r2, [pc, #768]	@ (80077f4 <scan_keys_thread+0x400>)
 80074f4:	239a      	movs	r3, #154	@ 0x9a
 80074f6:	005b      	lsls	r3, r3, #1
 80074f8:	2124      	movs	r1, #36	@ 0x24
 80074fa:	54d1      	strb	r1, [r2, r3]

	keys[8].pin = KEY_B9_Pin;
 80074fc:	4abd      	ldr	r2, [pc, #756]	@ (80077f4 <scan_keys_thread+0x400>)
 80074fe:	23a0      	movs	r3, #160	@ 0xa0
 8007500:	005b      	lsls	r3, r3, #1
 8007502:	2102      	movs	r1, #2
 8007504:	52d1      	strh	r1, [r2, r3]
	keys[8].port = KEY_B9_GPIO_Port;
 8007506:	4abb      	ldr	r2, [pc, #748]	@ (80077f4 <scan_keys_thread+0x400>)
 8007508:	23a2      	movs	r3, #162	@ 0xa2
 800750a:	005b      	lsls	r3, r3, #1
 800750c:	21a0      	movs	r1, #160	@ 0xa0
 800750e:	05c9      	lsls	r1, r1, #23
 8007510:	50d1      	str	r1, [r2, r3]
	keys[8].layers[0].key_name = KEY_NAME_I;
 8007512:	4ab8      	ldr	r2, [pc, #736]	@ (80077f4 <scan_keys_thread+0x400>)
 8007514:	23aa      	movs	r3, #170	@ 0xaa
 8007516:	005b      	lsls	r3, r3, #1
 8007518:	210c      	movs	r1, #12
 800751a:	54d1      	strb	r1, [r2, r3]
	keys[8].layers[1].key_name = KEY_NAME_8;
 800751c:	4ab5      	ldr	r2, [pc, #724]	@ (80077f4 <scan_keys_thread+0x400>)
 800751e:	23ae      	movs	r3, #174	@ 0xae
 8007520:	005b      	lsls	r3, r3, #1
 8007522:	2125      	movs	r1, #37	@ 0x25
 8007524:	54d1      	strb	r1, [r2, r3]

	keys[9].pin = KEY_B10_Pin;
 8007526:	4ab3      	ldr	r2, [pc, #716]	@ (80077f4 <scan_keys_thread+0x400>)
 8007528:	23b4      	movs	r3, #180	@ 0xb4
 800752a:	005b      	lsls	r3, r3, #1
 800752c:	2110      	movs	r1, #16
 800752e:	52d1      	strh	r1, [r2, r3]
	keys[9].port = KEY_B10_GPIO_Port;
 8007530:	4ab0      	ldr	r2, [pc, #704]	@ (80077f4 <scan_keys_thread+0x400>)
 8007532:	23b6      	movs	r3, #182	@ 0xb6
 8007534:	005b      	lsls	r3, r3, #1
 8007536:	21a0      	movs	r1, #160	@ 0xa0
 8007538:	05c9      	lsls	r1, r1, #23
 800753a:	50d1      	str	r1, [r2, r3]
	keys[9].layers[0].key_name = KEY_NAME_O;
 800753c:	4aad      	ldr	r2, [pc, #692]	@ (80077f4 <scan_keys_thread+0x400>)
 800753e:	23be      	movs	r3, #190	@ 0xbe
 8007540:	005b      	lsls	r3, r3, #1
 8007542:	2112      	movs	r1, #18
 8007544:	54d1      	strb	r1, [r2, r3]
	keys[9].layers[1].key_name = KEY_NAME_9;
 8007546:	4aab      	ldr	r2, [pc, #684]	@ (80077f4 <scan_keys_thread+0x400>)
 8007548:	23c2      	movs	r3, #194	@ 0xc2
 800754a:	005b      	lsls	r3, r3, #1
 800754c:	2126      	movs	r1, #38	@ 0x26
 800754e:	54d1      	strb	r1, [r2, r3]

	keys[10].pin = KEY_B11_Pin;
 8007550:	4aa8      	ldr	r2, [pc, #672]	@ (80077f4 <scan_keys_thread+0x400>)
 8007552:	23c8      	movs	r3, #200	@ 0xc8
 8007554:	005b      	lsls	r3, r3, #1
 8007556:	2120      	movs	r1, #32
 8007558:	52d1      	strh	r1, [r2, r3]
	keys[10].port = KEY_B11_GPIO_Port;
 800755a:	4aa6      	ldr	r2, [pc, #664]	@ (80077f4 <scan_keys_thread+0x400>)
 800755c:	23ca      	movs	r3, #202	@ 0xca
 800755e:	005b      	lsls	r3, r3, #1
 8007560:	21a0      	movs	r1, #160	@ 0xa0
 8007562:	05c9      	lsls	r1, r1, #23
 8007564:	50d1      	str	r1, [r2, r3]
	keys[10].layers[0].key_name = KEY_NAME_P;
 8007566:	4aa3      	ldr	r2, [pc, #652]	@ (80077f4 <scan_keys_thread+0x400>)
 8007568:	23d2      	movs	r3, #210	@ 0xd2
 800756a:	005b      	lsls	r3, r3, #1
 800756c:	2113      	movs	r1, #19
 800756e:	54d1      	strb	r1, [r2, r3]
	keys[10].layers[1].key_name = KEY_NAME_0;
 8007570:	4aa0      	ldr	r2, [pc, #640]	@ (80077f4 <scan_keys_thread+0x400>)
 8007572:	23d6      	movs	r3, #214	@ 0xd6
 8007574:	005b      	lsls	r3, r3, #1
 8007576:	2127      	movs	r1, #39	@ 0x27
 8007578:	54d1      	strb	r1, [r2, r3]

	keys[11].pin = KEY_B12_Pin;
 800757a:	4a9e      	ldr	r2, [pc, #632]	@ (80077f4 <scan_keys_thread+0x400>)
 800757c:	23dc      	movs	r3, #220	@ 0xdc
 800757e:	005b      	lsls	r3, r3, #1
 8007580:	2140      	movs	r1, #64	@ 0x40
 8007582:	52d1      	strh	r1, [r2, r3]
	keys[11].port = KEY_B12_GPIO_Port;
 8007584:	4a9b      	ldr	r2, [pc, #620]	@ (80077f4 <scan_keys_thread+0x400>)
 8007586:	23de      	movs	r3, #222	@ 0xde
 8007588:	005b      	lsls	r3, r3, #1
 800758a:	21a0      	movs	r1, #160	@ 0xa0
 800758c:	05c9      	lsls	r1, r1, #23
 800758e:	50d1      	str	r1, [r2, r3]
	keys[11].layers[0].key_name = KEY_NAME_LEFTBRACE;
 8007590:	4a98      	ldr	r2, [pc, #608]	@ (80077f4 <scan_keys_thread+0x400>)
 8007592:	23e6      	movs	r3, #230	@ 0xe6
 8007594:	005b      	lsls	r3, r3, #1
 8007596:	212f      	movs	r1, #47	@ 0x2f
 8007598:	54d1      	strb	r1, [r2, r3]
	keys[11].layers[1].key_name = KEY_NAME_F12;
 800759a:	4a96      	ldr	r2, [pc, #600]	@ (80077f4 <scan_keys_thread+0x400>)
 800759c:	23ea      	movs	r3, #234	@ 0xea
 800759e:	005b      	lsls	r3, r3, #1
 80075a0:	2145      	movs	r1, #69	@ 0x45
 80075a2:	54d1      	strb	r1, [r2, r3]


	keys[12].pin = KEY_C7_Pin;
 80075a4:	4a93      	ldr	r2, [pc, #588]	@ (80077f4 <scan_keys_thread+0x400>)
 80075a6:	23f0      	movs	r3, #240	@ 0xf0
 80075a8:	005b      	lsls	r3, r3, #1
 80075aa:	2180      	movs	r1, #128	@ 0x80
 80075ac:	0189      	lsls	r1, r1, #6
 80075ae:	52d1      	strh	r1, [r2, r3]
	keys[12].port = KEY_C7_GPIO_Port;
 80075b0:	4a90      	ldr	r2, [pc, #576]	@ (80077f4 <scan_keys_thread+0x400>)
 80075b2:	23f2      	movs	r3, #242	@ 0xf2
 80075b4:	005b      	lsls	r3, r3, #1
 80075b6:	4992      	ldr	r1, [pc, #584]	@ (8007800 <scan_keys_thread+0x40c>)
 80075b8:	50d1      	str	r1, [r2, r3]
	keys[12].layers[0].key_name = KEY_NAME_H;
 80075ba:	4a8e      	ldr	r2, [pc, #568]	@ (80077f4 <scan_keys_thread+0x400>)
 80075bc:	23fa      	movs	r3, #250	@ 0xfa
 80075be:	005b      	lsls	r3, r3, #1
 80075c0:	210b      	movs	r1, #11
 80075c2:	54d1      	strb	r1, [r2, r3]

	keys[13].pin = KEY_C8_Pin;
 80075c4:	4a8b      	ldr	r2, [pc, #556]	@ (80077f4 <scan_keys_thread+0x400>)
 80075c6:	2382      	movs	r3, #130	@ 0x82
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	2104      	movs	r1, #4
 80075cc:	52d1      	strh	r1, [r2, r3]
	keys[13].port = KEY_C8_GPIO_Port;
 80075ce:	4a89      	ldr	r2, [pc, #548]	@ (80077f4 <scan_keys_thread+0x400>)
 80075d0:	2383      	movs	r3, #131	@ 0x83
 80075d2:	009b      	lsls	r3, r3, #2
 80075d4:	21a0      	movs	r1, #160	@ 0xa0
 80075d6:	05c9      	lsls	r1, r1, #23
 80075d8:	50d1      	str	r1, [r2, r3]
	keys[13].layers[0].key_name = KEY_NAME_J;
 80075da:	4a86      	ldr	r2, [pc, #536]	@ (80077f4 <scan_keys_thread+0x400>)
 80075dc:	2387      	movs	r3, #135	@ 0x87
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	210d      	movs	r1, #13
 80075e2:	54d1      	strb	r1, [r2, r3]
	keys[13].layers[0].mod_key = KEY_MOD_RCTRL;
 80075e4:	4b83      	ldr	r3, [pc, #524]	@ (80077f4 <scan_keys_thread+0x400>)
 80075e6:	4a88      	ldr	r2, [pc, #544]	@ (8007808 <scan_keys_thread+0x414>)
 80075e8:	2110      	movs	r1, #16
 80075ea:	5499      	strb	r1, [r3, r2]
	keys[13].layers[0].mod_delay = HOME_ROW_MOD_DELAY;
 80075ec:	4a81      	ldr	r2, [pc, #516]	@ (80077f4 <scan_keys_thread+0x400>)
 80075ee:	2388      	movs	r3, #136	@ 0x88
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	21a0      	movs	r1, #160	@ 0xa0
 80075f4:	50d1      	str	r1, [r2, r3]
	keys[13].layers[1].key_name = KEY_NAME_LEFT;
 80075f6:	4a7f      	ldr	r2, [pc, #508]	@ (80077f4 <scan_keys_thread+0x400>)
 80075f8:	2389      	movs	r3, #137	@ 0x89
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	2150      	movs	r1, #80	@ 0x50
 80075fe:	54d1      	strb	r1, [r2, r3]

	keys[14].pin = KEY_C9_Pin;
 8007600:	4a7c      	ldr	r2, [pc, #496]	@ (80077f4 <scan_keys_thread+0x400>)
 8007602:	238c      	movs	r3, #140	@ 0x8c
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	2180      	movs	r1, #128	@ 0x80
 8007608:	52d1      	strh	r1, [r2, r3]
	keys[14].port = KEY_C9_GPIO_Port;
 800760a:	4a7a      	ldr	r2, [pc, #488]	@ (80077f4 <scan_keys_thread+0x400>)
 800760c:	238d      	movs	r3, #141	@ 0x8d
 800760e:	009b      	lsls	r3, r3, #2
 8007610:	21a0      	movs	r1, #160	@ 0xa0
 8007612:	05c9      	lsls	r1, r1, #23
 8007614:	50d1      	str	r1, [r2, r3]
	keys[14].layers[0].key_name = KEY_NAME_K;
 8007616:	4a77      	ldr	r2, [pc, #476]	@ (80077f4 <scan_keys_thread+0x400>)
 8007618:	2391      	movs	r3, #145	@ 0x91
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	210e      	movs	r1, #14
 800761e:	54d1      	strb	r1, [r2, r3]
	keys[14].layers[0].mod_key = KEY_MOD_RSHIFT;
 8007620:	4b74      	ldr	r3, [pc, #464]	@ (80077f4 <scan_keys_thread+0x400>)
 8007622:	4a7a      	ldr	r2, [pc, #488]	@ (800780c <scan_keys_thread+0x418>)
 8007624:	2120      	movs	r1, #32
 8007626:	5499      	strb	r1, [r3, r2]
	keys[14].layers[0].mod_delay = HOME_ROW_MOD_DELAY;
 8007628:	4a72      	ldr	r2, [pc, #456]	@ (80077f4 <scan_keys_thread+0x400>)
 800762a:	2392      	movs	r3, #146	@ 0x92
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	21a0      	movs	r1, #160	@ 0xa0
 8007630:	50d1      	str	r1, [r2, r3]
	keys[14].layers[1].key_name = KEY_NAME_UP;
 8007632:	4a70      	ldr	r2, [pc, #448]	@ (80077f4 <scan_keys_thread+0x400>)
 8007634:	2393      	movs	r3, #147	@ 0x93
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	2152      	movs	r1, #82	@ 0x52
 800763a:	54d1      	strb	r1, [r2, r3]

	keys[15].pin = KEY_C10_Pin;
 800763c:	4a6d      	ldr	r2, [pc, #436]	@ (80077f4 <scan_keys_thread+0x400>)
 800763e:	2396      	movs	r3, #150	@ 0x96
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	2101      	movs	r1, #1
 8007644:	52d1      	strh	r1, [r2, r3]
	keys[15].port = KEY_C10_GPIO_Port;
 8007646:	4a6b      	ldr	r2, [pc, #428]	@ (80077f4 <scan_keys_thread+0x400>)
 8007648:	2397      	movs	r3, #151	@ 0x97
 800764a:	009b      	lsls	r3, r3, #2
 800764c:	496a      	ldr	r1, [pc, #424]	@ (80077f8 <scan_keys_thread+0x404>)
 800764e:	50d1      	str	r1, [r2, r3]
	keys[15].layers[0].key_name = KEY_NAME_L;
 8007650:	4a68      	ldr	r2, [pc, #416]	@ (80077f4 <scan_keys_thread+0x400>)
 8007652:	239b      	movs	r3, #155	@ 0x9b
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	210f      	movs	r1, #15
 8007658:	54d1      	strb	r1, [r2, r3]
	keys[15].layers[0].mod_key = KEY_MOD_RALT;
 800765a:	4b66      	ldr	r3, [pc, #408]	@ (80077f4 <scan_keys_thread+0x400>)
 800765c:	4a6c      	ldr	r2, [pc, #432]	@ (8007810 <scan_keys_thread+0x41c>)
 800765e:	2140      	movs	r1, #64	@ 0x40
 8007660:	5499      	strb	r1, [r3, r2]
	keys[15].layers[0].mod_delay = HOME_ROW_MOD_DELAY;
 8007662:	4a64      	ldr	r2, [pc, #400]	@ (80077f4 <scan_keys_thread+0x400>)
 8007664:	239c      	movs	r3, #156	@ 0x9c
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	21a0      	movs	r1, #160	@ 0xa0
 800766a:	50d1      	str	r1, [r2, r3]
	keys[15].layers[1].key_name = KEY_NAME_RIGHT;
 800766c:	4a61      	ldr	r2, [pc, #388]	@ (80077f4 <scan_keys_thread+0x400>)
 800766e:	239d      	movs	r3, #157	@ 0x9d
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	214f      	movs	r1, #79	@ 0x4f
 8007674:	54d1      	strb	r1, [r2, r3]

	keys[16].pin = KEY_C11_Pin;
 8007676:	4a5f      	ldr	r2, [pc, #380]	@ (80077f4 <scan_keys_thread+0x400>)
 8007678:	23a0      	movs	r3, #160	@ 0xa0
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	2102      	movs	r1, #2
 800767e:	52d1      	strh	r1, [r2, r3]
	keys[16].port = KEY_C11_GPIO_Port;
 8007680:	4a5c      	ldr	r2, [pc, #368]	@ (80077f4 <scan_keys_thread+0x400>)
 8007682:	23a1      	movs	r3, #161	@ 0xa1
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	495c      	ldr	r1, [pc, #368]	@ (80077f8 <scan_keys_thread+0x404>)
 8007688:	50d1      	str	r1, [r2, r3]
	keys[16].layers[0].key_name = KEY_NAME_SEMICOLON;
 800768a:	4a5a      	ldr	r2, [pc, #360]	@ (80077f4 <scan_keys_thread+0x400>)
 800768c:	23a5      	movs	r3, #165	@ 0xa5
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	2133      	movs	r1, #51	@ 0x33
 8007692:	54d1      	strb	r1, [r2, r3]
	keys[16].layers[0].mod_key = KEY_MOD_RMETA;
 8007694:	4b57      	ldr	r3, [pc, #348]	@ (80077f4 <scan_keys_thread+0x400>)
 8007696:	4a5f      	ldr	r2, [pc, #380]	@ (8007814 <scan_keys_thread+0x420>)
 8007698:	2180      	movs	r1, #128	@ 0x80
 800769a:	5499      	strb	r1, [r3, r2]
	keys[16].layers[0].mod_delay = HOME_ROW_MOD_DELAY;
 800769c:	4a55      	ldr	r2, [pc, #340]	@ (80077f4 <scan_keys_thread+0x400>)
 800769e:	23a6      	movs	r3, #166	@ 0xa6
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	21a0      	movs	r1, #160	@ 0xa0
 80076a4:	50d1      	str	r1, [r2, r3]
	keys[16].layers[1].key_name = KEY_NAME_HASHTILDE;
 80076a6:	4a53      	ldr	r2, [pc, #332]	@ (80077f4 <scan_keys_thread+0x400>)
 80076a8:	23a7      	movs	r3, #167	@ 0xa7
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	2132      	movs	r1, #50	@ 0x32
 80076ae:	54d1      	strb	r1, [r2, r3]

	keys[17].pin = KEY_C12_Pin;
 80076b0:	4a50      	ldr	r2, [pc, #320]	@ (80077f4 <scan_keys_thread+0x400>)
 80076b2:	23aa      	movs	r3, #170	@ 0xaa
 80076b4:	009b      	lsls	r3, r3, #2
 80076b6:	2104      	movs	r1, #4
 80076b8:	52d1      	strh	r1, [r2, r3]
	keys[17].port = KEY_C12_GPIO_Port;
 80076ba:	4a4e      	ldr	r2, [pc, #312]	@ (80077f4 <scan_keys_thread+0x400>)
 80076bc:	23ab      	movs	r3, #171	@ 0xab
 80076be:	009b      	lsls	r3, r3, #2
 80076c0:	494d      	ldr	r1, [pc, #308]	@ (80077f8 <scan_keys_thread+0x404>)
 80076c2:	50d1      	str	r1, [r2, r3]
	keys[17].layers[0].key_name = KEY_NAME_RIGHTBRACE;
 80076c4:	4a4b      	ldr	r2, [pc, #300]	@ (80077f4 <scan_keys_thread+0x400>)
 80076c6:	23af      	movs	r3, #175	@ 0xaf
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	2130      	movs	r1, #48	@ 0x30
 80076cc:	54d1      	strb	r1, [r2, r3]


	keys[18].pin = KEY_D7_Pin;
 80076ce:	4a49      	ldr	r2, [pc, #292]	@ (80077f4 <scan_keys_thread+0x400>)
 80076d0:	23b4      	movs	r3, #180	@ 0xb4
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	2108      	movs	r1, #8
 80076d6:	52d1      	strh	r1, [r2, r3]
	keys[18].port = KEY_D7_GPIO_Port;
 80076d8:	4a46      	ldr	r2, [pc, #280]	@ (80077f4 <scan_keys_thread+0x400>)
 80076da:	23b5      	movs	r3, #181	@ 0xb5
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	21a0      	movs	r1, #160	@ 0xa0
 80076e0:	05c9      	lsls	r1, r1, #23
 80076e2:	50d1      	str	r1, [r2, r3]
	keys[18].layers[0].key_name = KEY_NAME_N;
 80076e4:	4a43      	ldr	r2, [pc, #268]	@ (80077f4 <scan_keys_thread+0x400>)
 80076e6:	23b9      	movs	r3, #185	@ 0xb9
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	2111      	movs	r1, #17
 80076ec:	54d1      	strb	r1, [r2, r3]

	keys[19].pin = KEY_D8_Pin;
 80076ee:	4a41      	ldr	r2, [pc, #260]	@ (80077f4 <scan_keys_thread+0x400>)
 80076f0:	23be      	movs	r3, #190	@ 0xbe
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	2180      	movs	r1, #128	@ 0x80
 80076f6:	00c9      	lsls	r1, r1, #3
 80076f8:	52d1      	strh	r1, [r2, r3]
	keys[19].port = KEY_D8_GPIO_Port;
 80076fa:	4a3e      	ldr	r2, [pc, #248]	@ (80077f4 <scan_keys_thread+0x400>)
 80076fc:	23bf      	movs	r3, #191	@ 0xbf
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	493d      	ldr	r1, [pc, #244]	@ (80077f8 <scan_keys_thread+0x404>)
 8007702:	50d1      	str	r1, [r2, r3]
	keys[19].layers[0].key_name = KEY_NAME_M;
 8007704:	4a3b      	ldr	r2, [pc, #236]	@ (80077f4 <scan_keys_thread+0x400>)
 8007706:	23c3      	movs	r3, #195	@ 0xc3
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	2110      	movs	r1, #16
 800770c:	54d1      	strb	r1, [r2, r3]

	keys[20].pin = KEY_D9_Pin;
 800770e:	4a39      	ldr	r2, [pc, #228]	@ (80077f4 <scan_keys_thread+0x400>)
 8007710:	23c8      	movs	r3, #200	@ 0xc8
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	2180      	movs	r1, #128	@ 0x80
 8007716:	0109      	lsls	r1, r1, #4
 8007718:	52d1      	strh	r1, [r2, r3]
	keys[20].port = KEY_D9_GPIO_Port;
 800771a:	4a36      	ldr	r2, [pc, #216]	@ (80077f4 <scan_keys_thread+0x400>)
 800771c:	23c9      	movs	r3, #201	@ 0xc9
 800771e:	009b      	lsls	r3, r3, #2
 8007720:	4935      	ldr	r1, [pc, #212]	@ (80077f8 <scan_keys_thread+0x404>)
 8007722:	50d1      	str	r1, [r2, r3]
	keys[20].layers[0].key_name = KEY_NAME_COMMA;
 8007724:	4a33      	ldr	r2, [pc, #204]	@ (80077f4 <scan_keys_thread+0x400>)
 8007726:	23cd      	movs	r3, #205	@ 0xcd
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	2136      	movs	r1, #54	@ 0x36
 800772c:	54d1      	strb	r1, [r2, r3]
	keys[20].layers[1].key_name = KEY_NAME_DOWN;
 800772e:	4a31      	ldr	r2, [pc, #196]	@ (80077f4 <scan_keys_thread+0x400>)
 8007730:	23cf      	movs	r3, #207	@ 0xcf
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	2151      	movs	r1, #81	@ 0x51
 8007736:	54d1      	strb	r1, [r2, r3]

	keys[21].pin = KEY_D10_Pin;
 8007738:	4a2e      	ldr	r2, [pc, #184]	@ (80077f4 <scan_keys_thread+0x400>)
 800773a:	23d2      	movs	r3, #210	@ 0xd2
 800773c:	009b      	lsls	r3, r3, #2
 800773e:	2180      	movs	r1, #128	@ 0x80
 8007740:	0149      	lsls	r1, r1, #5
 8007742:	52d1      	strh	r1, [r2, r3]
	keys[21].port = KEY_D10_GPIO_Port;
 8007744:	4a2b      	ldr	r2, [pc, #172]	@ (80077f4 <scan_keys_thread+0x400>)
 8007746:	23d3      	movs	r3, #211	@ 0xd3
 8007748:	009b      	lsls	r3, r3, #2
 800774a:	492b      	ldr	r1, [pc, #172]	@ (80077f8 <scan_keys_thread+0x404>)
 800774c:	50d1      	str	r1, [r2, r3]
	keys[21].layers[0].key_name = KEY_NAME_DOT;
 800774e:	4a29      	ldr	r2, [pc, #164]	@ (80077f4 <scan_keys_thread+0x400>)
 8007750:	23d7      	movs	r3, #215	@ 0xd7
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	2137      	movs	r1, #55	@ 0x37
 8007756:	54d1      	strb	r1, [r2, r3]

	keys[22].pin = KEY_D11_Pin;
 8007758:	4a26      	ldr	r2, [pc, #152]	@ (80077f4 <scan_keys_thread+0x400>)
 800775a:	23dc      	movs	r3, #220	@ 0xdc
 800775c:	009b      	lsls	r3, r3, #2
 800775e:	2180      	movs	r1, #128	@ 0x80
 8007760:	01c9      	lsls	r1, r1, #7
 8007762:	52d1      	strh	r1, [r2, r3]
	keys[22].port = KEY_D11_GPIO_Port;
 8007764:	4a23      	ldr	r2, [pc, #140]	@ (80077f4 <scan_keys_thread+0x400>)
 8007766:	23dd      	movs	r3, #221	@ 0xdd
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	4923      	ldr	r1, [pc, #140]	@ (80077f8 <scan_keys_thread+0x404>)
 800776c:	50d1      	str	r1, [r2, r3]
	keys[22].layers[0].key_name = KEY_NAME_SLASH;
 800776e:	4a21      	ldr	r2, [pc, #132]	@ (80077f4 <scan_keys_thread+0x400>)
 8007770:	23e1      	movs	r3, #225	@ 0xe1
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	2138      	movs	r1, #56	@ 0x38
 8007776:	54d1      	strb	r1, [r2, r3]

	keys[23].pin = KEY_D12_Pin;
 8007778:	4a1e      	ldr	r2, [pc, #120]	@ (80077f4 <scan_keys_thread+0x400>)
 800777a:	23e6      	movs	r3, #230	@ 0xe6
 800777c:	009b      	lsls	r3, r3, #2
 800777e:	2180      	movs	r1, #128	@ 0x80
 8007780:	0189      	lsls	r1, r1, #6
 8007782:	52d1      	strh	r1, [r2, r3]
	keys[23].port = KEY_D12_GPIO_Port;
 8007784:	4a1b      	ldr	r2, [pc, #108]	@ (80077f4 <scan_keys_thread+0x400>)
 8007786:	23e7      	movs	r3, #231	@ 0xe7
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	491b      	ldr	r1, [pc, #108]	@ (80077f8 <scan_keys_thread+0x404>)
 800778c:	50d1      	str	r1, [r2, r3]
	keys[23].layers[0].key_name = KEY_NAME_APOSTROPHE;
 800778e:	4a19      	ldr	r2, [pc, #100]	@ (80077f4 <scan_keys_thread+0x400>)
 8007790:	23eb      	movs	r3, #235	@ 0xeb
 8007792:	009b      	lsls	r3, r3, #2
 8007794:	2134      	movs	r1, #52	@ 0x34
 8007796:	54d1      	strb	r1, [r2, r3]


	keys[24].pin = KEY_E4_Pin;
 8007798:	4a16      	ldr	r2, [pc, #88]	@ (80077f4 <scan_keys_thread+0x400>)
 800779a:	23f0      	movs	r3, #240	@ 0xf0
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	2180      	movs	r1, #128	@ 0x80
 80077a0:	52d1      	strh	r1, [r2, r3]
	keys[24].port = KEY_E4_GPIO_Port;
 80077a2:	4a14      	ldr	r2, [pc, #80]	@ (80077f4 <scan_keys_thread+0x400>)
 80077a4:	23f1      	movs	r3, #241	@ 0xf1
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	4915      	ldr	r1, [pc, #84]	@ (8007800 <scan_keys_thread+0x40c>)
 80077aa:	50d1      	str	r1, [r2, r3]
	keys[24].layers[0].mod_key = KEY_MOD_LAYER_CHANGE_TOGGLE;
 80077ac:	4b11      	ldr	r3, [pc, #68]	@ (80077f4 <scan_keys_thread+0x400>)
 80077ae:	4a1a      	ldr	r2, [pc, #104]	@ (8007818 <scan_keys_thread+0x424>)
 80077b0:	21f1      	movs	r1, #241	@ 0xf1
 80077b2:	5499      	strb	r1, [r3, r2]
	keys[24].layers[0].layer_change = KEY_LAYER_NEXT;
 80077b4:	4b0f      	ldr	r3, [pc, #60]	@ (80077f4 <scan_keys_thread+0x400>)
 80077b6:	4a19      	ldr	r2, [pc, #100]	@ (800781c <scan_keys_thread+0x428>)
 80077b8:	21f0      	movs	r1, #240	@ 0xf0
 80077ba:	5499      	strb	r1, [r3, r2]
	keys[24].layers[1].mod_key = KEY_MOD_LAYER_CHANGE_TOGGLE;
 80077bc:	4b0d      	ldr	r3, [pc, #52]	@ (80077f4 <scan_keys_thread+0x400>)
 80077be:	4a18      	ldr	r2, [pc, #96]	@ (8007820 <scan_keys_thread+0x42c>)
 80077c0:	21f1      	movs	r1, #241	@ 0xf1
 80077c2:	5499      	strb	r1, [r3, r2]
	keys[24].layers[1].layer_change = KEY_LAYER_NEXT;
 80077c4:	4b0b      	ldr	r3, [pc, #44]	@ (80077f4 <scan_keys_thread+0x400>)
 80077c6:	4a17      	ldr	r2, [pc, #92]	@ (8007824 <scan_keys_thread+0x430>)
 80077c8:	21f0      	movs	r1, #240	@ 0xf0
 80077ca:	5499      	strb	r1, [r3, r2]

	keys[25].pin = KEY_E5_Pin;
 80077cc:	4a09      	ldr	r2, [pc, #36]	@ (80077f4 <scan_keys_thread+0x400>)
 80077ce:	23fa      	movs	r3, #250	@ 0xfa
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	2140      	movs	r1, #64	@ 0x40
 80077d4:	52d1      	strh	r1, [r2, r3]
	keys[25].port = KEY_E5_GPIO_Port;
 80077d6:	4a07      	ldr	r2, [pc, #28]	@ (80077f4 <scan_keys_thread+0x400>)
 80077d8:	23fb      	movs	r3, #251	@ 0xfb
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	4908      	ldr	r1, [pc, #32]	@ (8007800 <scan_keys_thread+0x40c>)
 80077de:	50d1      	str	r1, [r2, r3]
	keys[25].layers[0].key_name = KEY_NAME_ENTER;
 80077e0:	4a04      	ldr	r2, [pc, #16]	@ (80077f4 <scan_keys_thread+0x400>)
 80077e2:	23ff      	movs	r3, #255	@ 0xff
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	2128      	movs	r1, #40	@ 0x28
 80077e8:	54d1      	strb	r1, [r2, r3]
	keys[25].layers[1].key_name = KEY_NAME_ENTER;
 80077ea:	4b02      	ldr	r3, [pc, #8]	@ (80077f4 <scan_keys_thread+0x400>)
 80077ec:	4a0e      	ldr	r2, [pc, #56]	@ (8007828 <scan_keys_thread+0x434>)
 80077ee:	2128      	movs	r1, #40	@ 0x28
 80077f0:	5499      	strb	r1, [r3, r2]
 80077f2:	e01b      	b.n	800782c <scan_keys_thread+0x438>
 80077f4:	200109a4 	.word	0x200109a4
 80077f8:	50000400 	.word	0x50000400
 80077fc:	ffff8000 	.word	0xffff8000
 8007800:	50000800 	.word	0x50000800
 8007804:	50001400 	.word	0x50001400
 8007808:	0000021d 	.word	0x0000021d
 800780c:	00000245 	.word	0x00000245
 8007810:	0000026d 	.word	0x0000026d
 8007814:	00000295 	.word	0x00000295
 8007818:	000003d5 	.word	0x000003d5
 800781c:	000003d6 	.word	0x000003d6
 8007820:	000003dd 	.word	0x000003dd
 8007824:	000003de 	.word	0x000003de
 8007828:	00000404 	.word	0x00000404

	keys[26].pin = KEY_E6_Pin;
 800782c:	4a34      	ldr	r2, [pc, #208]	@ (8007900 <scan_keys_thread+0x50c>)
 800782e:	2382      	movs	r3, #130	@ 0x82
 8007830:	00db      	lsls	r3, r3, #3
 8007832:	2180      	movs	r1, #128	@ 0x80
 8007834:	0089      	lsls	r1, r1, #2
 8007836:	52d1      	strh	r1, [r2, r3]
	keys[26].port = KEY_E6_GPIO_Port;
 8007838:	4b31      	ldr	r3, [pc, #196]	@ (8007900 <scan_keys_thread+0x50c>)
 800783a:	4932      	ldr	r1, [pc, #200]	@ (8007904 <scan_keys_thread+0x510>)
 800783c:	22a0      	movs	r2, #160	@ 0xa0
 800783e:	05d2      	lsls	r2, r2, #23
 8007840:	505a      	str	r2, [r3, r1]
	keys[26].layers[0].key_name = KEY_NAME_MINUS;
 8007842:	4b2f      	ldr	r3, [pc, #188]	@ (8007900 <scan_keys_thread+0x50c>)
 8007844:	4a30      	ldr	r2, [pc, #192]	@ (8007908 <scan_keys_thread+0x514>)
 8007846:	212d      	movs	r1, #45	@ 0x2d
 8007848:	5499      	strb	r1, [r3, r2]
	keys[26].layers[1].key_name = KEY_NAME_MINUS;
 800784a:	4b2d      	ldr	r3, [pc, #180]	@ (8007900 <scan_keys_thread+0x50c>)
 800784c:	4a2f      	ldr	r2, [pc, #188]	@ (800790c <scan_keys_thread+0x518>)
 800784e:	212d      	movs	r1, #45	@ 0x2d
 8007850:	5499      	strb	r1, [r3, r2]


	for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 8007852:	230f      	movs	r3, #15
 8007854:	18fb      	adds	r3, r7, r3
 8007856:	2200      	movs	r2, #0
 8007858:	701a      	strb	r2, [r3, #0]
 800785a:	e01c      	b.n	8007896 <scan_keys_thread+0x4a2>
		keys[i].event_queue = &key_event_queue_ptr;
 800785c:	200f      	movs	r0, #15
 800785e:	183b      	adds	r3, r7, r0
 8007860:	781a      	ldrb	r2, [r3, #0]
 8007862:	4927      	ldr	r1, [pc, #156]	@ (8007900 <scan_keys_thread+0x50c>)
 8007864:	0013      	movs	r3, r2
 8007866:	009b      	lsls	r3, r3, #2
 8007868:	189b      	adds	r3, r3, r2
 800786a:	00db      	lsls	r3, r3, #3
 800786c:	18cb      	adds	r3, r1, r3
 800786e:	3324      	adds	r3, #36	@ 0x24
 8007870:	4a27      	ldr	r2, [pc, #156]	@ (8007910 <scan_keys_thread+0x51c>)
 8007872:	601a      	str	r2, [r3, #0]
		key_init(&keys[i]);
 8007874:	0004      	movs	r4, r0
 8007876:	183b      	adds	r3, r7, r0
 8007878:	781a      	ldrb	r2, [r3, #0]
 800787a:	0013      	movs	r3, r2
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	189b      	adds	r3, r3, r2
 8007880:	00db      	lsls	r3, r3, #3
 8007882:	4a1f      	ldr	r2, [pc, #124]	@ (8007900 <scan_keys_thread+0x50c>)
 8007884:	189b      	adds	r3, r3, r2
 8007886:	0018      	movs	r0, r3
 8007888:	f7ff f800 	bl	800688c <key_init>
	for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 800788c:	193b      	adds	r3, r7, r4
 800788e:	781a      	ldrb	r2, [r3, #0]
 8007890:	193b      	adds	r3, r7, r4
 8007892:	3201      	adds	r2, #1
 8007894:	701a      	strb	r2, [r3, #0]
 8007896:	230f      	movs	r3, #15
 8007898:	18fb      	adds	r3, r7, r3
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	2b1a      	cmp	r3, #26
 800789e:	d9dd      	bls.n	800785c <scan_keys_thread+0x468>
	}

	knob.layers[0].up_key_name = KEY_NAME_DOWN;
 80078a0:	4b1c      	ldr	r3, [pc, #112]	@ (8007914 <scan_keys_thread+0x520>)
 80078a2:	2251      	movs	r2, #81	@ 0x51
 80078a4:	725a      	strb	r2, [r3, #9]
	knob.layers[0].down_key_name = KEY_NAME_UP;
 80078a6:	4b1b      	ldr	r3, [pc, #108]	@ (8007914 <scan_keys_thread+0x520>)
 80078a8:	2252      	movs	r2, #82	@ 0x52
 80078aa:	729a      	strb	r2, [r3, #10]
	knob_init(&knob, &ENCODER_HANDLE, &key_event_queue_ptr);
 80078ac:	4a18      	ldr	r2, [pc, #96]	@ (8007910 <scan_keys_thread+0x51c>)
 80078ae:	491a      	ldr	r1, [pc, #104]	@ (8007918 <scan_keys_thread+0x524>)
 80078b0:	4b18      	ldr	r3, [pc, #96]	@ (8007914 <scan_keys_thread+0x520>)
 80078b2:	0018      	movs	r0, r3
 80078b4:	f7ff fa35 	bl	8006d22 <knob_init>

	while (1){

		for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 80078b8:	230e      	movs	r3, #14
 80078ba:	18fb      	adds	r3, r7, r3
 80078bc:	2200      	movs	r2, #0
 80078be:	701a      	strb	r2, [r3, #0]
 80078c0:	e010      	b.n	80078e4 <scan_keys_thread+0x4f0>
			key_poll(&keys[i]);
 80078c2:	240e      	movs	r4, #14
 80078c4:	193b      	adds	r3, r7, r4
 80078c6:	781a      	ldrb	r2, [r3, #0]
 80078c8:	0013      	movs	r3, r2
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	189b      	adds	r3, r3, r2
 80078ce:	00db      	lsls	r3, r3, #3
 80078d0:	4a0b      	ldr	r2, [pc, #44]	@ (8007900 <scan_keys_thread+0x50c>)
 80078d2:	189b      	adds	r3, r3, r2
 80078d4:	0018      	movs	r0, r3
 80078d6:	f7fe fff2 	bl	80068be <key_poll>
		for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 80078da:	193b      	adds	r3, r7, r4
 80078dc:	781a      	ldrb	r2, [r3, #0]
 80078de:	193b      	adds	r3, r7, r4
 80078e0:	3201      	adds	r2, #1
 80078e2:	701a      	strb	r2, [r3, #0]
 80078e4:	230e      	movs	r3, #14
 80078e6:	18fb      	adds	r3, r7, r3
 80078e8:	781b      	ldrb	r3, [r3, #0]
 80078ea:	2b1a      	cmp	r3, #26
 80078ec:	d9e9      	bls.n	80078c2 <scan_keys_thread+0x4ce>
		}

		knob_poll(&knob);
 80078ee:	4b09      	ldr	r3, [pc, #36]	@ (8007914 <scan_keys_thread+0x520>)
 80078f0:	0018      	movs	r0, r3
 80078f2:	f7ff fa3b 	bl	8006d6c <knob_poll>

		tx_thread_sleep(10); // TODO: Remove sleep and do proper timing
 80078f6:	200a      	movs	r0, #10
 80078f8:	f00b fe32 	bl	8013560 <_tx_thread_sleep>
		for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 80078fc:	e7dc      	b.n	80078b8 <scan_keys_thread+0x4c4>
 80078fe:	46c0      	nop			@ (mov r8, r8)
 8007900:	200109a4 	.word	0x200109a4
 8007904:	00000414 	.word	0x00000414
 8007908:	00000424 	.word	0x00000424
 800790c:	0000042c 	.word	0x0000042c
 8007910:	2001092c 	.word	0x2001092c
 8007914:	20010ddc 	.word	0x20010ddc
 8007918:	20011288 	.word	0x20011288

0800791c <system_init>:
} system_state;

static TX_MUTEX system_state_mutex;


systemState_StatusTypeDef system_init(void){
 800791c:	b580      	push	{r7, lr}
 800791e:	af00      	add	r7, sp, #0

	system_state.actual_layer = KEY_LAYER_0;
 8007920:	4b0d      	ldr	r3, [pc, #52]	@ (8007958 <system_init+0x3c>)
 8007922:	2200      	movs	r2, #0
 8007924:	715a      	strb	r2, [r3, #5]
	system_state.momentary_layer = KEY_LAYER_0;
 8007926:	4b0c      	ldr	r3, [pc, #48]	@ (8007958 <system_init+0x3c>)
 8007928:	2200      	movs	r2, #0
 800792a:	711a      	strb	r2, [r3, #4]
	system_state.hid_modifiers = KEY_MOD_NONE;
 800792c:	4b0a      	ldr	r3, [pc, #40]	@ (8007958 <system_init+0x3c>)
 800792e:	2200      	movs	r2, #0
 8007930:	719a      	strb	r2, [r3, #6]

	system_state.mutex = &system_state_mutex;
 8007932:	4b09      	ldr	r3, [pc, #36]	@ (8007958 <system_init+0x3c>)
 8007934:	4a09      	ldr	r2, [pc, #36]	@ (800795c <system_init+0x40>)
 8007936:	601a      	str	r2, [r3, #0]
	if (tx_mutex_create(system_state.mutex, "System state mutex", TX_INHERIT) != TX_SUCCESS) {
 8007938:	4b07      	ldr	r3, [pc, #28]	@ (8007958 <system_init+0x3c>)
 800793a:	6818      	ldr	r0, [r3, #0]
 800793c:	4908      	ldr	r1, [pc, #32]	@ (8007960 <system_init+0x44>)
 800793e:	2334      	movs	r3, #52	@ 0x34
 8007940:	2201      	movs	r2, #1
 8007942:	f00c ffc3 	bl	80148cc <_txe_mutex_create>
 8007946:	1e03      	subs	r3, r0, #0
 8007948:	d001      	beq.n	800794e <system_init+0x32>
		return SYSTEM_MUTEX_ERROR;
 800794a:	2304      	movs	r3, #4
 800794c:	e000      	b.n	8007950 <system_init+0x34>
	}

	return SYSTEM_OK;
 800794e:	2300      	movs	r3, #0
}
 8007950:	0018      	movs	r0, r3
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	46c0      	nop			@ (mov r8, r8)
 8007958:	20010df0 	.word	0x20010df0
 800795c:	20010df8 	.word	0x20010df8
 8007960:	08020084 	.word	0x08020084

08007964 <system_modifier_set>:



systemState_StatusTypeDef system_modifier_set(keyMod_TypeDef modifier){
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
 800796a:	0002      	movs	r2, r0
 800796c:	1dfb      	adds	r3, r7, #7
 800796e:	701a      	strb	r2, [r3, #0]
	if (modifier > 0x80){
 8007970:	1dfb      	adds	r3, r7, #7
 8007972:	781b      	ldrb	r3, [r3, #0]
 8007974:	2b80      	cmp	r3, #128	@ 0x80
 8007976:	d901      	bls.n	800797c <system_modifier_set+0x18>
		return SYSTEM_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	e010      	b.n	800799e <system_modifier_set+0x3a>
	}

	system_state_lock(TX_WAIT_FOREVER);
 800797c:	2301      	movs	r3, #1
 800797e:	425b      	negs	r3, r3
 8007980:	0018      	movs	r0, r3
 8007982:	f000 f8e3 	bl	8007b4c <system_state_lock>

	system_state.hid_modifiers |= modifier;
 8007986:	4b08      	ldr	r3, [pc, #32]	@ (80079a8 <system_modifier_set+0x44>)
 8007988:	799b      	ldrb	r3, [r3, #6]
 800798a:	b2da      	uxtb	r2, r3
 800798c:	1dfb      	adds	r3, r7, #7
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	4313      	orrs	r3, r2
 8007992:	b2da      	uxtb	r2, r3
 8007994:	4b04      	ldr	r3, [pc, #16]	@ (80079a8 <system_modifier_set+0x44>)
 8007996:	719a      	strb	r2, [r3, #6]

	system_state_unlock();
 8007998:	f000 f8fa 	bl	8007b90 <system_state_unlock>

	return SYSTEM_OK;
 800799c:	2300      	movs	r3, #0
}
 800799e:	0018      	movs	r0, r3
 80079a0:	46bd      	mov	sp, r7
 80079a2:	b002      	add	sp, #8
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	46c0      	nop			@ (mov r8, r8)
 80079a8:	20010df0 	.word	0x20010df0

080079ac <system_modifier_reset>:

systemState_StatusTypeDef system_modifier_reset(keyMod_TypeDef modifier){
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	0002      	movs	r2, r0
 80079b4:	1dfb      	adds	r3, r7, #7
 80079b6:	701a      	strb	r2, [r3, #0]
	if (modifier > 0x80){
 80079b8:	1dfb      	adds	r3, r7, #7
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	2b80      	cmp	r3, #128	@ 0x80
 80079be:	d901      	bls.n	80079c4 <system_modifier_reset+0x18>
		return SYSTEM_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	e015      	b.n	80079f0 <system_modifier_reset+0x44>
	}

	system_state_lock(TX_WAIT_FOREVER);
 80079c4:	2301      	movs	r3, #1
 80079c6:	425b      	negs	r3, r3
 80079c8:	0018      	movs	r0, r3
 80079ca:	f000 f8bf 	bl	8007b4c <system_state_lock>

	system_state.hid_modifiers &= ~modifier;
 80079ce:	4b0a      	ldr	r3, [pc, #40]	@ (80079f8 <system_modifier_reset+0x4c>)
 80079d0:	799b      	ldrb	r3, [r3, #6]
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	b25b      	sxtb	r3, r3
 80079d6:	1dfa      	adds	r2, r7, #7
 80079d8:	7812      	ldrb	r2, [r2, #0]
 80079da:	b252      	sxtb	r2, r2
 80079dc:	43d2      	mvns	r2, r2
 80079de:	b252      	sxtb	r2, r2
 80079e0:	4013      	ands	r3, r2
 80079e2:	b25b      	sxtb	r3, r3
 80079e4:	b2da      	uxtb	r2, r3
 80079e6:	4b04      	ldr	r3, [pc, #16]	@ (80079f8 <system_modifier_reset+0x4c>)
 80079e8:	719a      	strb	r2, [r3, #6]

	system_state_unlock();
 80079ea:	f000 f8d1 	bl	8007b90 <system_state_unlock>

	return SYSTEM_OK;
 80079ee:	2300      	movs	r3, #0
}
 80079f0:	0018      	movs	r0, r3
 80079f2:	46bd      	mov	sp, r7
 80079f4:	b002      	add	sp, #8
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	20010df0 	.word	0x20010df0

080079fc <system_modifiers_get>:

systemState_StatusTypeDef system_modifiers_get(uint8_t *modifiers){
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]

	system_state_lock(TX_WAIT_FOREVER);
 8007a04:	2301      	movs	r3, #1
 8007a06:	425b      	negs	r3, r3
 8007a08:	0018      	movs	r0, r3
 8007a0a:	f000 f89f 	bl	8007b4c <system_state_lock>

	*modifiers = system_state.hid_modifiers;
 8007a0e:	4b06      	ldr	r3, [pc, #24]	@ (8007a28 <system_modifiers_get+0x2c>)
 8007a10:	799b      	ldrb	r3, [r3, #6]
 8007a12:	b2da      	uxtb	r2, r3
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	701a      	strb	r2, [r3, #0]

	system_state_unlock();
 8007a18:	f000 f8ba 	bl	8007b90 <system_state_unlock>

	return SYSTEM_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	0018      	movs	r0, r3
 8007a20:	46bd      	mov	sp, r7
 8007a22:	b002      	add	sp, #8
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	46c0      	nop			@ (mov r8, r8)
 8007a28:	20010df0 	.word	0x20010df0

08007a2c <system_layer_change>:



systemState_StatusTypeDef system_layer_change(keyLayerChange_TypeDef layer_change, bool momentary){
 8007a2c:	b5b0      	push	{r4, r5, r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	0002      	movs	r2, r0
 8007a34:	1dfb      	adds	r3, r7, #7
 8007a36:	701a      	strb	r2, [r3, #0]
 8007a38:	1dbb      	adds	r3, r7, #6
 8007a3a:	1c0a      	adds	r2, r1, #0
 8007a3c:	701a      	strb	r2, [r3, #0]

	systemState_StatusTypeDef status = SYSTEM_OK;
 8007a3e:	250f      	movs	r5, #15
 8007a40:	197b      	adds	r3, r7, r5
 8007a42:	2200      	movs	r2, #0
 8007a44:	701a      	strb	r2, [r3, #0]

	status = system_state_lock(TX_WAIT_FOREVER);
 8007a46:	197c      	adds	r4, r7, r5
 8007a48:	2301      	movs	r3, #1
 8007a4a:	425b      	negs	r3, r3
 8007a4c:	0018      	movs	r0, r3
 8007a4e:	f000 f87d 	bl	8007b4c <system_state_lock>
 8007a52:	0003      	movs	r3, r0
 8007a54:	7023      	strb	r3, [r4, #0]
	if (status != SYSTEM_OK) {
 8007a56:	197b      	adds	r3, r7, r5
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d002      	beq.n	8007a64 <system_layer_change+0x38>
		return status;
 8007a5e:	197b      	adds	r3, r7, r5
 8007a60:	781b      	ldrb	r3, [r3, #0]
 8007a62:	e054      	b.n	8007b0e <system_layer_change+0xe2>
	}


	switch (layer_change) {
 8007a64:	1dfb      	adds	r3, r7, #7
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	2bf0      	cmp	r3, #240	@ 0xf0
 8007a6a:	d002      	beq.n	8007a72 <system_layer_change+0x46>
 8007a6c:	2bf1      	cmp	r3, #241	@ 0xf1
 8007a6e:	d00e      	beq.n	8007a8e <system_layer_change+0x62>
 8007a70:	e01b      	b.n	8007aaa <system_layer_change+0x7e>

	case KEY_LAYER_NEXT:
		if (++system_state.momentary_layer >= NUMBER_OF_LAYERS){
 8007a72:	4b29      	ldr	r3, [pc, #164]	@ (8007b18 <system_layer_change+0xec>)
 8007a74:	791b      	ldrb	r3, [r3, #4]
 8007a76:	b2db      	uxtb	r3, r3
 8007a78:	3301      	adds	r3, #1
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	4a26      	ldr	r2, [pc, #152]	@ (8007b18 <system_layer_change+0xec>)
 8007a7e:	1c19      	adds	r1, r3, #0
 8007a80:	7111      	strb	r1, [r2, #4]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d916      	bls.n	8007ab4 <system_layer_change+0x88>
			system_state.momentary_layer = 0;
 8007a86:	4b24      	ldr	r3, [pc, #144]	@ (8007b18 <system_layer_change+0xec>)
 8007a88:	2200      	movs	r2, #0
 8007a8a:	711a      	strb	r2, [r3, #4]
		}
		break;
 8007a8c:	e012      	b.n	8007ab4 <system_layer_change+0x88>

	case KEY_LAYER_PREV:
		if (--system_state.momentary_layer >= NUMBER_OF_LAYERS){
 8007a8e:	4b22      	ldr	r3, [pc, #136]	@ (8007b18 <system_layer_change+0xec>)
 8007a90:	791b      	ldrb	r3, [r3, #4]
 8007a92:	b2db      	uxtb	r3, r3
 8007a94:	3b01      	subs	r3, #1
 8007a96:	b2db      	uxtb	r3, r3
 8007a98:	4a1f      	ldr	r2, [pc, #124]	@ (8007b18 <system_layer_change+0xec>)
 8007a9a:	1c19      	adds	r1, r3, #0
 8007a9c:	7111      	strb	r1, [r2, #4]
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d90a      	bls.n	8007ab8 <system_layer_change+0x8c>
			system_state.momentary_layer = NUMBER_OF_LAYERS - 1;
 8007aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8007b18 <system_layer_change+0xec>)
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	711a      	strb	r2, [r3, #4]
		}
		break;
 8007aa8:	e006      	b.n	8007ab8 <system_layer_change+0x8c>

	default:
		system_state.momentary_layer = layer_change;
 8007aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8007b18 <system_layer_change+0xec>)
 8007aac:	1dfa      	adds	r2, r7, #7
 8007aae:	7812      	ldrb	r2, [r2, #0]
 8007ab0:	711a      	strb	r2, [r3, #4]
		break;
 8007ab2:	e002      	b.n	8007aba <system_layer_change+0x8e>
		break;
 8007ab4:	46c0      	nop			@ (mov r8, r8)
 8007ab6:	e000      	b.n	8007aba <system_layer_change+0x8e>
		break;
 8007ab8:	46c0      	nop			@ (mov r8, r8)
	}


	if (!momentary) {
 8007aba:	1dbb      	adds	r3, r7, #6
 8007abc:	781b      	ldrb	r3, [r3, #0]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	4053      	eors	r3, r2
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d004      	beq.n	8007ad2 <system_layer_change+0xa6>
		system_state.actual_layer = system_state.momentary_layer;
 8007ac8:	4b13      	ldr	r3, [pc, #76]	@ (8007b18 <system_layer_change+0xec>)
 8007aca:	791b      	ldrb	r3, [r3, #4]
 8007acc:	b2da      	uxtb	r2, r3
 8007ace:	4b12      	ldr	r3, [pc, #72]	@ (8007b18 <system_layer_change+0xec>)
 8007ad0:	715a      	strb	r2, [r3, #5]
	}


	HAL_GPIO_WritePin(STAT1_LED_GPIO_Port, STAT1_LED_Pin, system_state.actual_layer); // TODO: DELETE LINE
 8007ad2:	4b11      	ldr	r3, [pc, #68]	@ (8007b18 <system_layer_change+0xec>)
 8007ad4:	795b      	ldrb	r3, [r3, #5]
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	4810      	ldr	r0, [pc, #64]	@ (8007b1c <system_layer_change+0xf0>)
 8007ada:	001a      	movs	r2, r3
 8007adc:	2110      	movs	r1, #16
 8007ade:	f001 ffc0 	bl	8009a62 <HAL_GPIO_WritePin>

	status = system_state_unlock();
 8007ae2:	250f      	movs	r5, #15
 8007ae4:	197c      	adds	r4, r7, r5
 8007ae6:	f000 f853 	bl	8007b90 <system_state_unlock>
 8007aea:	0003      	movs	r3, r0
 8007aec:	7023      	strb	r3, [r4, #0]

	status = USBPD_PE_UVDM_RequestMessage(0, USBPD_SOPTYPE_SOP);
 8007aee:	197c      	adds	r4, r7, r5
 8007af0:	2100      	movs	r1, #0
 8007af2:	2000      	movs	r0, #0
 8007af4:	f7fc fd6c 	bl	80045d0 <USBPD_PE_UVDM_RequestMessage>
 8007af8:	0003      	movs	r3, r0
 8007afa:	7023      	strb	r3, [r4, #0]
	status = USBPD_PE_UVDM_RequestMessage(1, USBPD_SOPTYPE_SOP);
 8007afc:	197c      	adds	r4, r7, r5
 8007afe:	2100      	movs	r1, #0
 8007b00:	2001      	movs	r0, #1
 8007b02:	f7fc fd65 	bl	80045d0 <USBPD_PE_UVDM_RequestMessage>
 8007b06:	0003      	movs	r3, r0
 8007b08:	7023      	strb	r3, [r4, #0]

	return status;
 8007b0a:	197b      	adds	r3, r7, r5
 8007b0c:	781b      	ldrb	r3, [r3, #0]
}
 8007b0e:	0018      	movs	r0, r3
 8007b10:	46bd      	mov	sp, r7
 8007b12:	b004      	add	sp, #16
 8007b14:	bdb0      	pop	{r4, r5, r7, pc}
 8007b16:	46c0      	nop			@ (mov r8, r8)
 8007b18:	20010df0 	.word	0x20010df0
 8007b1c:	50000400 	.word	0x50000400

08007b20 <system_layer_revert>:

systemState_StatusTypeDef system_layer_revert(void){
 8007b20:	b580      	push	{r7, lr}
 8007b22:	af00      	add	r7, sp, #0



	return SYSTEM_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	0018      	movs	r0, r3
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <system_layer_get_no_wait>:
	*layer = __atomic_load_n(&system_state.actual_layer, __ATOMIC_RELAXED);

	return SYSTEM_OK;
}

systemState_StatusTypeDef system_layer_get_no_wait(uint8_t *layer){
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b082      	sub	sp, #8
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]

	*layer = __atomic_load_n(&system_state.actual_layer, __ATOMIC_RELAXED);
 8007b34:	4b04      	ldr	r3, [pc, #16]	@ (8007b48 <system_layer_get_no_wait+0x1c>)
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	b2da      	uxtb	r2, r3
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	701a      	strb	r2, [r3, #0]

	return SYSTEM_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	0018      	movs	r0, r3
 8007b42:	46bd      	mov	sp, r7
 8007b44:	b002      	add	sp, #8
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	20010df5 	.word	0x20010df5

08007b4c <system_state_lock>:





systemState_StatusTypeDef system_state_lock(uint32_t timeout){
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b082      	sub	sp, #8
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
	switch (tx_mutex_get(system_state.mutex, timeout)) {
 8007b54:	4b0d      	ldr	r3, [pc, #52]	@ (8007b8c <system_state_lock+0x40>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	0011      	movs	r1, r2
 8007b5c:	0018      	movs	r0, r3
 8007b5e:	f00c ff53 	bl	8014a08 <_txe_mutex_get>
 8007b62:	0003      	movs	r3, r0
 8007b64:	2b1c      	cmp	r3, #28
 8007b66:	d005      	beq.n	8007b74 <system_state_lock+0x28>
 8007b68:	d80a      	bhi.n	8007b80 <system_state_lock+0x34>
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d006      	beq.n	8007b7c <system_state_lock+0x30>
 8007b6e:	2b04      	cmp	r3, #4
 8007b70:	d002      	beq.n	8007b78 <system_state_lock+0x2c>
 8007b72:	e005      	b.n	8007b80 <system_state_lock+0x34>

	case TX_MUTEX_ERROR:
		return SYSTEM_MUTEX_ERROR;
 8007b74:	2304      	movs	r3, #4
 8007b76:	e004      	b.n	8007b82 <system_state_lock+0x36>

	case TX_WAIT_ERROR:
		return SYSTEM_TIMEOUT;
 8007b78:	2303      	movs	r3, #3
 8007b7a:	e002      	b.n	8007b82 <system_state_lock+0x36>

	case TX_SUCCESS:
		return SYSTEM_OK;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	e000      	b.n	8007b82 <system_state_lock+0x36>

	default:
		return SYSTEM_ERROR;
 8007b80:	2301      	movs	r3, #1
	}
}
 8007b82:	0018      	movs	r0, r3
 8007b84:	46bd      	mov	sp, r7
 8007b86:	b002      	add	sp, #8
 8007b88:	bd80      	pop	{r7, pc}
 8007b8a:	46c0      	nop			@ (mov r8, r8)
 8007b8c:	20010df0 	.word	0x20010df0

08007b90 <system_state_unlock>:

systemState_StatusTypeDef system_state_unlock(){
 8007b90:	b580      	push	{r7, lr}
 8007b92:	af00      	add	r7, sp, #0
	switch (tx_mutex_put(system_state.mutex)) {
 8007b94:	4b08      	ldr	r3, [pc, #32]	@ (8007bb8 <system_state_unlock+0x28>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	0018      	movs	r0, r3
 8007b9a:	f00c ff93 	bl	8014ac4 <_txe_mutex_put>
 8007b9e:	1e03      	subs	r3, r0, #0
 8007ba0:	d003      	beq.n	8007baa <system_state_unlock+0x1a>
 8007ba2:	2b1c      	cmp	r3, #28
 8007ba4:	d103      	bne.n	8007bae <system_state_unlock+0x1e>

	case TX_MUTEX_ERROR:
		return SYSTEM_MUTEX_ERROR;
 8007ba6:	2304      	movs	r3, #4
 8007ba8:	e002      	b.n	8007bb0 <system_state_unlock+0x20>

	case TX_SUCCESS:
		return SYSTEM_OK;
 8007baa:	2300      	movs	r3, #0
 8007bac:	e000      	b.n	8007bb0 <system_state_unlock+0x20>

	default:
		return SYSTEM_ERROR;
 8007bae:	2301      	movs	r3, #1
	}
}
 8007bb0:	0018      	movs	r0, r3
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	46c0      	nop			@ (mov r8, r8)
 8007bb8:	20010df0 	.word	0x20010df0

08007bbc <usb_init>:
ULONG storage_interface_number;
ULONG storage_configuration_number;
UX_SLAVE_CLASS_STORAGE_PARAMETER storage_parameter;

UINT usb_init(VOID *memory_ptr)
{
 8007bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bbe:	b097      	sub	sp, #92	@ 0x5c
 8007bc0:	af08      	add	r7, sp, #32
 8007bc2:	6078      	str	r0, [r7, #4]
	UINT ret = UX_SUCCESS;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	637b      	str	r3, [r7, #52]	@ 0x34
	TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	633b      	str	r3, [r7, #48]	@ 0x30
	UCHAR *pointer;

	(void)byte_pool;

	/* Allocate the stack for USBX Memory */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_MEMORY_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8007bcc:	23a0      	movs	r3, #160	@ 0xa0
 8007bce:	01da      	lsls	r2, r3, #7
 8007bd0:	230c      	movs	r3, #12
 8007bd2:	18f9      	adds	r1, r7, r3
 8007bd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	f00c fc0c 	bl	80143f4 <_txe_byte_allocate>
 8007bdc:	1e03      	subs	r3, r0, #0
 8007bde:	d001      	beq.n	8007be4 <usb_init+0x28>
	{
		/* USER CODE BEGIN USBX_ALLOCATE_STACK_ERORR */
		return TX_POOL_ERROR;
 8007be0:	2302      	movs	r3, #2
 8007be2:	e197      	b.n	8007f14 <usb_init+0x358>
		/* USER CODE END USBX_ALLOCATE_STACK_ERORR */
	}

	/* Initialise USBX Memory */
	if (ux_system_initialize(pointer, USBX_MEMORY_SIZE, UX_NULL, 0) != UX_SUCCESS)
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	23a0      	movs	r3, #160	@ 0xa0
 8007be8:	01d9      	lsls	r1, r3, #7
 8007bea:	2300      	movs	r3, #0
 8007bec:	2200      	movs	r2, #0
 8007bee:	f011 f803 	bl	8018bf8 <_ux_system_initialize>
 8007bf2:	1e03      	subs	r3, r0, #0
 8007bf4:	d001      	beq.n	8007bfa <usb_init+0x3e>
	{
		/* USER CODE BEGIN USBX_SYSTEM_INITIALIZE_ERORR */
		return UX_ERROR;
 8007bf6:	23ff      	movs	r3, #255	@ 0xff
 8007bf8:	e18c      	b.n	8007f14 <usb_init+0x358>
		/* USER CODE END USBX_SYSTEM_INITIALIZE_ERORR */
	}

	/* Get Device Framework High Speed and get the length */
	device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED, &device_framework_hs_length);
 8007bfa:	231c      	movs	r3, #28
 8007bfc:	18fb      	adds	r3, r7, r3
 8007bfe:	0019      	movs	r1, r3
 8007c00:	2001      	movs	r0, #1
 8007c02:	f016 ff7f 	bl	801eb04 <USBD_Get_Device_Framework_Speed>
 8007c06:	0003      	movs	r3, r0
 8007c08:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get Device Framework Full Speed and get the length */
	device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED, &device_framework_fs_length);
 8007c0a:	2318      	movs	r3, #24
 8007c0c:	18fb      	adds	r3, r7, r3
 8007c0e:	0019      	movs	r1, r3
 8007c10:	2000      	movs	r0, #0
 8007c12:	f016 ff77 	bl	801eb04 <USBD_Get_Device_Framework_Speed>
 8007c16:	0003      	movs	r3, r0
 8007c18:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Get String Framework and get the length */
	string_framework = USBD_Get_String_Framework(&string_framework_length);
 8007c1a:	2314      	movs	r3, #20
 8007c1c:	18fb      	adds	r3, r7, r3
 8007c1e:	0018      	movs	r0, r3
 8007c20:	f016 ffba 	bl	801eb98 <USBD_Get_String_Framework>
 8007c24:	0003      	movs	r3, r0
 8007c26:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Get Language Id Framework and get the length */
	language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 8007c28:	2310      	movs	r3, #16
 8007c2a:	18fb      	adds	r3, r7, r3
 8007c2c:	0018      	movs	r0, r3
 8007c2e:	f017 f855 	bl	801ecdc <USBD_Get_Language_Id_Framework>
 8007c32:	0003      	movs	r3, r0
 8007c34:	623b      	str	r3, [r7, #32]

	/* Install the device portion of USBX */
	if (ux_device_stack_initialize(device_framework_high_speed,
 8007c36:	69f9      	ldr	r1, [r7, #28]
 8007c38:	69bd      	ldr	r5, [r7, #24]
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	693a      	ldr	r2, [r7, #16]
 8007c3e:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 8007c40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007c42:	2600      	movs	r6, #0
 8007c44:	9604      	str	r6, [sp, #16]
 8007c46:	9203      	str	r2, [sp, #12]
 8007c48:	6a3a      	ldr	r2, [r7, #32]
 8007c4a:	9202      	str	r2, [sp, #8]
 8007c4c:	9301      	str	r3, [sp, #4]
 8007c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c50:	9300      	str	r3, [sp, #0]
 8007c52:	002b      	movs	r3, r5
 8007c54:	0022      	movs	r2, r4
 8007c56:	f015 fe9f 	bl	801d998 <_ux_device_stack_initialize>
 8007c5a:	1e03      	subs	r3, r0, #0
 8007c5c:	d001      	beq.n	8007c62 <usb_init+0xa6>
			string_framework_length,
			language_id_framework,
			language_id_framework_length,
			UX_NULL) != UX_SUCCESS)
	{
		return UX_ERROR;
 8007c5e:	23ff      	movs	r3, #255	@ 0xff
 8007c60:	e158      	b.n	8007f14 <usb_init+0x358>
	}

	/* Initialize the hid mouse class parameters for the device */
	hid_mouse_parameter.ux_slave_class_hid_instance_activate         = USBD_HID_Mouse_Activate;
 8007c62:	4bae      	ldr	r3, [pc, #696]	@ (8007f1c <usb_init+0x360>)
 8007c64:	4aae      	ldr	r2, [pc, #696]	@ (8007f20 <usb_init+0x364>)
 8007c66:	601a      	str	r2, [r3, #0]
	hid_mouse_parameter.ux_slave_class_hid_instance_deactivate       = USBD_HID_Mouse_Deactivate;
 8007c68:	4bac      	ldr	r3, [pc, #688]	@ (8007f1c <usb_init+0x360>)
 8007c6a:	4aae      	ldr	r2, [pc, #696]	@ (8007f24 <usb_init+0x368>)
 8007c6c:	605a      	str	r2, [r3, #4]
	hid_mouse_parameter.ux_device_class_hid_parameter_report_address = USBD_HID_ReportDesc(INTERFACE_HID_MOUSE);
 8007c6e:	2002      	movs	r0, #2
 8007c70:	f017 f8c0 	bl	801edf4 <USBD_HID_ReportDesc>
 8007c74:	0002      	movs	r2, r0
 8007c76:	4ba9      	ldr	r3, [pc, #676]	@ (8007f1c <usb_init+0x360>)
 8007c78:	609a      	str	r2, [r3, #8]
	hid_mouse_parameter.ux_device_class_hid_parameter_report_length  = USBD_HID_ReportDesc_length(INTERFACE_HID_MOUSE);
 8007c7a:	2002      	movs	r0, #2
 8007c7c:	f017 f8d8 	bl	801ee30 <USBD_HID_ReportDesc_length>
 8007c80:	0003      	movs	r3, r0
 8007c82:	001a      	movs	r2, r3
 8007c84:	4ba5      	ldr	r3, [pc, #660]	@ (8007f1c <usb_init+0x360>)
 8007c86:	611a      	str	r2, [r3, #16]
	hid_mouse_parameter.ux_device_class_hid_parameter_report_id      = UX_FALSE;
 8007c88:	4ba4      	ldr	r3, [pc, #656]	@ (8007f1c <usb_init+0x360>)
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	60da      	str	r2, [r3, #12]
	hid_mouse_parameter.ux_device_class_hid_parameter_callback       = USBD_HID_Mouse_SetReport;
 8007c8e:	4ba3      	ldr	r3, [pc, #652]	@ (8007f1c <usb_init+0x360>)
 8007c90:	4aa5      	ldr	r2, [pc, #660]	@ (8007f28 <usb_init+0x36c>)
 8007c92:	615a      	str	r2, [r3, #20]
	hid_mouse_parameter.ux_device_class_hid_parameter_get_callback   = USBD_HID_Mouse_GetReport;
 8007c94:	4ba1      	ldr	r3, [pc, #644]	@ (8007f1c <usb_init+0x360>)
 8007c96:	4aa5      	ldr	r2, [pc, #660]	@ (8007f2c <usb_init+0x370>)
 8007c98:	619a      	str	r2, [r3, #24]

	/* Get hid mouse configuration number */
	hid_mouse_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_HID, INTERFACE_HID_MOUSE);
 8007c9a:	2102      	movs	r1, #2
 8007c9c:	2001      	movs	r0, #1
 8007c9e:	f017 f895 	bl	801edcc <USBD_Get_Configuration_Number>
 8007ca2:	0003      	movs	r3, r0
 8007ca4:	001a      	movs	r2, r3
 8007ca6:	4ba2      	ldr	r3, [pc, #648]	@ (8007f30 <usb_init+0x374>)
 8007ca8:	601a      	str	r2, [r3, #0]

	/* Find hid mouse interface number */
	hid_mouse_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_HID, INTERFACE_HID_MOUSE);
 8007caa:	2102      	movs	r1, #2
 8007cac:	2001      	movs	r0, #1
 8007cae:	f017 f83d 	bl	801ed2c <USBD_Get_Interface_Number>
 8007cb2:	0003      	movs	r3, r0
 8007cb4:	001a      	movs	r2, r3
 8007cb6:	4b9f      	ldr	r3, [pc, #636]	@ (8007f34 <usb_init+0x378>)
 8007cb8:	601a      	str	r2, [r3, #0]

	/* Initialize the device hid Mouse class */
	if (ux_device_stack_class_register(_ux_system_slave_class_hid_name,
 8007cba:	4b9d      	ldr	r3, [pc, #628]	@ (8007f30 <usb_init+0x374>)
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	4b9d      	ldr	r3, [pc, #628]	@ (8007f34 <usb_init+0x378>)
 8007cc0:	681c      	ldr	r4, [r3, #0]
 8007cc2:	499d      	ldr	r1, [pc, #628]	@ (8007f38 <usb_init+0x37c>)
 8007cc4:	489d      	ldr	r0, [pc, #628]	@ (8007f3c <usb_init+0x380>)
 8007cc6:	4b95      	ldr	r3, [pc, #596]	@ (8007f1c <usb_init+0x360>)
 8007cc8:	9300      	str	r3, [sp, #0]
 8007cca:	0023      	movs	r3, r4
 8007ccc:	f014 fe84 	bl	801c9d8 <_ux_device_stack_class_register>
 8007cd0:	1e03      	subs	r3, r0, #0
 8007cd2:	d001      	beq.n	8007cd8 <usb_init+0x11c>
			hid_mouse_configuration_number,
			hid_mouse_interface_number,
			&hid_mouse_parameter) != UX_SUCCESS)
	{
		/* USER CODE BEGIN USBX_DEVICE_HID_MOUSE_REGISTER_ERORR */
		return UX_ERROR;
 8007cd4:	23ff      	movs	r3, #255	@ 0xff
 8007cd6:	e11d      	b.n	8007f14 <usb_init+0x358>
		/* USER CODE END USBX_DEVICE_HID_MOUSE_REGISTER_ERORR */
	}

	/* Initialize the hid keyboard class parameters for the device */
	hid_keyboard_parameter.ux_slave_class_hid_instance_activate         = USBD_HID_Keyboard_Activate;
 8007cd8:	4b99      	ldr	r3, [pc, #612]	@ (8007f40 <usb_init+0x384>)
 8007cda:	4a9a      	ldr	r2, [pc, #616]	@ (8007f44 <usb_init+0x388>)
 8007cdc:	601a      	str	r2, [r3, #0]
	hid_keyboard_parameter.ux_slave_class_hid_instance_deactivate       = USBD_HID_Keyboard_Deactivate;
 8007cde:	4b98      	ldr	r3, [pc, #608]	@ (8007f40 <usb_init+0x384>)
 8007ce0:	4a99      	ldr	r2, [pc, #612]	@ (8007f48 <usb_init+0x38c>)
 8007ce2:	605a      	str	r2, [r3, #4]
	hid_keyboard_parameter.ux_device_class_hid_parameter_report_address = USBD_HID_ReportDesc(INTERFACE_HID_KEYBOARD);
 8007ce4:	2001      	movs	r0, #1
 8007ce6:	f017 f885 	bl	801edf4 <USBD_HID_ReportDesc>
 8007cea:	0002      	movs	r2, r0
 8007cec:	4b94      	ldr	r3, [pc, #592]	@ (8007f40 <usb_init+0x384>)
 8007cee:	609a      	str	r2, [r3, #8]
	hid_keyboard_parameter.ux_device_class_hid_parameter_report_length  = USBD_HID_ReportDesc_length(INTERFACE_HID_KEYBOARD);
 8007cf0:	2001      	movs	r0, #1
 8007cf2:	f017 f89d 	bl	801ee30 <USBD_HID_ReportDesc_length>
 8007cf6:	0003      	movs	r3, r0
 8007cf8:	001a      	movs	r2, r3
 8007cfa:	4b91      	ldr	r3, [pc, #580]	@ (8007f40 <usb_init+0x384>)
 8007cfc:	611a      	str	r2, [r3, #16]
	hid_keyboard_parameter.ux_device_class_hid_parameter_report_id      = UX_FALSE;
 8007cfe:	4b90      	ldr	r3, [pc, #576]	@ (8007f40 <usb_init+0x384>)
 8007d00:	2200      	movs	r2, #0
 8007d02:	60da      	str	r2, [r3, #12]
	hid_keyboard_parameter.ux_device_class_hid_parameter_callback       = USBD_HID_Keyboard_SetReport;
 8007d04:	4b8e      	ldr	r3, [pc, #568]	@ (8007f40 <usb_init+0x384>)
 8007d06:	4a91      	ldr	r2, [pc, #580]	@ (8007f4c <usb_init+0x390>)
 8007d08:	615a      	str	r2, [r3, #20]
	hid_keyboard_parameter.ux_device_class_hid_parameter_get_callback   = USBD_HID_Keyboard_GetReport;
 8007d0a:	4b8d      	ldr	r3, [pc, #564]	@ (8007f40 <usb_init+0x384>)
 8007d0c:	4a90      	ldr	r2, [pc, #576]	@ (8007f50 <usb_init+0x394>)
 8007d0e:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN HID_KEYBOARD_PARAMETER */

	/* USER CODE END HID_KEYBOARD_PARAMETER */

	/* Get hid keyboard configuration number */
	hid_keyboard_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_HID, INTERFACE_HID_KEYBOARD);
 8007d10:	2101      	movs	r1, #1
 8007d12:	2001      	movs	r0, #1
 8007d14:	f017 f85a 	bl	801edcc <USBD_Get_Configuration_Number>
 8007d18:	0003      	movs	r3, r0
 8007d1a:	001a      	movs	r2, r3
 8007d1c:	4b8d      	ldr	r3, [pc, #564]	@ (8007f54 <usb_init+0x398>)
 8007d1e:	601a      	str	r2, [r3, #0]

	/* Find hid keyboard interface number */
	hid_keyboard_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_HID, INTERFACE_HID_KEYBOARD);
 8007d20:	2101      	movs	r1, #1
 8007d22:	2001      	movs	r0, #1
 8007d24:	f017 f802 	bl	801ed2c <USBD_Get_Interface_Number>
 8007d28:	0003      	movs	r3, r0
 8007d2a:	001a      	movs	r2, r3
 8007d2c:	4b8a      	ldr	r3, [pc, #552]	@ (8007f58 <usb_init+0x39c>)
 8007d2e:	601a      	str	r2, [r3, #0]

	/* Initialize the device hid keyboard class */
	if (ux_device_stack_class_register(_ux_system_slave_class_hid_name,
 8007d30:	4b88      	ldr	r3, [pc, #544]	@ (8007f54 <usb_init+0x398>)
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	4b88      	ldr	r3, [pc, #544]	@ (8007f58 <usb_init+0x39c>)
 8007d36:	681c      	ldr	r4, [r3, #0]
 8007d38:	497f      	ldr	r1, [pc, #508]	@ (8007f38 <usb_init+0x37c>)
 8007d3a:	4880      	ldr	r0, [pc, #512]	@ (8007f3c <usb_init+0x380>)
 8007d3c:	4b80      	ldr	r3, [pc, #512]	@ (8007f40 <usb_init+0x384>)
 8007d3e:	9300      	str	r3, [sp, #0]
 8007d40:	0023      	movs	r3, r4
 8007d42:	f014 fe49 	bl	801c9d8 <_ux_device_stack_class_register>
 8007d46:	1e03      	subs	r3, r0, #0
 8007d48:	d001      	beq.n	8007d4e <usb_init+0x192>
			ux_device_class_hid_entry,
			hid_keyboard_configuration_number,
			hid_keyboard_interface_number,
			&hid_keyboard_parameter) != UX_SUCCESS)
	{
		return UX_ERROR;
 8007d4a:	23ff      	movs	r3, #255	@ 0xff
 8007d4c:	e0e2      	b.n	8007f14 <usb_init+0x358>
	}

	/* Initialise the storage class parameters for the device */
	storage_parameter.ux_slave_class_storage_instance_activate   = USBD_STORAGE_Activate;
 8007d4e:	4b83      	ldr	r3, [pc, #524]	@ (8007f5c <usb_init+0x3a0>)
 8007d50:	4a83      	ldr	r2, [pc, #524]	@ (8007f60 <usb_init+0x3a4>)
 8007d52:	601a      	str	r2, [r3, #0]
	storage_parameter.ux_slave_class_storage_instance_deactivate = USBD_STORAGE_Deactivate;
 8007d54:	4b81      	ldr	r3, [pc, #516]	@ (8007f5c <usb_init+0x3a0>)
 8007d56:	4a83      	ldr	r2, [pc, #524]	@ (8007f64 <usb_init+0x3a8>)
 8007d58:	605a      	str	r2, [r3, #4]

	/* Store the number of LUN in this device storage instance */
	storage_parameter.ux_slave_class_storage_parameter_number_lun = STORAGE_NUMBER_LUN;
 8007d5a:	4b80      	ldr	r3, [pc, #512]	@ (8007f5c <usb_init+0x3a0>)
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	609a      	str	r2, [r3, #8]

	/* Initialise the storage class parameters for reading/writing to the Flash Disk */
	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_last_lba = USBD_STORAGE_GetMediaLastLba();
 8007d60:	f7ff fb26 	bl	80073b0 <USBD_STORAGE_GetMediaLastLba>
 8007d64:	0002      	movs	r2, r0
 8007d66:	4b7d      	ldr	r3, [pc, #500]	@ (8007f5c <usb_init+0x3a0>)
 8007d68:	60da      	str	r2, [r3, #12]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_block_length = USBD_STORAGE_GetMediaBlocklength();
 8007d6a:	f7ff fb2d 	bl	80073c8 <USBD_STORAGE_GetMediaBlocklength>
 8007d6e:	0002      	movs	r2, r0
 8007d70:	4b7a      	ldr	r3, [pc, #488]	@ (8007f5c <usb_init+0x3a0>)
 8007d72:	611a      	str	r2, [r3, #16]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_type = 0;
 8007d74:	4b79      	ldr	r3, [pc, #484]	@ (8007f5c <usb_init+0x3a0>)
 8007d76:	2200      	movs	r2, #0
 8007d78:	615a      	str	r2, [r3, #20]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_removable_flag = STORAGE_REMOVABLE_FLAG;
 8007d7a:	4b78      	ldr	r3, [pc, #480]	@ (8007f5c <usb_init+0x3a0>)
 8007d7c:	2280      	movs	r2, #128	@ 0x80
 8007d7e:	619a      	str	r2, [r3, #24]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_read_only_flag = STORAGE_READ_ONLY;
 8007d80:	4b76      	ldr	r3, [pc, #472]	@ (8007f5c <usb_init+0x3a0>)
 8007d82:	2200      	movs	r2, #0
 8007d84:	61da      	str	r2, [r3, #28]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_read = USBD_STORAGE_Read;
 8007d86:	4b75      	ldr	r3, [pc, #468]	@ (8007f5c <usb_init+0x3a0>)
 8007d88:	4a77      	ldr	r2, [pc, #476]	@ (8007f68 <usb_init+0x3ac>)
 8007d8a:	631a      	str	r2, [r3, #48]	@ 0x30

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_write = USBD_STORAGE_Write;
 8007d8c:	4b73      	ldr	r3, [pc, #460]	@ (8007f5c <usb_init+0x3a0>)
 8007d8e:	4a77      	ldr	r2, [pc, #476]	@ (8007f6c <usb_init+0x3b0>)
 8007d90:	635a      	str	r2, [r3, #52]	@ 0x34

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_flush = USBD_STORAGE_Flush;
 8007d92:	4b72      	ldr	r3, [pc, #456]	@ (8007f5c <usb_init+0x3a0>)
 8007d94:	4a76      	ldr	r2, [pc, #472]	@ (8007f70 <usb_init+0x3b4>)
 8007d96:	639a      	str	r2, [r3, #56]	@ 0x38

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_status = USBD_STORAGE_Status;
 8007d98:	4b70      	ldr	r3, [pc, #448]	@ (8007f5c <usb_init+0x3a0>)
 8007d9a:	4a76      	ldr	r2, [pc, #472]	@ (8007f74 <usb_init+0x3b8>)
 8007d9c:	63da      	str	r2, [r3, #60]	@ 0x3c

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_notification = USBD_STORAGE_Notification;
 8007d9e:	4b6f      	ldr	r3, [pc, #444]	@ (8007f5c <usb_init+0x3a0>)
 8007da0:	4a75      	ldr	r2, [pc, #468]	@ (8007f78 <usb_init+0x3bc>)
 8007da2:	641a      	str	r2, [r3, #64]	@ 0x40

	/* Get storage configuration number */
	storage_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_MSC, 0);
 8007da4:	2100      	movs	r1, #0
 8007da6:	2003      	movs	r0, #3
 8007da8:	f017 f810 	bl	801edcc <USBD_Get_Configuration_Number>
 8007dac:	0003      	movs	r3, r0
 8007dae:	001a      	movs	r2, r3
 8007db0:	4b72      	ldr	r3, [pc, #456]	@ (8007f7c <usb_init+0x3c0>)
 8007db2:	601a      	str	r2, [r3, #0]

	/* Find storage interface number */
	storage_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_MSC, 0);
 8007db4:	2100      	movs	r1, #0
 8007db6:	2003      	movs	r0, #3
 8007db8:	f016 ffb8 	bl	801ed2c <USBD_Get_Interface_Number>
 8007dbc:	0003      	movs	r3, r0
 8007dbe:	001a      	movs	r2, r3
 8007dc0:	4b6f      	ldr	r3, [pc, #444]	@ (8007f80 <usb_init+0x3c4>)
 8007dc2:	601a      	str	r2, [r3, #0]

	/* Initialise the device storage class */
	if (ux_device_stack_class_register(_ux_system_slave_class_storage_name,
 8007dc4:	4b6d      	ldr	r3, [pc, #436]	@ (8007f7c <usb_init+0x3c0>)
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	4b6d      	ldr	r3, [pc, #436]	@ (8007f80 <usb_init+0x3c4>)
 8007dca:	681c      	ldr	r4, [r3, #0]
 8007dcc:	496d      	ldr	r1, [pc, #436]	@ (8007f84 <usb_init+0x3c8>)
 8007dce:	486e      	ldr	r0, [pc, #440]	@ (8007f88 <usb_init+0x3cc>)
 8007dd0:	4b62      	ldr	r3, [pc, #392]	@ (8007f5c <usb_init+0x3a0>)
 8007dd2:	9300      	str	r3, [sp, #0]
 8007dd4:	0023      	movs	r3, r4
 8007dd6:	f014 fdff 	bl	801c9d8 <_ux_device_stack_class_register>
 8007dda:	1e03      	subs	r3, r0, #0
 8007ddc:	d001      	beq.n	8007de2 <usb_init+0x226>
			ux_device_class_storage_entry,
			storage_configuration_number,
			storage_interface_number,
			&storage_parameter) != UX_SUCCESS)
	{
		return UX_ERROR;
 8007dde:	23ff      	movs	r3, #255	@ 0xff
 8007de0:	e098      	b.n	8007f14 <usb_init+0x358>
	}

	/* Allocate the stack for device application main thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, UX_THREAD_STACK_SIZE,
 8007de2:	2380      	movs	r3, #128	@ 0x80
 8007de4:	00da      	lsls	r2, r3, #3
 8007de6:	230c      	movs	r3, #12
 8007de8:	18f9      	adds	r1, r7, r3
 8007dea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007dec:	2300      	movs	r3, #0
 8007dee:	f00c fb01 	bl	80143f4 <_txe_byte_allocate>
 8007df2:	1e03      	subs	r3, r0, #0
 8007df4:	d001      	beq.n	8007dfa <usb_init+0x23e>
			TX_NO_WAIT) != TX_SUCCESS)
	{
		return TX_POOL_ERROR;
 8007df6:	2302      	movs	r3, #2
 8007df8:	e08c      	b.n	8007f14 <usb_init+0x358>
	}

	/* Create the device application main thread */
	if (tx_thread_create(&usb_thread_ptr, USB_THREAD_NAME, usb_thread,
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	4c63      	ldr	r4, [pc, #396]	@ (8007f8c <usb_init+0x3d0>)
 8007dfe:	4964      	ldr	r1, [pc, #400]	@ (8007f90 <usb_init+0x3d4>)
 8007e00:	4864      	ldr	r0, [pc, #400]	@ (8007f94 <usb_init+0x3d8>)
 8007e02:	22b0      	movs	r2, #176	@ 0xb0
 8007e04:	9206      	str	r2, [sp, #24]
 8007e06:	2201      	movs	r2, #1
 8007e08:	9205      	str	r2, [sp, #20]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	9204      	str	r2, [sp, #16]
 8007e0e:	220a      	movs	r2, #10
 8007e10:	9203      	str	r2, [sp, #12]
 8007e12:	220a      	movs	r2, #10
 8007e14:	9202      	str	r2, [sp, #8]
 8007e16:	2280      	movs	r2, #128	@ 0x80
 8007e18:	00d2      	lsls	r2, r2, #3
 8007e1a:	9201      	str	r2, [sp, #4]
 8007e1c:	9300      	str	r3, [sp, #0]
 8007e1e:	2300      	movs	r3, #0
 8007e20:	0022      	movs	r2, r4
 8007e22:	f00d f90b 	bl	801503c <_txe_thread_create>
 8007e26:	1e03      	subs	r3, r0, #0
 8007e28:	d001      	beq.n	8007e2e <usb_init+0x272>
			0, pointer, UX_THREAD_STACK_SIZE, USB_THREAD_PRIORITY,
			USB_THREAD_PRIORITY, 1,
			TX_AUTO_START) != TX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 8007e2a:	230e      	movs	r3, #14
 8007e2c:	e072      	b.n	8007f14 <usb_init+0x358>
	}

	/* Allocate the stack for usbx hid mouse thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_HID_MOUSE_THREAD_STACK_SIZE, TX_NO_WAIT) != UX_SUCCESS)
 8007e2e:	2380      	movs	r3, #128	@ 0x80
 8007e30:	00da      	lsls	r2, r3, #3
 8007e32:	230c      	movs	r3, #12
 8007e34:	18f9      	adds	r1, r7, r3
 8007e36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e38:	2300      	movs	r3, #0
 8007e3a:	f00c fadb 	bl	80143f4 <_txe_byte_allocate>
 8007e3e:	1e03      	subs	r3, r0, #0
 8007e40:	d001      	beq.n	8007e46 <usb_init+0x28a>
	{
		return TX_POOL_ERROR;
 8007e42:	2302      	movs	r3, #2
 8007e44:	e066      	b.n	8007f14 <usb_init+0x358>
	}

	/* Create the usbx hid mouse thread */
	if (tx_thread_create(&hid_mouse_thread_ptr, USBX_HID_MOUSE_THREAD_NAME,
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	4c53      	ldr	r4, [pc, #332]	@ (8007f98 <usb_init+0x3dc>)
 8007e4a:	4954      	ldr	r1, [pc, #336]	@ (8007f9c <usb_init+0x3e0>)
 8007e4c:	4854      	ldr	r0, [pc, #336]	@ (8007fa0 <usb_init+0x3e4>)
 8007e4e:	22b0      	movs	r2, #176	@ 0xb0
 8007e50:	9206      	str	r2, [sp, #24]
 8007e52:	2201      	movs	r2, #1
 8007e54:	9205      	str	r2, [sp, #20]
 8007e56:	2201      	movs	r2, #1
 8007e58:	9204      	str	r2, [sp, #16]
 8007e5a:	2214      	movs	r2, #20
 8007e5c:	9203      	str	r2, [sp, #12]
 8007e5e:	2214      	movs	r2, #20
 8007e60:	9202      	str	r2, [sp, #8]
 8007e62:	2280      	movs	r2, #128	@ 0x80
 8007e64:	00d2      	lsls	r2, r2, #3
 8007e66:	9201      	str	r2, [sp, #4]
 8007e68:	9300      	str	r3, [sp, #0]
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	0022      	movs	r2, r4
 8007e6e:	f00d f8e5 	bl	801503c <_txe_thread_create>
 8007e72:	1e03      	subs	r3, r0, #0
 8007e74:	d001      	beq.n	8007e7a <usb_init+0x2be>
			hid_mouse_thread, 0, pointer, USBX_HID_MOUSE_THREAD_STACK_SIZE,
			USBX_HID_MOUSE_THREAD_PRIORITY, USBX_HID_MOUSE_THREAD_PRIORITY, 1, TX_AUTO_START) != UX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 8007e76:	230e      	movs	r3, #14
 8007e78:	e04c      	b.n	8007f14 <usb_init+0x358>
	}

	/* Allocate the stack for usbx hid keyboard thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_HID_KEYBOARD_THREAD_STACK_SIZE, TX_NO_WAIT) != UX_SUCCESS)
 8007e7a:	2380      	movs	r3, #128	@ 0x80
 8007e7c:	011a      	lsls	r2, r3, #4
 8007e7e:	230c      	movs	r3, #12
 8007e80:	18f9      	adds	r1, r7, r3
 8007e82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e84:	2300      	movs	r3, #0
 8007e86:	f00c fab5 	bl	80143f4 <_txe_byte_allocate>
 8007e8a:	1e03      	subs	r3, r0, #0
 8007e8c:	d001      	beq.n	8007e92 <usb_init+0x2d6>
	{
		return TX_POOL_ERROR;
 8007e8e:	2302      	movs	r3, #2
 8007e90:	e040      	b.n	8007f14 <usb_init+0x358>
	}

	/* Create the usbx hid keyboard thread */
	if (tx_thread_create(&hid_keyboard_thread_ptr, USBX_HID_KEYBOARD_THREAD_NAME,
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	4c43      	ldr	r4, [pc, #268]	@ (8007fa4 <usb_init+0x3e8>)
 8007e96:	4944      	ldr	r1, [pc, #272]	@ (8007fa8 <usb_init+0x3ec>)
 8007e98:	4844      	ldr	r0, [pc, #272]	@ (8007fac <usb_init+0x3f0>)
 8007e9a:	22b0      	movs	r2, #176	@ 0xb0
 8007e9c:	9206      	str	r2, [sp, #24]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	9205      	str	r2, [sp, #20]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	9204      	str	r2, [sp, #16]
 8007ea6:	2214      	movs	r2, #20
 8007ea8:	9203      	str	r2, [sp, #12]
 8007eaa:	2214      	movs	r2, #20
 8007eac:	9202      	str	r2, [sp, #8]
 8007eae:	2280      	movs	r2, #128	@ 0x80
 8007eb0:	0112      	lsls	r2, r2, #4
 8007eb2:	9201      	str	r2, [sp, #4]
 8007eb4:	9300      	str	r3, [sp, #0]
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	0022      	movs	r2, r4
 8007eba:	f00d f8bf 	bl	801503c <_txe_thread_create>
 8007ebe:	1e03      	subs	r3, r0, #0
 8007ec0:	d001      	beq.n	8007ec6 <usb_init+0x30a>
			hid_keyboard_thread, 0, pointer, USBX_HID_KEYBOARD_THREAD_STACK_SIZE,
			USBX_HID_KEYBOARD_THREAD_PRIORITY, USBX_HID_KEYBOARD_THREAD_PRIORITY, TX_NO_TIME_SLICE, TX_AUTO_START) != UX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 8007ec2:	230e      	movs	r3, #14
 8007ec4:	e026      	b.n	8007f14 <usb_init+0x358>
	}

	/* Allocate the stack for usbx msc thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_MSC_THREAD_STACK_SIZE, TX_NO_WAIT) != UX_SUCCESS)
 8007ec6:	2380      	movs	r3, #128	@ 0x80
 8007ec8:	00da      	lsls	r2, r3, #3
 8007eca:	230c      	movs	r3, #12
 8007ecc:	18f9      	adds	r1, r7, r3
 8007ece:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	f00c fa8f 	bl	80143f4 <_txe_byte_allocate>
 8007ed6:	1e03      	subs	r3, r0, #0
 8007ed8:	d001      	beq.n	8007ede <usb_init+0x322>
	{
		return TX_POOL_ERROR;
 8007eda:	2302      	movs	r3, #2
 8007edc:	e01a      	b.n	8007f14 <usb_init+0x358>
	}

	/* Create the usbx msc thread */
	if (tx_thread_create(&msc_thread_ptr, USBX_MSC_THREAD_NAME,
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	4c33      	ldr	r4, [pc, #204]	@ (8007fb0 <usb_init+0x3f4>)
 8007ee2:	4931      	ldr	r1, [pc, #196]	@ (8007fa8 <usb_init+0x3ec>)
 8007ee4:	4833      	ldr	r0, [pc, #204]	@ (8007fb4 <usb_init+0x3f8>)
 8007ee6:	22b0      	movs	r2, #176	@ 0xb0
 8007ee8:	9206      	str	r2, [sp, #24]
 8007eea:	2201      	movs	r2, #1
 8007eec:	9205      	str	r2, [sp, #20]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	9204      	str	r2, [sp, #16]
 8007ef2:	2214      	movs	r2, #20
 8007ef4:	9203      	str	r2, [sp, #12]
 8007ef6:	2214      	movs	r2, #20
 8007ef8:	9202      	str	r2, [sp, #8]
 8007efa:	2280      	movs	r2, #128	@ 0x80
 8007efc:	00d2      	lsls	r2, r2, #3
 8007efe:	9201      	str	r2, [sp, #4]
 8007f00:	9300      	str	r3, [sp, #0]
 8007f02:	2300      	movs	r3, #0
 8007f04:	0022      	movs	r2, r4
 8007f06:	f00d f899 	bl	801503c <_txe_thread_create>
 8007f0a:	1e03      	subs	r3, r0, #0
 8007f0c:	d001      	beq.n	8007f12 <usb_init+0x356>
			msc_thread, 0, pointer, USBX_MSC_THREAD_STACK_SIZE,
			USBX_MSC_THREAD_PRIORITY, USBX_MSC_THREAD_PRIORITY, TX_NO_TIME_SLICE, TX_AUTO_START) != UX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 8007f0e:	230e      	movs	r3, #14
 8007f10:	e000      	b.n	8007f14 <usb_init+0x358>
	}

	return ret;
 8007f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007f14:	0018      	movs	r0, r3
 8007f16:	46bd      	mov	sp, r7
 8007f18:	b00f      	add	sp, #60	@ 0x3c
 8007f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f1c:	200110f4 	.word	0x200110f4
 8007f20:	080067dd 	.word	0x080067dd
 8007f24:	080067f9 	.word	0x080067f9
 8007f28:	08006815 	.word	0x08006815
 8007f2c:	0800682d 	.word	0x0800682d
 8007f30:	200110f0 	.word	0x200110f0
 8007f34:	200110ec 	.word	0x200110ec
 8007f38:	08019be1 	.word	0x08019be1
 8007f3c:	2000009c 	.word	0x2000009c
 8007f40:	20011118 	.word	0x20011118
 8007f44:	08006715 	.word	0x08006715
 8007f48:	08006731 	.word	0x08006731
 8007f4c:	0800674d 	.word	0x0800674d
 8007f50:	08006765 	.word	0x08006765
 8007f54:	20011114 	.word	0x20011114
 8007f58:	20011110 	.word	0x20011110
 8007f5c:	2001113c 	.word	0x2001113c
 8007f60:	080072fd 	.word	0x080072fd
 8007f64:	0800730d 	.word	0x0800730d
 8007f68:	0800731d 	.word	0x0800731d
 8007f6c:	0800733d 	.word	0x0800733d
 8007f70:	0800735d 	.word	0x0800735d
 8007f74:	08007379 	.word	0x08007379
 8007f78:	08007395 	.word	0x08007395
 8007f7c:	20011138 	.word	0x20011138
 8007f80:	20011134 	.word	0x20011134
 8007f84:	0801a501 	.word	0x0801a501
 8007f88:	20000084 	.word	0x20000084
 8007f8c:	08007fb9 	.word	0x08007fb9
 8007f90:	08020098 	.word	0x08020098
 8007f94:	20010e2c 	.word	0x20010e2c
 8007f98:	08006845 	.word	0x08006845
 8007f9c:	080200a4 	.word	0x080200a4
 8007fa0:	20010edc 	.word	0x20010edc
 8007fa4:	0800677d 	.word	0x0800677d
 8007fa8:	080200b4 	.word	0x080200b4
 8007fac:	20010f8c 	.word	0x20010f8c
 8007fb0:	080073e3 	.word	0x080073e3
 8007fb4:	2001103c 	.word	0x2001103c

08007fb8 <usb_thread>:

/* PFP */
void STM32_USB_Init(void);


void usb_thread(uint32_t thread_input){
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]

	USB2533_Init(&usb2533, &I2C_HANDLE);
 8007fc0:	4a05      	ldr	r2, [pc, #20]	@ (8007fd8 <usb_thread+0x20>)
 8007fc2:	4b06      	ldr	r3, [pc, #24]	@ (8007fdc <usb_thread+0x24>)
 8007fc4:	0011      	movs	r1, r2
 8007fc6:	0018      	movs	r0, r3
 8007fc8:	f7fe fafe 	bl	80065c8 <USB2533_Init>
	STM32_USB_Init();
 8007fcc:	f000 f808 	bl	8007fe0 <STM32_USB_Init>

	while (1){
		tx_thread_sleep(100);
 8007fd0:	2064      	movs	r0, #100	@ 0x64
 8007fd2:	f00b fac5 	bl	8013560 <_tx_thread_sleep>
 8007fd6:	e7fb      	b.n	8007fd0 <usb_thread+0x18>
 8007fd8:	20011198 	.word	0x20011198
 8007fdc:	20011190 	.word	0x20011190

08007fe0 <STM32_USB_Init>:

	}
}


void STM32_USB_Init(){
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	af00      	add	r7, sp, #0

	MX_USB_DRD_FS_PCD_Init();
 8007fe4:	f001 f984 	bl	80092f0 <MX_USB_DRD_FS_PCD_Init>
	 * BTABLE uses the first 20 bytes of the PMA when the USB peripheral is configured
	 * for 3 end points (EP0, EP1, EP2). For more info, see RM0440 p1268.
	 */

	/* Configure control endpoints */
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x00, PCD_SNG_BUF, 0x40);
 8007fe8:	4819      	ldr	r0, [pc, #100]	@ (8008050 <STM32_USB_Init+0x70>)
 8007fea:	2340      	movs	r3, #64	@ 0x40
 8007fec:	2200      	movs	r2, #0
 8007fee:	2100      	movs	r1, #0
 8007ff0:	f003 ff94 	bl	800bf1c <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x80, PCD_SNG_BUF, 0x80);
 8007ff4:	4816      	ldr	r0, [pc, #88]	@ (8008050 <STM32_USB_Init+0x70>)
 8007ff6:	2380      	movs	r3, #128	@ 0x80
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	2180      	movs	r1, #128	@ 0x80
 8007ffc:	f003 ff8e 	bl	800bf1c <HAL_PCDEx_PMAConfig>

	/* Configure class endpoints */
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_MSC_EPOUT_ADDR, PCD_SNG_BUF, 0xC0);
 8008000:	4813      	ldr	r0, [pc, #76]	@ (8008050 <STM32_USB_Init+0x70>)
 8008002:	23c0      	movs	r3, #192	@ 0xc0
 8008004:	2200      	movs	r2, #0
 8008006:	2102      	movs	r1, #2
 8008008:	f003 ff88 	bl	800bf1c <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_MSC_EPIN_ADDR, PCD_SNG_BUF, 0x100);
 800800c:	2380      	movs	r3, #128	@ 0x80
 800800e:	005b      	lsls	r3, r3, #1
 8008010:	480f      	ldr	r0, [pc, #60]	@ (8008050 <STM32_USB_Init+0x70>)
 8008012:	2200      	movs	r2, #0
 8008014:	2181      	movs	r1, #129	@ 0x81
 8008016:	f003 ff81 	bl	800bf1c <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_HID_MOUSE_EPIN_ADDR, PCD_SNG_BUF, 0x140);
 800801a:	23a0      	movs	r3, #160	@ 0xa0
 800801c:	005b      	lsls	r3, r3, #1
 800801e:	480c      	ldr	r0, [pc, #48]	@ (8008050 <STM32_USB_Init+0x70>)
 8008020:	2200      	movs	r2, #0
 8008022:	2183      	movs	r1, #131	@ 0x83
 8008024:	f003 ff7a 	bl	800bf1c <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_HID_KEYBOARD_EPIN_ADDR, PCD_SNG_BUF, 0x180);
 8008028:	23c0      	movs	r3, #192	@ 0xc0
 800802a:	005b      	lsls	r3, r3, #1
 800802c:	4808      	ldr	r0, [pc, #32]	@ (8008050 <STM32_USB_Init+0x70>)
 800802e:	2200      	movs	r2, #0
 8008030:	2184      	movs	r1, #132	@ 0x84
 8008032:	f003 ff73 	bl	800bf1c <HAL_PCDEx_PMAConfig>

	ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS);
 8008036:	4b06      	ldr	r3, [pc, #24]	@ (8008050 <STM32_USB_Init+0x70>)
 8008038:	4a06      	ldr	r2, [pc, #24]	@ (8008054 <STM32_USB_Init+0x74>)
 800803a:	0019      	movs	r1, r3
 800803c:	0010      	movs	r0, r2
 800803e:	f014 f875 	bl	801c12c <_ux_dcd_stm32_initialize>

	HAL_PCD_Start(&hpcd_USB_DRD_FS);
 8008042:	4b03      	ldr	r3, [pc, #12]	@ (8008050 <STM32_USB_Init+0x70>)
 8008044:	0018      	movs	r0, r3
 8008046:	f002 fb27 	bl	800a698 <HAL_PCD_Start>
}
 800804a:	46c0      	nop			@ (mov r8, r8)
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}
 8008050:	200112d4 	.word	0x200112d4
 8008054:	40005c00 	.word	0x40005c00

08008058 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b084      	sub	sp, #16
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8008060:	2300      	movs	r3, #0
 8008062:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */
  (void)byte_pool;
  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
create_queues();
 8008068:	f7fe fb2e 	bl	80066c8 <create_queues>
system_init();
 800806c:	f7ff fc56 	bl	800791c <system_init>
create_threads();
 8008070:	f7fe fb02 	bl	8006678 <create_threads>
/* USER CODE END App_ThreadX_Init */

  return ret;
 8008074:	68fb      	ldr	r3, [r7, #12]
}
 8008076:	0018      	movs	r0, r3
 8008078:	46bd      	mov	sp, r7
 800807a:	b004      	add	sp, #16
 800807c:	bd80      	pop	{r7, pc}

0800807e <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 800807e:	b580      	push	{r7, lr}
 8008080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8008082:	f009 fb27 	bl	80116d4 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8008086:	46c0      	nop			@ (mov r8, r8)
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b082      	sub	sp, #8
 8008090:	af00      	add	r7, sp, #0
 8008092:	0002      	movs	r2, r0
 8008094:	1dfb      	adds	r3, r7, #7
 8008096:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008098:	1dfb      	adds	r3, r7, #7
 800809a:	781b      	ldrb	r3, [r3, #0]
 800809c:	2b7f      	cmp	r3, #127	@ 0x7f
 800809e:	d809      	bhi.n	80080b4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80080a0:	1dfb      	adds	r3, r7, #7
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	001a      	movs	r2, r3
 80080a6:	231f      	movs	r3, #31
 80080a8:	401a      	ands	r2, r3
 80080aa:	4b04      	ldr	r3, [pc, #16]	@ (80080bc <__NVIC_EnableIRQ+0x30>)
 80080ac:	2101      	movs	r1, #1
 80080ae:	4091      	lsls	r1, r2
 80080b0:	000a      	movs	r2, r1
 80080b2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80080b4:	46c0      	nop			@ (mov r8, r8)
 80080b6:	46bd      	mov	sp, r7
 80080b8:	b002      	add	sp, #8
 80080ba:	bd80      	pop	{r7, pc}
 80080bc:	e000e100 	.word	0xe000e100

080080c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80080c0:	b590      	push	{r4, r7, lr}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	0002      	movs	r2, r0
 80080c8:	6039      	str	r1, [r7, #0]
 80080ca:	1dfb      	adds	r3, r7, #7
 80080cc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80080ce:	1dfb      	adds	r3, r7, #7
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80080d4:	d828      	bhi.n	8008128 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80080d6:	4a2f      	ldr	r2, [pc, #188]	@ (8008194 <__NVIC_SetPriority+0xd4>)
 80080d8:	1dfb      	adds	r3, r7, #7
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	b25b      	sxtb	r3, r3
 80080de:	089b      	lsrs	r3, r3, #2
 80080e0:	33c0      	adds	r3, #192	@ 0xc0
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	589b      	ldr	r3, [r3, r2]
 80080e6:	1dfa      	adds	r2, r7, #7
 80080e8:	7812      	ldrb	r2, [r2, #0]
 80080ea:	0011      	movs	r1, r2
 80080ec:	2203      	movs	r2, #3
 80080ee:	400a      	ands	r2, r1
 80080f0:	00d2      	lsls	r2, r2, #3
 80080f2:	21ff      	movs	r1, #255	@ 0xff
 80080f4:	4091      	lsls	r1, r2
 80080f6:	000a      	movs	r2, r1
 80080f8:	43d2      	mvns	r2, r2
 80080fa:	401a      	ands	r2, r3
 80080fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	019b      	lsls	r3, r3, #6
 8008102:	22ff      	movs	r2, #255	@ 0xff
 8008104:	401a      	ands	r2, r3
 8008106:	1dfb      	adds	r3, r7, #7
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	0018      	movs	r0, r3
 800810c:	2303      	movs	r3, #3
 800810e:	4003      	ands	r3, r0
 8008110:	00db      	lsls	r3, r3, #3
 8008112:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008114:	481f      	ldr	r0, [pc, #124]	@ (8008194 <__NVIC_SetPriority+0xd4>)
 8008116:	1dfb      	adds	r3, r7, #7
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	b25b      	sxtb	r3, r3
 800811c:	089b      	lsrs	r3, r3, #2
 800811e:	430a      	orrs	r2, r1
 8008120:	33c0      	adds	r3, #192	@ 0xc0
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8008126:	e031      	b.n	800818c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008128:	4a1b      	ldr	r2, [pc, #108]	@ (8008198 <__NVIC_SetPriority+0xd8>)
 800812a:	1dfb      	adds	r3, r7, #7
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	0019      	movs	r1, r3
 8008130:	230f      	movs	r3, #15
 8008132:	400b      	ands	r3, r1
 8008134:	3b08      	subs	r3, #8
 8008136:	089b      	lsrs	r3, r3, #2
 8008138:	3306      	adds	r3, #6
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	18d3      	adds	r3, r2, r3
 800813e:	3304      	adds	r3, #4
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	1dfa      	adds	r2, r7, #7
 8008144:	7812      	ldrb	r2, [r2, #0]
 8008146:	0011      	movs	r1, r2
 8008148:	2203      	movs	r2, #3
 800814a:	400a      	ands	r2, r1
 800814c:	00d2      	lsls	r2, r2, #3
 800814e:	21ff      	movs	r1, #255	@ 0xff
 8008150:	4091      	lsls	r1, r2
 8008152:	000a      	movs	r2, r1
 8008154:	43d2      	mvns	r2, r2
 8008156:	401a      	ands	r2, r3
 8008158:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	019b      	lsls	r3, r3, #6
 800815e:	22ff      	movs	r2, #255	@ 0xff
 8008160:	401a      	ands	r2, r3
 8008162:	1dfb      	adds	r3, r7, #7
 8008164:	781b      	ldrb	r3, [r3, #0]
 8008166:	0018      	movs	r0, r3
 8008168:	2303      	movs	r3, #3
 800816a:	4003      	ands	r3, r0
 800816c:	00db      	lsls	r3, r3, #3
 800816e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008170:	4809      	ldr	r0, [pc, #36]	@ (8008198 <__NVIC_SetPriority+0xd8>)
 8008172:	1dfb      	adds	r3, r7, #7
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	001c      	movs	r4, r3
 8008178:	230f      	movs	r3, #15
 800817a:	4023      	ands	r3, r4
 800817c:	3b08      	subs	r3, #8
 800817e:	089b      	lsrs	r3, r3, #2
 8008180:	430a      	orrs	r2, r1
 8008182:	3306      	adds	r3, #6
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	18c3      	adds	r3, r0, r3
 8008188:	3304      	adds	r3, #4
 800818a:	601a      	str	r2, [r3, #0]
}
 800818c:	46c0      	nop			@ (mov r8, r8)
 800818e:	46bd      	mov	sp, r7
 8008190:	b003      	add	sp, #12
 8008192:	bd90      	pop	{r4, r7, pc}
 8008194:	e000e100 	.word	0xe000e100
 8008198:	e000ed00 	.word	0xe000ed00

0800819c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b082      	sub	sp, #8
 80081a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80081a2:	4b13      	ldr	r3, [pc, #76]	@ (80081f0 <MX_DMA_Init+0x54>)
 80081a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081a6:	4b12      	ldr	r3, [pc, #72]	@ (80081f0 <MX_DMA_Init+0x54>)
 80081a8:	2101      	movs	r1, #1
 80081aa:	430a      	orrs	r2, r1
 80081ac:	639a      	str	r2, [r3, #56]	@ 0x38
 80081ae:	4b10      	ldr	r3, [pc, #64]	@ (80081f0 <MX_DMA_Init+0x54>)
 80081b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b2:	2201      	movs	r2, #1
 80081b4:	4013      	ands	r3, r2
 80081b6:	607b      	str	r3, [r7, #4]
 80081b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
 80081ba:	2100      	movs	r1, #0
 80081bc:	2009      	movs	r0, #9
 80081be:	f7ff ff7f 	bl	80080c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80081c2:	2009      	movs	r0, #9
 80081c4:	f7ff ff62 	bl	800808c <__NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0);
 80081c8:	2100      	movs	r1, #0
 80081ca:	200a      	movs	r0, #10
 80081cc:	f7ff ff78 	bl	80080c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80081d0:	200a      	movs	r0, #10
 80081d2:	f7ff ff5b 	bl	800808c <__NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn, 0, 0);
 80081d6:	2200      	movs	r2, #0
 80081d8:	2100      	movs	r1, #0
 80081da:	200b      	movs	r0, #11
 80081dc:	f001 fa92 	bl	8009704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn);
 80081e0:	200b      	movs	r0, #11
 80081e2:	f001 faa4 	bl	800972e <HAL_NVIC_EnableIRQ>

}
 80081e6:	46c0      	nop			@ (mov r8, r8)
 80081e8:	46bd      	mov	sp, r7
 80081ea:	b002      	add	sp, #8
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	46c0      	nop			@ (mov r8, r8)
 80081f0:	40021000 	.word	0x40021000

080081f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80081f4:	b590      	push	{r4, r7, lr}
 80081f6:	b08b      	sub	sp, #44	@ 0x2c
 80081f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081fa:	2414      	movs	r4, #20
 80081fc:	193b      	adds	r3, r7, r4
 80081fe:	0018      	movs	r0, r3
 8008200:	2314      	movs	r3, #20
 8008202:	001a      	movs	r2, r3
 8008204:	2100      	movs	r1, #0
 8008206:	f017 fe5f 	bl	801fec8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800820a:	4b5e      	ldr	r3, [pc, #376]	@ (8008384 <MX_GPIO_Init+0x190>)
 800820c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800820e:	4b5d      	ldr	r3, [pc, #372]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008210:	2104      	movs	r1, #4
 8008212:	430a      	orrs	r2, r1
 8008214:	635a      	str	r2, [r3, #52]	@ 0x34
 8008216:	4b5b      	ldr	r3, [pc, #364]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800821a:	2204      	movs	r2, #4
 800821c:	4013      	ands	r3, r2
 800821e:	613b      	str	r3, [r7, #16]
 8008220:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008222:	4b58      	ldr	r3, [pc, #352]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008224:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008226:	4b57      	ldr	r3, [pc, #348]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008228:	2120      	movs	r1, #32
 800822a:	430a      	orrs	r2, r1
 800822c:	635a      	str	r2, [r3, #52]	@ 0x34
 800822e:	4b55      	ldr	r3, [pc, #340]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008232:	2220      	movs	r2, #32
 8008234:	4013      	ands	r3, r2
 8008236:	60fb      	str	r3, [r7, #12]
 8008238:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800823a:	4b52      	ldr	r3, [pc, #328]	@ (8008384 <MX_GPIO_Init+0x190>)
 800823c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800823e:	4b51      	ldr	r3, [pc, #324]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008240:	2101      	movs	r1, #1
 8008242:	430a      	orrs	r2, r1
 8008244:	635a      	str	r2, [r3, #52]	@ 0x34
 8008246:	4b4f      	ldr	r3, [pc, #316]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800824a:	2201      	movs	r2, #1
 800824c:	4013      	ands	r3, r2
 800824e:	60bb      	str	r3, [r7, #8]
 8008250:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008252:	4b4c      	ldr	r3, [pc, #304]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008254:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008256:	4b4b      	ldr	r3, [pc, #300]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008258:	2102      	movs	r1, #2
 800825a:	430a      	orrs	r2, r1
 800825c:	635a      	str	r2, [r3, #52]	@ 0x34
 800825e:	4b49      	ldr	r3, [pc, #292]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008262:	2202      	movs	r2, #2
 8008264:	4013      	ands	r3, r2
 8008266:	607b      	str	r3, [r7, #4]
 8008268:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800826a:	4b46      	ldr	r3, [pc, #280]	@ (8008384 <MX_GPIO_Init+0x190>)
 800826c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800826e:	4b45      	ldr	r3, [pc, #276]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008270:	2108      	movs	r1, #8
 8008272:	430a      	orrs	r2, r1
 8008274:	635a      	str	r2, [r3, #52]	@ 0x34
 8008276:	4b43      	ldr	r3, [pc, #268]	@ (8008384 <MX_GPIO_Init+0x190>)
 8008278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800827a:	2208      	movs	r2, #8
 800827c:	4013      	ands	r3, r2
 800827e:	603b      	str	r3, [r7, #0]
 8008280:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STAT2_LED_GPIO_Port, STAT2_LED_Pin, GPIO_PIN_RESET);
 8008282:	4b41      	ldr	r3, [pc, #260]	@ (8008388 <MX_GPIO_Init+0x194>)
 8008284:	2200      	movs	r2, #0
 8008286:	2108      	movs	r1, #8
 8008288:	0018      	movs	r0, r3
 800828a:	f001 fbea 	bl	8009a62 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STAT1_LED_GPIO_Port, STAT1_LED_Pin, GPIO_PIN_RESET);
 800828e:	4b3f      	ldr	r3, [pc, #252]	@ (800838c <MX_GPIO_Init+0x198>)
 8008290:	2200      	movs	r2, #0
 8008292:	2110      	movs	r1, #16
 8008294:	0018      	movs	r0, r3
 8008296:	f001 fbe4 	bl	8009a62 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = KEY_C7_Pin|KEY_B8_Pin|KEY_A9_Pin|KEY_E5_Pin
 800829a:	193b      	adds	r3, r7, r4
 800829c:	4a3c      	ldr	r2, [pc, #240]	@ (8008390 <MX_GPIO_Init+0x19c>)
 800829e:	601a      	str	r2, [r3, #0]
                          |KEY_E4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80082a0:	193b      	adds	r3, r7, r4
 80082a2:	2200      	movs	r2, #0
 80082a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80082a6:	193b      	adds	r3, r7, r4
 80082a8:	2201      	movs	r2, #1
 80082aa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80082ac:	193b      	adds	r3, r7, r4
 80082ae:	4a39      	ldr	r2, [pc, #228]	@ (8008394 <MX_GPIO_Init+0x1a0>)
 80082b0:	0019      	movs	r1, r3
 80082b2:	0010      	movs	r0, r2
 80082b4:	f001 fa4c 	bl	8009750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = KEY_A10_Pin|KEY_A11_Pin;
 80082b8:	193b      	adds	r3, r7, r4
 80082ba:	2203      	movs	r2, #3
 80082bc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80082be:	193b      	adds	r3, r7, r4
 80082c0:	2200      	movs	r2, #0
 80082c2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80082c4:	193b      	adds	r3, r7, r4
 80082c6:	2201      	movs	r2, #1
 80082c8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80082ca:	193b      	adds	r3, r7, r4
 80082cc:	4a32      	ldr	r2, [pc, #200]	@ (8008398 <MX_GPIO_Init+0x1a4>)
 80082ce:	0019      	movs	r1, r3
 80082d0:	0010      	movs	r0, r2
 80082d2:	f001 fa3d 	bl	8009750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = KEY_A12_Pin|KEY_B9_Pin|KEY_C8_Pin|KEY_D7_Pin
 80082d6:	193b      	adds	r3, r7, r4
 80082d8:	4a30      	ldr	r2, [pc, #192]	@ (800839c <MX_GPIO_Init+0x1a8>)
 80082da:	601a      	str	r2, [r3, #0]
                          |KEY_B10_Pin|KEY_B11_Pin|KEY_B12_Pin|KEY_C9_Pin
                          |KEY_E6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80082dc:	193b      	adds	r3, r7, r4
 80082de:	2200      	movs	r2, #0
 80082e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80082e2:	193b      	adds	r3, r7, r4
 80082e4:	2201      	movs	r2, #1
 80082e6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082e8:	193a      	adds	r2, r7, r4
 80082ea:	23a0      	movs	r3, #160	@ 0xa0
 80082ec:	05db      	lsls	r3, r3, #23
 80082ee:	0011      	movs	r1, r2
 80082f0:	0018      	movs	r0, r3
 80082f2:	f001 fa2d 	bl	8009750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = KEY_C10_Pin|KEY_C11_Pin|KEY_C12_Pin|KEY_D8_Pin
 80082f6:	193b      	adds	r3, r7, r4
 80082f8:	4a29      	ldr	r2, [pc, #164]	@ (80083a0 <MX_GPIO_Init+0x1ac>)
 80082fa:	601a      	str	r2, [r3, #0]
                          |KEY_D9_Pin|KEY_D10_Pin|KEY_D12_Pin|KEY_D11_Pin
                          |KEY_B7_Pin|KEY_A7_Pin|KEY_A8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80082fc:	193b      	adds	r3, r7, r4
 80082fe:	2200      	movs	r2, #0
 8008300:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008302:	193b      	adds	r3, r7, r4
 8008304:	2201      	movs	r2, #1
 8008306:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008308:	193b      	adds	r3, r7, r4
 800830a:	4a20      	ldr	r2, [pc, #128]	@ (800838c <MX_GPIO_Init+0x198>)
 800830c:	0019      	movs	r1, r3
 800830e:	0010      	movs	r0, r2
 8008310:	f001 fa1e 	bl	8009750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_SW_Pin;
 8008314:	193b      	adds	r3, r7, r4
 8008316:	2202      	movs	r2, #2
 8008318:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800831a:	193b      	adds	r3, r7, r4
 800831c:	2200      	movs	r2, #0
 800831e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008320:	193b      	adds	r3, r7, r4
 8008322:	2201      	movs	r2, #1
 8008324:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ENC_SW_GPIO_Port, &GPIO_InitStruct);
 8008326:	193b      	adds	r3, r7, r4
 8008328:	4a17      	ldr	r2, [pc, #92]	@ (8008388 <MX_GPIO_Init+0x194>)
 800832a:	0019      	movs	r1, r3
 800832c:	0010      	movs	r0, r2
 800832e:	f001 fa0f 	bl	8009750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STAT2_LED_Pin;
 8008332:	193b      	adds	r3, r7, r4
 8008334:	2208      	movs	r2, #8
 8008336:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008338:	193b      	adds	r3, r7, r4
 800833a:	2201      	movs	r2, #1
 800833c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800833e:	193b      	adds	r3, r7, r4
 8008340:	2200      	movs	r2, #0
 8008342:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008344:	193b      	adds	r3, r7, r4
 8008346:	2200      	movs	r2, #0
 8008348:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STAT2_LED_GPIO_Port, &GPIO_InitStruct);
 800834a:	193b      	adds	r3, r7, r4
 800834c:	4a0e      	ldr	r2, [pc, #56]	@ (8008388 <MX_GPIO_Init+0x194>)
 800834e:	0019      	movs	r1, r3
 8008350:	0010      	movs	r0, r2
 8008352:	f001 f9fd 	bl	8009750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STAT1_LED_Pin;
 8008356:	0021      	movs	r1, r4
 8008358:	187b      	adds	r3, r7, r1
 800835a:	2210      	movs	r2, #16
 800835c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800835e:	187b      	adds	r3, r7, r1
 8008360:	2201      	movs	r2, #1
 8008362:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008364:	187b      	adds	r3, r7, r1
 8008366:	2200      	movs	r2, #0
 8008368:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800836a:	187b      	adds	r3, r7, r1
 800836c:	2200      	movs	r2, #0
 800836e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STAT1_LED_GPIO_Port, &GPIO_InitStruct);
 8008370:	187b      	adds	r3, r7, r1
 8008372:	4a06      	ldr	r2, [pc, #24]	@ (800838c <MX_GPIO_Init+0x198>)
 8008374:	0019      	movs	r1, r3
 8008376:	0010      	movs	r0, r2
 8008378:	f001 f9ea 	bl	8009750 <HAL_GPIO_Init>

}
 800837c:	46c0      	nop			@ (mov r8, r8)
 800837e:	46bd      	mov	sp, r7
 8008380:	b00b      	add	sp, #44	@ 0x2c
 8008382:	bd90      	pop	{r4, r7, pc}
 8008384:	40021000 	.word	0x40021000
 8008388:	50000c00 	.word	0x50000c00
 800838c:	50000400 	.word	0x50000400
 8008390:	0000e0c0 	.word	0x0000e0c0
 8008394:	50000800 	.word	0x50000800
 8008398:	50001400 	.word	0x50001400
 800839c:	000002ff 	.word	0x000002ff
 80083a0:	00007ce7 	.word	0x00007ce7

080083a4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80083a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083aa:	4a1c      	ldr	r2, [pc, #112]	@ (800841c <MX_I2C1_Init+0x78>)
 80083ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 80083ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083b0:	4a1b      	ldr	r2, [pc, #108]	@ (8008420 <MX_I2C1_Init+0x7c>)
 80083b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80083b4:	4b18      	ldr	r3, [pc, #96]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80083ba:	4b17      	ldr	r3, [pc, #92]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083bc:	2201      	movs	r2, #1
 80083be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80083c0:	4b15      	ldr	r3, [pc, #84]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083c2:	2200      	movs	r2, #0
 80083c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80083c6:	4b14      	ldr	r3, [pc, #80]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083c8:	2200      	movs	r2, #0
 80083ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80083cc:	4b12      	ldr	r3, [pc, #72]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083ce:	2200      	movs	r2, #0
 80083d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80083d2:	4b11      	ldr	r3, [pc, #68]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083d4:	2200      	movs	r2, #0
 80083d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80083d8:	4b0f      	ldr	r3, [pc, #60]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083da:	2200      	movs	r2, #0
 80083dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80083de:	4b0e      	ldr	r3, [pc, #56]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083e0:	0018      	movs	r0, r3
 80083e2:	f001 fb5b 	bl	8009a9c <HAL_I2C_Init>
 80083e6:	1e03      	subs	r3, r0, #0
 80083e8:	d001      	beq.n	80083ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80083ea:	f000 f93d 	bl	8008668 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80083ee:	4b0a      	ldr	r3, [pc, #40]	@ (8008418 <MX_I2C1_Init+0x74>)
 80083f0:	2100      	movs	r1, #0
 80083f2:	0018      	movs	r0, r3
 80083f4:	f001 ff58 	bl	800a2a8 <HAL_I2CEx_ConfigAnalogFilter>
 80083f8:	1e03      	subs	r3, r0, #0
 80083fa:	d001      	beq.n	8008400 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80083fc:	f000 f934 	bl	8008668 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8008400:	4b05      	ldr	r3, [pc, #20]	@ (8008418 <MX_I2C1_Init+0x74>)
 8008402:	2100      	movs	r1, #0
 8008404:	0018      	movs	r0, r3
 8008406:	f001 ff9b 	bl	800a340 <HAL_I2CEx_ConfigDigitalFilter>
 800840a:	1e03      	subs	r3, r0, #0
 800840c:	d001      	beq.n	8008412 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800840e:	f000 f92b 	bl	8008668 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8008412:	46c0      	nop			@ (mov r8, r8)
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}
 8008418:	20011198 	.word	0x20011198
 800841c:	40005400 	.word	0x40005400
 8008420:	10707dbc 	.word	0x10707dbc

08008424 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8008424:	b590      	push	{r4, r7, lr}
 8008426:	b09f      	sub	sp, #124	@ 0x7c
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800842c:	2364      	movs	r3, #100	@ 0x64
 800842e:	18fb      	adds	r3, r7, r3
 8008430:	0018      	movs	r0, r3
 8008432:	2314      	movs	r3, #20
 8008434:	001a      	movs	r2, r3
 8008436:	2100      	movs	r1, #0
 8008438:	f017 fd46 	bl	801fec8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800843c:	2414      	movs	r4, #20
 800843e:	193b      	adds	r3, r7, r4
 8008440:	0018      	movs	r0, r3
 8008442:	2350      	movs	r3, #80	@ 0x50
 8008444:	001a      	movs	r2, r3
 8008446:	2100      	movs	r1, #0
 8008448:	f017 fd3e 	bl	801fec8 <memset>
  if(i2cHandle->Instance==I2C1)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a22      	ldr	r2, [pc, #136]	@ (80084dc <HAL_I2C_MspInit+0xb8>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d13e      	bne.n	80084d4 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8008456:	193b      	adds	r3, r7, r4
 8008458:	2220      	movs	r2, #32
 800845a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800845c:	193b      	adds	r3, r7, r4
 800845e:	2200      	movs	r2, #0
 8008460:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008462:	193b      	adds	r3, r7, r4
 8008464:	0018      	movs	r0, r3
 8008466:	f004 fb65 	bl	800cb34 <HAL_RCCEx_PeriphCLKConfig>
 800846a:	1e03      	subs	r3, r0, #0
 800846c:	d001      	beq.n	8008472 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800846e:	f000 f8fb 	bl	8008668 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008472:	4b1b      	ldr	r3, [pc, #108]	@ (80084e0 <HAL_I2C_MspInit+0xbc>)
 8008474:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008476:	4b1a      	ldr	r3, [pc, #104]	@ (80084e0 <HAL_I2C_MspInit+0xbc>)
 8008478:	2102      	movs	r1, #2
 800847a:	430a      	orrs	r2, r1
 800847c:	635a      	str	r2, [r3, #52]	@ 0x34
 800847e:	4b18      	ldr	r3, [pc, #96]	@ (80084e0 <HAL_I2C_MspInit+0xbc>)
 8008480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008482:	2202      	movs	r2, #2
 8008484:	4013      	ands	r3, r2
 8008486:	613b      	str	r3, [r7, #16]
 8008488:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800848a:	2164      	movs	r1, #100	@ 0x64
 800848c:	187b      	adds	r3, r7, r1
 800848e:	22c0      	movs	r2, #192	@ 0xc0
 8008490:	0092      	lsls	r2, r2, #2
 8008492:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008494:	187b      	adds	r3, r7, r1
 8008496:	2212      	movs	r2, #18
 8008498:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800849a:	187b      	adds	r3, r7, r1
 800849c:	2200      	movs	r2, #0
 800849e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084a0:	187b      	adds	r3, r7, r1
 80084a2:	2200      	movs	r2, #0
 80084a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80084a6:	187b      	adds	r3, r7, r1
 80084a8:	2206      	movs	r2, #6
 80084aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80084ac:	187b      	adds	r3, r7, r1
 80084ae:	4a0d      	ldr	r2, [pc, #52]	@ (80084e4 <HAL_I2C_MspInit+0xc0>)
 80084b0:	0019      	movs	r1, r3
 80084b2:	0010      	movs	r0, r2
 80084b4:	f001 f94c 	bl	8009750 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80084b8:	4b09      	ldr	r3, [pc, #36]	@ (80084e0 <HAL_I2C_MspInit+0xbc>)
 80084ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80084bc:	4b08      	ldr	r3, [pc, #32]	@ (80084e0 <HAL_I2C_MspInit+0xbc>)
 80084be:	2180      	movs	r1, #128	@ 0x80
 80084c0:	0389      	lsls	r1, r1, #14
 80084c2:	430a      	orrs	r2, r1
 80084c4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80084c6:	4b06      	ldr	r3, [pc, #24]	@ (80084e0 <HAL_I2C_MspInit+0xbc>)
 80084c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80084ca:	2380      	movs	r3, #128	@ 0x80
 80084cc:	039b      	lsls	r3, r3, #14
 80084ce:	4013      	ands	r3, r2
 80084d0:	60fb      	str	r3, [r7, #12]
 80084d2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80084d4:	46c0      	nop			@ (mov r8, r8)
 80084d6:	46bd      	mov	sp, r7
 80084d8:	b01f      	add	sp, #124	@ 0x7c
 80084da:	bd90      	pop	{r4, r7, pc}
 80084dc:	40005400 	.word	0x40005400
 80084e0:	40021000 	.word	0x40021000
 80084e4:	50000400 	.word	0x50000400

080084e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80084ec:	f000 ffc0 	bl	8009470 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80084f0:	f000 f814 	bl	800851c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80084f4:	f7ff fe7e 	bl	80081f4 <MX_GPIO_Init>
  MX_DMA_Init();
 80084f8:	f7ff fe50 	bl	800819c <MX_DMA_Init>
  MX_I2C1_Init();
 80084fc:	f7ff ff52 	bl	80083a4 <MX_I2C1_Init>
  MX_UCPD1_Init();
 8008500:	f000 fdb0 	bl	8009064 <MX_UCPD1_Init>
  MX_UCPD2_Init();
 8008504:	f000 fe54 	bl	80091b0 <MX_UCPD2_Init>
  MX_TIM1_Init();
 8008508:	f000 f9d8 	bl	80088bc <MX_TIM1_Init>
  MX_TIM2_Init();
 800850c:	f000 fa82 	bl	8008a14 <MX_TIM2_Init>
  /* Call PreOsInit function */
  USBPD_PreInitOs();
 8008510:	f015 fefa 	bl	801e308 <USBPD_PreInitOs>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8008514:	f7ff fdb3 	bl	800807e <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008518:	46c0      	nop			@ (mov r8, r8)
 800851a:	e7fd      	b.n	8008518 <main+0x30>

0800851c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800851c:	b590      	push	{r4, r7, lr}
 800851e:	b09b      	sub	sp, #108	@ 0x6c
 8008520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008522:	242c      	movs	r4, #44	@ 0x2c
 8008524:	193b      	adds	r3, r7, r4
 8008526:	0018      	movs	r0, r3
 8008528:	233c      	movs	r3, #60	@ 0x3c
 800852a:	001a      	movs	r2, r3
 800852c:	2100      	movs	r1, #0
 800852e:	f017 fccb 	bl	801fec8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008532:	231c      	movs	r3, #28
 8008534:	18fb      	adds	r3, r7, r3
 8008536:	0018      	movs	r0, r3
 8008538:	2310      	movs	r3, #16
 800853a:	001a      	movs	r2, r3
 800853c:	2100      	movs	r1, #0
 800853e:	f017 fcc3 	bl	801fec8 <memset>
  RCC_CRSInitTypeDef pInit = {0};
 8008542:	1d3b      	adds	r3, r7, #4
 8008544:	0018      	movs	r0, r3
 8008546:	2318      	movs	r3, #24
 8008548:	001a      	movs	r2, r3
 800854a:	2100      	movs	r1, #0
 800854c:	f017 fcbc 	bl	801fec8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008550:	2380      	movs	r3, #128	@ 0x80
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	0018      	movs	r0, r3
 8008556:	f003 fd6d 	bl	800c034 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800855a:	193b      	adds	r3, r7, r4
 800855c:	2222      	movs	r2, #34	@ 0x22
 800855e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008560:	193b      	adds	r3, r7, r4
 8008562:	2280      	movs	r2, #128	@ 0x80
 8008564:	0052      	lsls	r2, r2, #1
 8008566:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8008568:	193b      	adds	r3, r7, r4
 800856a:	2280      	movs	r2, #128	@ 0x80
 800856c:	03d2      	lsls	r2, r2, #15
 800856e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8008570:	0021      	movs	r1, r4
 8008572:	187b      	adds	r3, r7, r1
 8008574:	2200      	movs	r2, #0
 8008576:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008578:	187b      	adds	r3, r7, r1
 800857a:	2240      	movs	r2, #64	@ 0x40
 800857c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800857e:	187b      	adds	r3, r7, r1
 8008580:	2202      	movs	r2, #2
 8008582:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8008584:	187b      	adds	r3, r7, r1
 8008586:	2202      	movs	r2, #2
 8008588:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800858a:	187b      	adds	r3, r7, r1
 800858c:	2200      	movs	r2, #0
 800858e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8008590:	187b      	adds	r3, r7, r1
 8008592:	2208      	movs	r2, #8
 8008594:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008596:	187b      	adds	r3, r7, r1
 8008598:	2280      	movs	r2, #128	@ 0x80
 800859a:	0292      	lsls	r2, r2, #10
 800859c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800859e:	187b      	adds	r3, r7, r1
 80085a0:	22c0      	movs	r2, #192	@ 0xc0
 80085a2:	04d2      	lsls	r2, r2, #19
 80085a4:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80085a6:	187b      	adds	r3, r7, r1
 80085a8:	2280      	movs	r2, #128	@ 0x80
 80085aa:	0592      	lsls	r2, r2, #22
 80085ac:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80085ae:	187b      	adds	r3, r7, r1
 80085b0:	0018      	movs	r0, r3
 80085b2:	f003 fd8b 	bl	800c0cc <HAL_RCC_OscConfig>
 80085b6:	1e03      	subs	r3, r0, #0
 80085b8:	d001      	beq.n	80085be <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80085ba:	f000 f855 	bl	8008668 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80085be:	211c      	movs	r1, #28
 80085c0:	187b      	adds	r3, r7, r1
 80085c2:	2207      	movs	r2, #7
 80085c4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80085c6:	187b      	adds	r3, r7, r1
 80085c8:	2202      	movs	r2, #2
 80085ca:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80085cc:	187b      	adds	r3, r7, r1
 80085ce:	2200      	movs	r2, #0
 80085d0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80085d2:	187b      	adds	r3, r7, r1
 80085d4:	2200      	movs	r2, #0
 80085d6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80085d8:	187b      	adds	r3, r7, r1
 80085da:	2102      	movs	r1, #2
 80085dc:	0018      	movs	r0, r3
 80085de:	f004 f8d5 	bl	800c78c <HAL_RCC_ClockConfig>
 80085e2:	1e03      	subs	r3, r0, #0
 80085e4:	d001      	beq.n	80085ea <SystemClock_Config+0xce>
  {
    Error_Handler();
 80085e6:	f000 f83f 	bl	8008668 <Error_Handler>
  }

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 80085ea:	4b14      	ldr	r3, [pc, #80]	@ (800863c <SystemClock_Config+0x120>)
 80085ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80085ee:	4b13      	ldr	r3, [pc, #76]	@ (800863c <SystemClock_Config+0x120>)
 80085f0:	2180      	movs	r1, #128	@ 0x80
 80085f2:	0249      	lsls	r1, r1, #9
 80085f4:	430a      	orrs	r2, r1
 80085f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80085f8:	4b10      	ldr	r3, [pc, #64]	@ (800863c <SystemClock_Config+0x120>)
 80085fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80085fc:	2380      	movs	r3, #128	@ 0x80
 80085fe:	025b      	lsls	r3, r3, #9
 8008600:	4013      	ands	r3, r2
 8008602:	603b      	str	r3, [r7, #0]
 8008604:	683b      	ldr	r3, [r7, #0]

  /** Configures CRS
  */
  pInit.Prescaler = RCC_CRS_SYNC_DIV1;
 8008606:	1d3b      	adds	r3, r7, #4
 8008608:	2200      	movs	r2, #0
 800860a:	601a      	str	r2, [r3, #0]
  pInit.Source = RCC_CRS_SYNC_SOURCE_USB;
 800860c:	1d3b      	adds	r3, r7, #4
 800860e:	2280      	movs	r2, #128	@ 0x80
 8008610:	0592      	lsls	r2, r2, #22
 8008612:	605a      	str	r2, [r3, #4]
  pInit.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 8008614:	1d3b      	adds	r3, r7, #4
 8008616:	2200      	movs	r2, #0
 8008618:	609a      	str	r2, [r3, #8]
  pInit.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 800861a:	1d3b      	adds	r3, r7, #4
 800861c:	4a08      	ldr	r2, [pc, #32]	@ (8008640 <SystemClock_Config+0x124>)
 800861e:	60da      	str	r2, [r3, #12]
  pInit.ErrorLimitValue = 34;
 8008620:	1d3b      	adds	r3, r7, #4
 8008622:	2222      	movs	r2, #34	@ 0x22
 8008624:	611a      	str	r2, [r3, #16]
  pInit.HSI48CalibrationValue = 32;
 8008626:	1d3b      	adds	r3, r7, #4
 8008628:	2220      	movs	r2, #32
 800862a:	615a      	str	r2, [r3, #20]

  HAL_RCCEx_CRSConfig(&pInit);
 800862c:	1d3b      	adds	r3, r7, #4
 800862e:	0018      	movs	r0, r3
 8008630:	f004 fcdc 	bl	800cfec <HAL_RCCEx_CRSConfig>
}
 8008634:	46c0      	nop			@ (mov r8, r8)
 8008636:	46bd      	mov	sp, r7
 8008638:	b01b      	add	sp, #108	@ 0x6c
 800863a:	bd90      	pop	{r4, r7, pc}
 800863c:	40021000 	.word	0x40021000
 8008640:	0000bb7f 	.word	0x0000bb7f

08008644 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b082      	sub	sp, #8
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a04      	ldr	r2, [pc, #16]	@ (8008664 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d101      	bne.n	800865a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8008656:	f000 ff2b 	bl	80094b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800865a:	46c0      	nop			@ (mov r8, r8)
 800865c:	46bd      	mov	sp, r7
 800865e:	b002      	add	sp, #8
 8008660:	bd80      	pop	{r7, pc}
 8008662:	46c0      	nop			@ (mov r8, r8)
 8008664:	40001000 	.word	0x40001000

08008668 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800866c:	b672      	cpsid	i
}
 800866e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008670:	46c0      	nop			@ (mov r8, r8)
 8008672:	e7fd      	b.n	8008670 <Error_Handler+0x8>

08008674 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b082      	sub	sp, #8
 8008678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800867a:	4b15      	ldr	r3, [pc, #84]	@ (80086d0 <HAL_MspInit+0x5c>)
 800867c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800867e:	4b14      	ldr	r3, [pc, #80]	@ (80086d0 <HAL_MspInit+0x5c>)
 8008680:	2101      	movs	r1, #1
 8008682:	430a      	orrs	r2, r1
 8008684:	641a      	str	r2, [r3, #64]	@ 0x40
 8008686:	4b12      	ldr	r3, [pc, #72]	@ (80086d0 <HAL_MspInit+0x5c>)
 8008688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800868a:	2201      	movs	r2, #1
 800868c:	4013      	ands	r3, r2
 800868e:	607b      	str	r3, [r7, #4]
 8008690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008692:	4b0f      	ldr	r3, [pc, #60]	@ (80086d0 <HAL_MspInit+0x5c>)
 8008694:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008696:	4b0e      	ldr	r3, [pc, #56]	@ (80086d0 <HAL_MspInit+0x5c>)
 8008698:	2180      	movs	r1, #128	@ 0x80
 800869a:	0549      	lsls	r1, r1, #21
 800869c:	430a      	orrs	r2, r1
 800869e:	63da      	str	r2, [r3, #60]	@ 0x3c
 80086a0:	4b0b      	ldr	r3, [pc, #44]	@ (80086d0 <HAL_MspInit+0x5c>)
 80086a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80086a4:	2380      	movs	r3, #128	@ 0x80
 80086a6:	055b      	lsls	r3, r3, #21
 80086a8:	4013      	ands	r3, r2
 80086aa:	603b      	str	r3, [r7, #0]
 80086ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 80086ae:	2004      	movs	r0, #4
 80086b0:	f000 ff3e 	bl	8009530 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80086b4:	f000 ff64 	bl	8009580 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80086b8:	2000      	movs	r0, #0
 80086ba:	f000 ff4d 	bl	8009558 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80086be:	23c0      	movs	r3, #192	@ 0xc0
 80086c0:	00db      	lsls	r3, r3, #3
 80086c2:	0018      	movs	r0, r3
 80086c4:	f000 ff80 	bl	80095c8 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80086c8:	46c0      	nop			@ (mov r8, r8)
 80086ca:	46bd      	mov	sp, r7
 80086cc:	b002      	add	sp, #8
 80086ce:	bd80      	pop	{r7, pc}
 80086d0:	40021000 	.word	0x40021000

080086d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80086d4:	b5b0      	push	{r4, r5, r7, lr}
 80086d6:	b08c      	sub	sp, #48	@ 0x30
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80086dc:	232b      	movs	r3, #43	@ 0x2b
 80086de:	18fb      	adds	r3, r7, r3
 80086e0:	2200      	movs	r2, #0
 80086e2:	701a      	strb	r2, [r3, #0]

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80086e4:	4b37      	ldr	r3, [pc, #220]	@ (80087c4 <HAL_InitTick+0xf0>)
 80086e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80086e8:	4b36      	ldr	r3, [pc, #216]	@ (80087c4 <HAL_InitTick+0xf0>)
 80086ea:	2110      	movs	r1, #16
 80086ec:	430a      	orrs	r2, r1
 80086ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80086f0:	4b34      	ldr	r3, [pc, #208]	@ (80087c4 <HAL_InitTick+0xf0>)
 80086f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086f4:	2210      	movs	r2, #16
 80086f6:	4013      	ands	r3, r2
 80086f8:	60bb      	str	r3, [r7, #8]
 80086fa:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80086fc:	230c      	movs	r3, #12
 80086fe:	18fa      	adds	r2, r7, r3
 8008700:	2410      	movs	r4, #16
 8008702:	193b      	adds	r3, r7, r4
 8008704:	0011      	movs	r1, r2
 8008706:	0018      	movs	r0, r3
 8008708:	f004 f9ea 	bl	800cae0 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800870c:	193b      	adds	r3, r7, r4
 800870e:	68db      	ldr	r3, [r3, #12]
 8008710:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8008712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008714:	2b00      	cmp	r3, #0
 8008716:	d104      	bne.n	8008722 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8008718:	f004 f9cc 	bl	800cab4 <HAL_RCC_GetPCLK1Freq>
 800871c:	0003      	movs	r3, r0
 800871e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008720:	e004      	b.n	800872c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8008722:	f004 f9c7 	bl	800cab4 <HAL_RCC_GetPCLK1Freq>
 8008726:	0003      	movs	r3, r0
 8008728:	005b      	lsls	r3, r3, #1
 800872a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800872c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800872e:	4926      	ldr	r1, [pc, #152]	@ (80087c8 <HAL_InitTick+0xf4>)
 8008730:	0018      	movs	r0, r3
 8008732:	f7fd fe87 	bl	8006444 <__udivsi3>
 8008736:	0003      	movs	r3, r0
 8008738:	3b01      	subs	r3, #1
 800873a:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800873c:	4b23      	ldr	r3, [pc, #140]	@ (80087cc <HAL_InitTick+0xf8>)
 800873e:	4a24      	ldr	r2, [pc, #144]	@ (80087d0 <HAL_InitTick+0xfc>)
 8008740:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8008742:	4b22      	ldr	r3, [pc, #136]	@ (80087cc <HAL_InitTick+0xf8>)
 8008744:	4a23      	ldr	r2, [pc, #140]	@ (80087d4 <HAL_InitTick+0x100>)
 8008746:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8008748:	4b20      	ldr	r3, [pc, #128]	@ (80087cc <HAL_InitTick+0xf8>)
 800874a:	6a3a      	ldr	r2, [r7, #32]
 800874c:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 800874e:	4b1f      	ldr	r3, [pc, #124]	@ (80087cc <HAL_InitTick+0xf8>)
 8008750:	2200      	movs	r2, #0
 8008752:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008754:	4b1d      	ldr	r3, [pc, #116]	@ (80087cc <HAL_InitTick+0xf8>)
 8008756:	2200      	movs	r2, #0
 8008758:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800875a:	4b1c      	ldr	r3, [pc, #112]	@ (80087cc <HAL_InitTick+0xf8>)
 800875c:	2200      	movs	r2, #0
 800875e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8008760:	252b      	movs	r5, #43	@ 0x2b
 8008762:	197c      	adds	r4, r7, r5
 8008764:	4b19      	ldr	r3, [pc, #100]	@ (80087cc <HAL_InitTick+0xf8>)
 8008766:	0018      	movs	r0, r3
 8008768:	f004 fc86 	bl	800d078 <HAL_TIM_Base_Init>
 800876c:	0003      	movs	r3, r0
 800876e:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8008770:	197b      	adds	r3, r7, r5
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d11e      	bne.n	80087b6 <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8008778:	197c      	adds	r4, r7, r5
 800877a:	4b14      	ldr	r3, [pc, #80]	@ (80087cc <HAL_InitTick+0xf8>)
 800877c:	0018      	movs	r0, r3
 800877e:	f004 fcdb 	bl	800d138 <HAL_TIM_Base_Start_IT>
 8008782:	0003      	movs	r3, r0
 8008784:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8008786:	197b      	adds	r3, r7, r5
 8008788:	781b      	ldrb	r3, [r3, #0]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d113      	bne.n	80087b6 <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 800878e:	2011      	movs	r0, #17
 8008790:	f000 ffcd 	bl	800972e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2b03      	cmp	r3, #3
 8008798:	d809      	bhi.n	80087ae <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority, 0U);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2200      	movs	r2, #0
 800879e:	0019      	movs	r1, r3
 80087a0:	2011      	movs	r0, #17
 80087a2:	f000 ffaf 	bl	8009704 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80087a6:	4b0c      	ldr	r3, [pc, #48]	@ (80087d8 <HAL_InitTick+0x104>)
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	601a      	str	r2, [r3, #0]
 80087ac:	e003      	b.n	80087b6 <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 80087ae:	232b      	movs	r3, #43	@ 0x2b
 80087b0:	18fb      	adds	r3, r7, r3
 80087b2:	2201      	movs	r2, #1
 80087b4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80087b6:	232b      	movs	r3, #43	@ 0x2b
 80087b8:	18fb      	adds	r3, r7, r3
 80087ba:	781b      	ldrb	r3, [r3, #0]
}
 80087bc:	0018      	movs	r0, r3
 80087be:	46bd      	mov	sp, r7
 80087c0:	b00c      	add	sp, #48	@ 0x30
 80087c2:	bdb0      	pop	{r4, r5, r7, pc}
 80087c4:	40021000 	.word	0x40021000
 80087c8:	000f4240 	.word	0x000f4240
 80087cc:	200111ec 	.word	0x200111ec
 80087d0:	40001000 	.word	0x40001000
 80087d4:	000003e7 	.word	0x000003e7
 80087d8:	20000008 	.word	0x20000008

080087dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80087e0:	46c0      	nop			@ (mov r8, r8)
 80087e2:	e7fd      	b.n	80087e0 <NMI_Handler+0x4>

080087e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80087e8:	46c0      	nop			@ (mov r8, r8)
 80087ea:	e7fd      	b.n	80087e8 <HardFault_Handler+0x4>

080087ec <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 80087f0:	4b05      	ldr	r3, [pc, #20]	@ (8008808 <USB_UCPD1_2_IRQHandler+0x1c>)
 80087f2:	0018      	movs	r0, r3
 80087f4:	f001 ff9a 	bl	800a72c <HAL_PCD_IRQHandler>
  USBPD_PORT0_IRQHandler();
 80087f8:	f00e fa69 	bl	8016cce <USBPD_PORT0_IRQHandler>
  USBPD_PORT1_IRQHandler();
 80087fc:	f00e fa6f 	bl	8016cde <USBPD_PORT1_IRQHandler>

  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 8008800:	46c0      	nop			@ (mov r8, r8)
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	46c0      	nop			@ (mov r8, r8)
 8008808:	200112d4 	.word	0x200112d4

0800880c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008810:	46c0      	nop			@ (mov r8, r8)
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}

08008816 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8008816:	b580      	push	{r7, lr}
 8008818:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800881a:	46c0      	nop			@ (mov r8, r8)
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 and DMAMUX1 Overrun Interrupts.
  */
void DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler(void)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */
}
 8008824:	46c0      	nop			@ (mov r8, r8)
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
	...

0800882c <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008830:	4b03      	ldr	r3, [pc, #12]	@ (8008840 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8008832:	0018      	movs	r0, r3
 8008834:	f004 fe86 	bl	800d544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8008838:	46c0      	nop			@ (mov r8, r8)
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
 800883e:	46c0      	nop			@ (mov r8, r8)
 8008840:	200111ec 	.word	0x200111ec

08008844 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b086      	sub	sp, #24
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800884c:	4a14      	ldr	r2, [pc, #80]	@ (80088a0 <_sbrk+0x5c>)
 800884e:	4b15      	ldr	r3, [pc, #84]	@ (80088a4 <_sbrk+0x60>)
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008858:	4b13      	ldr	r3, [pc, #76]	@ (80088a8 <_sbrk+0x64>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d102      	bne.n	8008866 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008860:	4b11      	ldr	r3, [pc, #68]	@ (80088a8 <_sbrk+0x64>)
 8008862:	4a12      	ldr	r2, [pc, #72]	@ (80088ac <_sbrk+0x68>)
 8008864:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008866:	4b10      	ldr	r3, [pc, #64]	@ (80088a8 <_sbrk+0x64>)
 8008868:	681a      	ldr	r2, [r3, #0]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	18d3      	adds	r3, r2, r3
 800886e:	693a      	ldr	r2, [r7, #16]
 8008870:	429a      	cmp	r2, r3
 8008872:	d207      	bcs.n	8008884 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008874:	f017 fb42 	bl	801fefc <__errno>
 8008878:	0003      	movs	r3, r0
 800887a:	220c      	movs	r2, #12
 800887c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800887e:	2301      	movs	r3, #1
 8008880:	425b      	negs	r3, r3
 8008882:	e009      	b.n	8008898 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008884:	4b08      	ldr	r3, [pc, #32]	@ (80088a8 <_sbrk+0x64>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800888a:	4b07      	ldr	r3, [pc, #28]	@ (80088a8 <_sbrk+0x64>)
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	18d2      	adds	r2, r2, r3
 8008892:	4b05      	ldr	r3, [pc, #20]	@ (80088a8 <_sbrk+0x64>)
 8008894:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8008896:	68fb      	ldr	r3, [r7, #12]
}
 8008898:	0018      	movs	r0, r3
 800889a:	46bd      	mov	sp, r7
 800889c:	b006      	add	sp, #24
 800889e:	bd80      	pop	{r7, pc}
 80088a0:	20024000 	.word	0x20024000
 80088a4:	00000400 	.word	0x00000400
 80088a8:	20011238 	.word	0x20011238
 80088ac:	20012508 	.word	0x20012508

080088b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80088b4:	46c0      	nop			@ (mov r8, r8)
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
	...

080088bc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b098      	sub	sp, #96	@ 0x60
 80088c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80088c2:	2354      	movs	r3, #84	@ 0x54
 80088c4:	18fb      	adds	r3, r7, r3
 80088c6:	0018      	movs	r0, r3
 80088c8:	230c      	movs	r3, #12
 80088ca:	001a      	movs	r2, r3
 80088cc:	2100      	movs	r1, #0
 80088ce:	f017 fafb 	bl	801fec8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80088d2:	2338      	movs	r3, #56	@ 0x38
 80088d4:	18fb      	adds	r3, r7, r3
 80088d6:	0018      	movs	r0, r3
 80088d8:	231c      	movs	r3, #28
 80088da:	001a      	movs	r2, r3
 80088dc:	2100      	movs	r1, #0
 80088de:	f017 faf3 	bl	801fec8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80088e2:	1d3b      	adds	r3, r7, #4
 80088e4:	0018      	movs	r0, r3
 80088e6:	2334      	movs	r3, #52	@ 0x34
 80088e8:	001a      	movs	r2, r3
 80088ea:	2100      	movs	r1, #0
 80088ec:	f017 faec 	bl	801fec8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80088f0:	4b45      	ldr	r3, [pc, #276]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 80088f2:	4a46      	ldr	r2, [pc, #280]	@ (8008a0c <MX_TIM1_Init+0x150>)
 80088f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80088f6:	4b44      	ldr	r3, [pc, #272]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 80088f8:	2200      	movs	r2, #0
 80088fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80088fc:	4b42      	ldr	r3, [pc, #264]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 80088fe:	2200      	movs	r2, #0
 8008900:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8008902:	4b41      	ldr	r3, [pc, #260]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 8008904:	4a42      	ldr	r2, [pc, #264]	@ (8008a10 <MX_TIM1_Init+0x154>)
 8008906:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008908:	4b3f      	ldr	r3, [pc, #252]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 800890a:	2200      	movs	r2, #0
 800890c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800890e:	4b3e      	ldr	r3, [pc, #248]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 8008910:	2200      	movs	r2, #0
 8008912:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008914:	4b3c      	ldr	r3, [pc, #240]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 8008916:	2200      	movs	r2, #0
 8008918:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800891a:	4b3b      	ldr	r3, [pc, #236]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 800891c:	0018      	movs	r0, r3
 800891e:	f004 fc6d 	bl	800d1fc <HAL_TIM_PWM_Init>
 8008922:	1e03      	subs	r3, r0, #0
 8008924:	d001      	beq.n	800892a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8008926:	f7ff fe9f 	bl	8008668 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800892a:	2154      	movs	r1, #84	@ 0x54
 800892c:	187b      	adds	r3, r7, r1
 800892e:	2200      	movs	r2, #0
 8008930:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008932:	187b      	adds	r3, r7, r1
 8008934:	2200      	movs	r2, #0
 8008936:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008938:	187b      	adds	r3, r7, r1
 800893a:	2200      	movs	r2, #0
 800893c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800893e:	187a      	adds	r2, r7, r1
 8008940:	4b31      	ldr	r3, [pc, #196]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 8008942:	0011      	movs	r1, r2
 8008944:	0018      	movs	r0, r3
 8008946:	f005 fba5 	bl	800e094 <HAL_TIMEx_MasterConfigSynchronization>
 800894a:	1e03      	subs	r3, r0, #0
 800894c:	d001      	beq.n	8008952 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800894e:	f7ff fe8b 	bl	8008668 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008952:	2138      	movs	r1, #56	@ 0x38
 8008954:	187b      	adds	r3, r7, r1
 8008956:	2260      	movs	r2, #96	@ 0x60
 8008958:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800895a:	187b      	adds	r3, r7, r1
 800895c:	2200      	movs	r2, #0
 800895e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008960:	187b      	adds	r3, r7, r1
 8008962:	2200      	movs	r2, #0
 8008964:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008966:	187b      	adds	r3, r7, r1
 8008968:	2200      	movs	r2, #0
 800896a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800896c:	187b      	adds	r3, r7, r1
 800896e:	2200      	movs	r2, #0
 8008970:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008972:	187b      	adds	r3, r7, r1
 8008974:	2200      	movs	r2, #0
 8008976:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008978:	187b      	adds	r3, r7, r1
 800897a:	2200      	movs	r2, #0
 800897c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800897e:	1879      	adds	r1, r7, r1
 8008980:	4b21      	ldr	r3, [pc, #132]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 8008982:	2208      	movs	r2, #8
 8008984:	0018      	movs	r0, r3
 8008986:	f004 fee5 	bl	800d754 <HAL_TIM_PWM_ConfigChannel>
 800898a:	1e03      	subs	r3, r0, #0
 800898c:	d001      	beq.n	8008992 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800898e:	f7ff fe6b 	bl	8008668 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008992:	1d3b      	adds	r3, r7, #4
 8008994:	2200      	movs	r2, #0
 8008996:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008998:	1d3b      	adds	r3, r7, #4
 800899a:	2200      	movs	r2, #0
 800899c:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800899e:	1d3b      	adds	r3, r7, #4
 80089a0:	2200      	movs	r2, #0
 80089a2:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80089a4:	1d3b      	adds	r3, r7, #4
 80089a6:	2200      	movs	r2, #0
 80089a8:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80089aa:	1d3b      	adds	r3, r7, #4
 80089ac:	2200      	movs	r2, #0
 80089ae:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80089b0:	1d3b      	adds	r3, r7, #4
 80089b2:	2280      	movs	r2, #128	@ 0x80
 80089b4:	0192      	lsls	r2, r2, #6
 80089b6:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80089b8:	1d3b      	adds	r3, r7, #4
 80089ba:	2200      	movs	r2, #0
 80089bc:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80089be:	1d3b      	adds	r3, r7, #4
 80089c0:	2200      	movs	r2, #0
 80089c2:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80089c4:	1d3b      	adds	r3, r7, #4
 80089c6:	2200      	movs	r2, #0
 80089c8:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80089ca:	1d3b      	adds	r3, r7, #4
 80089cc:	2280      	movs	r2, #128	@ 0x80
 80089ce:	0492      	lsls	r2, r2, #18
 80089d0:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80089d2:	1d3b      	adds	r3, r7, #4
 80089d4:	2200      	movs	r2, #0
 80089d6:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80089d8:	1d3b      	adds	r3, r7, #4
 80089da:	2200      	movs	r2, #0
 80089dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80089de:	1d3b      	adds	r3, r7, #4
 80089e0:	2200      	movs	r2, #0
 80089e2:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80089e4:	1d3a      	adds	r2, r7, #4
 80089e6:	4b08      	ldr	r3, [pc, #32]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 80089e8:	0011      	movs	r1, r2
 80089ea:	0018      	movs	r0, r3
 80089ec:	f005 fbc8 	bl	800e180 <HAL_TIMEx_ConfigBreakDeadTime>
 80089f0:	1e03      	subs	r3, r0, #0
 80089f2:	d001      	beq.n	80089f8 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 80089f4:	f7ff fe38 	bl	8008668 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80089f8:	4b03      	ldr	r3, [pc, #12]	@ (8008a08 <MX_TIM1_Init+0x14c>)
 80089fa:	0018      	movs	r0, r3
 80089fc:	f000 f910 	bl	8008c20 <HAL_TIM_MspPostInit>

}
 8008a00:	46c0      	nop			@ (mov r8, r8)
 8008a02:	46bd      	mov	sp, r7
 8008a04:	b018      	add	sp, #96	@ 0x60
 8008a06:	bd80      	pop	{r7, pc}
 8008a08:	2001123c 	.word	0x2001123c
 8008a0c:	40012c00 	.word	0x40012c00
 8008a10:	0000ffff 	.word	0x0000ffff

08008a14 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008a14:	b590      	push	{r4, r7, lr}
 8008a16:	b08d      	sub	sp, #52	@ 0x34
 8008a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008a1a:	240c      	movs	r4, #12
 8008a1c:	193b      	adds	r3, r7, r4
 8008a1e:	0018      	movs	r0, r3
 8008a20:	2324      	movs	r3, #36	@ 0x24
 8008a22:	001a      	movs	r2, r3
 8008a24:	2100      	movs	r1, #0
 8008a26:	f017 fa4f 	bl	801fec8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008a2a:	003b      	movs	r3, r7
 8008a2c:	0018      	movs	r0, r3
 8008a2e:	230c      	movs	r3, #12
 8008a30:	001a      	movs	r2, r3
 8008a32:	2100      	movs	r1, #0
 8008a34:	f017 fa48 	bl	801fec8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8008a38:	4b26      	ldr	r3, [pc, #152]	@ (8008ad4 <MX_TIM2_Init+0xc0>)
 8008a3a:	2280      	movs	r2, #128	@ 0x80
 8008a3c:	05d2      	lsls	r2, r2, #23
 8008a3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8008a40:	4b24      	ldr	r3, [pc, #144]	@ (8008ad4 <MX_TIM2_Init+0xc0>)
 8008a42:	2200      	movs	r2, #0
 8008a44:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008a46:	4b23      	ldr	r3, [pc, #140]	@ (8008ad4 <MX_TIM2_Init+0xc0>)
 8008a48:	2200      	movs	r2, #0
 8008a4a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8008a4c:	4b21      	ldr	r3, [pc, #132]	@ (8008ad4 <MX_TIM2_Init+0xc0>)
 8008a4e:	4a22      	ldr	r2, [pc, #136]	@ (8008ad8 <MX_TIM2_Init+0xc4>)
 8008a50:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008a52:	4b20      	ldr	r3, [pc, #128]	@ (8008ad4 <MX_TIM2_Init+0xc0>)
 8008a54:	2200      	movs	r2, #0
 8008a56:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008a58:	4b1e      	ldr	r3, [pc, #120]	@ (8008ad4 <MX_TIM2_Init+0xc0>)
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008a5e:	0021      	movs	r1, r4
 8008a60:	187b      	adds	r3, r7, r1
 8008a62:	2203      	movs	r2, #3
 8008a64:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008a66:	187b      	adds	r3, r7, r1
 8008a68:	2200      	movs	r2, #0
 8008a6a:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008a6c:	187b      	adds	r3, r7, r1
 8008a6e:	2201      	movs	r2, #1
 8008a70:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008a72:	187b      	adds	r3, r7, r1
 8008a74:	2200      	movs	r2, #0
 8008a76:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8008a78:	187b      	adds	r3, r7, r1
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008a7e:	187b      	adds	r3, r7, r1
 8008a80:	2200      	movs	r2, #0
 8008a82:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008a84:	187b      	adds	r3, r7, r1
 8008a86:	2201      	movs	r2, #1
 8008a88:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008a8a:	187b      	adds	r3, r7, r1
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8008a90:	187b      	adds	r3, r7, r1
 8008a92:	2200      	movs	r2, #0
 8008a94:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8008a96:	187a      	adds	r2, r7, r1
 8008a98:	4b0e      	ldr	r3, [pc, #56]	@ (8008ad4 <MX_TIM2_Init+0xc0>)
 8008a9a:	0011      	movs	r1, r2
 8008a9c:	0018      	movs	r0, r3
 8008a9e:	f004 fc05 	bl	800d2ac <HAL_TIM_Encoder_Init>
 8008aa2:	1e03      	subs	r3, r0, #0
 8008aa4:	d001      	beq.n	8008aaa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8008aa6:	f7ff fddf 	bl	8008668 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008aaa:	003b      	movs	r3, r7
 8008aac:	2200      	movs	r2, #0
 8008aae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008ab0:	003b      	movs	r3, r7
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008ab6:	003a      	movs	r2, r7
 8008ab8:	4b06      	ldr	r3, [pc, #24]	@ (8008ad4 <MX_TIM2_Init+0xc0>)
 8008aba:	0011      	movs	r1, r2
 8008abc:	0018      	movs	r0, r3
 8008abe:	f005 fae9 	bl	800e094 <HAL_TIMEx_MasterConfigSynchronization>
 8008ac2:	1e03      	subs	r3, r0, #0
 8008ac4:	d001      	beq.n	8008aca <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8008ac6:	f7ff fdcf 	bl	8008668 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8008aca:	46c0      	nop			@ (mov r8, r8)
 8008acc:	46bd      	mov	sp, r7
 8008ace:	b00d      	add	sp, #52	@ 0x34
 8008ad0:	bd90      	pop	{r4, r7, pc}
 8008ad2:	46c0      	nop			@ (mov r8, r8)
 8008ad4:	20011288 	.word	0x20011288
 8008ad8:	0000ffff 	.word	0x0000ffff

08008adc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8008adc:	b590      	push	{r4, r7, lr}
 8008ade:	b099      	sub	sp, #100	@ 0x64
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008ae4:	2410      	movs	r4, #16
 8008ae6:	193b      	adds	r3, r7, r4
 8008ae8:	0018      	movs	r0, r3
 8008aea:	2350      	movs	r3, #80	@ 0x50
 8008aec:	001a      	movs	r2, r3
 8008aee:	2100      	movs	r1, #0
 8008af0:	f017 f9ea 	bl	801fec8 <memset>
  if(tim_pwmHandle->Instance==TIM1)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a11      	ldr	r2, [pc, #68]	@ (8008b40 <HAL_TIM_PWM_MspInit+0x64>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d11c      	bne.n	8008b38 <HAL_TIM_PWM_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8008afe:	193b      	adds	r3, r7, r4
 8008b00:	2280      	movs	r2, #128	@ 0x80
 8008b02:	0392      	lsls	r2, r2, #14
 8008b04:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8008b06:	193b      	adds	r3, r7, r4
 8008b08:	2200      	movs	r2, #0
 8008b0a:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008b0c:	193b      	adds	r3, r7, r4
 8008b0e:	0018      	movs	r0, r3
 8008b10:	f004 f810 	bl	800cb34 <HAL_RCCEx_PeriphCLKConfig>
 8008b14:	1e03      	subs	r3, r0, #0
 8008b16:	d001      	beq.n	8008b1c <HAL_TIM_PWM_MspInit+0x40>
    {
      Error_Handler();
 8008b18:	f7ff fda6 	bl	8008668 <Error_Handler>
    }

    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008b1c:	4b09      	ldr	r3, [pc, #36]	@ (8008b44 <HAL_TIM_PWM_MspInit+0x68>)
 8008b1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b20:	4b08      	ldr	r3, [pc, #32]	@ (8008b44 <HAL_TIM_PWM_MspInit+0x68>)
 8008b22:	2180      	movs	r1, #128	@ 0x80
 8008b24:	0109      	lsls	r1, r1, #4
 8008b26:	430a      	orrs	r2, r1
 8008b28:	641a      	str	r2, [r3, #64]	@ 0x40
 8008b2a:	4b06      	ldr	r3, [pc, #24]	@ (8008b44 <HAL_TIM_PWM_MspInit+0x68>)
 8008b2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b2e:	2380      	movs	r3, #128	@ 0x80
 8008b30:	011b      	lsls	r3, r3, #4
 8008b32:	4013      	ands	r3, r2
 8008b34:	60fb      	str	r3, [r7, #12]
 8008b36:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8008b38:	46c0      	nop			@ (mov r8, r8)
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	b019      	add	sp, #100	@ 0x64
 8008b3e:	bd90      	pop	{r4, r7, pc}
 8008b40:	40012c00 	.word	0x40012c00
 8008b44:	40021000 	.word	0x40021000

08008b48 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008b48:	b590      	push	{r4, r7, lr}
 8008b4a:	b08b      	sub	sp, #44	@ 0x2c
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b50:	2414      	movs	r4, #20
 8008b52:	193b      	adds	r3, r7, r4
 8008b54:	0018      	movs	r0, r3
 8008b56:	2314      	movs	r3, #20
 8008b58:	001a      	movs	r2, r3
 8008b5a:	2100      	movs	r1, #0
 8008b5c:	f017 f9b4 	bl	801fec8 <memset>
  if(tim_encoderHandle->Instance==TIM2)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	2380      	movs	r3, #128	@ 0x80
 8008b66:	05db      	lsls	r3, r3, #23
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d150      	bne.n	8008c0e <HAL_TIM_Encoder_MspInit+0xc6>
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */

    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8008c18 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008b6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b70:	4b29      	ldr	r3, [pc, #164]	@ (8008c18 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008b72:	2101      	movs	r1, #1
 8008b74:	430a      	orrs	r2, r1
 8008b76:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008b78:	4b27      	ldr	r3, [pc, #156]	@ (8008c18 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	4013      	ands	r3, r2
 8008b80:	613b      	str	r3, [r7, #16]
 8008b82:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b84:	4b24      	ldr	r3, [pc, #144]	@ (8008c18 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008b86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b88:	4b23      	ldr	r3, [pc, #140]	@ (8008c18 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008b8a:	2101      	movs	r1, #1
 8008b8c:	430a      	orrs	r2, r1
 8008b8e:	635a      	str	r2, [r3, #52]	@ 0x34
 8008b90:	4b21      	ldr	r3, [pc, #132]	@ (8008c18 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b94:	2201      	movs	r2, #1
 8008b96:	4013      	ands	r3, r2
 8008b98:	60fb      	str	r3, [r7, #12]
 8008b9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8008c18 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008b9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8008c18 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008ba2:	2102      	movs	r1, #2
 8008ba4:	430a      	orrs	r2, r1
 8008ba6:	635a      	str	r2, [r3, #52]	@ 0x34
 8008ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8008c18 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bac:	2202      	movs	r2, #2
 8008bae:	4013      	ands	r3, r2
 8008bb0:	60bb      	str	r3, [r7, #8]
 8008bb2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8008bb4:	193b      	adds	r3, r7, r4
 8008bb6:	2280      	movs	r2, #128	@ 0x80
 8008bb8:	0212      	lsls	r2, r2, #8
 8008bba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bbc:	193b      	adds	r3, r7, r4
 8008bbe:	2202      	movs	r2, #2
 8008bc0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008bc2:	193b      	adds	r3, r7, r4
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008bc8:	193b      	adds	r3, r7, r4
 8008bca:	2200      	movs	r2, #0
 8008bcc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8008bce:	193b      	adds	r3, r7, r4
 8008bd0:	2202      	movs	r2, #2
 8008bd2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008bd4:	193a      	adds	r2, r7, r4
 8008bd6:	23a0      	movs	r3, #160	@ 0xa0
 8008bd8:	05db      	lsls	r3, r3, #23
 8008bda:	0011      	movs	r1, r2
 8008bdc:	0018      	movs	r0, r3
 8008bde:	f000 fdb7 	bl	8009750 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8008be2:	0021      	movs	r1, r4
 8008be4:	187b      	adds	r3, r7, r1
 8008be6:	2208      	movs	r2, #8
 8008be8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bea:	187b      	adds	r3, r7, r1
 8008bec:	2202      	movs	r2, #2
 8008bee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008bf0:	187b      	adds	r3, r7, r1
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008bf6:	187b      	adds	r3, r7, r1
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8008bfc:	187b      	adds	r3, r7, r1
 8008bfe:	2202      	movs	r2, #2
 8008c00:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008c02:	187b      	adds	r3, r7, r1
 8008c04:	4a05      	ldr	r2, [pc, #20]	@ (8008c1c <HAL_TIM_Encoder_MspInit+0xd4>)
 8008c06:	0019      	movs	r1, r3
 8008c08:	0010      	movs	r0, r2
 8008c0a:	f000 fda1 	bl	8009750 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8008c0e:	46c0      	nop			@ (mov r8, r8)
 8008c10:	46bd      	mov	sp, r7
 8008c12:	b00b      	add	sp, #44	@ 0x2c
 8008c14:	bd90      	pop	{r4, r7, pc}
 8008c16:	46c0      	nop			@ (mov r8, r8)
 8008c18:	40021000 	.word	0x40021000
 8008c1c:	50000400 	.word	0x50000400

08008c20 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008c20:	b590      	push	{r4, r7, lr}
 8008c22:	b089      	sub	sp, #36	@ 0x24
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c28:	240c      	movs	r4, #12
 8008c2a:	193b      	adds	r3, r7, r4
 8008c2c:	0018      	movs	r0, r3
 8008c2e:	2314      	movs	r3, #20
 8008c30:	001a      	movs	r2, r3
 8008c32:	2100      	movs	r1, #0
 8008c34:	f017 f948 	bl	801fec8 <memset>
  if(timHandle->Instance==TIM1)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a15      	ldr	r2, [pc, #84]	@ (8008c94 <HAL_TIM_MspPostInit+0x74>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d123      	bne.n	8008c8a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008c42:	4b15      	ldr	r3, [pc, #84]	@ (8008c98 <HAL_TIM_MspPostInit+0x78>)
 8008c44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008c46:	4b14      	ldr	r3, [pc, #80]	@ (8008c98 <HAL_TIM_MspPostInit+0x78>)
 8008c48:	2101      	movs	r1, #1
 8008c4a:	430a      	orrs	r2, r1
 8008c4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8008c4e:	4b12      	ldr	r3, [pc, #72]	@ (8008c98 <HAL_TIM_MspPostInit+0x78>)
 8008c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c52:	2201      	movs	r2, #1
 8008c54:	4013      	ands	r3, r2
 8008c56:	60bb      	str	r3, [r7, #8]
 8008c58:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = NEOPIXEL_Pin;
 8008c5a:	193b      	adds	r3, r7, r4
 8008c5c:	2280      	movs	r2, #128	@ 0x80
 8008c5e:	00d2      	lsls	r2, r2, #3
 8008c60:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c62:	0021      	movs	r1, r4
 8008c64:	187b      	adds	r3, r7, r1
 8008c66:	2202      	movs	r2, #2
 8008c68:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c6a:	187b      	adds	r3, r7, r1
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008c70:	187b      	adds	r3, r7, r1
 8008c72:	2200      	movs	r2, #0
 8008c74:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008c76:	187b      	adds	r3, r7, r1
 8008c78:	2202      	movs	r2, #2
 8008c7a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(NEOPIXEL_GPIO_Port, &GPIO_InitStruct);
 8008c7c:	187a      	adds	r2, r7, r1
 8008c7e:	23a0      	movs	r3, #160	@ 0xa0
 8008c80:	05db      	lsls	r3, r3, #23
 8008c82:	0011      	movs	r1, r2
 8008c84:	0018      	movs	r0, r3
 8008c86:	f000 fd63 	bl	8009750 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8008c8a:	46c0      	nop			@ (mov r8, r8)
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	b009      	add	sp, #36	@ 0x24
 8008c90:	bd90      	pop	{r4, r7, pc}
 8008c92:	46c0      	nop			@ (mov r8, r8)
 8008c94:	40012c00 	.word	0x40012c00
 8008c98:	40021000 	.word	0x40021000

08008c9c <__NVIC_EnableIRQ>:
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b082      	sub	sp, #8
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	0002      	movs	r2, r0
 8008ca4:	1dfb      	adds	r3, r7, #7
 8008ca6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008ca8:	1dfb      	adds	r3, r7, #7
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	2b7f      	cmp	r3, #127	@ 0x7f
 8008cae:	d809      	bhi.n	8008cc4 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008cb0:	1dfb      	adds	r3, r7, #7
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	001a      	movs	r2, r3
 8008cb6:	231f      	movs	r3, #31
 8008cb8:	401a      	ands	r2, r3
 8008cba:	4b04      	ldr	r3, [pc, #16]	@ (8008ccc <__NVIC_EnableIRQ+0x30>)
 8008cbc:	2101      	movs	r1, #1
 8008cbe:	4091      	lsls	r1, r2
 8008cc0:	000a      	movs	r2, r1
 8008cc2:	601a      	str	r2, [r3, #0]
}
 8008cc4:	46c0      	nop			@ (mov r8, r8)
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	b002      	add	sp, #8
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	e000e100 	.word	0xe000e100

08008cd0 <__NVIC_SetPriority>:
{
 8008cd0:	b590      	push	{r4, r7, lr}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	0002      	movs	r2, r0
 8008cd8:	6039      	str	r1, [r7, #0]
 8008cda:	1dfb      	adds	r3, r7, #7
 8008cdc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008cde:	1dfb      	adds	r3, r7, #7
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	2b7f      	cmp	r3, #127	@ 0x7f
 8008ce4:	d828      	bhi.n	8008d38 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008ce6:	4a2f      	ldr	r2, [pc, #188]	@ (8008da4 <__NVIC_SetPriority+0xd4>)
 8008ce8:	1dfb      	adds	r3, r7, #7
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	b25b      	sxtb	r3, r3
 8008cee:	089b      	lsrs	r3, r3, #2
 8008cf0:	33c0      	adds	r3, #192	@ 0xc0
 8008cf2:	009b      	lsls	r3, r3, #2
 8008cf4:	589b      	ldr	r3, [r3, r2]
 8008cf6:	1dfa      	adds	r2, r7, #7
 8008cf8:	7812      	ldrb	r2, [r2, #0]
 8008cfa:	0011      	movs	r1, r2
 8008cfc:	2203      	movs	r2, #3
 8008cfe:	400a      	ands	r2, r1
 8008d00:	00d2      	lsls	r2, r2, #3
 8008d02:	21ff      	movs	r1, #255	@ 0xff
 8008d04:	4091      	lsls	r1, r2
 8008d06:	000a      	movs	r2, r1
 8008d08:	43d2      	mvns	r2, r2
 8008d0a:	401a      	ands	r2, r3
 8008d0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	019b      	lsls	r3, r3, #6
 8008d12:	22ff      	movs	r2, #255	@ 0xff
 8008d14:	401a      	ands	r2, r3
 8008d16:	1dfb      	adds	r3, r7, #7
 8008d18:	781b      	ldrb	r3, [r3, #0]
 8008d1a:	0018      	movs	r0, r3
 8008d1c:	2303      	movs	r3, #3
 8008d1e:	4003      	ands	r3, r0
 8008d20:	00db      	lsls	r3, r3, #3
 8008d22:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d24:	481f      	ldr	r0, [pc, #124]	@ (8008da4 <__NVIC_SetPriority+0xd4>)
 8008d26:	1dfb      	adds	r3, r7, #7
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	b25b      	sxtb	r3, r3
 8008d2c:	089b      	lsrs	r3, r3, #2
 8008d2e:	430a      	orrs	r2, r1
 8008d30:	33c0      	adds	r3, #192	@ 0xc0
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	501a      	str	r2, [r3, r0]
}
 8008d36:	e031      	b.n	8008d9c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d38:	4a1b      	ldr	r2, [pc, #108]	@ (8008da8 <__NVIC_SetPriority+0xd8>)
 8008d3a:	1dfb      	adds	r3, r7, #7
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	0019      	movs	r1, r3
 8008d40:	230f      	movs	r3, #15
 8008d42:	400b      	ands	r3, r1
 8008d44:	3b08      	subs	r3, #8
 8008d46:	089b      	lsrs	r3, r3, #2
 8008d48:	3306      	adds	r3, #6
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	18d3      	adds	r3, r2, r3
 8008d4e:	3304      	adds	r3, #4
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	1dfa      	adds	r2, r7, #7
 8008d54:	7812      	ldrb	r2, [r2, #0]
 8008d56:	0011      	movs	r1, r2
 8008d58:	2203      	movs	r2, #3
 8008d5a:	400a      	ands	r2, r1
 8008d5c:	00d2      	lsls	r2, r2, #3
 8008d5e:	21ff      	movs	r1, #255	@ 0xff
 8008d60:	4091      	lsls	r1, r2
 8008d62:	000a      	movs	r2, r1
 8008d64:	43d2      	mvns	r2, r2
 8008d66:	401a      	ands	r2, r3
 8008d68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	019b      	lsls	r3, r3, #6
 8008d6e:	22ff      	movs	r2, #255	@ 0xff
 8008d70:	401a      	ands	r2, r3
 8008d72:	1dfb      	adds	r3, r7, #7
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	0018      	movs	r0, r3
 8008d78:	2303      	movs	r3, #3
 8008d7a:	4003      	ands	r3, r0
 8008d7c:	00db      	lsls	r3, r3, #3
 8008d7e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d80:	4809      	ldr	r0, [pc, #36]	@ (8008da8 <__NVIC_SetPriority+0xd8>)
 8008d82:	1dfb      	adds	r3, r7, #7
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	001c      	movs	r4, r3
 8008d88:	230f      	movs	r3, #15
 8008d8a:	4023      	ands	r3, r4
 8008d8c:	3b08      	subs	r3, #8
 8008d8e:	089b      	lsrs	r3, r3, #2
 8008d90:	430a      	orrs	r2, r1
 8008d92:	3306      	adds	r3, #6
 8008d94:	009b      	lsls	r3, r3, #2
 8008d96:	18c3      	adds	r3, r0, r3
 8008d98:	3304      	adds	r3, #4
 8008d9a:	601a      	str	r2, [r3, #0]
}
 8008d9c:	46c0      	nop			@ (mov r8, r8)
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	b003      	add	sp, #12
 8008da2:	bd90      	pop	{r4, r7, pc}
 8008da4:	e000e100 	.word	0xe000e100
 8008da8:	e000ed00 	.word	0xe000ed00

08008dac <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b086      	sub	sp, #24
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8008dbc:	4a0c      	ldr	r2, [pc, #48]	@ (8008df0 <LL_DMA_SetDataTransferDirection+0x44>)
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	18d3      	adds	r3, r2, r3
 8008dc2:	781b      	ldrb	r3, [r3, #0]
 8008dc4:	001a      	movs	r2, r3
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	18d3      	adds	r3, r2, r3
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a09      	ldr	r2, [pc, #36]	@ (8008df4 <LL_DMA_SetDataTransferDirection+0x48>)
 8008dce:	4013      	ands	r3, r2
 8008dd0:	0019      	movs	r1, r3
 8008dd2:	4a07      	ldr	r2, [pc, #28]	@ (8008df0 <LL_DMA_SetDataTransferDirection+0x44>)
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	18d3      	adds	r3, r2, r3
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	001a      	movs	r2, r3
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	18d3      	adds	r3, r2, r3
 8008de0:	687a      	ldr	r2, [r7, #4]
 8008de2:	430a      	orrs	r2, r1
 8008de4:	601a      	str	r2, [r3, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8008de6:	46c0      	nop			@ (mov r8, r8)
 8008de8:	46bd      	mov	sp, r7
 8008dea:	b006      	add	sp, #24
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	46c0      	nop			@ (mov r8, r8)
 8008df0:	08020274 	.word	0x08020274
 8008df4:	ffffbfef 	.word	0xffffbfef

08008df8 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b086      	sub	sp, #24
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	60b9      	str	r1, [r7, #8]
 8008e02:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8008e08:	4a0c      	ldr	r2, [pc, #48]	@ (8008e3c <LL_DMA_SetMode+0x44>)
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	18d3      	adds	r3, r2, r3
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	001a      	movs	r2, r3
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	18d3      	adds	r3, r2, r3
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2220      	movs	r2, #32
 8008e1a:	4393      	bics	r3, r2
 8008e1c:	0019      	movs	r1, r3
 8008e1e:	4a07      	ldr	r2, [pc, #28]	@ (8008e3c <LL_DMA_SetMode+0x44>)
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	18d3      	adds	r3, r2, r3
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	001a      	movs	r2, r3
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	18d3      	adds	r3, r2, r3
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	430a      	orrs	r2, r1
 8008e30:	601a      	str	r2, [r3, #0]
             Mode);
}
 8008e32:	46c0      	nop			@ (mov r8, r8)
 8008e34:	46bd      	mov	sp, r7
 8008e36:	b006      	add	sp, #24
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	46c0      	nop			@ (mov r8, r8)
 8008e3c:	08020274 	.word	0x08020274

08008e40 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	60b9      	str	r1, [r7, #8]
 8008e4a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8008e50:	4a0c      	ldr	r2, [pc, #48]	@ (8008e84 <LL_DMA_SetPeriphIncMode+0x44>)
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	18d3      	adds	r3, r2, r3
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	001a      	movs	r2, r3
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	18d3      	adds	r3, r2, r3
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	2240      	movs	r2, #64	@ 0x40
 8008e62:	4393      	bics	r3, r2
 8008e64:	0019      	movs	r1, r3
 8008e66:	4a07      	ldr	r2, [pc, #28]	@ (8008e84 <LL_DMA_SetPeriphIncMode+0x44>)
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	18d3      	adds	r3, r2, r3
 8008e6c:	781b      	ldrb	r3, [r3, #0]
 8008e6e:	001a      	movs	r2, r3
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	18d3      	adds	r3, r2, r3
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcIncMode);
}
 8008e7a:	46c0      	nop			@ (mov r8, r8)
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	b006      	add	sp, #24
 8008e80:	bd80      	pop	{r7, pc}
 8008e82:	46c0      	nop			@ (mov r8, r8)
 8008e84:	08020274 	.word	0x08020274

08008e88 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b086      	sub	sp, #24
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8008e98:	4a0c      	ldr	r2, [pc, #48]	@ (8008ecc <LL_DMA_SetMemoryIncMode+0x44>)
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	18d3      	adds	r3, r2, r3
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	001a      	movs	r2, r3
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	18d3      	adds	r3, r2, r3
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	2280      	movs	r2, #128	@ 0x80
 8008eaa:	4393      	bics	r3, r2
 8008eac:	0019      	movs	r1, r3
 8008eae:	4a07      	ldr	r2, [pc, #28]	@ (8008ecc <LL_DMA_SetMemoryIncMode+0x44>)
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	18d3      	adds	r3, r2, r3
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	001a      	movs	r2, r3
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	18d3      	adds	r3, r2, r3
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	430a      	orrs	r2, r1
 8008ec0:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstIncMode);
}
 8008ec2:	46c0      	nop			@ (mov r8, r8)
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	b006      	add	sp, #24
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	46c0      	nop			@ (mov r8, r8)
 8008ecc:	08020274 	.word	0x08020274

08008ed0 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b086      	sub	sp, #24
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	60b9      	str	r1, [r7, #8]
 8008eda:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8008ee0:	4a0c      	ldr	r2, [pc, #48]	@ (8008f14 <LL_DMA_SetPeriphSize+0x44>)
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	18d3      	adds	r3, r2, r3
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	001a      	movs	r2, r3
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	18d3      	adds	r3, r2, r3
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a09      	ldr	r2, [pc, #36]	@ (8008f18 <LL_DMA_SetPeriphSize+0x48>)
 8008ef2:	4013      	ands	r3, r2
 8008ef4:	0019      	movs	r1, r3
 8008ef6:	4a07      	ldr	r2, [pc, #28]	@ (8008f14 <LL_DMA_SetPeriphSize+0x44>)
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	18d3      	adds	r3, r2, r3
 8008efc:	781b      	ldrb	r3, [r3, #0]
 8008efe:	001a      	movs	r2, r3
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	18d3      	adds	r3, r2, r3
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	430a      	orrs	r2, r1
 8008f08:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcDataSize);
}
 8008f0a:	46c0      	nop			@ (mov r8, r8)
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	b006      	add	sp, #24
 8008f10:	bd80      	pop	{r7, pc}
 8008f12:	46c0      	nop			@ (mov r8, r8)
 8008f14:	08020274 	.word	0x08020274
 8008f18:	fffffcff 	.word	0xfffffcff

08008f1c <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b086      	sub	sp, #24
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8008f2c:	4a0c      	ldr	r2, [pc, #48]	@ (8008f60 <LL_DMA_SetMemorySize+0x44>)
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	18d3      	adds	r3, r2, r3
 8008f32:	781b      	ldrb	r3, [r3, #0]
 8008f34:	001a      	movs	r2, r3
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	18d3      	adds	r3, r2, r3
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a09      	ldr	r2, [pc, #36]	@ (8008f64 <LL_DMA_SetMemorySize+0x48>)
 8008f3e:	4013      	ands	r3, r2
 8008f40:	0019      	movs	r1, r3
 8008f42:	4a07      	ldr	r2, [pc, #28]	@ (8008f60 <LL_DMA_SetMemorySize+0x44>)
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	18d3      	adds	r3, r2, r3
 8008f48:	781b      	ldrb	r3, [r3, #0]
 8008f4a:	001a      	movs	r2, r3
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	18d3      	adds	r3, r2, r3
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	430a      	orrs	r2, r1
 8008f54:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstDataSize);
}
 8008f56:	46c0      	nop			@ (mov r8, r8)
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	b006      	add	sp, #24
 8008f5c:	bd80      	pop	{r7, pc}
 8008f5e:	46c0      	nop			@ (mov r8, r8)
 8008f60:	08020274 	.word	0x08020274
 8008f64:	fffff3ff 	.word	0xfffff3ff

08008f68 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b086      	sub	sp, #24
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8008f78:	4a0c      	ldr	r2, [pc, #48]	@ (8008fac <LL_DMA_SetChannelPriorityLevel+0x44>)
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	18d3      	adds	r3, r2, r3
 8008f7e:	781b      	ldrb	r3, [r3, #0]
 8008f80:	001a      	movs	r2, r3
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	18d3      	adds	r3, r2, r3
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a09      	ldr	r2, [pc, #36]	@ (8008fb0 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8008f8a:	4013      	ands	r3, r2
 8008f8c:	0019      	movs	r1, r3
 8008f8e:	4a07      	ldr	r2, [pc, #28]	@ (8008fac <LL_DMA_SetChannelPriorityLevel+0x44>)
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	18d3      	adds	r3, r2, r3
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	001a      	movs	r2, r3
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	18d3      	adds	r3, r2, r3
 8008f9c:	687a      	ldr	r2, [r7, #4]
 8008f9e:	430a      	orrs	r2, r1
 8008fa0:	601a      	str	r2, [r3, #0]
             Priority);
}
 8008fa2:	46c0      	nop			@ (mov r8, r8)
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	b006      	add	sp, #24
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	46c0      	nop			@ (mov r8, r8)
 8008fac:	08020274 	.word	0x08020274
 8008fb0:	ffffcfff 	.word	0xffffcfff

08008fb4 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b086      	sub	sp, #24
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	60f8      	str	r0, [r7, #12]
 8008fbc:	60b9      	str	r1, [r7, #8]
 8008fbe:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	0a9b      	lsrs	r3, r3, #10
 8008fc4:	4a0f      	ldr	r2, [pc, #60]	@ (8009004 <LL_DMA_SetPeriphRequest+0x50>)
 8008fc6:	405a      	eors	r2, r3
 8008fc8:	0013      	movs	r3, r2
 8008fca:	00db      	lsls	r3, r3, #3
 8008fcc:	1a9b      	subs	r3, r3, r2
 8008fce:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8008fd0:	68ba      	ldr	r2, [r7, #8]
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	18d3      	adds	r3, r2, r3
 8008fd6:	009b      	lsls	r3, r3, #2
 8008fd8:	4a0b      	ldr	r2, [pc, #44]	@ (8009008 <LL_DMA_SetPeriphRequest+0x54>)
 8008fda:	4694      	mov	ip, r2
 8008fdc:	4463      	add	r3, ip
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	227f      	movs	r2, #127	@ 0x7f
 8008fe2:	4393      	bics	r3, r2
 8008fe4:	0019      	movs	r1, r3
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	18d3      	adds	r3, r2, r3
 8008fec:	009b      	lsls	r3, r3, #2
 8008fee:	4a06      	ldr	r2, [pc, #24]	@ (8009008 <LL_DMA_SetPeriphRequest+0x54>)
 8008ff0:	4694      	mov	ip, r2
 8008ff2:	4463      	add	r3, ip
 8008ff4:	687a      	ldr	r2, [r7, #4]
 8008ff6:	430a      	orrs	r2, r1
 8008ff8:	601a      	str	r2, [r3, #0]
}
 8008ffa:	46c0      	nop			@ (mov r8, r8)
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	b006      	add	sp, #24
 8009000:	bd80      	pop	{r7, pc}
 8009002:	46c0      	nop			@ (mov r8, r8)
 8009004:	00100080 	.word	0x00100080
 8009008:	40020800 	.word	0x40020800

0800900c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8009014:	4b07      	ldr	r3, [pc, #28]	@ (8009034 <LL_APB1_GRP1_EnableClock+0x28>)
 8009016:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8009018:	4b06      	ldr	r3, [pc, #24]	@ (8009034 <LL_APB1_GRP1_EnableClock+0x28>)
 800901a:	687a      	ldr	r2, [r7, #4]
 800901c:	430a      	orrs	r2, r1
 800901e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8009020:	4b04      	ldr	r3, [pc, #16]	@ (8009034 <LL_APB1_GRP1_EnableClock+0x28>)
 8009022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009024:	687a      	ldr	r2, [r7, #4]
 8009026:	4013      	ands	r3, r2
 8009028:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800902a:	68fb      	ldr	r3, [r7, #12]
}
 800902c:	46c0      	nop			@ (mov r8, r8)
 800902e:	46bd      	mov	sp, r7
 8009030:	b004      	add	sp, #16
 8009032:	bd80      	pop	{r7, pc}
 8009034:	40021000 	.word	0x40021000

08009038 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8009040:	4b07      	ldr	r3, [pc, #28]	@ (8009060 <LL_IOP_GRP1_EnableClock+0x28>)
 8009042:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8009044:	4b06      	ldr	r3, [pc, #24]	@ (8009060 <LL_IOP_GRP1_EnableClock+0x28>)
 8009046:	687a      	ldr	r2, [r7, #4]
 8009048:	430a      	orrs	r2, r1
 800904a:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 800904c:	4b04      	ldr	r3, [pc, #16]	@ (8009060 <LL_IOP_GRP1_EnableClock+0x28>)
 800904e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	4013      	ands	r3, r2
 8009054:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009056:	68fb      	ldr	r3, [r7, #12]
}
 8009058:	46c0      	nop			@ (mov r8, r8)
 800905a:	46bd      	mov	sp, r7
 800905c:	b004      	add	sp, #16
 800905e:	bd80      	pop	{r7, pc}
 8009060:	40021000 	.word	0x40021000

08009064 <MX_UCPD1_Init>:

/* USER CODE END 0 */

/* UCPD1 init function */
void MX_UCPD1_Init(void)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b086      	sub	sp, #24
 8009068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800906a:	003b      	movs	r3, r7
 800906c:	0018      	movs	r0, r3
 800906e:	2318      	movs	r3, #24
 8009070:	001a      	movs	r2, r3
 8009072:	2100      	movs	r1, #0
 8009074:	f016 ff28 	bl	801fec8 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 8009078:	2380      	movs	r3, #128	@ 0x80
 800907a:	049b      	lsls	r3, r3, #18
 800907c:	0018      	movs	r0, r3
 800907e:	f7ff ffc5 	bl	800900c <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8009082:	2002      	movs	r0, #2
 8009084:	f7ff ffd8 	bl	8009038 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8009088:	2001      	movs	r0, #1
 800908a:	f7ff ffd5 	bl	8009038 <LL_IOP_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA8   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800908e:	003b      	movs	r3, r7
 8009090:	2280      	movs	r2, #128	@ 0x80
 8009092:	0212      	lsls	r2, r2, #8
 8009094:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8009096:	003b      	movs	r3, r7
 8009098:	2203      	movs	r2, #3
 800909a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800909c:	003b      	movs	r3, r7
 800909e:	2200      	movs	r2, #0
 80090a0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090a2:	003b      	movs	r3, r7
 80090a4:	4a40      	ldr	r2, [pc, #256]	@ (80091a8 <MX_UCPD1_Init+0x144>)
 80090a6:	0019      	movs	r1, r3
 80090a8:	0010      	movs	r0, r2
 80090aa:	f005 fae3 	bl	800e674 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80090ae:	003b      	movs	r3, r7
 80090b0:	2280      	movs	r2, #128	@ 0x80
 80090b2:	0052      	lsls	r2, r2, #1
 80090b4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80090b6:	003b      	movs	r3, r7
 80090b8:	2203      	movs	r2, #3
 80090ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80090bc:	003b      	movs	r3, r7
 80090be:	2200      	movs	r2, #0
 80090c0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80090c2:	003a      	movs	r2, r7
 80090c4:	23a0      	movs	r3, #160	@ 0xa0
 80090c6:	05db      	lsls	r3, r3, #23
 80090c8:	0011      	movs	r1, r2
 80090ca:	0018      	movs	r0, r3
 80090cc:	f005 fad2 	bl	800e674 <LL_GPIO_Init>

  /* UCPD1 DMA Init */

  /* UCPD1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_UCPD1_RX);
 80090d0:	4b36      	ldr	r3, [pc, #216]	@ (80091ac <MX_UCPD1_Init+0x148>)
 80090d2:	223a      	movs	r2, #58	@ 0x3a
 80090d4:	2100      	movs	r1, #0
 80090d6:	0018      	movs	r0, r3
 80090d8:	f7ff ff6c 	bl	8008fb4 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80090dc:	4b33      	ldr	r3, [pc, #204]	@ (80091ac <MX_UCPD1_Init+0x148>)
 80090de:	2200      	movs	r2, #0
 80090e0:	2100      	movs	r1, #0
 80090e2:	0018      	movs	r0, r3
 80090e4:	f7ff fe62 	bl	8008dac <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 80090e8:	4b30      	ldr	r3, [pc, #192]	@ (80091ac <MX_UCPD1_Init+0x148>)
 80090ea:	2200      	movs	r2, #0
 80090ec:	2100      	movs	r1, #0
 80090ee:	0018      	movs	r0, r3
 80090f0:	f7ff ff3a 	bl	8008f68 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 80090f4:	4b2d      	ldr	r3, [pc, #180]	@ (80091ac <MX_UCPD1_Init+0x148>)
 80090f6:	2200      	movs	r2, #0
 80090f8:	2100      	movs	r1, #0
 80090fa:	0018      	movs	r0, r3
 80090fc:	f7ff fe7c 	bl	8008df8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8009100:	4b2a      	ldr	r3, [pc, #168]	@ (80091ac <MX_UCPD1_Init+0x148>)
 8009102:	2200      	movs	r2, #0
 8009104:	2100      	movs	r1, #0
 8009106:	0018      	movs	r0, r3
 8009108:	f7ff fe9a 	bl	8008e40 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 800910c:	4b27      	ldr	r3, [pc, #156]	@ (80091ac <MX_UCPD1_Init+0x148>)
 800910e:	2280      	movs	r2, #128	@ 0x80
 8009110:	2100      	movs	r1, #0
 8009112:	0018      	movs	r0, r3
 8009114:	f7ff feb8 	bl	8008e88 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8009118:	4b24      	ldr	r3, [pc, #144]	@ (80091ac <MX_UCPD1_Init+0x148>)
 800911a:	2200      	movs	r2, #0
 800911c:	2100      	movs	r1, #0
 800911e:	0018      	movs	r0, r3
 8009120:	f7ff fed6 	bl	8008ed0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8009124:	4b21      	ldr	r3, [pc, #132]	@ (80091ac <MX_UCPD1_Init+0x148>)
 8009126:	2200      	movs	r2, #0
 8009128:	2100      	movs	r1, #0
 800912a:	0018      	movs	r0, r3
 800912c:	f7ff fef6 	bl	8008f1c <LL_DMA_SetMemorySize>

  /* UCPD1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_UCPD1_TX);
 8009130:	4b1e      	ldr	r3, [pc, #120]	@ (80091ac <MX_UCPD1_Init+0x148>)
 8009132:	223b      	movs	r2, #59	@ 0x3b
 8009134:	2101      	movs	r1, #1
 8009136:	0018      	movs	r0, r3
 8009138:	f7ff ff3c 	bl	8008fb4 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800913c:	4b1b      	ldr	r3, [pc, #108]	@ (80091ac <MX_UCPD1_Init+0x148>)
 800913e:	2210      	movs	r2, #16
 8009140:	2101      	movs	r1, #1
 8009142:	0018      	movs	r0, r3
 8009144:	f7ff fe32 	bl	8008dac <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8009148:	4b18      	ldr	r3, [pc, #96]	@ (80091ac <MX_UCPD1_Init+0x148>)
 800914a:	2200      	movs	r2, #0
 800914c:	2101      	movs	r1, #1
 800914e:	0018      	movs	r0, r3
 8009150:	f7ff ff0a 	bl	8008f68 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8009154:	4b15      	ldr	r3, [pc, #84]	@ (80091ac <MX_UCPD1_Init+0x148>)
 8009156:	2200      	movs	r2, #0
 8009158:	2101      	movs	r1, #1
 800915a:	0018      	movs	r0, r3
 800915c:	f7ff fe4c 	bl	8008df8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8009160:	4b12      	ldr	r3, [pc, #72]	@ (80091ac <MX_UCPD1_Init+0x148>)
 8009162:	2200      	movs	r2, #0
 8009164:	2101      	movs	r1, #1
 8009166:	0018      	movs	r0, r3
 8009168:	f7ff fe6a 	bl	8008e40 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 800916c:	4b0f      	ldr	r3, [pc, #60]	@ (80091ac <MX_UCPD1_Init+0x148>)
 800916e:	2280      	movs	r2, #128	@ 0x80
 8009170:	2101      	movs	r1, #1
 8009172:	0018      	movs	r0, r3
 8009174:	f7ff fe88 	bl	8008e88 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 8009178:	4b0c      	ldr	r3, [pc, #48]	@ (80091ac <MX_UCPD1_Init+0x148>)
 800917a:	2200      	movs	r2, #0
 800917c:	2101      	movs	r1, #1
 800917e:	0018      	movs	r0, r3
 8009180:	f7ff fea6 	bl	8008ed0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8009184:	4b09      	ldr	r3, [pc, #36]	@ (80091ac <MX_UCPD1_Init+0x148>)
 8009186:	2200      	movs	r2, #0
 8009188:	2101      	movs	r1, #1
 800918a:	0018      	movs	r0, r3
 800918c:	f7ff fec6 	bl	8008f1c <LL_DMA_SetMemorySize>

  /* UCPD1 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 0);
 8009190:	2100      	movs	r1, #0
 8009192:	2008      	movs	r0, #8
 8009194:	f7ff fd9c 	bl	8008cd0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 8009198:	2008      	movs	r0, #8
 800919a:	f7ff fd7f 	bl	8008c9c <__NVIC_EnableIRQ>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 800919e:	46c0      	nop			@ (mov r8, r8)
 80091a0:	46bd      	mov	sp, r7
 80091a2:	b006      	add	sp, #24
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	46c0      	nop			@ (mov r8, r8)
 80091a8:	50000400 	.word	0x50000400
 80091ac:	40020000 	.word	0x40020000

080091b0 <MX_UCPD2_Init>:
/* UCPD2 init function */
void MX_UCPD2_Init(void)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b086      	sub	sp, #24
 80091b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD2_Init 0 */

  /* USER CODE END UCPD2_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091b6:	003b      	movs	r3, r7
 80091b8:	0018      	movs	r0, r3
 80091ba:	2318      	movs	r3, #24
 80091bc:	001a      	movs	r2, r3
 80091be:	2100      	movs	r1, #0
 80091c0:	f016 fe82 	bl	801fec8 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 80091c4:	2380      	movs	r3, #128	@ 0x80
 80091c6:	04db      	lsls	r3, r3, #19
 80091c8:	0018      	movs	r0, r3
 80091ca:	f7ff ff1f 	bl	800900c <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOD);
 80091ce:	2008      	movs	r0, #8
 80091d0:	f7ff ff32 	bl	8009038 <LL_IOP_GRP1_EnableClock>
  /**UCPD2 GPIO Configuration
  PD0   ------> UCPD2_CC1
  PD2   ------> UCPD2_CC2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 80091d4:	003b      	movs	r3, r7
 80091d6:	2201      	movs	r2, #1
 80091d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80091da:	003b      	movs	r3, r7
 80091dc:	2203      	movs	r2, #3
 80091de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80091e0:	003b      	movs	r3, r7
 80091e2:	2200      	movs	r2, #0
 80091e4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80091e6:	003b      	movs	r3, r7
 80091e8:	4a3f      	ldr	r2, [pc, #252]	@ (80092e8 <MX_UCPD2_Init+0x138>)
 80091ea:	0019      	movs	r1, r3
 80091ec:	0010      	movs	r0, r2
 80091ee:	f005 fa41 	bl	800e674 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80091f2:	003b      	movs	r3, r7
 80091f4:	2204      	movs	r2, #4
 80091f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80091f8:	003b      	movs	r3, r7
 80091fa:	2203      	movs	r2, #3
 80091fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80091fe:	003b      	movs	r3, r7
 8009200:	2200      	movs	r2, #0
 8009202:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009204:	003b      	movs	r3, r7
 8009206:	4a38      	ldr	r2, [pc, #224]	@ (80092e8 <MX_UCPD2_Init+0x138>)
 8009208:	0019      	movs	r1, r3
 800920a:	0010      	movs	r0, r2
 800920c:	f005 fa32 	bl	800e674 <LL_GPIO_Init>

  /* UCPD2 DMA Init */

  /* UCPD2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_UCPD2_RX);
 8009210:	4b36      	ldr	r3, [pc, #216]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 8009212:	223c      	movs	r2, #60	@ 0x3c
 8009214:	2102      	movs	r1, #2
 8009216:	0018      	movs	r0, r3
 8009218:	f7ff fecc 	bl	8008fb4 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800921c:	4b33      	ldr	r3, [pc, #204]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 800921e:	2200      	movs	r2, #0
 8009220:	2102      	movs	r1, #2
 8009222:	0018      	movs	r0, r3
 8009224:	f7ff fdc2 	bl	8008dac <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 8009228:	4b30      	ldr	r3, [pc, #192]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 800922a:	2200      	movs	r2, #0
 800922c:	2102      	movs	r1, #2
 800922e:	0018      	movs	r0, r3
 8009230:	f7ff fe9a 	bl	8008f68 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 8009234:	4b2d      	ldr	r3, [pc, #180]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 8009236:	2200      	movs	r2, #0
 8009238:	2102      	movs	r1, #2
 800923a:	0018      	movs	r0, r3
 800923c:	f7ff fddc 	bl	8008df8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 8009240:	4b2a      	ldr	r3, [pc, #168]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 8009242:	2200      	movs	r2, #0
 8009244:	2102      	movs	r1, #2
 8009246:	0018      	movs	r0, r3
 8009248:	f7ff fdfa 	bl	8008e40 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 800924c:	4b27      	ldr	r3, [pc, #156]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 800924e:	2280      	movs	r2, #128	@ 0x80
 8009250:	2102      	movs	r1, #2
 8009252:	0018      	movs	r0, r3
 8009254:	f7ff fe18 	bl	8008e88 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 8009258:	4b24      	ldr	r3, [pc, #144]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 800925a:	2200      	movs	r2, #0
 800925c:	2102      	movs	r1, #2
 800925e:	0018      	movs	r0, r3
 8009260:	f7ff fe36 	bl	8008ed0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 8009264:	4b21      	ldr	r3, [pc, #132]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 8009266:	2200      	movs	r2, #0
 8009268:	2102      	movs	r1, #2
 800926a:	0018      	movs	r0, r3
 800926c:	f7ff fe56 	bl	8008f1c <LL_DMA_SetMemorySize>

  /* UCPD2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_UCPD2_TX);
 8009270:	4b1e      	ldr	r3, [pc, #120]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 8009272:	223d      	movs	r2, #61	@ 0x3d
 8009274:	2103      	movs	r1, #3
 8009276:	0018      	movs	r0, r3
 8009278:	f7ff fe9c 	bl	8008fb4 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800927c:	4b1b      	ldr	r3, [pc, #108]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 800927e:	2210      	movs	r2, #16
 8009280:	2103      	movs	r1, #3
 8009282:	0018      	movs	r0, r3
 8009284:	f7ff fd92 	bl	8008dac <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 8009288:	4b18      	ldr	r3, [pc, #96]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 800928a:	2200      	movs	r2, #0
 800928c:	2103      	movs	r1, #3
 800928e:	0018      	movs	r0, r3
 8009290:	f7ff fe6a 	bl	8008f68 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 8009294:	4b15      	ldr	r3, [pc, #84]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 8009296:	2200      	movs	r2, #0
 8009298:	2103      	movs	r1, #3
 800929a:	0018      	movs	r0, r3
 800929c:	f7ff fdac 	bl	8008df8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 80092a0:	4b12      	ldr	r3, [pc, #72]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 80092a2:	2200      	movs	r2, #0
 80092a4:	2103      	movs	r1, #3
 80092a6:	0018      	movs	r0, r3
 80092a8:	f7ff fdca 	bl	8008e40 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 80092ac:	4b0f      	ldr	r3, [pc, #60]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 80092ae:	2280      	movs	r2, #128	@ 0x80
 80092b0:	2103      	movs	r1, #3
 80092b2:	0018      	movs	r0, r3
 80092b4:	f7ff fde8 	bl	8008e88 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 80092b8:	4b0c      	ldr	r3, [pc, #48]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 80092ba:	2200      	movs	r2, #0
 80092bc:	2103      	movs	r1, #3
 80092be:	0018      	movs	r0, r3
 80092c0:	f7ff fe06 	bl	8008ed0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 80092c4:	4b09      	ldr	r3, [pc, #36]	@ (80092ec <MX_UCPD2_Init+0x13c>)
 80092c6:	2200      	movs	r2, #0
 80092c8:	2103      	movs	r1, #3
 80092ca:	0018      	movs	r0, r3
 80092cc:	f7ff fe26 	bl	8008f1c <LL_DMA_SetMemorySize>

  /* UCPD2 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 0);
 80092d0:	2100      	movs	r1, #0
 80092d2:	2008      	movs	r0, #8
 80092d4:	f7ff fcfc 	bl	8008cd0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 80092d8:	2008      	movs	r0, #8
 80092da:	f7ff fcdf 	bl	8008c9c <__NVIC_EnableIRQ>
  /* USER CODE END UCPD2_Init 1 */
  /* USER CODE BEGIN UCPD2_Init 2 */

  /* USER CODE END UCPD2_Init 2 */

}
 80092de:	46c0      	nop			@ (mov r8, r8)
 80092e0:	46bd      	mov	sp, r7
 80092e2:	b006      	add	sp, #24
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	46c0      	nop			@ (mov r8, r8)
 80092e8:	50000c00 	.word	0x50000c00
 80092ec:	40020000 	.word	0x40020000

080092f0 <MX_USB_DRD_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_DRD_FS;

/* USB_DRD_FS init function */

void MX_USB_DRD_FS_PCD_Init(void)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_DRD_FS_Init 0 */

  /* USER CODE BEGIN USB_DRD_FS_Init 1 */

  /* USER CODE END USB_DRD_FS_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 80092f4:	4b17      	ldr	r3, [pc, #92]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80092f6:	4a18      	ldr	r2, [pc, #96]	@ (8009358 <MX_USB_DRD_FS_PCD_Init+0x68>)
 80092f8:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 80092fa:	4b16      	ldr	r3, [pc, #88]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80092fc:	2208      	movs	r2, #8
 80092fe:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 8009300:	4b14      	ldr	r3, [pc, #80]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8009302:	2208      	movs	r2, #8
 8009304:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 8009306:	4b13      	ldr	r3, [pc, #76]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8009308:	2202      	movs	r2, #2
 800930a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800930c:	4b11      	ldr	r3, [pc, #68]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800930e:	2202      	movs	r2, #2
 8009310:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8009312:	4b10      	ldr	r3, [pc, #64]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8009314:	2200      	movs	r2, #0
 8009316:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8009318:	4b0e      	ldr	r3, [pc, #56]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800931a:	2200      	movs	r2, #0
 800931c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 800931e:	4b0d      	ldr	r3, [pc, #52]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8009320:	2200      	movs	r2, #0
 8009322:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8009324:	4b0b      	ldr	r3, [pc, #44]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8009326:	2200      	movs	r2, #0
 8009328:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 800932a:	4b0a      	ldr	r3, [pc, #40]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800932c:	2200      	movs	r2, #0
 800932e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 8009330:	4b08      	ldr	r3, [pc, #32]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8009332:	2200      	movs	r2, #0
 8009334:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8009336:	4b07      	ldr	r3, [pc, #28]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8009338:	2200      	movs	r2, #0
 800933a:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 800933c:	4b05      	ldr	r3, [pc, #20]	@ (8009354 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800933e:	0018      	movs	r0, r3
 8009340:	f001 f8b0 	bl	800a4a4 <HAL_PCD_Init>
 8009344:	1e03      	subs	r3, r0, #0
 8009346:	d001      	beq.n	800934c <MX_USB_DRD_FS_PCD_Init+0x5c>
  {
    Error_Handler();
 8009348:	f7ff f98e 	bl	8008668 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DRD_FS_Init 2 */

  /* USER CODE END USB_DRD_FS_Init 2 */

}
 800934c:	46c0      	nop			@ (mov r8, r8)
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}
 8009352:	46c0      	nop			@ (mov r8, r8)
 8009354:	200112d4 	.word	0x200112d4
 8009358:	40005c00 	.word	0x40005c00

0800935c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800935c:	b590      	push	{r4, r7, lr}
 800935e:	b099      	sub	sp, #100	@ 0x64
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009364:	2410      	movs	r4, #16
 8009366:	193b      	adds	r3, r7, r4
 8009368:	0018      	movs	r0, r3
 800936a:	2350      	movs	r3, #80	@ 0x50
 800936c:	001a      	movs	r2, r3
 800936e:	2100      	movs	r1, #0
 8009370:	f016 fdaa 	bl	801fec8 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a25      	ldr	r2, [pc, #148]	@ (8009410 <HAL_PCD_MspInit+0xb4>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d143      	bne.n	8009406 <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800937e:	193b      	adds	r3, r7, r4
 8009380:	2280      	movs	r2, #128	@ 0x80
 8009382:	0452      	lsls	r2, r2, #17
 8009384:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8009386:	193b      	adds	r3, r7, r4
 8009388:	2200      	movs	r2, #0
 800938a:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800938c:	193b      	adds	r3, r7, r4
 800938e:	0018      	movs	r0, r3
 8009390:	f003 fbd0 	bl	800cb34 <HAL_RCCEx_PeriphCLKConfig>
 8009394:	1e03      	subs	r3, r0, #0
 8009396:	d001      	beq.n	800939c <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8009398:	f7ff f966 	bl	8008668 <Error_Handler>
    }

    /* USB_DRD_FS clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800939c:	4b1d      	ldr	r3, [pc, #116]	@ (8009414 <HAL_PCD_MspInit+0xb8>)
 800939e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093a0:	4b1c      	ldr	r3, [pc, #112]	@ (8009414 <HAL_PCD_MspInit+0xb8>)
 80093a2:	2180      	movs	r1, #128	@ 0x80
 80093a4:	0189      	lsls	r1, r1, #6
 80093a6:	430a      	orrs	r2, r1
 80093a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80093aa:	4b1a      	ldr	r3, [pc, #104]	@ (8009414 <HAL_PCD_MspInit+0xb8>)
 80093ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093ae:	2380      	movs	r3, #128	@ 0x80
 80093b0:	019b      	lsls	r3, r3, #6
 80093b2:	4013      	ands	r3, r2
 80093b4:	60fb      	str	r3, [r7, #12]
 80093b6:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80093b8:	4b16      	ldr	r3, [pc, #88]	@ (8009414 <HAL_PCD_MspInit+0xb8>)
 80093ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093bc:	2380      	movs	r3, #128	@ 0x80
 80093be:	055b      	lsls	r3, r3, #21
 80093c0:	4013      	ands	r3, r2
 80093c2:	d116      	bne.n	80093f2 <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80093c4:	4b13      	ldr	r3, [pc, #76]	@ (8009414 <HAL_PCD_MspInit+0xb8>)
 80093c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093c8:	4b12      	ldr	r3, [pc, #72]	@ (8009414 <HAL_PCD_MspInit+0xb8>)
 80093ca:	2180      	movs	r1, #128	@ 0x80
 80093cc:	0549      	lsls	r1, r1, #21
 80093ce:	430a      	orrs	r2, r1
 80093d0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80093d2:	4b10      	ldr	r3, [pc, #64]	@ (8009414 <HAL_PCD_MspInit+0xb8>)
 80093d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093d6:	2380      	movs	r3, #128	@ 0x80
 80093d8:	055b      	lsls	r3, r3, #21
 80093da:	4013      	ands	r3, r2
 80093dc:	60bb      	str	r3, [r7, #8]
 80093de:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80093e0:	f002 fe1a 	bl	800c018 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80093e4:	4b0b      	ldr	r3, [pc, #44]	@ (8009414 <HAL_PCD_MspInit+0xb8>)
 80093e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093e8:	4b0a      	ldr	r3, [pc, #40]	@ (8009414 <HAL_PCD_MspInit+0xb8>)
 80093ea:	490b      	ldr	r1, [pc, #44]	@ (8009418 <HAL_PCD_MspInit+0xbc>)
 80093ec:	400a      	ands	r2, r1
 80093ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80093f0:	e001      	b.n	80093f6 <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80093f2:	f002 fe11 	bl	800c018 <HAL_PWREx_EnableVddUSB>
    }

    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 80093f6:	2200      	movs	r2, #0
 80093f8:	2100      	movs	r1, #0
 80093fa:	2008      	movs	r0, #8
 80093fc:	f000 f982 	bl	8009704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 8009400:	2008      	movs	r0, #8
 8009402:	f000 f994 	bl	800972e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 8009406:	46c0      	nop			@ (mov r8, r8)
 8009408:	46bd      	mov	sp, r7
 800940a:	b019      	add	sp, #100	@ 0x64
 800940c:	bd90      	pop	{r4, r7, pc}
 800940e:	46c0      	nop			@ (mov r8, r8)
 8009410:	40005c00 	.word	0x40005c00
 8009414:	40021000 	.word	0x40021000
 8009418:	efffffff 	.word	0xefffffff

0800941c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800941c:	480d      	ldr	r0, [pc, #52]	@ (8009454 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800941e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8009420:	f7ff fa46 	bl	80088b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009424:	480c      	ldr	r0, [pc, #48]	@ (8009458 <LoopForever+0x6>)
  ldr r1, =_edata
 8009426:	490d      	ldr	r1, [pc, #52]	@ (800945c <LoopForever+0xa>)
  ldr r2, =_sidata
 8009428:	4a0d      	ldr	r2, [pc, #52]	@ (8009460 <LoopForever+0xe>)
  movs r3, #0
 800942a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800942c:	e002      	b.n	8009434 <LoopCopyDataInit>

0800942e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800942e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009432:	3304      	adds	r3, #4

08009434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009438:	d3f9      	bcc.n	800942e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800943a:	4a0a      	ldr	r2, [pc, #40]	@ (8009464 <LoopForever+0x12>)
  ldr r4, =_ebss
 800943c:	4c0a      	ldr	r4, [pc, #40]	@ (8009468 <LoopForever+0x16>)
  movs r3, #0
 800943e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009440:	e001      	b.n	8009446 <LoopFillZerobss>

08009442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009444:	3204      	adds	r2, #4

08009446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009448:	d3fb      	bcc.n	8009442 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800944a:	f016 fd5d 	bl	801ff08 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800944e:	f7ff f84b 	bl	80084e8 <main>

08009452 <LoopForever>:

LoopForever:
  b LoopForever
 8009452:	e7fe      	b.n	8009452 <LoopForever>
  ldr   r0, =_estack
 8009454:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8009458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800945c:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8009460:	0802061c 	.word	0x0802061c
  ldr r2, =_sbss
 8009464:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8009468:	20012504 	.word	0x20012504

0800946c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800946c:	e7fe      	b.n	800946c <ADC1_COMP_IRQHandler>
	...

08009470 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b082      	sub	sp, #8
 8009474:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009476:	1dfb      	adds	r3, r7, #7
 8009478:	2200      	movs	r2, #0
 800947a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800947c:	4b0b      	ldr	r3, [pc, #44]	@ (80094ac <HAL_Init+0x3c>)
 800947e:	681a      	ldr	r2, [r3, #0]
 8009480:	4b0a      	ldr	r3, [pc, #40]	@ (80094ac <HAL_Init+0x3c>)
 8009482:	2180      	movs	r1, #128	@ 0x80
 8009484:	0049      	lsls	r1, r1, #1
 8009486:	430a      	orrs	r2, r1
 8009488:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800948a:	2003      	movs	r0, #3
 800948c:	f7ff f922 	bl	80086d4 <HAL_InitTick>
 8009490:	1e03      	subs	r3, r0, #0
 8009492:	d003      	beq.n	800949c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8009494:	1dfb      	adds	r3, r7, #7
 8009496:	2201      	movs	r2, #1
 8009498:	701a      	strb	r2, [r3, #0]
 800949a:	e001      	b.n	80094a0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800949c:	f7ff f8ea 	bl	8008674 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80094a0:	1dfb      	adds	r3, r7, #7
 80094a2:	781b      	ldrb	r3, [r3, #0]
}
 80094a4:	0018      	movs	r0, r3
 80094a6:	46bd      	mov	sp, r7
 80094a8:	b002      	add	sp, #8
 80094aa:	bd80      	pop	{r7, pc}
 80094ac:	40022000 	.word	0x40022000

080094b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80094b4:	4b05      	ldr	r3, [pc, #20]	@ (80094cc <HAL_IncTick+0x1c>)
 80094b6:	781b      	ldrb	r3, [r3, #0]
 80094b8:	001a      	movs	r2, r3
 80094ba:	4b05      	ldr	r3, [pc, #20]	@ (80094d0 <HAL_IncTick+0x20>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	18d2      	adds	r2, r2, r3
 80094c0:	4b03      	ldr	r3, [pc, #12]	@ (80094d0 <HAL_IncTick+0x20>)
 80094c2:	601a      	str	r2, [r3, #0]
}
 80094c4:	46c0      	nop			@ (mov r8, r8)
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	46c0      	nop			@ (mov r8, r8)
 80094cc:	2000000c 	.word	0x2000000c
 80094d0:	200115b4 	.word	0x200115b4

080094d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	af00      	add	r7, sp, #0
  return uwTick;
 80094d8:	4b02      	ldr	r3, [pc, #8]	@ (80094e4 <HAL_GetTick+0x10>)
 80094da:	681b      	ldr	r3, [r3, #0]
}
 80094dc:	0018      	movs	r0, r3
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
 80094e2:	46c0      	nop			@ (mov r8, r8)
 80094e4:	200115b4 	.word	0x200115b4

080094e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80094f0:	f7ff fff0 	bl	80094d4 <HAL_GetTick>
 80094f4:	0003      	movs	r3, r0
 80094f6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	3301      	adds	r3, #1
 8009500:	d005      	beq.n	800950e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009502:	4b0a      	ldr	r3, [pc, #40]	@ (800952c <HAL_Delay+0x44>)
 8009504:	781b      	ldrb	r3, [r3, #0]
 8009506:	001a      	movs	r2, r3
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	189b      	adds	r3, r3, r2
 800950c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800950e:	46c0      	nop			@ (mov r8, r8)
 8009510:	f7ff ffe0 	bl	80094d4 <HAL_GetTick>
 8009514:	0002      	movs	r2, r0
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	1ad3      	subs	r3, r2, r3
 800951a:	68fa      	ldr	r2, [r7, #12]
 800951c:	429a      	cmp	r2, r3
 800951e:	d8f7      	bhi.n	8009510 <HAL_Delay+0x28>
  {
  }
}
 8009520:	46c0      	nop			@ (mov r8, r8)
 8009522:	46c0      	nop			@ (mov r8, r8)
 8009524:	46bd      	mov	sp, r7
 8009526:	b004      	add	sp, #16
 8009528:	bd80      	pop	{r7, pc}
 800952a:	46c0      	nop			@ (mov r8, r8)
 800952c:	2000000c 	.word	0x2000000c

08009530 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *         This parameter can be one of the following values:
  *         @arg @ref SYSCFG_VREFBUF_VoltageScale
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b082      	sub	sp, #8
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8009538:	4b06      	ldr	r3, [pc, #24]	@ (8009554 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	2204      	movs	r2, #4
 800953e:	4393      	bics	r3, r2
 8009540:	0019      	movs	r1, r3
 8009542:	4b04      	ldr	r3, [pc, #16]	@ (8009554 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8009544:	687a      	ldr	r2, [r7, #4]
 8009546:	430a      	orrs	r2, r1
 8009548:	601a      	str	r2, [r3, #0]
}
 800954a:	46c0      	nop			@ (mov r8, r8)
 800954c:	46bd      	mov	sp, r7
 800954e:	b002      	add	sp, #8
 8009550:	bd80      	pop	{r7, pc}
 8009552:	46c0      	nop			@ (mov r8, r8)
 8009554:	40010030 	.word	0x40010030

08009558 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *          This parameter can be one of the following values:
  *          @arg @ref SYSCFG_VREFBUF_HighImpedance
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b082      	sub	sp, #8
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8009560:	4b06      	ldr	r3, [pc, #24]	@ (800957c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	2202      	movs	r2, #2
 8009566:	4393      	bics	r3, r2
 8009568:	0019      	movs	r1, r3
 800956a:	4b04      	ldr	r3, [pc, #16]	@ (800957c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 800956c:	687a      	ldr	r2, [r7, #4]
 800956e:	430a      	orrs	r2, r1
 8009570:	601a      	str	r2, [r3, #0]
}
 8009572:	46c0      	nop			@ (mov r8, r8)
 8009574:	46bd      	mov	sp, r7
 8009576:	b002      	add	sp, #8
 8009578:	bd80      	pop	{r7, pc}
 800957a:	46c0      	nop			@ (mov r8, r8)
 800957c:	40010030 	.word	0x40010030

08009580 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b082      	sub	sp, #8
 8009584:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8009586:	4b0f      	ldr	r3, [pc, #60]	@ (80095c4 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8009588:	681a      	ldr	r2, [r3, #0]
 800958a:	4b0e      	ldr	r3, [pc, #56]	@ (80095c4 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 800958c:	2101      	movs	r1, #1
 800958e:	430a      	orrs	r2, r1
 8009590:	601a      	str	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009592:	f7ff ff9f 	bl	80094d4 <HAL_GetTick>
 8009596:	0003      	movs	r3, r0
 8009598:	607b      	str	r3, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 800959a:	e008      	b.n	80095ae <HAL_SYSCFG_EnableVREFBUF+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 800959c:	f7ff ff9a 	bl	80094d4 <HAL_GetTick>
 80095a0:	0002      	movs	r2, r0
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	1ad3      	subs	r3, r2, r3
 80095a6:	2b0a      	cmp	r3, #10
 80095a8:	d901      	bls.n	80095ae <HAL_SYSCFG_EnableVREFBUF+0x2e>
    {
      return HAL_TIMEOUT;
 80095aa:	2303      	movs	r3, #3
 80095ac:	e005      	b.n	80095ba <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 80095ae:	4b05      	ldr	r3, [pc, #20]	@ (80095c4 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	2208      	movs	r2, #8
 80095b4:	4013      	ands	r3, r2
 80095b6:	d0f1      	beq.n	800959c <HAL_SYSCFG_EnableVREFBUF+0x1c>
    }
  }

  return HAL_OK;
 80095b8:	2300      	movs	r3, #0
}
 80095ba:	0018      	movs	r0, r3
 80095bc:	46bd      	mov	sp, r7
 80095be:	b002      	add	sp, #8
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	46c0      	nop			@ (mov r8, r8)
 80095c4:	40010030 	.word	0x40010030

080095c8 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80095d0:	4b06      	ldr	r3, [pc, #24]	@ (80095ec <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a06      	ldr	r2, [pc, #24]	@ (80095f0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80095d6:	4013      	ands	r3, r2
 80095d8:	0019      	movs	r1, r3
 80095da:	4b04      	ldr	r3, [pc, #16]	@ (80095ec <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80095dc:	687a      	ldr	r2, [r7, #4]
 80095de:	430a      	orrs	r2, r1
 80095e0:	601a      	str	r2, [r3, #0]
}
 80095e2:	46c0      	nop			@ (mov r8, r8)
 80095e4:	46bd      	mov	sp, r7
 80095e6:	b002      	add	sp, #8
 80095e8:	bd80      	pop	{r7, pc}
 80095ea:	46c0      	nop			@ (mov r8, r8)
 80095ec:	40010000 	.word	0x40010000
 80095f0:	fffff9ff 	.word	0xfffff9ff

080095f4 <__NVIC_EnableIRQ>:
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b082      	sub	sp, #8
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	0002      	movs	r2, r0
 80095fc:	1dfb      	adds	r3, r7, #7
 80095fe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8009600:	1dfb      	adds	r3, r7, #7
 8009602:	781b      	ldrb	r3, [r3, #0]
 8009604:	2b7f      	cmp	r3, #127	@ 0x7f
 8009606:	d809      	bhi.n	800961c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009608:	1dfb      	adds	r3, r7, #7
 800960a:	781b      	ldrb	r3, [r3, #0]
 800960c:	001a      	movs	r2, r3
 800960e:	231f      	movs	r3, #31
 8009610:	401a      	ands	r2, r3
 8009612:	4b04      	ldr	r3, [pc, #16]	@ (8009624 <__NVIC_EnableIRQ+0x30>)
 8009614:	2101      	movs	r1, #1
 8009616:	4091      	lsls	r1, r2
 8009618:	000a      	movs	r2, r1
 800961a:	601a      	str	r2, [r3, #0]
}
 800961c:	46c0      	nop			@ (mov r8, r8)
 800961e:	46bd      	mov	sp, r7
 8009620:	b002      	add	sp, #8
 8009622:	bd80      	pop	{r7, pc}
 8009624:	e000e100 	.word	0xe000e100

08009628 <__NVIC_SetPriority>:
{
 8009628:	b590      	push	{r4, r7, lr}
 800962a:	b083      	sub	sp, #12
 800962c:	af00      	add	r7, sp, #0
 800962e:	0002      	movs	r2, r0
 8009630:	6039      	str	r1, [r7, #0]
 8009632:	1dfb      	adds	r3, r7, #7
 8009634:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8009636:	1dfb      	adds	r3, r7, #7
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	2b7f      	cmp	r3, #127	@ 0x7f
 800963c:	d828      	bhi.n	8009690 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800963e:	4a2f      	ldr	r2, [pc, #188]	@ (80096fc <__NVIC_SetPriority+0xd4>)
 8009640:	1dfb      	adds	r3, r7, #7
 8009642:	781b      	ldrb	r3, [r3, #0]
 8009644:	b25b      	sxtb	r3, r3
 8009646:	089b      	lsrs	r3, r3, #2
 8009648:	33c0      	adds	r3, #192	@ 0xc0
 800964a:	009b      	lsls	r3, r3, #2
 800964c:	589b      	ldr	r3, [r3, r2]
 800964e:	1dfa      	adds	r2, r7, #7
 8009650:	7812      	ldrb	r2, [r2, #0]
 8009652:	0011      	movs	r1, r2
 8009654:	2203      	movs	r2, #3
 8009656:	400a      	ands	r2, r1
 8009658:	00d2      	lsls	r2, r2, #3
 800965a:	21ff      	movs	r1, #255	@ 0xff
 800965c:	4091      	lsls	r1, r2
 800965e:	000a      	movs	r2, r1
 8009660:	43d2      	mvns	r2, r2
 8009662:	401a      	ands	r2, r3
 8009664:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	019b      	lsls	r3, r3, #6
 800966a:	22ff      	movs	r2, #255	@ 0xff
 800966c:	401a      	ands	r2, r3
 800966e:	1dfb      	adds	r3, r7, #7
 8009670:	781b      	ldrb	r3, [r3, #0]
 8009672:	0018      	movs	r0, r3
 8009674:	2303      	movs	r3, #3
 8009676:	4003      	ands	r3, r0
 8009678:	00db      	lsls	r3, r3, #3
 800967a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800967c:	481f      	ldr	r0, [pc, #124]	@ (80096fc <__NVIC_SetPriority+0xd4>)
 800967e:	1dfb      	adds	r3, r7, #7
 8009680:	781b      	ldrb	r3, [r3, #0]
 8009682:	b25b      	sxtb	r3, r3
 8009684:	089b      	lsrs	r3, r3, #2
 8009686:	430a      	orrs	r2, r1
 8009688:	33c0      	adds	r3, #192	@ 0xc0
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	501a      	str	r2, [r3, r0]
}
 800968e:	e031      	b.n	80096f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009690:	4a1b      	ldr	r2, [pc, #108]	@ (8009700 <__NVIC_SetPriority+0xd8>)
 8009692:	1dfb      	adds	r3, r7, #7
 8009694:	781b      	ldrb	r3, [r3, #0]
 8009696:	0019      	movs	r1, r3
 8009698:	230f      	movs	r3, #15
 800969a:	400b      	ands	r3, r1
 800969c:	3b08      	subs	r3, #8
 800969e:	089b      	lsrs	r3, r3, #2
 80096a0:	3306      	adds	r3, #6
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	18d3      	adds	r3, r2, r3
 80096a6:	3304      	adds	r3, #4
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	1dfa      	adds	r2, r7, #7
 80096ac:	7812      	ldrb	r2, [r2, #0]
 80096ae:	0011      	movs	r1, r2
 80096b0:	2203      	movs	r2, #3
 80096b2:	400a      	ands	r2, r1
 80096b4:	00d2      	lsls	r2, r2, #3
 80096b6:	21ff      	movs	r1, #255	@ 0xff
 80096b8:	4091      	lsls	r1, r2
 80096ba:	000a      	movs	r2, r1
 80096bc:	43d2      	mvns	r2, r2
 80096be:	401a      	ands	r2, r3
 80096c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	019b      	lsls	r3, r3, #6
 80096c6:	22ff      	movs	r2, #255	@ 0xff
 80096c8:	401a      	ands	r2, r3
 80096ca:	1dfb      	adds	r3, r7, #7
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	0018      	movs	r0, r3
 80096d0:	2303      	movs	r3, #3
 80096d2:	4003      	ands	r3, r0
 80096d4:	00db      	lsls	r3, r3, #3
 80096d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80096d8:	4809      	ldr	r0, [pc, #36]	@ (8009700 <__NVIC_SetPriority+0xd8>)
 80096da:	1dfb      	adds	r3, r7, #7
 80096dc:	781b      	ldrb	r3, [r3, #0]
 80096de:	001c      	movs	r4, r3
 80096e0:	230f      	movs	r3, #15
 80096e2:	4023      	ands	r3, r4
 80096e4:	3b08      	subs	r3, #8
 80096e6:	089b      	lsrs	r3, r3, #2
 80096e8:	430a      	orrs	r2, r1
 80096ea:	3306      	adds	r3, #6
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	18c3      	adds	r3, r0, r3
 80096f0:	3304      	adds	r3, #4
 80096f2:	601a      	str	r2, [r3, #0]
}
 80096f4:	46c0      	nop			@ (mov r8, r8)
 80096f6:	46bd      	mov	sp, r7
 80096f8:	b003      	add	sp, #12
 80096fa:	bd90      	pop	{r4, r7, pc}
 80096fc:	e000e100 	.word	0xe000e100
 8009700:	e000ed00 	.word	0xe000ed00

08009704 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	60b9      	str	r1, [r7, #8]
 800970c:	607a      	str	r2, [r7, #4]
 800970e:	210f      	movs	r1, #15
 8009710:	187b      	adds	r3, r7, r1
 8009712:	1c02      	adds	r2, r0, #0
 8009714:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8009716:	68ba      	ldr	r2, [r7, #8]
 8009718:	187b      	adds	r3, r7, r1
 800971a:	781b      	ldrb	r3, [r3, #0]
 800971c:	b25b      	sxtb	r3, r3
 800971e:	0011      	movs	r1, r2
 8009720:	0018      	movs	r0, r3
 8009722:	f7ff ff81 	bl	8009628 <__NVIC_SetPriority>
}
 8009726:	46c0      	nop			@ (mov r8, r8)
 8009728:	46bd      	mov	sp, r7
 800972a:	b004      	add	sp, #16
 800972c:	bd80      	pop	{r7, pc}

0800972e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b082      	sub	sp, #8
 8009732:	af00      	add	r7, sp, #0
 8009734:	0002      	movs	r2, r0
 8009736:	1dfb      	adds	r3, r7, #7
 8009738:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800973a:	1dfb      	adds	r3, r7, #7
 800973c:	781b      	ldrb	r3, [r3, #0]
 800973e:	b25b      	sxtb	r3, r3
 8009740:	0018      	movs	r0, r3
 8009742:	f7ff ff57 	bl	80095f4 <__NVIC_EnableIRQ>
}
 8009746:	46c0      	nop			@ (mov r8, r8)
 8009748:	46bd      	mov	sp, r7
 800974a:	b002      	add	sp, #8
 800974c:	bd80      	pop	{r7, pc}
	...

08009750 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b086      	sub	sp, #24
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800975a:	2300      	movs	r3, #0
 800975c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800975e:	e14d      	b.n	80099fc <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	2101      	movs	r1, #1
 8009766:	697a      	ldr	r2, [r7, #20]
 8009768:	4091      	lsls	r1, r2
 800976a:	000a      	movs	r2, r1
 800976c:	4013      	ands	r3, r2
 800976e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d100      	bne.n	8009778 <HAL_GPIO_Init+0x28>
 8009776:	e13e      	b.n	80099f6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	2203      	movs	r2, #3
 800977e:	4013      	ands	r3, r2
 8009780:	2b01      	cmp	r3, #1
 8009782:	d005      	beq.n	8009790 <HAL_GPIO_Init+0x40>
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	2203      	movs	r2, #3
 800978a:	4013      	ands	r3, r2
 800978c:	2b02      	cmp	r3, #2
 800978e:	d130      	bne.n	80097f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	689b      	ldr	r3, [r3, #8]
 8009794:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	005b      	lsls	r3, r3, #1
 800979a:	2203      	movs	r2, #3
 800979c:	409a      	lsls	r2, r3
 800979e:	0013      	movs	r3, r2
 80097a0:	43da      	mvns	r2, r3
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	4013      	ands	r3, r2
 80097a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	68da      	ldr	r2, [r3, #12]
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	005b      	lsls	r3, r3, #1
 80097b0:	409a      	lsls	r2, r3
 80097b2:	0013      	movs	r3, r2
 80097b4:	693a      	ldr	r2, [r7, #16]
 80097b6:	4313      	orrs	r3, r2
 80097b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	693a      	ldr	r2, [r7, #16]
 80097be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	685b      	ldr	r3, [r3, #4]
 80097c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80097c6:	2201      	movs	r2, #1
 80097c8:	697b      	ldr	r3, [r7, #20]
 80097ca:	409a      	lsls	r2, r3
 80097cc:	0013      	movs	r3, r2
 80097ce:	43da      	mvns	r2, r3
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	4013      	ands	r3, r2
 80097d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	091b      	lsrs	r3, r3, #4
 80097dc:	2201      	movs	r2, #1
 80097de:	401a      	ands	r2, r3
 80097e0:	697b      	ldr	r3, [r7, #20]
 80097e2:	409a      	lsls	r2, r3
 80097e4:	0013      	movs	r3, r2
 80097e6:	693a      	ldr	r2, [r7, #16]
 80097e8:	4313      	orrs	r3, r2
 80097ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	693a      	ldr	r2, [r7, #16]
 80097f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	2203      	movs	r2, #3
 80097f8:	4013      	ands	r3, r2
 80097fa:	2b03      	cmp	r3, #3
 80097fc:	d017      	beq.n	800982e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	68db      	ldr	r3, [r3, #12]
 8009802:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	005b      	lsls	r3, r3, #1
 8009808:	2203      	movs	r2, #3
 800980a:	409a      	lsls	r2, r3
 800980c:	0013      	movs	r3, r2
 800980e:	43da      	mvns	r2, r3
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	4013      	ands	r3, r2
 8009814:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	689a      	ldr	r2, [r3, #8]
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	005b      	lsls	r3, r3, #1
 800981e:	409a      	lsls	r2, r3
 8009820:	0013      	movs	r3, r2
 8009822:	693a      	ldr	r2, [r7, #16]
 8009824:	4313      	orrs	r3, r2
 8009826:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	693a      	ldr	r2, [r7, #16]
 800982c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	685b      	ldr	r3, [r3, #4]
 8009832:	2203      	movs	r2, #3
 8009834:	4013      	ands	r3, r2
 8009836:	2b02      	cmp	r3, #2
 8009838:	d123      	bne.n	8009882 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	08da      	lsrs	r2, r3, #3
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	3208      	adds	r2, #8
 8009842:	0092      	lsls	r2, r2, #2
 8009844:	58d3      	ldr	r3, [r2, r3]
 8009846:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	2207      	movs	r2, #7
 800984c:	4013      	ands	r3, r2
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	220f      	movs	r2, #15
 8009852:	409a      	lsls	r2, r3
 8009854:	0013      	movs	r3, r2
 8009856:	43da      	mvns	r2, r3
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	4013      	ands	r3, r2
 800985c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	691a      	ldr	r2, [r3, #16]
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	2107      	movs	r1, #7
 8009866:	400b      	ands	r3, r1
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	409a      	lsls	r2, r3
 800986c:	0013      	movs	r3, r2
 800986e:	693a      	ldr	r2, [r7, #16]
 8009870:	4313      	orrs	r3, r2
 8009872:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	08da      	lsrs	r2, r3, #3
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	3208      	adds	r2, #8
 800987c:	0092      	lsls	r2, r2, #2
 800987e:	6939      	ldr	r1, [r7, #16]
 8009880:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	005b      	lsls	r3, r3, #1
 800988c:	2203      	movs	r2, #3
 800988e:	409a      	lsls	r2, r3
 8009890:	0013      	movs	r3, r2
 8009892:	43da      	mvns	r2, r3
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	4013      	ands	r3, r2
 8009898:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	2203      	movs	r2, #3
 80098a0:	401a      	ands	r2, r3
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	005b      	lsls	r3, r3, #1
 80098a6:	409a      	lsls	r2, r3
 80098a8:	0013      	movs	r3, r2
 80098aa:	693a      	ldr	r2, [r7, #16]
 80098ac:	4313      	orrs	r3, r2
 80098ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	693a      	ldr	r2, [r7, #16]
 80098b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	685a      	ldr	r2, [r3, #4]
 80098ba:	23c0      	movs	r3, #192	@ 0xc0
 80098bc:	029b      	lsls	r3, r3, #10
 80098be:	4013      	ands	r3, r2
 80098c0:	d100      	bne.n	80098c4 <HAL_GPIO_Init+0x174>
 80098c2:	e098      	b.n	80099f6 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80098c4:	4a53      	ldr	r2, [pc, #332]	@ (8009a14 <HAL_GPIO_Init+0x2c4>)
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	089b      	lsrs	r3, r3, #2
 80098ca:	3318      	adds	r3, #24
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	589b      	ldr	r3, [r3, r2]
 80098d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	2203      	movs	r2, #3
 80098d6:	4013      	ands	r3, r2
 80098d8:	00db      	lsls	r3, r3, #3
 80098da:	220f      	movs	r2, #15
 80098dc:	409a      	lsls	r2, r3
 80098de:	0013      	movs	r3, r2
 80098e0:	43da      	mvns	r2, r3
 80098e2:	693b      	ldr	r3, [r7, #16]
 80098e4:	4013      	ands	r3, r2
 80098e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80098e8:	687a      	ldr	r2, [r7, #4]
 80098ea:	23a0      	movs	r3, #160	@ 0xa0
 80098ec:	05db      	lsls	r3, r3, #23
 80098ee:	429a      	cmp	r2, r3
 80098f0:	d019      	beq.n	8009926 <HAL_GPIO_Init+0x1d6>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4a48      	ldr	r2, [pc, #288]	@ (8009a18 <HAL_GPIO_Init+0x2c8>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d013      	beq.n	8009922 <HAL_GPIO_Init+0x1d2>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a47      	ldr	r2, [pc, #284]	@ (8009a1c <HAL_GPIO_Init+0x2cc>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d00d      	beq.n	800991e <HAL_GPIO_Init+0x1ce>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a46      	ldr	r2, [pc, #280]	@ (8009a20 <HAL_GPIO_Init+0x2d0>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d007      	beq.n	800991a <HAL_GPIO_Init+0x1ca>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a45      	ldr	r2, [pc, #276]	@ (8009a24 <HAL_GPIO_Init+0x2d4>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d101      	bne.n	8009916 <HAL_GPIO_Init+0x1c6>
 8009912:	2304      	movs	r3, #4
 8009914:	e008      	b.n	8009928 <HAL_GPIO_Init+0x1d8>
 8009916:	2305      	movs	r3, #5
 8009918:	e006      	b.n	8009928 <HAL_GPIO_Init+0x1d8>
 800991a:	2303      	movs	r3, #3
 800991c:	e004      	b.n	8009928 <HAL_GPIO_Init+0x1d8>
 800991e:	2302      	movs	r3, #2
 8009920:	e002      	b.n	8009928 <HAL_GPIO_Init+0x1d8>
 8009922:	2301      	movs	r3, #1
 8009924:	e000      	b.n	8009928 <HAL_GPIO_Init+0x1d8>
 8009926:	2300      	movs	r3, #0
 8009928:	697a      	ldr	r2, [r7, #20]
 800992a:	2103      	movs	r1, #3
 800992c:	400a      	ands	r2, r1
 800992e:	00d2      	lsls	r2, r2, #3
 8009930:	4093      	lsls	r3, r2
 8009932:	693a      	ldr	r2, [r7, #16]
 8009934:	4313      	orrs	r3, r2
 8009936:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8009938:	4936      	ldr	r1, [pc, #216]	@ (8009a14 <HAL_GPIO_Init+0x2c4>)
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	089b      	lsrs	r3, r3, #2
 800993e:	3318      	adds	r3, #24
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	693a      	ldr	r2, [r7, #16]
 8009944:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009946:	4b33      	ldr	r3, [pc, #204]	@ (8009a14 <HAL_GPIO_Init+0x2c4>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	43da      	mvns	r2, r3
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	4013      	ands	r3, r2
 8009954:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	685a      	ldr	r2, [r3, #4]
 800995a:	2380      	movs	r3, #128	@ 0x80
 800995c:	035b      	lsls	r3, r3, #13
 800995e:	4013      	ands	r3, r2
 8009960:	d003      	beq.n	800996a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8009962:	693a      	ldr	r2, [r7, #16]
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	4313      	orrs	r3, r2
 8009968:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800996a:	4b2a      	ldr	r3, [pc, #168]	@ (8009a14 <HAL_GPIO_Init+0x2c4>)
 800996c:	693a      	ldr	r2, [r7, #16]
 800996e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8009970:	4b28      	ldr	r3, [pc, #160]	@ (8009a14 <HAL_GPIO_Init+0x2c4>)
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	43da      	mvns	r2, r3
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	4013      	ands	r3, r2
 800997e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	685a      	ldr	r2, [r3, #4]
 8009984:	2380      	movs	r3, #128	@ 0x80
 8009986:	039b      	lsls	r3, r3, #14
 8009988:	4013      	ands	r3, r2
 800998a:	d003      	beq.n	8009994 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800998c:	693a      	ldr	r2, [r7, #16]
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	4313      	orrs	r3, r2
 8009992:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009994:	4b1f      	ldr	r3, [pc, #124]	@ (8009a14 <HAL_GPIO_Init+0x2c4>)
 8009996:	693a      	ldr	r2, [r7, #16]
 8009998:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800999a:	4a1e      	ldr	r2, [pc, #120]	@ (8009a14 <HAL_GPIO_Init+0x2c4>)
 800999c:	2384      	movs	r3, #132	@ 0x84
 800999e:	58d3      	ldr	r3, [r2, r3]
 80099a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	43da      	mvns	r2, r3
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	4013      	ands	r3, r2
 80099aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	685a      	ldr	r2, [r3, #4]
 80099b0:	2380      	movs	r3, #128	@ 0x80
 80099b2:	029b      	lsls	r3, r3, #10
 80099b4:	4013      	ands	r3, r2
 80099b6:	d003      	beq.n	80099c0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80099b8:	693a      	ldr	r2, [r7, #16]
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	4313      	orrs	r3, r2
 80099be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80099c0:	4914      	ldr	r1, [pc, #80]	@ (8009a14 <HAL_GPIO_Init+0x2c4>)
 80099c2:	2284      	movs	r2, #132	@ 0x84
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80099c8:	4a12      	ldr	r2, [pc, #72]	@ (8009a14 <HAL_GPIO_Init+0x2c4>)
 80099ca:	2380      	movs	r3, #128	@ 0x80
 80099cc:	58d3      	ldr	r3, [r2, r3]
 80099ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	43da      	mvns	r2, r3
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	4013      	ands	r3, r2
 80099d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	685a      	ldr	r2, [r3, #4]
 80099de:	2380      	movs	r3, #128	@ 0x80
 80099e0:	025b      	lsls	r3, r3, #9
 80099e2:	4013      	ands	r3, r2
 80099e4:	d003      	beq.n	80099ee <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80099e6:	693a      	ldr	r2, [r7, #16]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	4313      	orrs	r3, r2
 80099ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80099ee:	4909      	ldr	r1, [pc, #36]	@ (8009a14 <HAL_GPIO_Init+0x2c4>)
 80099f0:	2280      	movs	r2, #128	@ 0x80
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	3301      	adds	r3, #1
 80099fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	681a      	ldr	r2, [r3, #0]
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	40da      	lsrs	r2, r3
 8009a04:	1e13      	subs	r3, r2, #0
 8009a06:	d000      	beq.n	8009a0a <HAL_GPIO_Init+0x2ba>
 8009a08:	e6aa      	b.n	8009760 <HAL_GPIO_Init+0x10>
  }
}
 8009a0a:	46c0      	nop			@ (mov r8, r8)
 8009a0c:	46c0      	nop			@ (mov r8, r8)
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	b006      	add	sp, #24
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	40021800 	.word	0x40021800
 8009a18:	50000400 	.word	0x50000400
 8009a1c:	50000800 	.word	0x50000800
 8009a20:	50000c00 	.word	0x50000c00
 8009a24:	50001000 	.word	0x50001000

08009a28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b084      	sub	sp, #16
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
 8009a30:	000a      	movs	r2, r1
 8009a32:	1cbb      	adds	r3, r7, #2
 8009a34:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	691b      	ldr	r3, [r3, #16]
 8009a3a:	1cba      	adds	r2, r7, #2
 8009a3c:	8812      	ldrh	r2, [r2, #0]
 8009a3e:	4013      	ands	r3, r2
 8009a40:	d004      	beq.n	8009a4c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8009a42:	230f      	movs	r3, #15
 8009a44:	18fb      	adds	r3, r7, r3
 8009a46:	2201      	movs	r2, #1
 8009a48:	701a      	strb	r2, [r3, #0]
 8009a4a:	e003      	b.n	8009a54 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009a4c:	230f      	movs	r3, #15
 8009a4e:	18fb      	adds	r3, r7, r3
 8009a50:	2200      	movs	r2, #0
 8009a52:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8009a54:	230f      	movs	r3, #15
 8009a56:	18fb      	adds	r3, r7, r3
 8009a58:	781b      	ldrb	r3, [r3, #0]
}
 8009a5a:	0018      	movs	r0, r3
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	b004      	add	sp, #16
 8009a60:	bd80      	pop	{r7, pc}

08009a62 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b082      	sub	sp, #8
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
 8009a6a:	0008      	movs	r0, r1
 8009a6c:	0011      	movs	r1, r2
 8009a6e:	1cbb      	adds	r3, r7, #2
 8009a70:	1c02      	adds	r2, r0, #0
 8009a72:	801a      	strh	r2, [r3, #0]
 8009a74:	1c7b      	adds	r3, r7, #1
 8009a76:	1c0a      	adds	r2, r1, #0
 8009a78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009a7a:	1c7b      	adds	r3, r7, #1
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d004      	beq.n	8009a8c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009a82:	1cbb      	adds	r3, r7, #2
 8009a84:	881a      	ldrh	r2, [r3, #0]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009a8a:	e003      	b.n	8009a94 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009a8c:	1cbb      	adds	r3, r7, #2
 8009a8e:	881a      	ldrh	r2, [r3, #0]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009a94:	46c0      	nop			@ (mov r8, r8)
 8009a96:	46bd      	mov	sp, r7
 8009a98:	b002      	add	sp, #8
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b082      	sub	sp, #8
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d101      	bne.n	8009aae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	e08f      	b.n	8009bce <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2241      	movs	r2, #65	@ 0x41
 8009ab2:	5c9b      	ldrb	r3, [r3, r2]
 8009ab4:	b2db      	uxtb	r3, r3
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d107      	bne.n	8009aca <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2240      	movs	r2, #64	@ 0x40
 8009abe:	2100      	movs	r1, #0
 8009ac0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	0018      	movs	r0, r3
 8009ac6:	f7fe fcad 	bl	8008424 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2241      	movs	r2, #65	@ 0x41
 8009ace:	2124      	movs	r1, #36	@ 0x24
 8009ad0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	681a      	ldr	r2, [r3, #0]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	2101      	movs	r1, #1
 8009ade:	438a      	bics	r2, r1
 8009ae0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	685a      	ldr	r2, [r3, #4]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	493b      	ldr	r1, [pc, #236]	@ (8009bd8 <HAL_I2C_Init+0x13c>)
 8009aec:	400a      	ands	r2, r1
 8009aee:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	689a      	ldr	r2, [r3, #8]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4938      	ldr	r1, [pc, #224]	@ (8009bdc <HAL_I2C_Init+0x140>)
 8009afc:	400a      	ands	r2, r1
 8009afe:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	68db      	ldr	r3, [r3, #12]
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d108      	bne.n	8009b1a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	689a      	ldr	r2, [r3, #8]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	2180      	movs	r1, #128	@ 0x80
 8009b12:	0209      	lsls	r1, r1, #8
 8009b14:	430a      	orrs	r2, r1
 8009b16:	609a      	str	r2, [r3, #8]
 8009b18:	e007      	b.n	8009b2a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	689a      	ldr	r2, [r3, #8]
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	2184      	movs	r1, #132	@ 0x84
 8009b24:	0209      	lsls	r1, r1, #8
 8009b26:	430a      	orrs	r2, r1
 8009b28:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	68db      	ldr	r3, [r3, #12]
 8009b2e:	2b02      	cmp	r3, #2
 8009b30:	d109      	bne.n	8009b46 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	685a      	ldr	r2, [r3, #4]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2180      	movs	r1, #128	@ 0x80
 8009b3e:	0109      	lsls	r1, r1, #4
 8009b40:	430a      	orrs	r2, r1
 8009b42:	605a      	str	r2, [r3, #4]
 8009b44:	e007      	b.n	8009b56 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	685a      	ldr	r2, [r3, #4]
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	4923      	ldr	r1, [pc, #140]	@ (8009be0 <HAL_I2C_Init+0x144>)
 8009b52:	400a      	ands	r2, r1
 8009b54:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	685a      	ldr	r2, [r3, #4]
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4920      	ldr	r1, [pc, #128]	@ (8009be4 <HAL_I2C_Init+0x148>)
 8009b62:	430a      	orrs	r2, r1
 8009b64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	68da      	ldr	r2, [r3, #12]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	491a      	ldr	r1, [pc, #104]	@ (8009bdc <HAL_I2C_Init+0x140>)
 8009b72:	400a      	ands	r2, r1
 8009b74:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	691a      	ldr	r2, [r3, #16]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	695b      	ldr	r3, [r3, #20]
 8009b7e:	431a      	orrs	r2, r3
 8009b80:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	699b      	ldr	r3, [r3, #24]
 8009b86:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	430a      	orrs	r2, r1
 8009b8e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	69d9      	ldr	r1, [r3, #28]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6a1a      	ldr	r2, [r3, #32]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	430a      	orrs	r2, r1
 8009b9e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	2101      	movs	r1, #1
 8009bac:	430a      	orrs	r2, r1
 8009bae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	2241      	movs	r2, #65	@ 0x41
 8009bba:	2120      	movs	r1, #32
 8009bbc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2242      	movs	r2, #66	@ 0x42
 8009bc8:	2100      	movs	r1, #0
 8009bca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	0018      	movs	r0, r3
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	b002      	add	sp, #8
 8009bd4:	bd80      	pop	{r7, pc}
 8009bd6:	46c0      	nop			@ (mov r8, r8)
 8009bd8:	f0ffffff 	.word	0xf0ffffff
 8009bdc:	ffff7fff 	.word	0xffff7fff
 8009be0:	fffff7ff 	.word	0xfffff7ff
 8009be4:	02008000 	.word	0x02008000

08009be8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009be8:	b590      	push	{r4, r7, lr}
 8009bea:	b089      	sub	sp, #36	@ 0x24
 8009bec:	af02      	add	r7, sp, #8
 8009bee:	60f8      	str	r0, [r7, #12]
 8009bf0:	0008      	movs	r0, r1
 8009bf2:	607a      	str	r2, [r7, #4]
 8009bf4:	0019      	movs	r1, r3
 8009bf6:	230a      	movs	r3, #10
 8009bf8:	18fb      	adds	r3, r7, r3
 8009bfa:	1c02      	adds	r2, r0, #0
 8009bfc:	801a      	strh	r2, [r3, #0]
 8009bfe:	2308      	movs	r3, #8
 8009c00:	18fb      	adds	r3, r7, r3
 8009c02:	1c0a      	adds	r2, r1, #0
 8009c04:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	2241      	movs	r2, #65	@ 0x41
 8009c0a:	5c9b      	ldrb	r3, [r3, r2]
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	2b20      	cmp	r3, #32
 8009c10:	d000      	beq.n	8009c14 <HAL_I2C_Master_Transmit+0x2c>
 8009c12:	e10a      	b.n	8009e2a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2240      	movs	r2, #64	@ 0x40
 8009c18:	5c9b      	ldrb	r3, [r3, r2]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d101      	bne.n	8009c22 <HAL_I2C_Master_Transmit+0x3a>
 8009c1e:	2302      	movs	r3, #2
 8009c20:	e104      	b.n	8009e2c <HAL_I2C_Master_Transmit+0x244>
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2240      	movs	r2, #64	@ 0x40
 8009c26:	2101      	movs	r1, #1
 8009c28:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009c2a:	f7ff fc53 	bl	80094d4 <HAL_GetTick>
 8009c2e:	0003      	movs	r3, r0
 8009c30:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009c32:	2380      	movs	r3, #128	@ 0x80
 8009c34:	0219      	lsls	r1, r3, #8
 8009c36:	68f8      	ldr	r0, [r7, #12]
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	9300      	str	r3, [sp, #0]
 8009c3c:	2319      	movs	r3, #25
 8009c3e:	2201      	movs	r2, #1
 8009c40:	f000 f91e 	bl	8009e80 <I2C_WaitOnFlagUntilTimeout>
 8009c44:	1e03      	subs	r3, r0, #0
 8009c46:	d001      	beq.n	8009c4c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	e0ef      	b.n	8009e2c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	2241      	movs	r2, #65	@ 0x41
 8009c50:	2121      	movs	r1, #33	@ 0x21
 8009c52:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2242      	movs	r2, #66	@ 0x42
 8009c58:	2110      	movs	r1, #16
 8009c5a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	687a      	ldr	r2, [r7, #4]
 8009c66:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	2208      	movs	r2, #8
 8009c6c:	18ba      	adds	r2, r7, r2
 8009c6e:	8812      	ldrh	r2, [r2, #0]
 8009c70:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2200      	movs	r2, #0
 8009c76:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c7c:	b29b      	uxth	r3, r3
 8009c7e:	2bff      	cmp	r3, #255	@ 0xff
 8009c80:	d906      	bls.n	8009c90 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	22ff      	movs	r2, #255	@ 0xff
 8009c86:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8009c88:	2380      	movs	r3, #128	@ 0x80
 8009c8a:	045b      	lsls	r3, r3, #17
 8009c8c:	617b      	str	r3, [r7, #20]
 8009c8e:	e007      	b.n	8009ca0 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c94:	b29a      	uxth	r2, r3
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8009c9a:	2380      	movs	r3, #128	@ 0x80
 8009c9c:	049b      	lsls	r3, r3, #18
 8009c9e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d027      	beq.n	8009cf8 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cac:	781a      	ldrb	r2, [r3, #0]
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cb8:	1c5a      	adds	r2, r3, #1
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cc2:	b29b      	uxth	r3, r3
 8009cc4:	3b01      	subs	r3, #1
 8009cc6:	b29a      	uxth	r2, r3
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cd0:	3b01      	subs	r3, #1
 8009cd2:	b29a      	uxth	r2, r3
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	3301      	adds	r3, #1
 8009ce0:	b2da      	uxtb	r2, r3
 8009ce2:	697c      	ldr	r4, [r7, #20]
 8009ce4:	230a      	movs	r3, #10
 8009ce6:	18fb      	adds	r3, r7, r3
 8009ce8:	8819      	ldrh	r1, [r3, #0]
 8009cea:	68f8      	ldr	r0, [r7, #12]
 8009cec:	4b51      	ldr	r3, [pc, #324]	@ (8009e34 <HAL_I2C_Master_Transmit+0x24c>)
 8009cee:	9300      	str	r3, [sp, #0]
 8009cf0:	0023      	movs	r3, r4
 8009cf2:	f000 fa9f 	bl	800a234 <I2C_TransferConfig>
 8009cf6:	e06f      	b.n	8009dd8 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cfc:	b2da      	uxtb	r2, r3
 8009cfe:	697c      	ldr	r4, [r7, #20]
 8009d00:	230a      	movs	r3, #10
 8009d02:	18fb      	adds	r3, r7, r3
 8009d04:	8819      	ldrh	r1, [r3, #0]
 8009d06:	68f8      	ldr	r0, [r7, #12]
 8009d08:	4b4a      	ldr	r3, [pc, #296]	@ (8009e34 <HAL_I2C_Master_Transmit+0x24c>)
 8009d0a:	9300      	str	r3, [sp, #0]
 8009d0c:	0023      	movs	r3, r4
 8009d0e:	f000 fa91 	bl	800a234 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009d12:	e061      	b.n	8009dd8 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d14:	693a      	ldr	r2, [r7, #16]
 8009d16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	0018      	movs	r0, r3
 8009d1c:	f000 f908 	bl	8009f30 <I2C_WaitOnTXISFlagUntilTimeout>
 8009d20:	1e03      	subs	r3, r0, #0
 8009d22:	d001      	beq.n	8009d28 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8009d24:	2301      	movs	r3, #1
 8009d26:	e081      	b.n	8009e2c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d2c:	781a      	ldrb	r2, [r3, #0]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d38:	1c5a      	adds	r2, r3, #1
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d42:	b29b      	uxth	r3, r3
 8009d44:	3b01      	subs	r3, #1
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d50:	3b01      	subs	r3, #1
 8009d52:	b29a      	uxth	r2, r3
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d5c:	b29b      	uxth	r3, r3
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d03a      	beq.n	8009dd8 <HAL_I2C_Master_Transmit+0x1f0>
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d136      	bne.n	8009dd8 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009d6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d6c:	68f8      	ldr	r0, [r7, #12]
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	9300      	str	r3, [sp, #0]
 8009d72:	0013      	movs	r3, r2
 8009d74:	2200      	movs	r2, #0
 8009d76:	2180      	movs	r1, #128	@ 0x80
 8009d78:	f000 f882 	bl	8009e80 <I2C_WaitOnFlagUntilTimeout>
 8009d7c:	1e03      	subs	r3, r0, #0
 8009d7e:	d001      	beq.n	8009d84 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8009d80:	2301      	movs	r3, #1
 8009d82:	e053      	b.n	8009e2c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d88:	b29b      	uxth	r3, r3
 8009d8a:	2bff      	cmp	r3, #255	@ 0xff
 8009d8c:	d911      	bls.n	8009db2 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	22ff      	movs	r2, #255	@ 0xff
 8009d92:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d98:	b2da      	uxtb	r2, r3
 8009d9a:	2380      	movs	r3, #128	@ 0x80
 8009d9c:	045c      	lsls	r4, r3, #17
 8009d9e:	230a      	movs	r3, #10
 8009da0:	18fb      	adds	r3, r7, r3
 8009da2:	8819      	ldrh	r1, [r3, #0]
 8009da4:	68f8      	ldr	r0, [r7, #12]
 8009da6:	2300      	movs	r3, #0
 8009da8:	9300      	str	r3, [sp, #0]
 8009daa:	0023      	movs	r3, r4
 8009dac:	f000 fa42 	bl	800a234 <I2C_TransferConfig>
 8009db0:	e012      	b.n	8009dd8 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009db6:	b29a      	uxth	r2, r3
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dc0:	b2da      	uxtb	r2, r3
 8009dc2:	2380      	movs	r3, #128	@ 0x80
 8009dc4:	049c      	lsls	r4, r3, #18
 8009dc6:	230a      	movs	r3, #10
 8009dc8:	18fb      	adds	r3, r7, r3
 8009dca:	8819      	ldrh	r1, [r3, #0]
 8009dcc:	68f8      	ldr	r0, [r7, #12]
 8009dce:	2300      	movs	r3, #0
 8009dd0:	9300      	str	r3, [sp, #0]
 8009dd2:	0023      	movs	r3, r4
 8009dd4:	f000 fa2e 	bl	800a234 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ddc:	b29b      	uxth	r3, r3
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d198      	bne.n	8009d14 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009de2:	693a      	ldr	r2, [r7, #16]
 8009de4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	0018      	movs	r0, r3
 8009dea:	f000 f8e7 	bl	8009fbc <I2C_WaitOnSTOPFlagUntilTimeout>
 8009dee:	1e03      	subs	r3, r0, #0
 8009df0:	d001      	beq.n	8009df6 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8009df2:	2301      	movs	r3, #1
 8009df4:	e01a      	b.n	8009e2c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	2220      	movs	r2, #32
 8009dfc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	685a      	ldr	r2, [r3, #4]
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	490b      	ldr	r1, [pc, #44]	@ (8009e38 <HAL_I2C_Master_Transmit+0x250>)
 8009e0a:	400a      	ands	r2, r1
 8009e0c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2241      	movs	r2, #65	@ 0x41
 8009e12:	2120      	movs	r1, #32
 8009e14:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2242      	movs	r2, #66	@ 0x42
 8009e1a:	2100      	movs	r1, #0
 8009e1c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2240      	movs	r2, #64	@ 0x40
 8009e22:	2100      	movs	r1, #0
 8009e24:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009e26:	2300      	movs	r3, #0
 8009e28:	e000      	b.n	8009e2c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8009e2a:	2302      	movs	r3, #2
  }
}
 8009e2c:	0018      	movs	r0, r3
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	b007      	add	sp, #28
 8009e32:	bd90      	pop	{r4, r7, pc}
 8009e34:	80002000 	.word	0x80002000
 8009e38:	fe00e800 	.word	0xfe00e800

08009e3c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b082      	sub	sp, #8
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	699b      	ldr	r3, [r3, #24]
 8009e4a:	2202      	movs	r2, #2
 8009e4c:	4013      	ands	r3, r2
 8009e4e:	2b02      	cmp	r3, #2
 8009e50:	d103      	bne.n	8009e5a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	2200      	movs	r2, #0
 8009e58:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	699b      	ldr	r3, [r3, #24]
 8009e60:	2201      	movs	r2, #1
 8009e62:	4013      	ands	r3, r2
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d007      	beq.n	8009e78 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	699a      	ldr	r2, [r3, #24]
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	2101      	movs	r1, #1
 8009e74:	430a      	orrs	r2, r1
 8009e76:	619a      	str	r2, [r3, #24]
  }
}
 8009e78:	46c0      	nop			@ (mov r8, r8)
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	b002      	add	sp, #8
 8009e7e:	bd80      	pop	{r7, pc}

08009e80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b084      	sub	sp, #16
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	60f8      	str	r0, [r7, #12]
 8009e88:	60b9      	str	r1, [r7, #8]
 8009e8a:	603b      	str	r3, [r7, #0]
 8009e8c:	1dfb      	adds	r3, r7, #7
 8009e8e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009e90:	e03a      	b.n	8009f08 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e92:	69ba      	ldr	r2, [r7, #24]
 8009e94:	6839      	ldr	r1, [r7, #0]
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	0018      	movs	r0, r3
 8009e9a:	f000 f8d3 	bl	800a044 <I2C_IsErrorOccurred>
 8009e9e:	1e03      	subs	r3, r0, #0
 8009ea0:	d001      	beq.n	8009ea6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	e040      	b.n	8009f28 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	3301      	adds	r3, #1
 8009eaa:	d02d      	beq.n	8009f08 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009eac:	f7ff fb12 	bl	80094d4 <HAL_GetTick>
 8009eb0:	0002      	movs	r2, r0
 8009eb2:	69bb      	ldr	r3, [r7, #24]
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	683a      	ldr	r2, [r7, #0]
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d302      	bcc.n	8009ec2 <I2C_WaitOnFlagUntilTimeout+0x42>
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d122      	bne.n	8009f08 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	699b      	ldr	r3, [r3, #24]
 8009ec8:	68ba      	ldr	r2, [r7, #8]
 8009eca:	4013      	ands	r3, r2
 8009ecc:	68ba      	ldr	r2, [r7, #8]
 8009ece:	1ad3      	subs	r3, r2, r3
 8009ed0:	425a      	negs	r2, r3
 8009ed2:	4153      	adcs	r3, r2
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	001a      	movs	r2, r3
 8009ed8:	1dfb      	adds	r3, r7, #7
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d113      	bne.n	8009f08 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ee4:	2220      	movs	r2, #32
 8009ee6:	431a      	orrs	r2, r3
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	2241      	movs	r2, #65	@ 0x41
 8009ef0:	2120      	movs	r1, #32
 8009ef2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2242      	movs	r2, #66	@ 0x42
 8009ef8:	2100      	movs	r1, #0
 8009efa:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	2240      	movs	r2, #64	@ 0x40
 8009f00:	2100      	movs	r1, #0
 8009f02:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8009f04:	2301      	movs	r3, #1
 8009f06:	e00f      	b.n	8009f28 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	699b      	ldr	r3, [r3, #24]
 8009f0e:	68ba      	ldr	r2, [r7, #8]
 8009f10:	4013      	ands	r3, r2
 8009f12:	68ba      	ldr	r2, [r7, #8]
 8009f14:	1ad3      	subs	r3, r2, r3
 8009f16:	425a      	negs	r2, r3
 8009f18:	4153      	adcs	r3, r2
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	001a      	movs	r2, r3
 8009f1e:	1dfb      	adds	r3, r7, #7
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d0b5      	beq.n	8009e92 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009f26:	2300      	movs	r3, #0
}
 8009f28:	0018      	movs	r0, r3
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	b004      	add	sp, #16
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	60f8      	str	r0, [r7, #12]
 8009f38:	60b9      	str	r1, [r7, #8]
 8009f3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009f3c:	e032      	b.n	8009fa4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f3e:	687a      	ldr	r2, [r7, #4]
 8009f40:	68b9      	ldr	r1, [r7, #8]
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	0018      	movs	r0, r3
 8009f46:	f000 f87d 	bl	800a044 <I2C_IsErrorOccurred>
 8009f4a:	1e03      	subs	r3, r0, #0
 8009f4c:	d001      	beq.n	8009f52 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e030      	b.n	8009fb4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	3301      	adds	r3, #1
 8009f56:	d025      	beq.n	8009fa4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f58:	f7ff fabc 	bl	80094d4 <HAL_GetTick>
 8009f5c:	0002      	movs	r2, r0
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	1ad3      	subs	r3, r2, r3
 8009f62:	68ba      	ldr	r2, [r7, #8]
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d302      	bcc.n	8009f6e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d11a      	bne.n	8009fa4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	699b      	ldr	r3, [r3, #24]
 8009f74:	2202      	movs	r2, #2
 8009f76:	4013      	ands	r3, r2
 8009f78:	2b02      	cmp	r3, #2
 8009f7a:	d013      	beq.n	8009fa4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f80:	2220      	movs	r2, #32
 8009f82:	431a      	orrs	r2, r3
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	2241      	movs	r2, #65	@ 0x41
 8009f8c:	2120      	movs	r1, #32
 8009f8e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2242      	movs	r2, #66	@ 0x42
 8009f94:	2100      	movs	r1, #0
 8009f96:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	2240      	movs	r2, #64	@ 0x40
 8009f9c:	2100      	movs	r1, #0
 8009f9e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	e007      	b.n	8009fb4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	699b      	ldr	r3, [r3, #24]
 8009faa:	2202      	movs	r2, #2
 8009fac:	4013      	ands	r3, r2
 8009fae:	2b02      	cmp	r3, #2
 8009fb0:	d1c5      	bne.n	8009f3e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009fb2:	2300      	movs	r3, #0
}
 8009fb4:	0018      	movs	r0, r3
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	b004      	add	sp, #16
 8009fba:	bd80      	pop	{r7, pc}

08009fbc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b084      	sub	sp, #16
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009fc8:	e02f      	b.n	800a02a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009fca:	687a      	ldr	r2, [r7, #4]
 8009fcc:	68b9      	ldr	r1, [r7, #8]
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	0018      	movs	r0, r3
 8009fd2:	f000 f837 	bl	800a044 <I2C_IsErrorOccurred>
 8009fd6:	1e03      	subs	r3, r0, #0
 8009fd8:	d001      	beq.n	8009fde <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009fda:	2301      	movs	r3, #1
 8009fdc:	e02d      	b.n	800a03a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fde:	f7ff fa79 	bl	80094d4 <HAL_GetTick>
 8009fe2:	0002      	movs	r2, r0
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	1ad3      	subs	r3, r2, r3
 8009fe8:	68ba      	ldr	r2, [r7, #8]
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d302      	bcc.n	8009ff4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d11a      	bne.n	800a02a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	699b      	ldr	r3, [r3, #24]
 8009ffa:	2220      	movs	r2, #32
 8009ffc:	4013      	ands	r3, r2
 8009ffe:	2b20      	cmp	r3, #32
 800a000:	d013      	beq.n	800a02a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a006:	2220      	movs	r2, #32
 800a008:	431a      	orrs	r2, r3
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	2241      	movs	r2, #65	@ 0x41
 800a012:	2120      	movs	r1, #32
 800a014:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	2242      	movs	r2, #66	@ 0x42
 800a01a:	2100      	movs	r1, #0
 800a01c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2240      	movs	r2, #64	@ 0x40
 800a022:	2100      	movs	r1, #0
 800a024:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800a026:	2301      	movs	r3, #1
 800a028:	e007      	b.n	800a03a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	699b      	ldr	r3, [r3, #24]
 800a030:	2220      	movs	r2, #32
 800a032:	4013      	ands	r3, r2
 800a034:	2b20      	cmp	r3, #32
 800a036:	d1c8      	bne.n	8009fca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a038:	2300      	movs	r3, #0
}
 800a03a:	0018      	movs	r0, r3
 800a03c:	46bd      	mov	sp, r7
 800a03e:	b004      	add	sp, #16
 800a040:	bd80      	pop	{r7, pc}
	...

0800a044 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b08a      	sub	sp, #40	@ 0x28
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	60b9      	str	r1, [r7, #8]
 800a04e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a050:	2327      	movs	r3, #39	@ 0x27
 800a052:	18fb      	adds	r3, r7, r3
 800a054:	2200      	movs	r2, #0
 800a056:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	699b      	ldr	r3, [r3, #24]
 800a05e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a060:	2300      	movs	r3, #0
 800a062:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a068:	69bb      	ldr	r3, [r7, #24]
 800a06a:	2210      	movs	r2, #16
 800a06c:	4013      	ands	r3, r2
 800a06e:	d100      	bne.n	800a072 <I2C_IsErrorOccurred+0x2e>
 800a070:	e079      	b.n	800a166 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2210      	movs	r2, #16
 800a078:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a07a:	e057      	b.n	800a12c <I2C_IsErrorOccurred+0xe8>
 800a07c:	2227      	movs	r2, #39	@ 0x27
 800a07e:	18bb      	adds	r3, r7, r2
 800a080:	18ba      	adds	r2, r7, r2
 800a082:	7812      	ldrb	r2, [r2, #0]
 800a084:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	3301      	adds	r3, #1
 800a08a:	d04f      	beq.n	800a12c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a08c:	f7ff fa22 	bl	80094d4 <HAL_GetTick>
 800a090:	0002      	movs	r2, r0
 800a092:	69fb      	ldr	r3, [r7, #28]
 800a094:	1ad3      	subs	r3, r2, r3
 800a096:	68ba      	ldr	r2, [r7, #8]
 800a098:	429a      	cmp	r2, r3
 800a09a:	d302      	bcc.n	800a0a2 <I2C_IsErrorOccurred+0x5e>
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d144      	bne.n	800a12c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	685a      	ldr	r2, [r3, #4]
 800a0a8:	2380      	movs	r3, #128	@ 0x80
 800a0aa:	01db      	lsls	r3, r3, #7
 800a0ac:	4013      	ands	r3, r2
 800a0ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a0b0:	2013      	movs	r0, #19
 800a0b2:	183b      	adds	r3, r7, r0
 800a0b4:	68fa      	ldr	r2, [r7, #12]
 800a0b6:	2142      	movs	r1, #66	@ 0x42
 800a0b8:	5c52      	ldrb	r2, [r2, r1]
 800a0ba:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	699a      	ldr	r2, [r3, #24]
 800a0c2:	2380      	movs	r3, #128	@ 0x80
 800a0c4:	021b      	lsls	r3, r3, #8
 800a0c6:	401a      	ands	r2, r3
 800a0c8:	2380      	movs	r3, #128	@ 0x80
 800a0ca:	021b      	lsls	r3, r3, #8
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d126      	bne.n	800a11e <I2C_IsErrorOccurred+0xda>
 800a0d0:	697a      	ldr	r2, [r7, #20]
 800a0d2:	2380      	movs	r3, #128	@ 0x80
 800a0d4:	01db      	lsls	r3, r3, #7
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d021      	beq.n	800a11e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800a0da:	183b      	adds	r3, r7, r0
 800a0dc:	781b      	ldrb	r3, [r3, #0]
 800a0de:	2b20      	cmp	r3, #32
 800a0e0:	d01d      	beq.n	800a11e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	685a      	ldr	r2, [r3, #4]
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2180      	movs	r1, #128	@ 0x80
 800a0ee:	01c9      	lsls	r1, r1, #7
 800a0f0:	430a      	orrs	r2, r1
 800a0f2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a0f4:	f7ff f9ee 	bl	80094d4 <HAL_GetTick>
 800a0f8:	0003      	movs	r3, r0
 800a0fa:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a0fc:	e00f      	b.n	800a11e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a0fe:	f7ff f9e9 	bl	80094d4 <HAL_GetTick>
 800a102:	0002      	movs	r2, r0
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	1ad3      	subs	r3, r2, r3
 800a108:	2b19      	cmp	r3, #25
 800a10a:	d908      	bls.n	800a11e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a10c:	6a3b      	ldr	r3, [r7, #32]
 800a10e:	2220      	movs	r2, #32
 800a110:	4313      	orrs	r3, r2
 800a112:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a114:	2327      	movs	r3, #39	@ 0x27
 800a116:	18fb      	adds	r3, r7, r3
 800a118:	2201      	movs	r2, #1
 800a11a:	701a      	strb	r2, [r3, #0]

              break;
 800a11c:	e006      	b.n	800a12c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	699b      	ldr	r3, [r3, #24]
 800a124:	2220      	movs	r2, #32
 800a126:	4013      	ands	r3, r2
 800a128:	2b20      	cmp	r3, #32
 800a12a:	d1e8      	bne.n	800a0fe <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	699b      	ldr	r3, [r3, #24]
 800a132:	2220      	movs	r2, #32
 800a134:	4013      	ands	r3, r2
 800a136:	2b20      	cmp	r3, #32
 800a138:	d004      	beq.n	800a144 <I2C_IsErrorOccurred+0x100>
 800a13a:	2327      	movs	r3, #39	@ 0x27
 800a13c:	18fb      	adds	r3, r7, r3
 800a13e:	781b      	ldrb	r3, [r3, #0]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d09b      	beq.n	800a07c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a144:	2327      	movs	r3, #39	@ 0x27
 800a146:	18fb      	adds	r3, r7, r3
 800a148:	781b      	ldrb	r3, [r3, #0]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d103      	bne.n	800a156 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	2220      	movs	r2, #32
 800a154:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a156:	6a3b      	ldr	r3, [r7, #32]
 800a158:	2204      	movs	r2, #4
 800a15a:	4313      	orrs	r3, r2
 800a15c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a15e:	2327      	movs	r3, #39	@ 0x27
 800a160:	18fb      	adds	r3, r7, r3
 800a162:	2201      	movs	r2, #1
 800a164:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	699b      	ldr	r3, [r3, #24]
 800a16c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a16e:	69ba      	ldr	r2, [r7, #24]
 800a170:	2380      	movs	r3, #128	@ 0x80
 800a172:	005b      	lsls	r3, r3, #1
 800a174:	4013      	ands	r3, r2
 800a176:	d00c      	beq.n	800a192 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a178:	6a3b      	ldr	r3, [r7, #32]
 800a17a:	2201      	movs	r2, #1
 800a17c:	4313      	orrs	r3, r2
 800a17e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	2280      	movs	r2, #128	@ 0x80
 800a186:	0052      	lsls	r2, r2, #1
 800a188:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a18a:	2327      	movs	r3, #39	@ 0x27
 800a18c:	18fb      	adds	r3, r7, r3
 800a18e:	2201      	movs	r2, #1
 800a190:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a192:	69ba      	ldr	r2, [r7, #24]
 800a194:	2380      	movs	r3, #128	@ 0x80
 800a196:	00db      	lsls	r3, r3, #3
 800a198:	4013      	ands	r3, r2
 800a19a:	d00c      	beq.n	800a1b6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a19c:	6a3b      	ldr	r3, [r7, #32]
 800a19e:	2208      	movs	r2, #8
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2280      	movs	r2, #128	@ 0x80
 800a1aa:	00d2      	lsls	r2, r2, #3
 800a1ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a1ae:	2327      	movs	r3, #39	@ 0x27
 800a1b0:	18fb      	adds	r3, r7, r3
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a1b6:	69ba      	ldr	r2, [r7, #24]
 800a1b8:	2380      	movs	r3, #128	@ 0x80
 800a1ba:	009b      	lsls	r3, r3, #2
 800a1bc:	4013      	ands	r3, r2
 800a1be:	d00c      	beq.n	800a1da <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a1c0:	6a3b      	ldr	r3, [r7, #32]
 800a1c2:	2202      	movs	r2, #2
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	2280      	movs	r2, #128	@ 0x80
 800a1ce:	0092      	lsls	r2, r2, #2
 800a1d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a1d2:	2327      	movs	r3, #39	@ 0x27
 800a1d4:	18fb      	adds	r3, r7, r3
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800a1da:	2327      	movs	r3, #39	@ 0x27
 800a1dc:	18fb      	adds	r3, r7, r3
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d01d      	beq.n	800a220 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	0018      	movs	r0, r3
 800a1e8:	f7ff fe28 	bl	8009e3c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	685a      	ldr	r2, [r3, #4]
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	490e      	ldr	r1, [pc, #56]	@ (800a230 <I2C_IsErrorOccurred+0x1ec>)
 800a1f8:	400a      	ands	r2, r1
 800a1fa:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a200:	6a3b      	ldr	r3, [r7, #32]
 800a202:	431a      	orrs	r2, r3
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2241      	movs	r2, #65	@ 0x41
 800a20c:	2120      	movs	r1, #32
 800a20e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	2242      	movs	r2, #66	@ 0x42
 800a214:	2100      	movs	r1, #0
 800a216:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	2240      	movs	r2, #64	@ 0x40
 800a21c:	2100      	movs	r1, #0
 800a21e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800a220:	2327      	movs	r3, #39	@ 0x27
 800a222:	18fb      	adds	r3, r7, r3
 800a224:	781b      	ldrb	r3, [r3, #0]
}
 800a226:	0018      	movs	r0, r3
 800a228:	46bd      	mov	sp, r7
 800a22a:	b00a      	add	sp, #40	@ 0x28
 800a22c:	bd80      	pop	{r7, pc}
 800a22e:	46c0      	nop			@ (mov r8, r8)
 800a230:	fe00e800 	.word	0xfe00e800

0800a234 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a234:	b590      	push	{r4, r7, lr}
 800a236:	b087      	sub	sp, #28
 800a238:	af00      	add	r7, sp, #0
 800a23a:	60f8      	str	r0, [r7, #12]
 800a23c:	0008      	movs	r0, r1
 800a23e:	0011      	movs	r1, r2
 800a240:	607b      	str	r3, [r7, #4]
 800a242:	240a      	movs	r4, #10
 800a244:	193b      	adds	r3, r7, r4
 800a246:	1c02      	adds	r2, r0, #0
 800a248:	801a      	strh	r2, [r3, #0]
 800a24a:	2009      	movs	r0, #9
 800a24c:	183b      	adds	r3, r7, r0
 800a24e:	1c0a      	adds	r2, r1, #0
 800a250:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a252:	193b      	adds	r3, r7, r4
 800a254:	881b      	ldrh	r3, [r3, #0]
 800a256:	059b      	lsls	r3, r3, #22
 800a258:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a25a:	183b      	adds	r3, r7, r0
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	0419      	lsls	r1, r3, #16
 800a260:	23ff      	movs	r3, #255	@ 0xff
 800a262:	041b      	lsls	r3, r3, #16
 800a264:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a266:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a26c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a26e:	4313      	orrs	r3, r2
 800a270:	005b      	lsls	r3, r3, #1
 800a272:	085b      	lsrs	r3, r3, #1
 800a274:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a27e:	0d51      	lsrs	r1, r2, #21
 800a280:	2280      	movs	r2, #128	@ 0x80
 800a282:	00d2      	lsls	r2, r2, #3
 800a284:	400a      	ands	r2, r1
 800a286:	4907      	ldr	r1, [pc, #28]	@ (800a2a4 <I2C_TransferConfig+0x70>)
 800a288:	430a      	orrs	r2, r1
 800a28a:	43d2      	mvns	r2, r2
 800a28c:	401a      	ands	r2, r3
 800a28e:	0011      	movs	r1, r2
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	697a      	ldr	r2, [r7, #20]
 800a296:	430a      	orrs	r2, r1
 800a298:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a29a:	46c0      	nop			@ (mov r8, r8)
 800a29c:	46bd      	mov	sp, r7
 800a29e:	b007      	add	sp, #28
 800a2a0:	bd90      	pop	{r4, r7, pc}
 800a2a2:	46c0      	nop			@ (mov r8, r8)
 800a2a4:	03ff63ff 	.word	0x03ff63ff

0800a2a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
 800a2b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2241      	movs	r2, #65	@ 0x41
 800a2b6:	5c9b      	ldrb	r3, [r3, r2]
 800a2b8:	b2db      	uxtb	r3, r3
 800a2ba:	2b20      	cmp	r3, #32
 800a2bc:	d138      	bne.n	800a330 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2240      	movs	r2, #64	@ 0x40
 800a2c2:	5c9b      	ldrb	r3, [r3, r2]
 800a2c4:	2b01      	cmp	r3, #1
 800a2c6:	d101      	bne.n	800a2cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	e032      	b.n	800a332 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2240      	movs	r2, #64	@ 0x40
 800a2d0:	2101      	movs	r1, #1
 800a2d2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2241      	movs	r2, #65	@ 0x41
 800a2d8:	2124      	movs	r1, #36	@ 0x24
 800a2da:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	681a      	ldr	r2, [r3, #0]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	2101      	movs	r1, #1
 800a2e8:	438a      	bics	r2, r1
 800a2ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	681a      	ldr	r2, [r3, #0]
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4911      	ldr	r1, [pc, #68]	@ (800a33c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800a2f8:	400a      	ands	r2, r1
 800a2fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	6819      	ldr	r1, [r3, #0]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	683a      	ldr	r2, [r7, #0]
 800a308:	430a      	orrs	r2, r1
 800a30a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	681a      	ldr	r2, [r3, #0]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	2101      	movs	r1, #1
 800a318:	430a      	orrs	r2, r1
 800a31a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2241      	movs	r2, #65	@ 0x41
 800a320:	2120      	movs	r1, #32
 800a322:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2240      	movs	r2, #64	@ 0x40
 800a328:	2100      	movs	r1, #0
 800a32a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a32c:	2300      	movs	r3, #0
 800a32e:	e000      	b.n	800a332 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a330:	2302      	movs	r3, #2
  }
}
 800a332:	0018      	movs	r0, r3
 800a334:	46bd      	mov	sp, r7
 800a336:	b002      	add	sp, #8
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	46c0      	nop			@ (mov r8, r8)
 800a33c:	ffffefff 	.word	0xffffefff

0800a340 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b084      	sub	sp, #16
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2241      	movs	r2, #65	@ 0x41
 800a34e:	5c9b      	ldrb	r3, [r3, r2]
 800a350:	b2db      	uxtb	r3, r3
 800a352:	2b20      	cmp	r3, #32
 800a354:	d139      	bne.n	800a3ca <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2240      	movs	r2, #64	@ 0x40
 800a35a:	5c9b      	ldrb	r3, [r3, r2]
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	d101      	bne.n	800a364 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a360:	2302      	movs	r3, #2
 800a362:	e033      	b.n	800a3cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2240      	movs	r2, #64	@ 0x40
 800a368:	2101      	movs	r1, #1
 800a36a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2241      	movs	r2, #65	@ 0x41
 800a370:	2124      	movs	r1, #36	@ 0x24
 800a372:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	681a      	ldr	r2, [r3, #0]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	2101      	movs	r1, #1
 800a380:	438a      	bics	r2, r1
 800a382:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	4a11      	ldr	r2, [pc, #68]	@ (800a3d4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800a390:	4013      	ands	r3, r2
 800a392:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	021b      	lsls	r3, r3, #8
 800a398:	68fa      	ldr	r2, [r7, #12]
 800a39a:	4313      	orrs	r3, r2
 800a39c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	68fa      	ldr	r2, [r7, #12]
 800a3a4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	681a      	ldr	r2, [r3, #0]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	2101      	movs	r1, #1
 800a3b2:	430a      	orrs	r2, r1
 800a3b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2241      	movs	r2, #65	@ 0x41
 800a3ba:	2120      	movs	r1, #32
 800a3bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2240      	movs	r2, #64	@ 0x40
 800a3c2:	2100      	movs	r1, #0
 800a3c4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	e000      	b.n	800a3cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a3ca:	2302      	movs	r3, #2
  }
}
 800a3cc:	0018      	movs	r0, r3
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	b004      	add	sp, #16
 800a3d2:	bd80      	pop	{r7, pc}
 800a3d4:	fffff0ff 	.word	0xfffff0ff

0800a3d8 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
 800a3e0:	000a      	movs	r2, r1
 800a3e2:	1cbb      	adds	r3, r7, #2
 800a3e4:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800a3e6:	230a      	movs	r3, #10
 800a3e8:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800a3ea:	e002      	b.n	800a3f2 <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	3b01      	subs	r3, #1
 800a3f0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d1f9      	bne.n	800a3ec <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 800a3f8:	1cbb      	adds	r3, r7, #2
 800a3fa:	881b      	ldrh	r3, [r3, #0]
 800a3fc:	00db      	lsls	r3, r3, #3
 800a3fe:	4a06      	ldr	r2, [pc, #24]	@ (800a418 <PCD_GET_EP_RX_CNT+0x40>)
 800a400:	4694      	mov	ip, r2
 800a402:	4463      	add	r3, ip
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	0c1b      	lsrs	r3, r3, #16
 800a408:	b29b      	uxth	r3, r3
 800a40a:	059b      	lsls	r3, r3, #22
 800a40c:	0d9b      	lsrs	r3, r3, #22
 800a40e:	b29b      	uxth	r3, r3
}
 800a410:	0018      	movs	r0, r3
 800a412:	46bd      	mov	sp, r7
 800a414:	b004      	add	sp, #16
 800a416:	bd80      	pop	{r7, pc}
 800a418:	40009800 	.word	0x40009800

0800a41c <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b084      	sub	sp, #16
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	000a      	movs	r2, r1
 800a426:	1cbb      	adds	r3, r7, #2
 800a428:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800a42a:	230a      	movs	r3, #10
 800a42c:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800a42e:	e002      	b.n	800a436 <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	3b01      	subs	r3, #1
 800a434:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d1f9      	bne.n	800a430 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 800a43c:	1cbb      	adds	r3, r7, #2
 800a43e:	881b      	ldrh	r3, [r3, #0]
 800a440:	00db      	lsls	r3, r3, #3
 800a442:	4a06      	ldr	r2, [pc, #24]	@ (800a45c <PCD_GET_EP_DBUF0_CNT+0x40>)
 800a444:	4694      	mov	ip, r2
 800a446:	4463      	add	r3, ip
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	0c1b      	lsrs	r3, r3, #16
 800a44c:	b29b      	uxth	r3, r3
 800a44e:	059b      	lsls	r3, r3, #22
 800a450:	0d9b      	lsrs	r3, r3, #22
 800a452:	b29b      	uxth	r3, r3
}
 800a454:	0018      	movs	r0, r3
 800a456:	46bd      	mov	sp, r7
 800a458:	b004      	add	sp, #16
 800a45a:	bd80      	pop	{r7, pc}
 800a45c:	40009800 	.word	0x40009800

0800a460 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b084      	sub	sp, #16
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	000a      	movs	r2, r1
 800a46a:	1cbb      	adds	r3, r7, #2
 800a46c:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800a46e:	230a      	movs	r3, #10
 800a470:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800a472:	e002      	b.n	800a47a <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	3b01      	subs	r3, #1
 800a478:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d1f9      	bne.n	800a474 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 800a480:	1cbb      	adds	r3, r7, #2
 800a482:	881b      	ldrh	r3, [r3, #0]
 800a484:	00db      	lsls	r3, r3, #3
 800a486:	4a06      	ldr	r2, [pc, #24]	@ (800a4a0 <PCD_GET_EP_DBUF1_CNT+0x40>)
 800a488:	4694      	mov	ip, r2
 800a48a:	4463      	add	r3, ip
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	0c1b      	lsrs	r3, r3, #16
 800a490:	b29b      	uxth	r3, r3
 800a492:	059b      	lsls	r3, r3, #22
 800a494:	0d9b      	lsrs	r3, r3, #22
 800a496:	b29b      	uxth	r3, r3
}
 800a498:	0018      	movs	r0, r3
 800a49a:	46bd      	mov	sp, r7
 800a49c:	b004      	add	sp, #16
 800a49e:	bd80      	pop	{r7, pc}
 800a4a0:	40009800 	.word	0x40009800

0800a4a4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a4a4:	b590      	push	{r4, r7, lr}
 800a4a6:	b087      	sub	sp, #28
 800a4a8:	af02      	add	r7, sp, #8
 800a4aa:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d101      	bne.n	800a4b6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	e0ea      	b.n	800a68c <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	4a76      	ldr	r2, [pc, #472]	@ (800a694 <HAL_PCD_Init+0x1f0>)
 800a4ba:	5c9b      	ldrb	r3, [r3, r2]
 800a4bc:	b2db      	uxtb	r3, r3
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d108      	bne.n	800a4d4 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a4c2:	687a      	ldr	r2, [r7, #4]
 800a4c4:	23a5      	movs	r3, #165	@ 0xa5
 800a4c6:	009b      	lsls	r3, r3, #2
 800a4c8:	2100      	movs	r1, #0
 800a4ca:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	0018      	movs	r0, r3
 800a4d0:	f7fe ff44 	bl	800935c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	4a6f      	ldr	r2, [pc, #444]	@ (800a694 <HAL_PCD_Init+0x1f0>)
 800a4d8:	2103      	movs	r1, #3
 800a4da:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	0018      	movs	r0, r3
 800a4e2:	f004 f9ab 	bl	800e83c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a4e6:	230f      	movs	r3, #15
 800a4e8:	18fb      	adds	r3, r7, r3
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	701a      	strb	r2, [r3, #0]
 800a4ee:	e049      	b.n	800a584 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a4f0:	200f      	movs	r0, #15
 800a4f2:	183b      	adds	r3, r7, r0
 800a4f4:	781a      	ldrb	r2, [r3, #0]
 800a4f6:	6879      	ldr	r1, [r7, #4]
 800a4f8:	0013      	movs	r3, r2
 800a4fa:	009b      	lsls	r3, r3, #2
 800a4fc:	189b      	adds	r3, r3, r2
 800a4fe:	00db      	lsls	r3, r3, #3
 800a500:	18cb      	adds	r3, r1, r3
 800a502:	3315      	adds	r3, #21
 800a504:	2201      	movs	r2, #1
 800a506:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a508:	183b      	adds	r3, r7, r0
 800a50a:	781a      	ldrb	r2, [r3, #0]
 800a50c:	6879      	ldr	r1, [r7, #4]
 800a50e:	0013      	movs	r3, r2
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	189b      	adds	r3, r3, r2
 800a514:	00db      	lsls	r3, r3, #3
 800a516:	18cb      	adds	r3, r1, r3
 800a518:	3314      	adds	r3, #20
 800a51a:	183a      	adds	r2, r7, r0
 800a51c:	7812      	ldrb	r2, [r2, #0]
 800a51e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a520:	183b      	adds	r3, r7, r0
 800a522:	781a      	ldrb	r2, [r3, #0]
 800a524:	6879      	ldr	r1, [r7, #4]
 800a526:	0013      	movs	r3, r2
 800a528:	009b      	lsls	r3, r3, #2
 800a52a:	189b      	adds	r3, r3, r2
 800a52c:	00db      	lsls	r3, r3, #3
 800a52e:	18cb      	adds	r3, r1, r3
 800a530:	3317      	adds	r3, #23
 800a532:	2200      	movs	r2, #0
 800a534:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a536:	183b      	adds	r3, r7, r0
 800a538:	781a      	ldrb	r2, [r3, #0]
 800a53a:	6879      	ldr	r1, [r7, #4]
 800a53c:	0013      	movs	r3, r2
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	189b      	adds	r3, r3, r2
 800a542:	00db      	lsls	r3, r3, #3
 800a544:	18cb      	adds	r3, r1, r3
 800a546:	3324      	adds	r3, #36	@ 0x24
 800a548:	2200      	movs	r2, #0
 800a54a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a54c:	183b      	adds	r3, r7, r0
 800a54e:	781a      	ldrb	r2, [r3, #0]
 800a550:	6879      	ldr	r1, [r7, #4]
 800a552:	0013      	movs	r3, r2
 800a554:	009b      	lsls	r3, r3, #2
 800a556:	189b      	adds	r3, r3, r2
 800a558:	00db      	lsls	r3, r3, #3
 800a55a:	18cb      	adds	r3, r1, r3
 800a55c:	3328      	adds	r3, #40	@ 0x28
 800a55e:	2200      	movs	r2, #0
 800a560:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a562:	183b      	adds	r3, r7, r0
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	6879      	ldr	r1, [r7, #4]
 800a568:	1c5a      	adds	r2, r3, #1
 800a56a:	0013      	movs	r3, r2
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	189b      	adds	r3, r3, r2
 800a570:	00db      	lsls	r3, r3, #3
 800a572:	18cb      	adds	r3, r1, r3
 800a574:	3304      	adds	r3, #4
 800a576:	2200      	movs	r2, #0
 800a578:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a57a:	183b      	adds	r3, r7, r0
 800a57c:	781a      	ldrb	r2, [r3, #0]
 800a57e:	183b      	adds	r3, r7, r0
 800a580:	3201      	adds	r2, #1
 800a582:	701a      	strb	r2, [r3, #0]
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	791b      	ldrb	r3, [r3, #4]
 800a588:	210f      	movs	r1, #15
 800a58a:	187a      	adds	r2, r7, r1
 800a58c:	7812      	ldrb	r2, [r2, #0]
 800a58e:	429a      	cmp	r2, r3
 800a590:	d3ae      	bcc.n	800a4f0 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a592:	187b      	adds	r3, r7, r1
 800a594:	2200      	movs	r2, #0
 800a596:	701a      	strb	r2, [r3, #0]
 800a598:	e056      	b.n	800a648 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a59a:	240f      	movs	r4, #15
 800a59c:	193b      	adds	r3, r7, r4
 800a59e:	781a      	ldrb	r2, [r3, #0]
 800a5a0:	6878      	ldr	r0, [r7, #4]
 800a5a2:	2356      	movs	r3, #86	@ 0x56
 800a5a4:	33ff      	adds	r3, #255	@ 0xff
 800a5a6:	0019      	movs	r1, r3
 800a5a8:	0013      	movs	r3, r2
 800a5aa:	009b      	lsls	r3, r3, #2
 800a5ac:	189b      	adds	r3, r3, r2
 800a5ae:	00db      	lsls	r3, r3, #3
 800a5b0:	18c3      	adds	r3, r0, r3
 800a5b2:	185b      	adds	r3, r3, r1
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a5b8:	193b      	adds	r3, r7, r4
 800a5ba:	781a      	ldrb	r2, [r3, #0]
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	23aa      	movs	r3, #170	@ 0xaa
 800a5c0:	0059      	lsls	r1, r3, #1
 800a5c2:	0013      	movs	r3, r2
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	189b      	adds	r3, r3, r2
 800a5c8:	00db      	lsls	r3, r3, #3
 800a5ca:	18c3      	adds	r3, r0, r3
 800a5cc:	185b      	adds	r3, r3, r1
 800a5ce:	193a      	adds	r2, r7, r4
 800a5d0:	7812      	ldrb	r2, [r2, #0]
 800a5d2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a5d4:	193b      	adds	r3, r7, r4
 800a5d6:	781a      	ldrb	r2, [r3, #0]
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	2358      	movs	r3, #88	@ 0x58
 800a5dc:	33ff      	adds	r3, #255	@ 0xff
 800a5de:	0019      	movs	r1, r3
 800a5e0:	0013      	movs	r3, r2
 800a5e2:	009b      	lsls	r3, r3, #2
 800a5e4:	189b      	adds	r3, r3, r2
 800a5e6:	00db      	lsls	r3, r3, #3
 800a5e8:	18c3      	adds	r3, r0, r3
 800a5ea:	185b      	adds	r3, r3, r1
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800a5f0:	193b      	adds	r3, r7, r4
 800a5f2:	781a      	ldrb	r2, [r3, #0]
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	23b2      	movs	r3, #178	@ 0xb2
 800a5f8:	0059      	lsls	r1, r3, #1
 800a5fa:	0013      	movs	r3, r2
 800a5fc:	009b      	lsls	r3, r3, #2
 800a5fe:	189b      	adds	r3, r3, r2
 800a600:	00db      	lsls	r3, r3, #3
 800a602:	18c3      	adds	r3, r0, r3
 800a604:	185b      	adds	r3, r3, r1
 800a606:	2200      	movs	r2, #0
 800a608:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a60a:	193b      	adds	r3, r7, r4
 800a60c:	781a      	ldrb	r2, [r3, #0]
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	23b4      	movs	r3, #180	@ 0xb4
 800a612:	0059      	lsls	r1, r3, #1
 800a614:	0013      	movs	r3, r2
 800a616:	009b      	lsls	r3, r3, #2
 800a618:	189b      	adds	r3, r3, r2
 800a61a:	00db      	lsls	r3, r3, #3
 800a61c:	18c3      	adds	r3, r0, r3
 800a61e:	185b      	adds	r3, r3, r1
 800a620:	2200      	movs	r2, #0
 800a622:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a624:	193b      	adds	r3, r7, r4
 800a626:	781a      	ldrb	r2, [r3, #0]
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	23b6      	movs	r3, #182	@ 0xb6
 800a62c:	0059      	lsls	r1, r3, #1
 800a62e:	0013      	movs	r3, r2
 800a630:	009b      	lsls	r3, r3, #2
 800a632:	189b      	adds	r3, r3, r2
 800a634:	00db      	lsls	r3, r3, #3
 800a636:	18c3      	adds	r3, r0, r3
 800a638:	185b      	adds	r3, r3, r1
 800a63a:	2200      	movs	r2, #0
 800a63c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a63e:	193b      	adds	r3, r7, r4
 800a640:	781a      	ldrb	r2, [r3, #0]
 800a642:	193b      	adds	r3, r7, r4
 800a644:	3201      	adds	r2, #1
 800a646:	701a      	strb	r2, [r3, #0]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	791b      	ldrb	r3, [r3, #4]
 800a64c:	220f      	movs	r2, #15
 800a64e:	18ba      	adds	r2, r7, r2
 800a650:	7812      	ldrb	r2, [r2, #0]
 800a652:	429a      	cmp	r2, r3
 800a654:	d3a1      	bcc.n	800a59a <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6818      	ldr	r0, [r3, #0]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	466a      	mov	r2, sp
 800a65e:	7c19      	ldrb	r1, [r3, #16]
 800a660:	7011      	strb	r1, [r2, #0]
 800a662:	6859      	ldr	r1, [r3, #4]
 800a664:	689a      	ldr	r2, [r3, #8]
 800a666:	68db      	ldr	r3, [r3, #12]
 800a668:	f004 f921 	bl	800e8ae <USB_DevInit>

  hpcd->USB_Address = 0U;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2200      	movs	r2, #0
 800a670:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	4a07      	ldr	r2, [pc, #28]	@ (800a694 <HAL_PCD_Init+0x1f0>)
 800a676:	2101      	movs	r1, #1
 800a678:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	7b1b      	ldrb	r3, [r3, #12]
 800a67e:	2b01      	cmp	r3, #1
 800a680:	d103      	bne.n	800a68a <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	0018      	movs	r0, r3
 800a686:	f001 fc99 	bl	800bfbc <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	0018      	movs	r0, r3
 800a68e:	46bd      	mov	sp, r7
 800a690:	b005      	add	sp, #20
 800a692:	bd90      	pop	{r4, r7, pc}
 800a694:	00000295 	.word	0x00000295

0800a698 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b082      	sub	sp, #8
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800a6a0:	687a      	ldr	r2, [r7, #4]
 800a6a2:	23a5      	movs	r3, #165	@ 0xa5
 800a6a4:	009b      	lsls	r3, r3, #2
 800a6a6:	5cd3      	ldrb	r3, [r2, r3]
 800a6a8:	2b01      	cmp	r3, #1
 800a6aa:	d101      	bne.n	800a6b0 <HAL_PCD_Start+0x18>
 800a6ac:	2302      	movs	r3, #2
 800a6ae:	e014      	b.n	800a6da <HAL_PCD_Start+0x42>
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	23a5      	movs	r3, #165	@ 0xa5
 800a6b4:	009b      	lsls	r3, r3, #2
 800a6b6:	2101      	movs	r1, #1
 800a6b8:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	0018      	movs	r0, r3
 800a6c0:	f004 f8a8 	bl	800e814 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	0018      	movs	r0, r3
 800a6ca:	f005 ff3e 	bl	801054a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	23a5      	movs	r3, #165	@ 0xa5
 800a6d2:	009b      	lsls	r3, r3, #2
 800a6d4:	2100      	movs	r1, #0
 800a6d6:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800a6d8:	2300      	movs	r3, #0
}
 800a6da:	0018      	movs	r0, r3
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	b002      	add	sp, #8
 800a6e0:	bd80      	pop	{r7, pc}

0800a6e2 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 800a6e2:	b580      	push	{r7, lr}
 800a6e4:	b082      	sub	sp, #8
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800a6ea:	687a      	ldr	r2, [r7, #4]
 800a6ec:	23a5      	movs	r3, #165	@ 0xa5
 800a6ee:	009b      	lsls	r3, r3, #2
 800a6f0:	5cd3      	ldrb	r3, [r2, r3]
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	d101      	bne.n	800a6fa <HAL_PCD_Stop+0x18>
 800a6f6:	2302      	movs	r3, #2
 800a6f8:	e014      	b.n	800a724 <HAL_PCD_Stop+0x42>
 800a6fa:	687a      	ldr	r2, [r7, #4]
 800a6fc:	23a5      	movs	r3, #165	@ 0xa5
 800a6fe:	009b      	lsls	r3, r3, #2
 800a700:	2101      	movs	r1, #1
 800a702:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_DISABLE(hpcd);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	0018      	movs	r0, r3
 800a70a:	f004 f897 	bl	800e83c <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	0018      	movs	r0, r3
 800a714:	f005 ff2a 	bl	801056c <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 800a718:	687a      	ldr	r2, [r7, #4]
 800a71a:	23a5      	movs	r3, #165	@ 0xa5
 800a71c:	009b      	lsls	r3, r3, #2
 800a71e:	2100      	movs	r1, #0
 800a720:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800a722:	2300      	movs	r3, #0
}
 800a724:	0018      	movs	r0, r3
 800a726:	46bd      	mov	sp, r7
 800a728:	b002      	add	sp, #8
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	0018      	movs	r0, r3
 800a73a:	f005 ff29 	bl	8010590 <USB_ReadInterrupts>
 800a73e:	0003      	movs	r3, r0
 800a740:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 800a742:	4a7c      	ldr	r2, [pc, #496]	@ (800a934 <HAL_PCD_IRQHandler+0x208>)
 800a744:	23a0      	movs	r3, #160	@ 0xa0
 800a746:	58d3      	ldr	r3, [r2, r3]
 800a748:	2204      	movs	r2, #4
 800a74a:	4013      	ands	r3, r2
 800a74c:	d100      	bne.n	800a750 <HAL_PCD_IRQHandler+0x24>
 800a74e:	e0ed      	b.n	800a92c <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800a750:	68fa      	ldr	r2, [r7, #12]
 800a752:	2380      	movs	r3, #128	@ 0x80
 800a754:	021b      	lsls	r3, r3, #8
 800a756:	4013      	ands	r3, r2
 800a758:	d004      	beq.n	800a764 <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	0018      	movs	r0, r3
 800a75e:	f000 fbb9 	bl	800aed4 <PCD_EP_ISR_Handler>

    return;
 800a762:	e0e4      	b.n	800a92e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800a764:	68fa      	ldr	r2, [r7, #12]
 800a766:	2380      	movs	r3, #128	@ 0x80
 800a768:	00db      	lsls	r3, r3, #3
 800a76a:	4013      	ands	r3, r2
 800a76c:	d011      	beq.n	800a792 <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	496f      	ldr	r1, [pc, #444]	@ (800a938 <HAL_PCD_IRQHandler+0x20c>)
 800a77a:	400a      	ands	r2, r1
 800a77c:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	0018      	movs	r0, r3
 800a782:	f011 fae7 	bl	801bd54 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2100      	movs	r1, #0
 800a78a:	0018      	movs	r0, r3
 800a78c:	f000 f8fc 	bl	800a988 <HAL_PCD_SetAddress>

    return;
 800a790:	e0cd      	b.n	800a92e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800a792:	68fa      	ldr	r2, [r7, #12]
 800a794:	2380      	movs	r3, #128	@ 0x80
 800a796:	01db      	lsls	r3, r3, #7
 800a798:	4013      	ands	r3, r2
 800a79a:	d008      	beq.n	800a7ae <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4965      	ldr	r1, [pc, #404]	@ (800a93c <HAL_PCD_IRQHandler+0x210>)
 800a7a8:	400a      	ands	r2, r1
 800a7aa:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800a7ac:	e0bf      	b.n	800a92e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800a7ae:	68fa      	ldr	r2, [r7, #12]
 800a7b0:	2380      	movs	r3, #128	@ 0x80
 800a7b2:	019b      	lsls	r3, r3, #6
 800a7b4:	4013      	ands	r3, r2
 800a7b6:	d008      	beq.n	800a7ca <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	495f      	ldr	r1, [pc, #380]	@ (800a940 <HAL_PCD_IRQHandler+0x214>)
 800a7c4:	400a      	ands	r2, r1
 800a7c6:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800a7c8:	e0b1      	b.n	800a92e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800a7ca:	68fa      	ldr	r2, [r7, #12]
 800a7cc:	2380      	movs	r3, #128	@ 0x80
 800a7ce:	015b      	lsls	r3, r3, #5
 800a7d0:	4013      	ands	r3, r2
 800a7d2:	d02c      	beq.n	800a82e <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	2104      	movs	r1, #4
 800a7e0:	438a      	bics	r2, r1
 800a7e2:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	2108      	movs	r1, #8
 800a7f0:	438a      	bics	r2, r1
 800a7f2:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800a7f4:	687a      	ldr	r2, [r7, #4]
 800a7f6:	23b3      	movs	r3, #179	@ 0xb3
 800a7f8:	009b      	lsls	r3, r3, #2
 800a7fa:	5cd3      	ldrb	r3, [r2, r3]
 800a7fc:	2b01      	cmp	r3, #1
 800a7fe:	d109      	bne.n	800a814 <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 800a800:	687a      	ldr	r2, [r7, #4]
 800a802:	23b3      	movs	r3, #179	@ 0xb3
 800a804:	009b      	lsls	r3, r3, #2
 800a806:	2100      	movs	r1, #0
 800a808:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2100      	movs	r1, #0
 800a80e:	0018      	movs	r0, r3
 800a810:	f001 fbf6 	bl	800c000 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	0018      	movs	r0, r3
 800a818:	f000 f8ae 	bl	800a978 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4947      	ldr	r1, [pc, #284]	@ (800a944 <HAL_PCD_IRQHandler+0x218>)
 800a828:	400a      	ands	r2, r1
 800a82a:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800a82c:	e07f      	b.n	800a92e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800a82e:	68fa      	ldr	r2, [r7, #12]
 800a830:	2380      	movs	r3, #128	@ 0x80
 800a832:	011b      	lsls	r3, r3, #4
 800a834:	4013      	ands	r3, r2
 800a836:	d01c      	beq.n	800a872 <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	2108      	movs	r1, #8
 800a844:	430a      	orrs	r2, r1
 800a846:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	493d      	ldr	r1, [pc, #244]	@ (800a948 <HAL_PCD_IRQHandler+0x21c>)
 800a854:	400a      	ands	r2, r1
 800a856:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	2104      	movs	r1, #4
 800a864:	430a      	orrs	r2, r1
 800a866:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	0018      	movs	r0, r3
 800a86c:	f000 f87c 	bl	800a968 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800a870:	e05d      	b.n	800a92e <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	2280      	movs	r2, #128	@ 0x80
 800a876:	4013      	ands	r3, r2
 800a878:	d038      	beq.n	800a8ec <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4931      	ldr	r1, [pc, #196]	@ (800a94c <HAL_PCD_IRQHandler+0x220>)
 800a886:	400a      	ands	r2, r1
 800a888:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800a88a:	687a      	ldr	r2, [r7, #4]
 800a88c:	23b3      	movs	r3, #179	@ 0xb3
 800a88e:	009b      	lsls	r3, r3, #2
 800a890:	5cd3      	ldrb	r3, [r2, r3]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d125      	bne.n	800a8e2 <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	2104      	movs	r1, #4
 800a8a2:	430a      	orrs	r2, r1
 800a8a4:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	2108      	movs	r1, #8
 800a8b2:	430a      	orrs	r2, r1
 800a8b4:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800a8b6:	687a      	ldr	r2, [r7, #4]
 800a8b8:	23b3      	movs	r3, #179	@ 0xb3
 800a8ba:	009b      	lsls	r3, r3, #2
 800a8bc:	2101      	movs	r1, #1
 800a8be:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8c6:	089b      	lsrs	r3, r3, #2
 800a8c8:	223c      	movs	r2, #60	@ 0x3c
 800a8ca:	4013      	ands	r3, r2
 800a8cc:	0019      	movs	r1, r3
 800a8ce:	687a      	ldr	r2, [r7, #4]
 800a8d0:	23b4      	movs	r3, #180	@ 0xb4
 800a8d2:	009b      	lsls	r3, r3, #2
 800a8d4:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2101      	movs	r1, #1
 800a8da:	0018      	movs	r0, r3
 800a8dc:	f001 fb90 	bl	800c000 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800a8e0:	e025      	b.n	800a92e <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	0018      	movs	r0, r3
 800a8e6:	f000 f83f 	bl	800a968 <HAL_PCD_SuspendCallback>
    return;
 800a8ea:	e020      	b.n	800a92e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800a8ec:	68fa      	ldr	r2, [r7, #12]
 800a8ee:	2380      	movs	r3, #128	@ 0x80
 800a8f0:	009b      	lsls	r3, r3, #2
 800a8f2:	4013      	ands	r3, r2
 800a8f4:	d00c      	beq.n	800a910 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4913      	ldr	r1, [pc, #76]	@ (800a950 <HAL_PCD_IRQHandler+0x224>)
 800a902:	400a      	ands	r2, r1
 800a904:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	0018      	movs	r0, r3
 800a90a:	f000 f825 	bl	800a958 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800a90e:	e00e      	b.n	800a92e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800a910:	68fa      	ldr	r2, [r7, #12]
 800a912:	2380      	movs	r3, #128	@ 0x80
 800a914:	005b      	lsls	r3, r3, #1
 800a916:	4013      	ands	r3, r2
 800a918:	d009      	beq.n	800a92e <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	490b      	ldr	r1, [pc, #44]	@ (800a954 <HAL_PCD_IRQHandler+0x228>)
 800a926:	400a      	ands	r2, r1
 800a928:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800a92a:	e000      	b.n	800a92e <HAL_PCD_IRQHandler+0x202>
    return;
 800a92c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800a92e:	46bd      	mov	sp, r7
 800a930:	b004      	add	sp, #16
 800a932:	bd80      	pop	{r7, pc}
 800a934:	40010000 	.word	0x40010000
 800a938:	0000fbff 	.word	0x0000fbff
 800a93c:	0000bfff 	.word	0x0000bfff
 800a940:	0000dfff 	.word	0x0000dfff
 800a944:	0000efff 	.word	0x0000efff
 800a948:	0000f7ff 	.word	0x0000f7ff
 800a94c:	0000ff7f 	.word	0x0000ff7f
 800a950:	0000fdff 	.word	0x0000fdff
 800a954:	0000feff 	.word	0x0000feff

0800a958 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b082      	sub	sp, #8
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 800a960:	46c0      	nop			@ (mov r8, r8)
 800a962:	46bd      	mov	sp, r7
 800a964:	b002      	add	sp, #8
 800a966:	bd80      	pop	{r7, pc}

0800a968 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b082      	sub	sp, #8
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 800a970:	46c0      	nop			@ (mov r8, r8)
 800a972:	46bd      	mov	sp, r7
 800a974:	b002      	add	sp, #8
 800a976:	bd80      	pop	{r7, pc}

0800a978 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b082      	sub	sp, #8
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 800a980:	46c0      	nop			@ (mov r8, r8)
 800a982:	46bd      	mov	sp, r7
 800a984:	b002      	add	sp, #8
 800a986:	bd80      	pop	{r7, pc}

0800a988 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b082      	sub	sp, #8
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
 800a990:	000a      	movs	r2, r1
 800a992:	1cfb      	adds	r3, r7, #3
 800a994:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 800a996:	687a      	ldr	r2, [r7, #4]
 800a998:	23a5      	movs	r3, #165	@ 0xa5
 800a99a:	009b      	lsls	r3, r3, #2
 800a99c:	5cd3      	ldrb	r3, [r2, r3]
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	d101      	bne.n	800a9a6 <HAL_PCD_SetAddress+0x1e>
 800a9a2:	2302      	movs	r3, #2
 800a9a4:	e016      	b.n	800a9d4 <HAL_PCD_SetAddress+0x4c>
 800a9a6:	687a      	ldr	r2, [r7, #4]
 800a9a8:	23a5      	movs	r3, #165	@ 0xa5
 800a9aa:	009b      	lsls	r3, r3, #2
 800a9ac:	2101      	movs	r1, #1
 800a9ae:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	1cfa      	adds	r2, r7, #3
 800a9b4:	7812      	ldrb	r2, [r2, #0]
 800a9b6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681a      	ldr	r2, [r3, #0]
 800a9bc:	1cfb      	adds	r3, r7, #3
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	0019      	movs	r1, r3
 800a9c2:	0010      	movs	r0, r2
 800a9c4:	f005 fdae 	bl	8010524 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a9c8:	687a      	ldr	r2, [r7, #4]
 800a9ca:	23a5      	movs	r3, #165	@ 0xa5
 800a9cc:	009b      	lsls	r3, r3, #2
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800a9d2:	2300      	movs	r3, #0
}
 800a9d4:	0018      	movs	r0, r3
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	b002      	add	sp, #8
 800a9da:	bd80      	pop	{r7, pc}

0800a9dc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a9dc:	b590      	push	{r4, r7, lr}
 800a9de:	b085      	sub	sp, #20
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	000c      	movs	r4, r1
 800a9e6:	0010      	movs	r0, r2
 800a9e8:	0019      	movs	r1, r3
 800a9ea:	1cfb      	adds	r3, r7, #3
 800a9ec:	1c22      	adds	r2, r4, #0
 800a9ee:	701a      	strb	r2, [r3, #0]
 800a9f0:	003b      	movs	r3, r7
 800a9f2:	1c02      	adds	r2, r0, #0
 800a9f4:	801a      	strh	r2, [r3, #0]
 800a9f6:	1cbb      	adds	r3, r7, #2
 800a9f8:	1c0a      	adds	r2, r1, #0
 800a9fa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 800a9fc:	230b      	movs	r3, #11
 800a9fe:	18fb      	adds	r3, r7, r3
 800aa00:	2200      	movs	r2, #0
 800aa02:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800aa04:	1cfb      	adds	r3, r7, #3
 800aa06:	781b      	ldrb	r3, [r3, #0]
 800aa08:	b25b      	sxtb	r3, r3
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	da10      	bge.n	800aa30 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800aa0e:	1cfb      	adds	r3, r7, #3
 800aa10:	781b      	ldrb	r3, [r3, #0]
 800aa12:	2207      	movs	r2, #7
 800aa14:	401a      	ands	r2, r3
 800aa16:	0013      	movs	r3, r2
 800aa18:	009b      	lsls	r3, r3, #2
 800aa1a:	189b      	adds	r3, r3, r2
 800aa1c:	00db      	lsls	r3, r3, #3
 800aa1e:	3310      	adds	r3, #16
 800aa20:	687a      	ldr	r2, [r7, #4]
 800aa22:	18d3      	adds	r3, r2, r3
 800aa24:	3304      	adds	r3, #4
 800aa26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	2201      	movs	r2, #1
 800aa2c:	705a      	strb	r2, [r3, #1]
 800aa2e:	e010      	b.n	800aa52 <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aa30:	1cfb      	adds	r3, r7, #3
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	2207      	movs	r2, #7
 800aa36:	401a      	ands	r2, r3
 800aa38:	0013      	movs	r3, r2
 800aa3a:	009b      	lsls	r3, r3, #2
 800aa3c:	189b      	adds	r3, r3, r2
 800aa3e:	00db      	lsls	r3, r3, #3
 800aa40:	3351      	adds	r3, #81	@ 0x51
 800aa42:	33ff      	adds	r3, #255	@ 0xff
 800aa44:	687a      	ldr	r2, [r7, #4]
 800aa46:	18d3      	adds	r3, r2, r3
 800aa48:	3304      	adds	r3, #4
 800aa4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800aa52:	1cfb      	adds	r3, r7, #3
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	2207      	movs	r2, #7
 800aa58:	4013      	ands	r3, r2
 800aa5a:	b2da      	uxtb	r2, r3
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800aa60:	003b      	movs	r3, r7
 800aa62:	881a      	ldrh	r2, [r3, #0]
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	1cba      	adds	r2, r7, #2
 800aa6c:	7812      	ldrb	r2, [r2, #0]
 800aa6e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800aa70:	1cbb      	adds	r3, r7, #2
 800aa72:	781b      	ldrb	r3, [r3, #0]
 800aa74:	2b02      	cmp	r3, #2
 800aa76:	d102      	bne.n	800aa7e <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	23a5      	movs	r3, #165	@ 0xa5
 800aa82:	009b      	lsls	r3, r3, #2
 800aa84:	5cd3      	ldrb	r3, [r2, r3]
 800aa86:	2b01      	cmp	r3, #1
 800aa88:	d101      	bne.n	800aa8e <HAL_PCD_EP_Open+0xb2>
 800aa8a:	2302      	movs	r3, #2
 800aa8c:	e013      	b.n	800aab6 <HAL_PCD_EP_Open+0xda>
 800aa8e:	687a      	ldr	r2, [r7, #4]
 800aa90:	23a5      	movs	r3, #165	@ 0xa5
 800aa92:	009b      	lsls	r3, r3, #2
 800aa94:	2101      	movs	r1, #1
 800aa96:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	0011      	movs	r1, r2
 800aaa0:	0018      	movs	r0, r3
 800aaa2:	f003 ff43 	bl	800e92c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800aaa6:	687a      	ldr	r2, [r7, #4]
 800aaa8:	23a5      	movs	r3, #165	@ 0xa5
 800aaaa:	009b      	lsls	r3, r3, #2
 800aaac:	2100      	movs	r1, #0
 800aaae:	54d1      	strb	r1, [r2, r3]

  return ret;
 800aab0:	230b      	movs	r3, #11
 800aab2:	18fb      	adds	r3, r7, r3
 800aab4:	781b      	ldrb	r3, [r3, #0]
}
 800aab6:	0018      	movs	r0, r3
 800aab8:	46bd      	mov	sp, r7
 800aaba:	b005      	add	sp, #20
 800aabc:	bd90      	pop	{r4, r7, pc}

0800aabe <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800aabe:	b580      	push	{r7, lr}
 800aac0:	b084      	sub	sp, #16
 800aac2:	af00      	add	r7, sp, #0
 800aac4:	6078      	str	r0, [r7, #4]
 800aac6:	000a      	movs	r2, r1
 800aac8:	1cfb      	adds	r3, r7, #3
 800aaca:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800aacc:	1cfb      	adds	r3, r7, #3
 800aace:	781b      	ldrb	r3, [r3, #0]
 800aad0:	b25b      	sxtb	r3, r3
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	da10      	bge.n	800aaf8 <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800aad6:	1cfb      	adds	r3, r7, #3
 800aad8:	781b      	ldrb	r3, [r3, #0]
 800aada:	2207      	movs	r2, #7
 800aadc:	401a      	ands	r2, r3
 800aade:	0013      	movs	r3, r2
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	189b      	adds	r3, r3, r2
 800aae4:	00db      	lsls	r3, r3, #3
 800aae6:	3310      	adds	r3, #16
 800aae8:	687a      	ldr	r2, [r7, #4]
 800aaea:	18d3      	adds	r3, r2, r3
 800aaec:	3304      	adds	r3, #4
 800aaee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	2201      	movs	r2, #1
 800aaf4:	705a      	strb	r2, [r3, #1]
 800aaf6:	e010      	b.n	800ab1a <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aaf8:	1cfb      	adds	r3, r7, #3
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	2207      	movs	r2, #7
 800aafe:	401a      	ands	r2, r3
 800ab00:	0013      	movs	r3, r2
 800ab02:	009b      	lsls	r3, r3, #2
 800ab04:	189b      	adds	r3, r3, r2
 800ab06:	00db      	lsls	r3, r3, #3
 800ab08:	3351      	adds	r3, #81	@ 0x51
 800ab0a:	33ff      	adds	r3, #255	@ 0xff
 800ab0c:	687a      	ldr	r2, [r7, #4]
 800ab0e:	18d3      	adds	r3, r2, r3
 800ab10:	3304      	adds	r3, #4
 800ab12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2200      	movs	r2, #0
 800ab18:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800ab1a:	1cfb      	adds	r3, r7, #3
 800ab1c:	781b      	ldrb	r3, [r3, #0]
 800ab1e:	2207      	movs	r2, #7
 800ab20:	4013      	ands	r3, r2
 800ab22:	b2da      	uxtb	r2, r3
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ab28:	687a      	ldr	r2, [r7, #4]
 800ab2a:	23a5      	movs	r3, #165	@ 0xa5
 800ab2c:	009b      	lsls	r3, r3, #2
 800ab2e:	5cd3      	ldrb	r3, [r2, r3]
 800ab30:	2b01      	cmp	r3, #1
 800ab32:	d101      	bne.n	800ab38 <HAL_PCD_EP_Close+0x7a>
 800ab34:	2302      	movs	r3, #2
 800ab36:	e011      	b.n	800ab5c <HAL_PCD_EP_Close+0x9e>
 800ab38:	687a      	ldr	r2, [r7, #4]
 800ab3a:	23a5      	movs	r3, #165	@ 0xa5
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	2101      	movs	r1, #1
 800ab40:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	68fa      	ldr	r2, [r7, #12]
 800ab48:	0011      	movs	r1, r2
 800ab4a:	0018      	movs	r0, r3
 800ab4c:	f004 fa22 	bl	800ef94 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ab50:	687a      	ldr	r2, [r7, #4]
 800ab52:	23a5      	movs	r3, #165	@ 0xa5
 800ab54:	009b      	lsls	r3, r3, #2
 800ab56:	2100      	movs	r1, #0
 800ab58:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 800ab5a:	2300      	movs	r3, #0
}
 800ab5c:	0018      	movs	r0, r3
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	b004      	add	sp, #16
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b086      	sub	sp, #24
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	60f8      	str	r0, [r7, #12]
 800ab6c:	607a      	str	r2, [r7, #4]
 800ab6e:	603b      	str	r3, [r7, #0]
 800ab70:	200b      	movs	r0, #11
 800ab72:	183b      	adds	r3, r7, r0
 800ab74:	1c0a      	adds	r2, r1, #0
 800ab76:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ab78:	0001      	movs	r1, r0
 800ab7a:	187b      	adds	r3, r7, r1
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	2207      	movs	r2, #7
 800ab80:	401a      	ands	r2, r3
 800ab82:	0013      	movs	r3, r2
 800ab84:	009b      	lsls	r3, r3, #2
 800ab86:	189b      	adds	r3, r3, r2
 800ab88:	00db      	lsls	r3, r3, #3
 800ab8a:	3351      	adds	r3, #81	@ 0x51
 800ab8c:	33ff      	adds	r3, #255	@ 0xff
 800ab8e:	68fa      	ldr	r2, [r7, #12]
 800ab90:	18d3      	adds	r3, r2, r3
 800ab92:	3304      	adds	r3, #4
 800ab94:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	687a      	ldr	r2, [r7, #4]
 800ab9a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	683a      	ldr	r2, [r7, #0]
 800aba0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800aba2:	697b      	ldr	r3, [r7, #20]
 800aba4:	2200      	movs	r2, #0
 800aba6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	2200      	movs	r2, #0
 800abac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800abae:	187b      	adds	r3, r7, r1
 800abb0:	781b      	ldrb	r3, [r3, #0]
 800abb2:	2207      	movs	r2, #7
 800abb4:	4013      	ands	r3, r2
 800abb6:	b2da      	uxtb	r2, r3
 800abb8:	697b      	ldr	r3, [r7, #20]
 800abba:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	697a      	ldr	r2, [r7, #20]
 800abc2:	0011      	movs	r1, r2
 800abc4:	0018      	movs	r0, r3
 800abc6:	f004 fb4b 	bl	800f260 <USB_EPStartXfer>

  return HAL_OK;
 800abca:	2300      	movs	r3, #0
}
 800abcc:	0018      	movs	r0, r3
 800abce:	46bd      	mov	sp, r7
 800abd0:	b006      	add	sp, #24
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b082      	sub	sp, #8
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
 800abdc:	000a      	movs	r2, r1
 800abde:	1cfb      	adds	r3, r7, #3
 800abe0:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800abe2:	1cfb      	adds	r3, r7, #3
 800abe4:	781b      	ldrb	r3, [r3, #0]
 800abe6:	2207      	movs	r2, #7
 800abe8:	401a      	ands	r2, r3
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	23b8      	movs	r3, #184	@ 0xb8
 800abee:	0059      	lsls	r1, r3, #1
 800abf0:	0013      	movs	r3, r2
 800abf2:	009b      	lsls	r3, r3, #2
 800abf4:	189b      	adds	r3, r3, r2
 800abf6:	00db      	lsls	r3, r3, #3
 800abf8:	18c3      	adds	r3, r0, r3
 800abfa:	185b      	adds	r3, r3, r1
 800abfc:	681b      	ldr	r3, [r3, #0]
}
 800abfe:	0018      	movs	r0, r3
 800ac00:	46bd      	mov	sp, r7
 800ac02:	b002      	add	sp, #8
 800ac04:	bd80      	pop	{r7, pc}

0800ac06 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ac06:	b580      	push	{r7, lr}
 800ac08:	b086      	sub	sp, #24
 800ac0a:	af00      	add	r7, sp, #0
 800ac0c:	60f8      	str	r0, [r7, #12]
 800ac0e:	607a      	str	r2, [r7, #4]
 800ac10:	603b      	str	r3, [r7, #0]
 800ac12:	200b      	movs	r0, #11
 800ac14:	183b      	adds	r3, r7, r0
 800ac16:	1c0a      	adds	r2, r1, #0
 800ac18:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ac1a:	183b      	adds	r3, r7, r0
 800ac1c:	781b      	ldrb	r3, [r3, #0]
 800ac1e:	2207      	movs	r2, #7
 800ac20:	401a      	ands	r2, r3
 800ac22:	0013      	movs	r3, r2
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	189b      	adds	r3, r3, r2
 800ac28:	00db      	lsls	r3, r3, #3
 800ac2a:	3310      	adds	r3, #16
 800ac2c:	68fa      	ldr	r2, [r7, #12]
 800ac2e:	18d3      	adds	r3, r2, r3
 800ac30:	3304      	adds	r3, #4
 800ac32:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ac34:	697b      	ldr	r3, [r7, #20]
 800ac36:	687a      	ldr	r2, [r7, #4]
 800ac38:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	683a      	ldr	r2, [r7, #0]
 800ac3e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	2224      	movs	r2, #36	@ 0x24
 800ac44:	2101      	movs	r1, #1
 800ac46:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	683a      	ldr	r2, [r7, #0]
 800ac4c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	2200      	movs	r2, #0
 800ac52:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800ac54:	697b      	ldr	r3, [r7, #20]
 800ac56:	2201      	movs	r2, #1
 800ac58:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ac5a:	183b      	adds	r3, r7, r0
 800ac5c:	781b      	ldrb	r3, [r3, #0]
 800ac5e:	2207      	movs	r2, #7
 800ac60:	4013      	ands	r3, r2
 800ac62:	b2da      	uxtb	r2, r3
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	697a      	ldr	r2, [r7, #20]
 800ac6e:	0011      	movs	r1, r2
 800ac70:	0018      	movs	r0, r3
 800ac72:	f004 faf5 	bl	800f260 <USB_EPStartXfer>

  return HAL_OK;
 800ac76:	2300      	movs	r3, #0
}
 800ac78:	0018      	movs	r0, r3
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	b006      	add	sp, #24
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b084      	sub	sp, #16
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
 800ac88:	000a      	movs	r2, r1
 800ac8a:	1cfb      	adds	r3, r7, #3
 800ac8c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ac8e:	1cfb      	adds	r3, r7, #3
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	2207      	movs	r2, #7
 800ac94:	4013      	ands	r3, r2
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	7912      	ldrb	r2, [r2, #4]
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d901      	bls.n	800aca2 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 800ac9e:	2301      	movs	r3, #1
 800aca0:	e048      	b.n	800ad34 <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800aca2:	1cfb      	adds	r3, r7, #3
 800aca4:	781b      	ldrb	r3, [r3, #0]
 800aca6:	b25b      	sxtb	r3, r3
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	da10      	bge.n	800acce <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800acac:	1cfb      	adds	r3, r7, #3
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	2207      	movs	r2, #7
 800acb2:	401a      	ands	r2, r3
 800acb4:	0013      	movs	r3, r2
 800acb6:	009b      	lsls	r3, r3, #2
 800acb8:	189b      	adds	r3, r3, r2
 800acba:	00db      	lsls	r3, r3, #3
 800acbc:	3310      	adds	r3, #16
 800acbe:	687a      	ldr	r2, [r7, #4]
 800acc0:	18d3      	adds	r3, r2, r3
 800acc2:	3304      	adds	r3, #4
 800acc4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	2201      	movs	r2, #1
 800acca:	705a      	strb	r2, [r3, #1]
 800accc:	e00e      	b.n	800acec <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800acce:	1cfb      	adds	r3, r7, #3
 800acd0:	781a      	ldrb	r2, [r3, #0]
 800acd2:	0013      	movs	r3, r2
 800acd4:	009b      	lsls	r3, r3, #2
 800acd6:	189b      	adds	r3, r3, r2
 800acd8:	00db      	lsls	r3, r3, #3
 800acda:	3351      	adds	r3, #81	@ 0x51
 800acdc:	33ff      	adds	r3, #255	@ 0xff
 800acde:	687a      	ldr	r2, [r7, #4]
 800ace0:	18d3      	adds	r3, r2, r3
 800ace2:	3304      	adds	r3, #4
 800ace4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2201      	movs	r2, #1
 800acf0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800acf2:	1cfb      	adds	r3, r7, #3
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	2207      	movs	r2, #7
 800acf8:	4013      	ands	r3, r2
 800acfa:	b2da      	uxtb	r2, r3
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	23a5      	movs	r3, #165	@ 0xa5
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	5cd3      	ldrb	r3, [r2, r3]
 800ad08:	2b01      	cmp	r3, #1
 800ad0a:	d101      	bne.n	800ad10 <HAL_PCD_EP_SetStall+0x90>
 800ad0c:	2302      	movs	r3, #2
 800ad0e:	e011      	b.n	800ad34 <HAL_PCD_EP_SetStall+0xb4>
 800ad10:	687a      	ldr	r2, [r7, #4]
 800ad12:	23a5      	movs	r3, #165	@ 0xa5
 800ad14:	009b      	lsls	r3, r3, #2
 800ad16:	2101      	movs	r1, #1
 800ad18:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	68fa      	ldr	r2, [r7, #12]
 800ad20:	0011      	movs	r1, r2
 800ad22:	0018      	movs	r0, r3
 800ad24:	f005 fab2 	bl	801028c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800ad28:	687a      	ldr	r2, [r7, #4]
 800ad2a:	23a5      	movs	r3, #165	@ 0xa5
 800ad2c:	009b      	lsls	r3, r3, #2
 800ad2e:	2100      	movs	r1, #0
 800ad30:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800ad32:	2300      	movs	r3, #0
}
 800ad34:	0018      	movs	r0, r3
 800ad36:	46bd      	mov	sp, r7
 800ad38:	b004      	add	sp, #16
 800ad3a:	bd80      	pop	{r7, pc}

0800ad3c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b084      	sub	sp, #16
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	000a      	movs	r2, r1
 800ad46:	1cfb      	adds	r3, r7, #3
 800ad48:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800ad4a:	1cfb      	adds	r3, r7, #3
 800ad4c:	781b      	ldrb	r3, [r3, #0]
 800ad4e:	220f      	movs	r2, #15
 800ad50:	4013      	ands	r3, r2
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	7912      	ldrb	r2, [r2, #4]
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d901      	bls.n	800ad5e <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	e04a      	b.n	800adf4 <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ad5e:	1cfb      	adds	r3, r7, #3
 800ad60:	781b      	ldrb	r3, [r3, #0]
 800ad62:	b25b      	sxtb	r3, r3
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	da10      	bge.n	800ad8a <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad68:	1cfb      	adds	r3, r7, #3
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	2207      	movs	r2, #7
 800ad6e:	401a      	ands	r2, r3
 800ad70:	0013      	movs	r3, r2
 800ad72:	009b      	lsls	r3, r3, #2
 800ad74:	189b      	adds	r3, r3, r2
 800ad76:	00db      	lsls	r3, r3, #3
 800ad78:	3310      	adds	r3, #16
 800ad7a:	687a      	ldr	r2, [r7, #4]
 800ad7c:	18d3      	adds	r3, r2, r3
 800ad7e:	3304      	adds	r3, #4
 800ad80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	2201      	movs	r2, #1
 800ad86:	705a      	strb	r2, [r3, #1]
 800ad88:	e010      	b.n	800adac <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ad8a:	1cfb      	adds	r3, r7, #3
 800ad8c:	781b      	ldrb	r3, [r3, #0]
 800ad8e:	2207      	movs	r2, #7
 800ad90:	401a      	ands	r2, r3
 800ad92:	0013      	movs	r3, r2
 800ad94:	009b      	lsls	r3, r3, #2
 800ad96:	189b      	adds	r3, r3, r2
 800ad98:	00db      	lsls	r3, r3, #3
 800ad9a:	3351      	adds	r3, #81	@ 0x51
 800ad9c:	33ff      	adds	r3, #255	@ 0xff
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	18d3      	adds	r3, r2, r3
 800ada2:	3304      	adds	r3, #4
 800ada4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2200      	movs	r2, #0
 800adaa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2200      	movs	r2, #0
 800adb0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800adb2:	1cfb      	adds	r3, r7, #3
 800adb4:	781b      	ldrb	r3, [r3, #0]
 800adb6:	2207      	movs	r2, #7
 800adb8:	4013      	ands	r3, r2
 800adba:	b2da      	uxtb	r2, r3
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800adc0:	687a      	ldr	r2, [r7, #4]
 800adc2:	23a5      	movs	r3, #165	@ 0xa5
 800adc4:	009b      	lsls	r3, r3, #2
 800adc6:	5cd3      	ldrb	r3, [r2, r3]
 800adc8:	2b01      	cmp	r3, #1
 800adca:	d101      	bne.n	800add0 <HAL_PCD_EP_ClrStall+0x94>
 800adcc:	2302      	movs	r3, #2
 800adce:	e011      	b.n	800adf4 <HAL_PCD_EP_ClrStall+0xb8>
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	23a5      	movs	r3, #165	@ 0xa5
 800add4:	009b      	lsls	r3, r3, #2
 800add6:	2101      	movs	r1, #1
 800add8:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	68fa      	ldr	r2, [r7, #12]
 800ade0:	0011      	movs	r1, r2
 800ade2:	0018      	movs	r0, r3
 800ade4:	f005 fa94 	bl	8010310 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800ade8:	687a      	ldr	r2, [r7, #4]
 800adea:	23a5      	movs	r3, #165	@ 0xa5
 800adec:	009b      	lsls	r3, r3, #2
 800adee:	2100      	movs	r1, #0
 800adf0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800adf2:	2300      	movs	r3, #0
}
 800adf4:	0018      	movs	r0, r3
 800adf6:	46bd      	mov	sp, r7
 800adf8:	b004      	add	sp, #16
 800adfa:	bd80      	pop	{r7, pc}

0800adfc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800adfc:	b5b0      	push	{r4, r5, r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	000a      	movs	r2, r1
 800ae06:	1cfb      	adds	r3, r7, #3
 800ae08:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800ae0a:	1cfb      	adds	r3, r7, #3
 800ae0c:	781b      	ldrb	r3, [r3, #0]
 800ae0e:	b25b      	sxtb	r3, r3
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	da0d      	bge.n	800ae30 <HAL_PCD_EP_Abort+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae14:	1cfb      	adds	r3, r7, #3
 800ae16:	781b      	ldrb	r3, [r3, #0]
 800ae18:	2207      	movs	r2, #7
 800ae1a:	401a      	ands	r2, r3
 800ae1c:	0013      	movs	r3, r2
 800ae1e:	009b      	lsls	r3, r3, #2
 800ae20:	189b      	adds	r3, r3, r2
 800ae22:	00db      	lsls	r3, r3, #3
 800ae24:	3310      	adds	r3, #16
 800ae26:	687a      	ldr	r2, [r7, #4]
 800ae28:	18d3      	adds	r3, r2, r3
 800ae2a:	3304      	adds	r3, #4
 800ae2c:	60fb      	str	r3, [r7, #12]
 800ae2e:	e00d      	b.n	800ae4c <HAL_PCD_EP_Abort+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ae30:	1cfb      	adds	r3, r7, #3
 800ae32:	781b      	ldrb	r3, [r3, #0]
 800ae34:	2207      	movs	r2, #7
 800ae36:	401a      	ands	r2, r3
 800ae38:	0013      	movs	r3, r2
 800ae3a:	009b      	lsls	r3, r3, #2
 800ae3c:	189b      	adds	r3, r3, r2
 800ae3e:	00db      	lsls	r3, r3, #3
 800ae40:	3351      	adds	r3, #81	@ 0x51
 800ae42:	33ff      	adds	r3, #255	@ 0xff
 800ae44:	687a      	ldr	r2, [r7, #4]
 800ae46:	18d3      	adds	r3, r2, r3
 800ae48:	3304      	adds	r3, #4
 800ae4a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	250b      	movs	r5, #11
 800ae52:	197c      	adds	r4, r7, r5
 800ae54:	68fa      	ldr	r2, [r7, #12]
 800ae56:	0011      	movs	r1, r2
 800ae58:	0018      	movs	r0, r3
 800ae5a:	f005 faeb 	bl	8010434 <USB_EPStopXfer>
 800ae5e:	0003      	movs	r3, r0
 800ae60:	7023      	strb	r3, [r4, #0]

  return ret;
 800ae62:	197b      	adds	r3, r7, r5
 800ae64:	781b      	ldrb	r3, [r3, #0]
}
 800ae66:	0018      	movs	r0, r3
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	b004      	add	sp, #16
 800ae6c:	bdb0      	pop	{r4, r5, r7, pc}

0800ae6e <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ae6e:	b580      	push	{r7, lr}
 800ae70:	b082      	sub	sp, #8
 800ae72:	af00      	add	r7, sp, #0
 800ae74:	6078      	str	r0, [r7, #4]
 800ae76:	000a      	movs	r2, r1
 800ae78:	1cfb      	adds	r3, r7, #3
 800ae7a:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 800ae7c:	687a      	ldr	r2, [r7, #4]
 800ae7e:	23a5      	movs	r3, #165	@ 0xa5
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	5cd3      	ldrb	r3, [r2, r3]
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	d101      	bne.n	800ae8c <HAL_PCD_EP_Flush+0x1e>
 800ae88:	2302      	movs	r3, #2
 800ae8a:	e01f      	b.n	800aecc <HAL_PCD_EP_Flush+0x5e>
 800ae8c:	687a      	ldr	r2, [r7, #4]
 800ae8e:	23a5      	movs	r3, #165	@ 0xa5
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	2101      	movs	r1, #1
 800ae94:	54d1      	strb	r1, [r2, r3]

  if ((ep_addr & 0x80U) == 0x80U)
 800ae96:	1cfb      	adds	r3, r7, #3
 800ae98:	781b      	ldrb	r3, [r3, #0]
 800ae9a:	b25b      	sxtb	r3, r3
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	da0a      	bge.n	800aeb6 <HAL_PCD_EP_Flush+0x48>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681a      	ldr	r2, [r3, #0]
 800aea4:	1cfb      	adds	r3, r7, #3
 800aea6:	781b      	ldrb	r3, [r3, #0]
 800aea8:	2107      	movs	r1, #7
 800aeaa:	400b      	ands	r3, r1
 800aeac:	0019      	movs	r1, r3
 800aeae:	0010      	movs	r0, r2
 800aeb0:	f003 fd28 	bl	800e904 <USB_FlushTxFifo>
 800aeb4:	e004      	b.n	800aec0 <HAL_PCD_EP_Flush+0x52>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	0018      	movs	r0, r3
 800aebc:	f003 fd2c 	bl	800e918 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 800aec0:	687a      	ldr	r2, [r7, #4]
 800aec2:	23a5      	movs	r3, #165	@ 0xa5
 800aec4:	009b      	lsls	r3, r3, #2
 800aec6:	2100      	movs	r1, #0
 800aec8:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800aeca:	2300      	movs	r3, #0
}
 800aecc:	0018      	movs	r0, r3
 800aece:	46bd      	mov	sp, r7
 800aed0:	b002      	add	sp, #8
 800aed2:	bd80      	pop	{r7, pc}

0800aed4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800aed4:	b5b0      	push	{r4, r5, r7, lr}
 800aed6:	b08e      	sub	sp, #56	@ 0x38
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800aedc:	e355      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aee4:	2022      	movs	r0, #34	@ 0x22
 800aee6:	183b      	adds	r3, r7, r0
 800aee8:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 800aeea:	183b      	adds	r3, r7, r0
 800aeec:	881b      	ldrh	r3, [r3, #0]
 800aeee:	b2da      	uxtb	r2, r3
 800aef0:	2421      	movs	r4, #33	@ 0x21
 800aef2:	193b      	adds	r3, r7, r4
 800aef4:	210f      	movs	r1, #15
 800aef6:	400a      	ands	r2, r1
 800aef8:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 800aefa:	193b      	adds	r3, r7, r4
 800aefc:	781b      	ldrb	r3, [r3, #0]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d000      	beq.n	800af04 <PCD_EP_ISR_Handler+0x30>
 800af02:	e12b      	b.n	800b15c <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800af04:	183b      	adds	r3, r7, r0
 800af06:	881b      	ldrh	r3, [r3, #0]
 800af08:	2210      	movs	r2, #16
 800af0a:	4013      	ands	r3, r2
 800af0c:	d140      	bne.n	800af90 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	4ac5      	ldr	r2, [pc, #788]	@ (800b22c <PCD_EP_ISR_Handler+0x358>)
 800af16:	4013      	ands	r3, r2
 800af18:	60bb      	str	r3, [r7, #8]
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	68ba      	ldr	r2, [r7, #8]
 800af20:	2180      	movs	r1, #128	@ 0x80
 800af22:	0209      	lsls	r1, r1, #8
 800af24:	430a      	orrs	r2, r1
 800af26:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	3314      	adds	r3, #20
 800af2c:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800af2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af30:	781b      	ldrb	r3, [r3, #0]
 800af32:	00db      	lsls	r3, r3, #3
 800af34:	4abe      	ldr	r2, [pc, #760]	@ (800b230 <PCD_EP_ISR_Handler+0x35c>)
 800af36:	4694      	mov	ip, r2
 800af38:	4463      	add	r3, ip
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	0c1b      	lsrs	r3, r3, #16
 800af3e:	059b      	lsls	r3, r3, #22
 800af40:	0d9a      	lsrs	r2, r3, #22
 800af42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af44:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800af46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af48:	695a      	ldr	r2, [r3, #20]
 800af4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af4c:	69db      	ldr	r3, [r3, #28]
 800af4e:	18d2      	adds	r2, r2, r3
 800af50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af52:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2100      	movs	r1, #0
 800af58:	0018      	movs	r0, r3
 800af5a:	f010 fddb 	bl	801bb14 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	7c5b      	ldrb	r3, [r3, #17]
 800af62:	b2db      	uxtb	r3, r3
 800af64:	2b00      	cmp	r3, #0
 800af66:	d100      	bne.n	800af6a <PCD_EP_ISR_Handler+0x96>
 800af68:	e30f      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
 800af6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af6c:	699b      	ldr	r3, [r3, #24]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d000      	beq.n	800af74 <PCD_EP_ISR_Handler+0xa0>
 800af72:	e30a      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	7c5b      	ldrb	r3, [r3, #17]
 800af78:	b2db      	uxtb	r3, r3
 800af7a:	2280      	movs	r2, #128	@ 0x80
 800af7c:	4252      	negs	r2, r2
 800af7e:	4313      	orrs	r3, r2
 800af80:	b2da      	uxtb	r2, r3
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2200      	movs	r2, #0
 800af8c:	745a      	strb	r2, [r3, #17]
 800af8e:	e2fc      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	3355      	adds	r3, #85	@ 0x55
 800af94:	33ff      	adds	r3, #255	@ 0xff
 800af96:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	681a      	ldr	r2, [r3, #0]
 800af9e:	2132      	movs	r1, #50	@ 0x32
 800afa0:	187b      	adds	r3, r7, r1
 800afa2:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800afa4:	187b      	adds	r3, r7, r1
 800afa6:	881a      	ldrh	r2, [r3, #0]
 800afa8:	2380      	movs	r3, #128	@ 0x80
 800afaa:	011b      	lsls	r3, r3, #4
 800afac:	4013      	ands	r3, r2
 800afae:	d029      	beq.n	800b004 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681a      	ldr	r2, [r3, #0]
 800afb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afb6:	781b      	ldrb	r3, [r3, #0]
 800afb8:	0019      	movs	r1, r3
 800afba:	0010      	movs	r0, r2
 800afbc:	f7ff fa0c 	bl	800a3d8 <PCD_GET_EP_RX_CNT>
 800afc0:	0003      	movs	r3, r0
 800afc2:	001a      	movs	r2, r3
 800afc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afc6:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6818      	ldr	r0, [r3, #0]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	22a7      	movs	r2, #167	@ 0xa7
 800afd0:	0092      	lsls	r2, r2, #2
 800afd2:	1899      	adds	r1, r3, r2
 800afd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afd6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800afd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afda:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800afdc:	b29b      	uxth	r3, r3
 800afde:	f005 fb59 	bl	8010694 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	4a92      	ldr	r2, [pc, #584]	@ (800b234 <PCD_EP_ISR_Handler+0x360>)
 800afea:	4013      	ands	r3, r2
 800afec:	60fb      	str	r3, [r7, #12]
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	68fa      	ldr	r2, [r7, #12]
 800aff4:	2180      	movs	r1, #128	@ 0x80
 800aff6:	430a      	orrs	r2, r1
 800aff8:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	0018      	movs	r0, r3
 800affe:	f010 fd05 	bl	801ba0c <HAL_PCD_SetupStageCallback>
 800b002:	e2c2      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 800b004:	2332      	movs	r3, #50	@ 0x32
 800b006:	18fb      	adds	r3, r7, r3
 800b008:	2200      	movs	r2, #0
 800b00a:	5e9b      	ldrsh	r3, [r3, r2]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	db00      	blt.n	800b012 <PCD_EP_ISR_Handler+0x13e>
 800b010:	e2bb      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	4a86      	ldr	r2, [pc, #536]	@ (800b234 <PCD_EP_ISR_Handler+0x360>)
 800b01a:	4013      	ands	r3, r2
 800b01c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b024:	2180      	movs	r1, #128	@ 0x80
 800b026:	430a      	orrs	r2, r1
 800b028:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681a      	ldr	r2, [r3, #0]
 800b02e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b030:	781b      	ldrb	r3, [r3, #0]
 800b032:	0019      	movs	r1, r3
 800b034:	0010      	movs	r0, r2
 800b036:	f7ff f9cf 	bl	800a3d8 <PCD_GET_EP_RX_CNT>
 800b03a:	0003      	movs	r3, r0
 800b03c:	001a      	movs	r2, r3
 800b03e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b040:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800b042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b044:	69db      	ldr	r3, [r3, #28]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d01a      	beq.n	800b080 <PCD_EP_ISR_Handler+0x1ac>
 800b04a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b04c:	695b      	ldr	r3, [r3, #20]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d016      	beq.n	800b080 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6818      	ldr	r0, [r3, #0]
 800b056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b058:	6959      	ldr	r1, [r3, #20]
 800b05a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b05c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800b05e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b060:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800b062:	b29b      	uxth	r3, r3
 800b064:	f005 fb16 	bl	8010694 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800b068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b06a:	695a      	ldr	r2, [r3, #20]
 800b06c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b06e:	69db      	ldr	r3, [r3, #28]
 800b070:	18d2      	adds	r2, r2, r3
 800b072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b074:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2100      	movs	r1, #0
 800b07a:	0018      	movs	r0, r3
 800b07c:	f010 fde0 	bl	801bc40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	681a      	ldr	r2, [r3, #0]
 800b086:	2132      	movs	r1, #50	@ 0x32
 800b088:	187b      	adds	r3, r7, r1
 800b08a:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800b08c:	187b      	adds	r3, r7, r1
 800b08e:	881a      	ldrh	r2, [r3, #0]
 800b090:	2380      	movs	r3, #128	@ 0x80
 800b092:	011b      	lsls	r3, r3, #4
 800b094:	4013      	ands	r3, r2
 800b096:	d000      	beq.n	800b09a <PCD_EP_ISR_Handler+0x1c6>
 800b098:	e277      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
 800b09a:	187b      	adds	r3, r7, r1
 800b09c:	881a      	ldrh	r2, [r3, #0]
 800b09e:	23c0      	movs	r3, #192	@ 0xc0
 800b0a0:	019b      	lsls	r3, r3, #6
 800b0a2:	401a      	ands	r2, r3
 800b0a4:	23c0      	movs	r3, #192	@ 0xc0
 800b0a6:	019b      	lsls	r3, r3, #6
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d100      	bne.n	800b0ae <PCD_EP_ISR_Handler+0x1da>
 800b0ac:	e26d      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800b0ae:	4b60      	ldr	r3, [pc, #384]	@ (800b230 <PCD_EP_ISR_Handler+0x35c>)
 800b0b0:	685a      	ldr	r2, [r3, #4]
 800b0b2:	4b5f      	ldr	r3, [pc, #380]	@ (800b230 <PCD_EP_ISR_Handler+0x35c>)
 800b0b4:	0192      	lsls	r2, r2, #6
 800b0b6:	0992      	lsrs	r2, r2, #6
 800b0b8:	605a      	str	r2, [r3, #4]
 800b0ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0bc:	691b      	ldr	r3, [r3, #16]
 800b0be:	2b3e      	cmp	r3, #62	@ 0x3e
 800b0c0:	d916      	bls.n	800b0f0 <PCD_EP_ISR_Handler+0x21c>
 800b0c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0c4:	691b      	ldr	r3, [r3, #16]
 800b0c6:	095b      	lsrs	r3, r3, #5
 800b0c8:	617b      	str	r3, [r7, #20]
 800b0ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0cc:	691b      	ldr	r3, [r3, #16]
 800b0ce:	221f      	movs	r2, #31
 800b0d0:	4013      	ands	r3, r2
 800b0d2:	d102      	bne.n	800b0da <PCD_EP_ISR_Handler+0x206>
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	3b01      	subs	r3, #1
 800b0d8:	617b      	str	r3, [r7, #20]
 800b0da:	4b55      	ldr	r3, [pc, #340]	@ (800b230 <PCD_EP_ISR_Handler+0x35c>)
 800b0dc:	685a      	ldr	r2, [r3, #4]
 800b0de:	697b      	ldr	r3, [r7, #20]
 800b0e0:	069b      	lsls	r3, r3, #26
 800b0e2:	431a      	orrs	r2, r3
 800b0e4:	4b52      	ldr	r3, [pc, #328]	@ (800b230 <PCD_EP_ISR_Handler+0x35c>)
 800b0e6:	2180      	movs	r1, #128	@ 0x80
 800b0e8:	0609      	lsls	r1, r1, #24
 800b0ea:	430a      	orrs	r2, r1
 800b0ec:	605a      	str	r2, [r3, #4]
 800b0ee:	e01e      	b.n	800b12e <PCD_EP_ISR_Handler+0x25a>
 800b0f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0f2:	691b      	ldr	r3, [r3, #16]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d107      	bne.n	800b108 <PCD_EP_ISR_Handler+0x234>
 800b0f8:	4b4d      	ldr	r3, [pc, #308]	@ (800b230 <PCD_EP_ISR_Handler+0x35c>)
 800b0fa:	685a      	ldr	r2, [r3, #4]
 800b0fc:	4b4c      	ldr	r3, [pc, #304]	@ (800b230 <PCD_EP_ISR_Handler+0x35c>)
 800b0fe:	2180      	movs	r1, #128	@ 0x80
 800b100:	0609      	lsls	r1, r1, #24
 800b102:	430a      	orrs	r2, r1
 800b104:	605a      	str	r2, [r3, #4]
 800b106:	e012      	b.n	800b12e <PCD_EP_ISR_Handler+0x25a>
 800b108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b10a:	691b      	ldr	r3, [r3, #16]
 800b10c:	085b      	lsrs	r3, r3, #1
 800b10e:	617b      	str	r3, [r7, #20]
 800b110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b112:	691b      	ldr	r3, [r3, #16]
 800b114:	2201      	movs	r2, #1
 800b116:	4013      	ands	r3, r2
 800b118:	d002      	beq.n	800b120 <PCD_EP_ISR_Handler+0x24c>
 800b11a:	697b      	ldr	r3, [r7, #20]
 800b11c:	3301      	adds	r3, #1
 800b11e:	617b      	str	r3, [r7, #20]
 800b120:	4b43      	ldr	r3, [pc, #268]	@ (800b230 <PCD_EP_ISR_Handler+0x35c>)
 800b122:	6859      	ldr	r1, [r3, #4]
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	069a      	lsls	r2, r3, #26
 800b128:	4b41      	ldr	r3, [pc, #260]	@ (800b230 <PCD_EP_ISR_Handler+0x35c>)
 800b12a:	430a      	orrs	r2, r1
 800b12c:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	4a40      	ldr	r2, [pc, #256]	@ (800b238 <PCD_EP_ISR_Handler+0x364>)
 800b136:	4013      	ands	r3, r2
 800b138:	613b      	str	r3, [r7, #16]
 800b13a:	693b      	ldr	r3, [r7, #16]
 800b13c:	2280      	movs	r2, #128	@ 0x80
 800b13e:	0152      	lsls	r2, r2, #5
 800b140:	4053      	eors	r3, r2
 800b142:	613b      	str	r3, [r7, #16]
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	2280      	movs	r2, #128	@ 0x80
 800b148:	0192      	lsls	r2, r2, #6
 800b14a:	4053      	eors	r3, r2
 800b14c:	613b      	str	r3, [r7, #16]
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	693a      	ldr	r2, [r7, #16]
 800b154:	4939      	ldr	r1, [pc, #228]	@ (800b23c <PCD_EP_ISR_Handler+0x368>)
 800b156:	430a      	orrs	r2, r1
 800b158:	601a      	str	r2, [r3, #0]
 800b15a:	e216      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	001a      	movs	r2, r3
 800b162:	2121      	movs	r1, #33	@ 0x21
 800b164:	187b      	adds	r3, r7, r1
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	009b      	lsls	r3, r3, #2
 800b16a:	18d3      	adds	r3, r2, r3
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	2032      	movs	r0, #50	@ 0x32
 800b170:	183b      	adds	r3, r7, r0
 800b172:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 800b174:	183b      	adds	r3, r7, r0
 800b176:	2200      	movs	r2, #0
 800b178:	5e9b      	ldrsh	r3, [r3, r2]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	db00      	blt.n	800b180 <PCD_EP_ISR_Handler+0x2ac>
 800b17e:	e0e0      	b.n	800b342 <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	001a      	movs	r2, r3
 800b186:	187b      	adds	r3, r7, r1
 800b188:	781b      	ldrb	r3, [r3, #0]
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	18d3      	adds	r3, r2, r3
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	4a28      	ldr	r2, [pc, #160]	@ (800b234 <PCD_EP_ISR_Handler+0x360>)
 800b192:	4013      	ands	r3, r2
 800b194:	61fb      	str	r3, [r7, #28]
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	001a      	movs	r2, r3
 800b19c:	0008      	movs	r0, r1
 800b19e:	187b      	adds	r3, r7, r1
 800b1a0:	781b      	ldrb	r3, [r3, #0]
 800b1a2:	009b      	lsls	r3, r3, #2
 800b1a4:	18d3      	adds	r3, r2, r3
 800b1a6:	69fa      	ldr	r2, [r7, #28]
 800b1a8:	2180      	movs	r1, #128	@ 0x80
 800b1aa:	430a      	orrs	r2, r1
 800b1ac:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800b1ae:	183b      	adds	r3, r7, r0
 800b1b0:	781a      	ldrb	r2, [r3, #0]
 800b1b2:	0013      	movs	r3, r2
 800b1b4:	009b      	lsls	r3, r3, #2
 800b1b6:	189b      	adds	r3, r3, r2
 800b1b8:	00db      	lsls	r3, r3, #3
 800b1ba:	3351      	adds	r3, #81	@ 0x51
 800b1bc:	33ff      	adds	r3, #255	@ 0xff
 800b1be:	687a      	ldr	r2, [r7, #4]
 800b1c0:	18d3      	adds	r3, r2, r3
 800b1c2:	3304      	adds	r3, #4
 800b1c4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800b1c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1c8:	7b1b      	ldrb	r3, [r3, #12]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d11c      	bne.n	800b208 <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681a      	ldr	r2, [r3, #0]
 800b1d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1d4:	781b      	ldrb	r3, [r3, #0]
 800b1d6:	2524      	movs	r5, #36	@ 0x24
 800b1d8:	197c      	adds	r4, r7, r5
 800b1da:	0019      	movs	r1, r3
 800b1dc:	0010      	movs	r0, r2
 800b1de:	f7ff f8fb 	bl	800a3d8 <PCD_GET_EP_RX_CNT>
 800b1e2:	0003      	movs	r3, r0
 800b1e4:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 800b1e6:	002c      	movs	r4, r5
 800b1e8:	193b      	adds	r3, r7, r4
 800b1ea:	881b      	ldrh	r3, [r3, #0]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d100      	bne.n	800b1f2 <PCD_EP_ISR_Handler+0x31e>
 800b1f0:	e07f      	b.n	800b2f2 <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6818      	ldr	r0, [r3, #0]
 800b1f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1f8:	6959      	ldr	r1, [r3, #20]
 800b1fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1fc:	88da      	ldrh	r2, [r3, #6]
 800b1fe:	193b      	adds	r3, r7, r4
 800b200:	881b      	ldrh	r3, [r3, #0]
 800b202:	f005 fa47 	bl	8010694 <USB_ReadPMA>
 800b206:	e074      	b.n	800b2f2 <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800b208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b20a:	78db      	ldrb	r3, [r3, #3]
 800b20c:	2b02      	cmp	r3, #2
 800b20e:	d117      	bne.n	800b240 <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800b210:	2324      	movs	r3, #36	@ 0x24
 800b212:	18fc      	adds	r4, r7, r3
 800b214:	2332      	movs	r3, #50	@ 0x32
 800b216:	18fb      	adds	r3, r7, r3
 800b218:	881a      	ldrh	r2, [r3, #0]
 800b21a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	0018      	movs	r0, r3
 800b220:	f000 f9c8 	bl	800b5b4 <HAL_PCD_EP_DB_Receive>
 800b224:	0003      	movs	r3, r0
 800b226:	8023      	strh	r3, [r4, #0]
 800b228:	e063      	b.n	800b2f2 <PCD_EP_ISR_Handler+0x41e>
 800b22a:	46c0      	nop			@ (mov r8, r8)
 800b22c:	07ff8f0f 	.word	0x07ff8f0f
 800b230:	40009800 	.word	0x40009800
 800b234:	07ff0f8f 	.word	0x07ff0f8f
 800b238:	07ffbf8f 	.word	0x07ffbf8f
 800b23c:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	001a      	movs	r2, r3
 800b246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b248:	781b      	ldrb	r3, [r3, #0]
 800b24a:	009b      	lsls	r3, r3, #2
 800b24c:	18d3      	adds	r3, r2, r3
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	4ad4      	ldr	r2, [pc, #848]	@ (800b5a4 <PCD_EP_ISR_Handler+0x6d0>)
 800b252:	4013      	ands	r3, r2
 800b254:	61bb      	str	r3, [r7, #24]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	001a      	movs	r2, r3
 800b25c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b25e:	781b      	ldrb	r3, [r3, #0]
 800b260:	009b      	lsls	r3, r3, #2
 800b262:	18d3      	adds	r3, r2, r3
 800b264:	69ba      	ldr	r2, [r7, #24]
 800b266:	49d0      	ldr	r1, [pc, #832]	@ (800b5a8 <PCD_EP_ISR_Handler+0x6d4>)
 800b268:	430a      	orrs	r2, r1
 800b26a:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	001a      	movs	r2, r3
 800b272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b274:	781b      	ldrb	r3, [r3, #0]
 800b276:	009b      	lsls	r3, r3, #2
 800b278:	18d3      	adds	r3, r2, r3
 800b27a:	681a      	ldr	r2, [r3, #0]
 800b27c:	2380      	movs	r3, #128	@ 0x80
 800b27e:	01db      	lsls	r3, r3, #7
 800b280:	4013      	ands	r3, r2
 800b282:	d01b      	beq.n	800b2bc <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681a      	ldr	r2, [r3, #0]
 800b288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b28a:	781b      	ldrb	r3, [r3, #0]
 800b28c:	2524      	movs	r5, #36	@ 0x24
 800b28e:	197c      	adds	r4, r7, r5
 800b290:	0019      	movs	r1, r3
 800b292:	0010      	movs	r0, r2
 800b294:	f7ff f8c2 	bl	800a41c <PCD_GET_EP_DBUF0_CNT>
 800b298:	0003      	movs	r3, r0
 800b29a:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800b29c:	002c      	movs	r4, r5
 800b29e:	193b      	adds	r3, r7, r4
 800b2a0:	881b      	ldrh	r3, [r3, #0]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d025      	beq.n	800b2f2 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	6818      	ldr	r0, [r3, #0]
 800b2aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2ac:	6959      	ldr	r1, [r3, #20]
 800b2ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2b0:	891a      	ldrh	r2, [r3, #8]
 800b2b2:	193b      	adds	r3, r7, r4
 800b2b4:	881b      	ldrh	r3, [r3, #0]
 800b2b6:	f005 f9ed 	bl	8010694 <USB_ReadPMA>
 800b2ba:	e01a      	b.n	800b2f2 <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681a      	ldr	r2, [r3, #0]
 800b2c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2c2:	781b      	ldrb	r3, [r3, #0]
 800b2c4:	2524      	movs	r5, #36	@ 0x24
 800b2c6:	197c      	adds	r4, r7, r5
 800b2c8:	0019      	movs	r1, r3
 800b2ca:	0010      	movs	r0, r2
 800b2cc:	f7ff f8c8 	bl	800a460 <PCD_GET_EP_DBUF1_CNT>
 800b2d0:	0003      	movs	r3, r0
 800b2d2:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800b2d4:	002c      	movs	r4, r5
 800b2d6:	193b      	adds	r3, r7, r4
 800b2d8:	881b      	ldrh	r3, [r3, #0]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d009      	beq.n	800b2f2 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	6818      	ldr	r0, [r3, #0]
 800b2e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2e4:	6959      	ldr	r1, [r3, #20]
 800b2e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2e8:	895a      	ldrh	r2, [r3, #10]
 800b2ea:	193b      	adds	r3, r7, r4
 800b2ec:	881b      	ldrh	r3, [r3, #0]
 800b2ee:	f005 f9d1 	bl	8010694 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800b2f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2f4:	69da      	ldr	r2, [r3, #28]
 800b2f6:	2124      	movs	r1, #36	@ 0x24
 800b2f8:	187b      	adds	r3, r7, r1
 800b2fa:	881b      	ldrh	r3, [r3, #0]
 800b2fc:	18d2      	adds	r2, r2, r3
 800b2fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b300:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800b302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b304:	695a      	ldr	r2, [r3, #20]
 800b306:	187b      	adds	r3, r7, r1
 800b308:	881b      	ldrh	r3, [r3, #0]
 800b30a:	18d2      	adds	r2, r2, r3
 800b30c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b30e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800b310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b312:	699b      	ldr	r3, [r3, #24]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d005      	beq.n	800b324 <PCD_EP_ISR_Handler+0x450>
 800b318:	187b      	adds	r3, r7, r1
 800b31a:	881a      	ldrh	r2, [r3, #0]
 800b31c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b31e:	691b      	ldr	r3, [r3, #16]
 800b320:	429a      	cmp	r2, r3
 800b322:	d207      	bcs.n	800b334 <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800b324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b326:	781a      	ldrb	r2, [r3, #0]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	0011      	movs	r1, r2
 800b32c:	0018      	movs	r0, r3
 800b32e:	f010 fc87 	bl	801bc40 <HAL_PCD_DataOutStageCallback>
 800b332:	e006      	b.n	800b342 <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b33a:	0011      	movs	r1, r2
 800b33c:	0018      	movs	r0, r3
 800b33e:	f003 ff8f 	bl	800f260 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 800b342:	2032      	movs	r0, #50	@ 0x32
 800b344:	183b      	adds	r3, r7, r0
 800b346:	881b      	ldrh	r3, [r3, #0]
 800b348:	2280      	movs	r2, #128	@ 0x80
 800b34a:	4013      	ands	r3, r2
 800b34c:	d100      	bne.n	800b350 <PCD_EP_ISR_Handler+0x47c>
 800b34e:	e11c      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 800b350:	2121      	movs	r1, #33	@ 0x21
 800b352:	187b      	adds	r3, r7, r1
 800b354:	781a      	ldrb	r2, [r3, #0]
 800b356:	0013      	movs	r3, r2
 800b358:	009b      	lsls	r3, r3, #2
 800b35a:	189b      	adds	r3, r3, r2
 800b35c:	00db      	lsls	r3, r3, #3
 800b35e:	3310      	adds	r3, #16
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	18d3      	adds	r3, r2, r3
 800b364:	3304      	adds	r3, #4
 800b366:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	001a      	movs	r2, r3
 800b36e:	187b      	adds	r3, r7, r1
 800b370:	781b      	ldrb	r3, [r3, #0]
 800b372:	009b      	lsls	r3, r3, #2
 800b374:	18d3      	adds	r3, r2, r3
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	4a8c      	ldr	r2, [pc, #560]	@ (800b5ac <PCD_EP_ISR_Handler+0x6d8>)
 800b37a:	4013      	ands	r3, r2
 800b37c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	001a      	movs	r2, r3
 800b384:	187b      	adds	r3, r7, r1
 800b386:	781b      	ldrb	r3, [r3, #0]
 800b388:	009b      	lsls	r3, r3, #2
 800b38a:	18d3      	adds	r3, r2, r3
 800b38c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b38e:	2180      	movs	r1, #128	@ 0x80
 800b390:	0209      	lsls	r1, r1, #8
 800b392:	430a      	orrs	r2, r1
 800b394:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 800b396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b398:	78db      	ldrb	r3, [r3, #3]
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	d000      	beq.n	800b3a0 <PCD_EP_ISR_Handler+0x4cc>
 800b39e:	e0a3      	b.n	800b4e8 <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 800b3a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800b3a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3a8:	7b1b      	ldrb	r3, [r3, #12]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d100      	bne.n	800b3b0 <PCD_EP_ISR_Handler+0x4dc>
 800b3ae:	e093      	b.n	800b4d8 <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800b3b0:	183b      	adds	r3, r7, r0
 800b3b2:	881b      	ldrh	r3, [r3, #0]
 800b3b4:	2240      	movs	r2, #64	@ 0x40
 800b3b6:	4013      	ands	r3, r2
 800b3b8:	d047      	beq.n	800b44a <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b3ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3bc:	785b      	ldrb	r3, [r3, #1]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d121      	bne.n	800b406 <PCD_EP_ISR_Handler+0x532>
 800b3c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3c4:	781b      	ldrb	r3, [r3, #0]
 800b3c6:	00db      	lsls	r3, r3, #3
 800b3c8:	4a79      	ldr	r2, [pc, #484]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b3ca:	4694      	mov	ip, r2
 800b3cc:	4463      	add	r3, ip
 800b3ce:	681a      	ldr	r2, [r3, #0]
 800b3d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3d2:	781b      	ldrb	r3, [r3, #0]
 800b3d4:	00db      	lsls	r3, r3, #3
 800b3d6:	4976      	ldr	r1, [pc, #472]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b3d8:	468c      	mov	ip, r1
 800b3da:	4463      	add	r3, ip
 800b3dc:	0192      	lsls	r2, r2, #6
 800b3de:	0992      	lsrs	r2, r2, #6
 800b3e0:	601a      	str	r2, [r3, #0]
 800b3e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3e4:	781b      	ldrb	r3, [r3, #0]
 800b3e6:	00db      	lsls	r3, r3, #3
 800b3e8:	4a71      	ldr	r2, [pc, #452]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b3ea:	4694      	mov	ip, r2
 800b3ec:	4463      	add	r3, ip
 800b3ee:	681a      	ldr	r2, [r3, #0]
 800b3f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	00db      	lsls	r3, r3, #3
 800b3f6:	496e      	ldr	r1, [pc, #440]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b3f8:	468c      	mov	ip, r1
 800b3fa:	4463      	add	r3, ip
 800b3fc:	2180      	movs	r1, #128	@ 0x80
 800b3fe:	0609      	lsls	r1, r1, #24
 800b400:	430a      	orrs	r2, r1
 800b402:	601a      	str	r2, [r3, #0]
 800b404:	e068      	b.n	800b4d8 <PCD_EP_ISR_Handler+0x604>
 800b406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b408:	785b      	ldrb	r3, [r3, #1]
 800b40a:	2b01      	cmp	r3, #1
 800b40c:	d164      	bne.n	800b4d8 <PCD_EP_ISR_Handler+0x604>
 800b40e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b410:	781b      	ldrb	r3, [r3, #0]
 800b412:	00db      	lsls	r3, r3, #3
 800b414:	4a66      	ldr	r2, [pc, #408]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b416:	4694      	mov	ip, r2
 800b418:	4463      	add	r3, ip
 800b41a:	681a      	ldr	r2, [r3, #0]
 800b41c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b41e:	781b      	ldrb	r3, [r3, #0]
 800b420:	00db      	lsls	r3, r3, #3
 800b422:	4963      	ldr	r1, [pc, #396]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b424:	468c      	mov	ip, r1
 800b426:	4463      	add	r3, ip
 800b428:	0412      	lsls	r2, r2, #16
 800b42a:	0c12      	lsrs	r2, r2, #16
 800b42c:	601a      	str	r2, [r3, #0]
 800b42e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b430:	781b      	ldrb	r3, [r3, #0]
 800b432:	00db      	lsls	r3, r3, #3
 800b434:	4a5e      	ldr	r2, [pc, #376]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b436:	189a      	adds	r2, r3, r2
 800b438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b43a:	781b      	ldrb	r3, [r3, #0]
 800b43c:	00db      	lsls	r3, r3, #3
 800b43e:	495c      	ldr	r1, [pc, #368]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b440:	468c      	mov	ip, r1
 800b442:	4463      	add	r3, ip
 800b444:	6812      	ldr	r2, [r2, #0]
 800b446:	601a      	str	r2, [r3, #0]
 800b448:	e046      	b.n	800b4d8 <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b44a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b44c:	785b      	ldrb	r3, [r3, #1]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d121      	bne.n	800b496 <PCD_EP_ISR_Handler+0x5c2>
 800b452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b454:	781b      	ldrb	r3, [r3, #0]
 800b456:	00db      	lsls	r3, r3, #3
 800b458:	4a55      	ldr	r2, [pc, #340]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b45a:	4694      	mov	ip, r2
 800b45c:	4463      	add	r3, ip
 800b45e:	685a      	ldr	r2, [r3, #4]
 800b460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b462:	781b      	ldrb	r3, [r3, #0]
 800b464:	00db      	lsls	r3, r3, #3
 800b466:	4952      	ldr	r1, [pc, #328]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b468:	468c      	mov	ip, r1
 800b46a:	4463      	add	r3, ip
 800b46c:	0192      	lsls	r2, r2, #6
 800b46e:	0992      	lsrs	r2, r2, #6
 800b470:	605a      	str	r2, [r3, #4]
 800b472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b474:	781b      	ldrb	r3, [r3, #0]
 800b476:	00db      	lsls	r3, r3, #3
 800b478:	4a4d      	ldr	r2, [pc, #308]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b47a:	4694      	mov	ip, r2
 800b47c:	4463      	add	r3, ip
 800b47e:	685a      	ldr	r2, [r3, #4]
 800b480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	00db      	lsls	r3, r3, #3
 800b486:	494a      	ldr	r1, [pc, #296]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b488:	468c      	mov	ip, r1
 800b48a:	4463      	add	r3, ip
 800b48c:	2180      	movs	r1, #128	@ 0x80
 800b48e:	0609      	lsls	r1, r1, #24
 800b490:	430a      	orrs	r2, r1
 800b492:	605a      	str	r2, [r3, #4]
 800b494:	e020      	b.n	800b4d8 <PCD_EP_ISR_Handler+0x604>
 800b496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b498:	785b      	ldrb	r3, [r3, #1]
 800b49a:	2b01      	cmp	r3, #1
 800b49c:	d11c      	bne.n	800b4d8 <PCD_EP_ISR_Handler+0x604>
 800b49e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4a0:	781b      	ldrb	r3, [r3, #0]
 800b4a2:	00db      	lsls	r3, r3, #3
 800b4a4:	4a42      	ldr	r2, [pc, #264]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b4a6:	4694      	mov	ip, r2
 800b4a8:	4463      	add	r3, ip
 800b4aa:	685a      	ldr	r2, [r3, #4]
 800b4ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4ae:	781b      	ldrb	r3, [r3, #0]
 800b4b0:	00db      	lsls	r3, r3, #3
 800b4b2:	493f      	ldr	r1, [pc, #252]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b4b4:	468c      	mov	ip, r1
 800b4b6:	4463      	add	r3, ip
 800b4b8:	0412      	lsls	r2, r2, #16
 800b4ba:	0c12      	lsrs	r2, r2, #16
 800b4bc:	605a      	str	r2, [r3, #4]
 800b4be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4c0:	781b      	ldrb	r3, [r3, #0]
 800b4c2:	00db      	lsls	r3, r3, #3
 800b4c4:	4a3a      	ldr	r2, [pc, #232]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b4c6:	189a      	adds	r2, r3, r2
 800b4c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4ca:	781b      	ldrb	r3, [r3, #0]
 800b4cc:	00db      	lsls	r3, r3, #3
 800b4ce:	4938      	ldr	r1, [pc, #224]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b4d0:	468c      	mov	ip, r1
 800b4d2:	4463      	add	r3, ip
 800b4d4:	6852      	ldr	r2, [r2, #4]
 800b4d6:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b4d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4da:	781a      	ldrb	r2, [r3, #0]
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	0011      	movs	r1, r2
 800b4e0:	0018      	movs	r0, r3
 800b4e2:	f010 fb17 	bl	801bb14 <HAL_PCD_DataInStageCallback>
 800b4e6:	e050      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800b4e8:	2332      	movs	r3, #50	@ 0x32
 800b4ea:	18fb      	adds	r3, r7, r3
 800b4ec:	881a      	ldrh	r2, [r3, #0]
 800b4ee:	2380      	movs	r3, #128	@ 0x80
 800b4f0:	005b      	lsls	r3, r3, #1
 800b4f2:	4013      	ands	r3, r2
 800b4f4:	d141      	bne.n	800b57a <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800b4f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4f8:	781b      	ldrb	r3, [r3, #0]
 800b4fa:	00db      	lsls	r3, r3, #3
 800b4fc:	4a2c      	ldr	r2, [pc, #176]	@ (800b5b0 <PCD_EP_ISR_Handler+0x6dc>)
 800b4fe:	4694      	mov	ip, r2
 800b500:	4463      	add	r3, ip
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	0c1b      	lsrs	r3, r3, #16
 800b506:	b29a      	uxth	r2, r3
 800b508:	2126      	movs	r1, #38	@ 0x26
 800b50a:	187b      	adds	r3, r7, r1
 800b50c:	0592      	lsls	r2, r2, #22
 800b50e:	0d92      	lsrs	r2, r2, #22
 800b510:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 800b512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b514:	699a      	ldr	r2, [r3, #24]
 800b516:	187b      	adds	r3, r7, r1
 800b518:	881b      	ldrh	r3, [r3, #0]
 800b51a:	429a      	cmp	r2, r3
 800b51c:	d907      	bls.n	800b52e <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 800b51e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b520:	699a      	ldr	r2, [r3, #24]
 800b522:	187b      	adds	r3, r7, r1
 800b524:	881b      	ldrh	r3, [r3, #0]
 800b526:	1ad2      	subs	r2, r2, r3
 800b528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b52a:	619a      	str	r2, [r3, #24]
 800b52c:	e002      	b.n	800b534 <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 800b52e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b530:	2200      	movs	r2, #0
 800b532:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800b534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b536:	699b      	ldr	r3, [r3, #24]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d107      	bne.n	800b54c <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b53c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b53e:	781a      	ldrb	r2, [r3, #0]
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	0011      	movs	r1, r2
 800b544:	0018      	movs	r0, r3
 800b546:	f010 fae5 	bl	801bb14 <HAL_PCD_DataInStageCallback>
 800b54a:	e01e      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800b54c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b54e:	695a      	ldr	r2, [r3, #20]
 800b550:	2126      	movs	r1, #38	@ 0x26
 800b552:	187b      	adds	r3, r7, r1
 800b554:	881b      	ldrh	r3, [r3, #0]
 800b556:	18d2      	adds	r2, r2, r3
 800b558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b55a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800b55c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b55e:	69da      	ldr	r2, [r3, #28]
 800b560:	187b      	adds	r3, r7, r1
 800b562:	881b      	ldrh	r3, [r3, #0]
 800b564:	18d2      	adds	r2, r2, r3
 800b566:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b568:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b570:	0011      	movs	r1, r2
 800b572:	0018      	movs	r0, r3
 800b574:	f003 fe74 	bl	800f260 <USB_EPStartXfer>
 800b578:	e007      	b.n	800b58a <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800b57a:	2332      	movs	r3, #50	@ 0x32
 800b57c:	18fb      	adds	r3, r7, r3
 800b57e:	881a      	ldrh	r2, [r3, #0]
 800b580:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	0018      	movs	r0, r3
 800b586:	f000 f8ff 	bl	800b788 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b590:	2380      	movs	r3, #128	@ 0x80
 800b592:	021b      	lsls	r3, r3, #8
 800b594:	4013      	ands	r3, r2
 800b596:	d000      	beq.n	800b59a <PCD_EP_ISR_Handler+0x6c6>
 800b598:	e4a1      	b.n	800aede <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800b59a:	2300      	movs	r3, #0
}
 800b59c:	0018      	movs	r0, r3
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	b00e      	add	sp, #56	@ 0x38
 800b5a2:	bdb0      	pop	{r4, r5, r7, pc}
 800b5a4:	07ff8f8f 	.word	0x07ff8f8f
 800b5a8:	000080c0 	.word	0x000080c0
 800b5ac:	07ff8f0f 	.word	0x07ff8f0f
 800b5b0:	40009800 	.word	0x40009800

0800b5b4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800b5b4:	b5b0      	push	{r4, r5, r7, lr}
 800b5b6:	b08a      	sub	sp, #40	@ 0x28
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	60f8      	str	r0, [r7, #12]
 800b5bc:	60b9      	str	r1, [r7, #8]
 800b5be:	1dbb      	adds	r3, r7, #6
 800b5c0:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b5c2:	1dbb      	adds	r3, r7, #6
 800b5c4:	881a      	ldrh	r2, [r3, #0]
 800b5c6:	2380      	movs	r3, #128	@ 0x80
 800b5c8:	01db      	lsls	r3, r3, #7
 800b5ca:	4013      	ands	r3, r2
 800b5cc:	d067      	beq.n	800b69e <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681a      	ldr	r2, [r3, #0]
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	781b      	ldrb	r3, [r3, #0]
 800b5d6:	251e      	movs	r5, #30
 800b5d8:	197c      	adds	r4, r7, r5
 800b5da:	0019      	movs	r1, r3
 800b5dc:	0010      	movs	r0, r2
 800b5de:	f7fe ff1d 	bl	800a41c <PCD_GET_EP_DBUF0_CNT>
 800b5e2:	0003      	movs	r3, r0
 800b5e4:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	699a      	ldr	r2, [r3, #24]
 800b5ea:	197b      	adds	r3, r7, r5
 800b5ec:	881b      	ldrh	r3, [r3, #0]
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d307      	bcc.n	800b602 <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	699a      	ldr	r2, [r3, #24]
 800b5f6:	197b      	adds	r3, r7, r5
 800b5f8:	881b      	ldrh	r3, [r3, #0]
 800b5fa:	1ad2      	subs	r2, r2, r3
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	619a      	str	r2, [r3, #24]
 800b600:	e002      	b.n	800b608 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800b602:	68bb      	ldr	r3, [r7, #8]
 800b604:	2200      	movs	r2, #0
 800b606:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	699b      	ldr	r3, [r3, #24]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d11a      	bne.n	800b646 <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	001a      	movs	r2, r3
 800b616:	68bb      	ldr	r3, [r7, #8]
 800b618:	781b      	ldrb	r3, [r3, #0]
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	18d3      	adds	r3, r2, r3
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	4a55      	ldr	r2, [pc, #340]	@ (800b778 <HAL_PCD_EP_DB_Receive+0x1c4>)
 800b622:	4013      	ands	r3, r2
 800b624:	61bb      	str	r3, [r7, #24]
 800b626:	69bb      	ldr	r3, [r7, #24]
 800b628:	2280      	movs	r2, #128	@ 0x80
 800b62a:	0192      	lsls	r2, r2, #6
 800b62c:	4053      	eors	r3, r2
 800b62e:	61bb      	str	r3, [r7, #24]
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	001a      	movs	r2, r3
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	781b      	ldrb	r3, [r3, #0]
 800b63a:	009b      	lsls	r3, r3, #2
 800b63c:	18d3      	adds	r3, r2, r3
 800b63e:	69ba      	ldr	r2, [r7, #24]
 800b640:	494e      	ldr	r1, [pc, #312]	@ (800b77c <HAL_PCD_EP_DB_Receive+0x1c8>)
 800b642:	430a      	orrs	r2, r1
 800b644:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800b646:	1dbb      	adds	r3, r7, #6
 800b648:	881b      	ldrh	r3, [r3, #0]
 800b64a:	2240      	movs	r2, #64	@ 0x40
 800b64c:	4013      	ands	r3, r2
 800b64e:	d015      	beq.n	800b67c <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	001a      	movs	r2, r3
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	781b      	ldrb	r3, [r3, #0]
 800b65a:	009b      	lsls	r3, r3, #2
 800b65c:	18d3      	adds	r3, r2, r3
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4a47      	ldr	r2, [pc, #284]	@ (800b780 <HAL_PCD_EP_DB_Receive+0x1cc>)
 800b662:	4013      	ands	r3, r2
 800b664:	617b      	str	r3, [r7, #20]
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	001a      	movs	r2, r3
 800b66c:	68bb      	ldr	r3, [r7, #8]
 800b66e:	781b      	ldrb	r3, [r3, #0]
 800b670:	009b      	lsls	r3, r3, #2
 800b672:	18d3      	adds	r3, r2, r3
 800b674:	697a      	ldr	r2, [r7, #20]
 800b676:	4943      	ldr	r1, [pc, #268]	@ (800b784 <HAL_PCD_EP_DB_Receive+0x1d0>)
 800b678:	430a      	orrs	r2, r1
 800b67a:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 800b67c:	241e      	movs	r4, #30
 800b67e:	193b      	adds	r3, r7, r4
 800b680:	881b      	ldrh	r3, [r3, #0]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d100      	bne.n	800b688 <HAL_PCD_EP_DB_Receive+0xd4>
 800b686:	e070      	b.n	800b76a <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	6818      	ldr	r0, [r3, #0]
 800b68c:	68bb      	ldr	r3, [r7, #8]
 800b68e:	6959      	ldr	r1, [r3, #20]
 800b690:	68bb      	ldr	r3, [r7, #8]
 800b692:	891a      	ldrh	r2, [r3, #8]
 800b694:	193b      	adds	r3, r7, r4
 800b696:	881b      	ldrh	r3, [r3, #0]
 800b698:	f004 fffc 	bl	8010694 <USB_ReadPMA>
 800b69c:	e065      	b.n	800b76a <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	681a      	ldr	r2, [r3, #0]
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	781b      	ldrb	r3, [r3, #0]
 800b6a6:	251e      	movs	r5, #30
 800b6a8:	197c      	adds	r4, r7, r5
 800b6aa:	0019      	movs	r1, r3
 800b6ac:	0010      	movs	r0, r2
 800b6ae:	f7fe fed7 	bl	800a460 <PCD_GET_EP_DBUF1_CNT>
 800b6b2:	0003      	movs	r3, r0
 800b6b4:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	699a      	ldr	r2, [r3, #24]
 800b6ba:	197b      	adds	r3, r7, r5
 800b6bc:	881b      	ldrh	r3, [r3, #0]
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d307      	bcc.n	800b6d2 <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 800b6c2:	68bb      	ldr	r3, [r7, #8]
 800b6c4:	699a      	ldr	r2, [r3, #24]
 800b6c6:	197b      	adds	r3, r7, r5
 800b6c8:	881b      	ldrh	r3, [r3, #0]
 800b6ca:	1ad2      	subs	r2, r2, r3
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	619a      	str	r2, [r3, #24]
 800b6d0:	e002      	b.n	800b6d8 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 800b6d2:	68bb      	ldr	r3, [r7, #8]
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800b6d8:	68bb      	ldr	r3, [r7, #8]
 800b6da:	699b      	ldr	r3, [r3, #24]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d11a      	bne.n	800b716 <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	001a      	movs	r2, r3
 800b6e6:	68bb      	ldr	r3, [r7, #8]
 800b6e8:	781b      	ldrb	r3, [r3, #0]
 800b6ea:	009b      	lsls	r3, r3, #2
 800b6ec:	18d3      	adds	r3, r2, r3
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4a21      	ldr	r2, [pc, #132]	@ (800b778 <HAL_PCD_EP_DB_Receive+0x1c4>)
 800b6f2:	4013      	ands	r3, r2
 800b6f4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b6f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6f8:	2280      	movs	r2, #128	@ 0x80
 800b6fa:	0192      	lsls	r2, r2, #6
 800b6fc:	4053      	eors	r3, r2
 800b6fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	001a      	movs	r2, r3
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	009b      	lsls	r3, r3, #2
 800b70c:	18d3      	adds	r3, r2, r3
 800b70e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b710:	491a      	ldr	r1, [pc, #104]	@ (800b77c <HAL_PCD_EP_DB_Receive+0x1c8>)
 800b712:	430a      	orrs	r2, r1
 800b714:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800b716:	1dbb      	adds	r3, r7, #6
 800b718:	881b      	ldrh	r3, [r3, #0]
 800b71a:	2240      	movs	r2, #64	@ 0x40
 800b71c:	4013      	ands	r3, r2
 800b71e:	d115      	bne.n	800b74c <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	001a      	movs	r2, r3
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	781b      	ldrb	r3, [r3, #0]
 800b72a:	009b      	lsls	r3, r3, #2
 800b72c:	18d3      	adds	r3, r2, r3
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4a13      	ldr	r2, [pc, #76]	@ (800b780 <HAL_PCD_EP_DB_Receive+0x1cc>)
 800b732:	4013      	ands	r3, r2
 800b734:	623b      	str	r3, [r7, #32]
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	001a      	movs	r2, r3
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	781b      	ldrb	r3, [r3, #0]
 800b740:	009b      	lsls	r3, r3, #2
 800b742:	18d3      	adds	r3, r2, r3
 800b744:	6a3a      	ldr	r2, [r7, #32]
 800b746:	490f      	ldr	r1, [pc, #60]	@ (800b784 <HAL_PCD_EP_DB_Receive+0x1d0>)
 800b748:	430a      	orrs	r2, r1
 800b74a:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 800b74c:	241e      	movs	r4, #30
 800b74e:	193b      	adds	r3, r7, r4
 800b750:	881b      	ldrh	r3, [r3, #0]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d009      	beq.n	800b76a <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	6818      	ldr	r0, [r3, #0]
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	6959      	ldr	r1, [r3, #20]
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	895a      	ldrh	r2, [r3, #10]
 800b762:	193b      	adds	r3, r7, r4
 800b764:	881b      	ldrh	r3, [r3, #0]
 800b766:	f004 ff95 	bl	8010694 <USB_ReadPMA>
    }
  }

  return count;
 800b76a:	231e      	movs	r3, #30
 800b76c:	18fb      	adds	r3, r7, r3
 800b76e:	881b      	ldrh	r3, [r3, #0]
}
 800b770:	0018      	movs	r0, r3
 800b772:	46bd      	mov	sp, r7
 800b774:	b00a      	add	sp, #40	@ 0x28
 800b776:	bdb0      	pop	{r4, r5, r7, pc}
 800b778:	07ffbf8f 	.word	0x07ffbf8f
 800b77c:	00008080 	.word	0x00008080
 800b780:	07ff8f8f 	.word	0x07ff8f8f
 800b784:	000080c0 	.word	0x000080c0

0800b788 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800b788:	b5b0      	push	{r4, r5, r7, lr}
 800b78a:	b08e      	sub	sp, #56	@ 0x38
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	60f8      	str	r0, [r7, #12]
 800b790:	60b9      	str	r1, [r7, #8]
 800b792:	1dbb      	adds	r3, r7, #6
 800b794:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800b796:	1dbb      	adds	r3, r7, #6
 800b798:	881b      	ldrh	r3, [r3, #0]
 800b79a:	2240      	movs	r2, #64	@ 0x40
 800b79c:	4013      	ands	r3, r2
 800b79e:	d100      	bne.n	800b7a2 <HAL_PCD_EP_DB_Transmit+0x1a>
 800b7a0:	e1c3      	b.n	800bb2a <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681a      	ldr	r2, [r3, #0]
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	781b      	ldrb	r3, [r3, #0]
 800b7aa:	251e      	movs	r5, #30
 800b7ac:	197c      	adds	r4, r7, r5
 800b7ae:	0019      	movs	r1, r3
 800b7b0:	0010      	movs	r0, r2
 800b7b2:	f7fe fe33 	bl	800a41c <PCD_GET_EP_DBUF0_CNT>
 800b7b6:	0003      	movs	r3, r0
 800b7b8:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	699a      	ldr	r2, [r3, #24]
 800b7be:	197b      	adds	r3, r7, r5
 800b7c0:	881b      	ldrh	r3, [r3, #0]
 800b7c2:	429a      	cmp	r2, r3
 800b7c4:	d907      	bls.n	800b7d6 <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 800b7c6:	68bb      	ldr	r3, [r7, #8]
 800b7c8:	699a      	ldr	r2, [r3, #24]
 800b7ca:	197b      	adds	r3, r7, r5
 800b7cc:	881b      	ldrh	r3, [r3, #0]
 800b7ce:	1ad2      	subs	r2, r2, r3
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	619a      	str	r2, [r3, #24]
 800b7d4:	e002      	b.n	800b7dc <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800b7d6:	68bb      	ldr	r3, [r7, #8]
 800b7d8:	2200      	movs	r2, #0
 800b7da:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	699b      	ldr	r3, [r3, #24]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d000      	beq.n	800b7e6 <HAL_PCD_EP_DB_Transmit+0x5e>
 800b7e4:	e0b2      	b.n	800b94c <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	785b      	ldrb	r3, [r3, #1]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d121      	bne.n	800b832 <HAL_PCD_EP_DB_Transmit+0xaa>
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	00db      	lsls	r3, r3, #3
 800b7f4:	4ada      	ldr	r2, [pc, #872]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b7f6:	4694      	mov	ip, r2
 800b7f8:	4463      	add	r3, ip
 800b7fa:	681a      	ldr	r2, [r3, #0]
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	781b      	ldrb	r3, [r3, #0]
 800b800:	00db      	lsls	r3, r3, #3
 800b802:	49d7      	ldr	r1, [pc, #860]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b804:	468c      	mov	ip, r1
 800b806:	4463      	add	r3, ip
 800b808:	0192      	lsls	r2, r2, #6
 800b80a:	0992      	lsrs	r2, r2, #6
 800b80c:	601a      	str	r2, [r3, #0]
 800b80e:	68bb      	ldr	r3, [r7, #8]
 800b810:	781b      	ldrb	r3, [r3, #0]
 800b812:	00db      	lsls	r3, r3, #3
 800b814:	4ad2      	ldr	r2, [pc, #840]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b816:	4694      	mov	ip, r2
 800b818:	4463      	add	r3, ip
 800b81a:	681a      	ldr	r2, [r3, #0]
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	781b      	ldrb	r3, [r3, #0]
 800b820:	00db      	lsls	r3, r3, #3
 800b822:	49cf      	ldr	r1, [pc, #828]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b824:	468c      	mov	ip, r1
 800b826:	4463      	add	r3, ip
 800b828:	2180      	movs	r1, #128	@ 0x80
 800b82a:	0609      	lsls	r1, r1, #24
 800b82c:	430a      	orrs	r2, r1
 800b82e:	601a      	str	r2, [r3, #0]
 800b830:	e020      	b.n	800b874 <HAL_PCD_EP_DB_Transmit+0xec>
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	785b      	ldrb	r3, [r3, #1]
 800b836:	2b01      	cmp	r3, #1
 800b838:	d11c      	bne.n	800b874 <HAL_PCD_EP_DB_Transmit+0xec>
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	781b      	ldrb	r3, [r3, #0]
 800b83e:	00db      	lsls	r3, r3, #3
 800b840:	4ac7      	ldr	r2, [pc, #796]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b842:	4694      	mov	ip, r2
 800b844:	4463      	add	r3, ip
 800b846:	681a      	ldr	r2, [r3, #0]
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	00db      	lsls	r3, r3, #3
 800b84e:	49c4      	ldr	r1, [pc, #784]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b850:	468c      	mov	ip, r1
 800b852:	4463      	add	r3, ip
 800b854:	0412      	lsls	r2, r2, #16
 800b856:	0c12      	lsrs	r2, r2, #16
 800b858:	601a      	str	r2, [r3, #0]
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	00db      	lsls	r3, r3, #3
 800b860:	4abf      	ldr	r2, [pc, #764]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b862:	189a      	adds	r2, r3, r2
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	781b      	ldrb	r3, [r3, #0]
 800b868:	00db      	lsls	r3, r3, #3
 800b86a:	49bd      	ldr	r1, [pc, #756]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b86c:	468c      	mov	ip, r1
 800b86e:	4463      	add	r3, ip
 800b870:	6812      	ldr	r2, [r2, #0]
 800b872:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	785b      	ldrb	r3, [r3, #1]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d121      	bne.n	800b8c0 <HAL_PCD_EP_DB_Transmit+0x138>
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	781b      	ldrb	r3, [r3, #0]
 800b880:	00db      	lsls	r3, r3, #3
 800b882:	4ab7      	ldr	r2, [pc, #732]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b884:	4694      	mov	ip, r2
 800b886:	4463      	add	r3, ip
 800b888:	685a      	ldr	r2, [r3, #4]
 800b88a:	68bb      	ldr	r3, [r7, #8]
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	00db      	lsls	r3, r3, #3
 800b890:	49b3      	ldr	r1, [pc, #716]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b892:	468c      	mov	ip, r1
 800b894:	4463      	add	r3, ip
 800b896:	0192      	lsls	r2, r2, #6
 800b898:	0992      	lsrs	r2, r2, #6
 800b89a:	605a      	str	r2, [r3, #4]
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	781b      	ldrb	r3, [r3, #0]
 800b8a0:	00db      	lsls	r3, r3, #3
 800b8a2:	4aaf      	ldr	r2, [pc, #700]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b8a4:	4694      	mov	ip, r2
 800b8a6:	4463      	add	r3, ip
 800b8a8:	685a      	ldr	r2, [r3, #4]
 800b8aa:	68bb      	ldr	r3, [r7, #8]
 800b8ac:	781b      	ldrb	r3, [r3, #0]
 800b8ae:	00db      	lsls	r3, r3, #3
 800b8b0:	49ab      	ldr	r1, [pc, #684]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b8b2:	468c      	mov	ip, r1
 800b8b4:	4463      	add	r3, ip
 800b8b6:	2180      	movs	r1, #128	@ 0x80
 800b8b8:	0609      	lsls	r1, r1, #24
 800b8ba:	430a      	orrs	r2, r1
 800b8bc:	605a      	str	r2, [r3, #4]
 800b8be:	e020      	b.n	800b902 <HAL_PCD_EP_DB_Transmit+0x17a>
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	785b      	ldrb	r3, [r3, #1]
 800b8c4:	2b01      	cmp	r3, #1
 800b8c6:	d11c      	bne.n	800b902 <HAL_PCD_EP_DB_Transmit+0x17a>
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	781b      	ldrb	r3, [r3, #0]
 800b8cc:	00db      	lsls	r3, r3, #3
 800b8ce:	4aa4      	ldr	r2, [pc, #656]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b8d0:	4694      	mov	ip, r2
 800b8d2:	4463      	add	r3, ip
 800b8d4:	685a      	ldr	r2, [r3, #4]
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	781b      	ldrb	r3, [r3, #0]
 800b8da:	00db      	lsls	r3, r3, #3
 800b8dc:	49a0      	ldr	r1, [pc, #640]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b8de:	468c      	mov	ip, r1
 800b8e0:	4463      	add	r3, ip
 800b8e2:	0412      	lsls	r2, r2, #16
 800b8e4:	0c12      	lsrs	r2, r2, #16
 800b8e6:	605a      	str	r2, [r3, #4]
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	781b      	ldrb	r3, [r3, #0]
 800b8ec:	00db      	lsls	r3, r3, #3
 800b8ee:	4a9c      	ldr	r2, [pc, #624]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b8f0:	189a      	adds	r2, r3, r2
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	781b      	ldrb	r3, [r3, #0]
 800b8f6:	00db      	lsls	r3, r3, #3
 800b8f8:	4999      	ldr	r1, [pc, #612]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b8fa:	468c      	mov	ip, r1
 800b8fc:	4463      	add	r3, ip
 800b8fe:	6852      	ldr	r2, [r2, #4]
 800b900:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	781a      	ldrb	r2, [r3, #0]
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	0011      	movs	r1, r2
 800b90a:	0018      	movs	r0, r3
 800b90c:	f010 f902 	bl	801bb14 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b910:	1dbb      	adds	r3, r7, #6
 800b912:	881a      	ldrh	r2, [r3, #0]
 800b914:	2380      	movs	r3, #128	@ 0x80
 800b916:	01db      	lsls	r3, r3, #7
 800b918:	4013      	ands	r3, r2
 800b91a:	d100      	bne.n	800b91e <HAL_PCD_EP_DB_Transmit+0x196>
 800b91c:	e2d5      	b.n	800beca <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	001a      	movs	r2, r3
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	781b      	ldrb	r3, [r3, #0]
 800b928:	009b      	lsls	r3, r3, #2
 800b92a:	18d3      	adds	r3, r2, r3
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	4a8d      	ldr	r2, [pc, #564]	@ (800bb64 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 800b930:	4013      	ands	r3, r2
 800b932:	637b      	str	r3, [r7, #52]	@ 0x34
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	001a      	movs	r2, r3
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	781b      	ldrb	r3, [r3, #0]
 800b93e:	009b      	lsls	r3, r3, #2
 800b940:	18d3      	adds	r3, r2, r3
 800b942:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b944:	4988      	ldr	r1, [pc, #544]	@ (800bb68 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800b946:	430a      	orrs	r2, r1
 800b948:	601a      	str	r2, [r3, #0]
 800b94a:	e2be      	b.n	800beca <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b94c:	1dbb      	adds	r3, r7, #6
 800b94e:	881a      	ldrh	r2, [r3, #0]
 800b950:	2380      	movs	r3, #128	@ 0x80
 800b952:	01db      	lsls	r3, r3, #7
 800b954:	4013      	ands	r3, r2
 800b956:	d015      	beq.n	800b984 <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	001a      	movs	r2, r3
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	781b      	ldrb	r3, [r3, #0]
 800b962:	009b      	lsls	r3, r3, #2
 800b964:	18d3      	adds	r3, r2, r3
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	4a7e      	ldr	r2, [pc, #504]	@ (800bb64 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 800b96a:	4013      	ands	r3, r2
 800b96c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	001a      	movs	r2, r3
 800b974:	68bb      	ldr	r3, [r7, #8]
 800b976:	781b      	ldrb	r3, [r3, #0]
 800b978:	009b      	lsls	r3, r3, #2
 800b97a:	18d3      	adds	r3, r2, r3
 800b97c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b97e:	497a      	ldr	r1, [pc, #488]	@ (800bb68 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800b980:	430a      	orrs	r2, r1
 800b982:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	2224      	movs	r2, #36	@ 0x24
 800b988:	5c9b      	ldrb	r3, [r3, r2]
 800b98a:	2b01      	cmp	r3, #1
 800b98c:	d000      	beq.n	800b990 <HAL_PCD_EP_DB_Transmit+0x208>
 800b98e:	e29c      	b.n	800beca <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	695a      	ldr	r2, [r3, #20]
 800b994:	211e      	movs	r1, #30
 800b996:	187b      	adds	r3, r7, r1
 800b998:	881b      	ldrh	r3, [r3, #0]
 800b99a:	18d2      	adds	r2, r2, r3
 800b99c:	68bb      	ldr	r3, [r7, #8]
 800b99e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	69da      	ldr	r2, [r3, #28]
 800b9a4:	187b      	adds	r3, r7, r1
 800b9a6:	881b      	ldrh	r3, [r3, #0]
 800b9a8:	18d2      	adds	r2, r2, r3
 800b9aa:	68bb      	ldr	r3, [r7, #8]
 800b9ac:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	6a1a      	ldr	r2, [r3, #32]
 800b9b2:	68bb      	ldr	r3, [r7, #8]
 800b9b4:	691b      	ldr	r3, [r3, #16]
 800b9b6:	429a      	cmp	r2, r3
 800b9b8:	d309      	bcc.n	800b9ce <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	691b      	ldr	r3, [r3, #16]
 800b9be:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	6a1a      	ldr	r2, [r3, #32]
 800b9c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c6:	1ad2      	subs	r2, r2, r3
 800b9c8:	68bb      	ldr	r3, [r7, #8]
 800b9ca:	621a      	str	r2, [r3, #32]
 800b9cc:	e016      	b.n	800b9fc <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	6a1b      	ldr	r3, [r3, #32]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d108      	bne.n	800b9e8 <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 800b9d6:	231e      	movs	r3, #30
 800b9d8:	18fb      	adds	r3, r7, r3
 800b9da:	881b      	ldrh	r3, [r3, #0]
 800b9dc:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 800b9de:	68bb      	ldr	r3, [r7, #8]
 800b9e0:	2224      	movs	r2, #36	@ 0x24
 800b9e2:	2100      	movs	r1, #0
 800b9e4:	5499      	strb	r1, [r3, r2]
 800b9e6:	e009      	b.n	800b9fc <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	2224      	movs	r2, #36	@ 0x24
 800b9ec:	2100      	movs	r1, #0
 800b9ee:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	6a1b      	ldr	r3, [r3, #32]
 800b9f4:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 800b9f6:	68bb      	ldr	r3, [r7, #8]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	785b      	ldrb	r3, [r3, #1]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d162      	bne.n	800baca <HAL_PCD_EP_DB_Transmit+0x342>
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	781b      	ldrb	r3, [r3, #0]
 800ba08:	00db      	lsls	r3, r3, #3
 800ba0a:	4a55      	ldr	r2, [pc, #340]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ba0c:	4694      	mov	ip, r2
 800ba0e:	4463      	add	r3, ip
 800ba10:	681a      	ldr	r2, [r3, #0]
 800ba12:	68bb      	ldr	r3, [r7, #8]
 800ba14:	781b      	ldrb	r3, [r3, #0]
 800ba16:	00db      	lsls	r3, r3, #3
 800ba18:	4951      	ldr	r1, [pc, #324]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ba1a:	468c      	mov	ip, r1
 800ba1c:	4463      	add	r3, ip
 800ba1e:	0192      	lsls	r2, r2, #6
 800ba20:	0992      	lsrs	r2, r2, #6
 800ba22:	601a      	str	r2, [r3, #0]
 800ba24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba26:	2b3e      	cmp	r3, #62	@ 0x3e
 800ba28:	d91e      	bls.n	800ba68 <HAL_PCD_EP_DB_Transmit+0x2e0>
 800ba2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba2c:	095b      	lsrs	r3, r3, #5
 800ba2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba32:	221f      	movs	r2, #31
 800ba34:	4013      	ands	r3, r2
 800ba36:	d102      	bne.n	800ba3e <HAL_PCD_EP_DB_Transmit+0x2b6>
 800ba38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba3a:	3b01      	subs	r3, #1
 800ba3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	781b      	ldrb	r3, [r3, #0]
 800ba42:	00db      	lsls	r3, r3, #3
 800ba44:	4a46      	ldr	r2, [pc, #280]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ba46:	4694      	mov	ip, r2
 800ba48:	4463      	add	r3, ip
 800ba4a:	681a      	ldr	r2, [r3, #0]
 800ba4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba4e:	069b      	lsls	r3, r3, #26
 800ba50:	431a      	orrs	r2, r3
 800ba52:	68bb      	ldr	r3, [r7, #8]
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	00db      	lsls	r3, r3, #3
 800ba58:	4941      	ldr	r1, [pc, #260]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ba5a:	468c      	mov	ip, r1
 800ba5c:	4463      	add	r3, ip
 800ba5e:	2180      	movs	r1, #128	@ 0x80
 800ba60:	0609      	lsls	r1, r1, #24
 800ba62:	430a      	orrs	r2, r1
 800ba64:	601a      	str	r2, [r3, #0]
 800ba66:	e055      	b.n	800bb14 <HAL_PCD_EP_DB_Transmit+0x38c>
 800ba68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d111      	bne.n	800ba92 <HAL_PCD_EP_DB_Transmit+0x30a>
 800ba6e:	68bb      	ldr	r3, [r7, #8]
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	00db      	lsls	r3, r3, #3
 800ba74:	4a3a      	ldr	r2, [pc, #232]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ba76:	4694      	mov	ip, r2
 800ba78:	4463      	add	r3, ip
 800ba7a:	681a      	ldr	r2, [r3, #0]
 800ba7c:	68bb      	ldr	r3, [r7, #8]
 800ba7e:	781b      	ldrb	r3, [r3, #0]
 800ba80:	00db      	lsls	r3, r3, #3
 800ba82:	4937      	ldr	r1, [pc, #220]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ba84:	468c      	mov	ip, r1
 800ba86:	4463      	add	r3, ip
 800ba88:	2180      	movs	r1, #128	@ 0x80
 800ba8a:	0609      	lsls	r1, r1, #24
 800ba8c:	430a      	orrs	r2, r1
 800ba8e:	601a      	str	r2, [r3, #0]
 800ba90:	e040      	b.n	800bb14 <HAL_PCD_EP_DB_Transmit+0x38c>
 800ba92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba94:	085b      	lsrs	r3, r3, #1
 800ba96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba9a:	2201      	movs	r2, #1
 800ba9c:	4013      	ands	r3, r2
 800ba9e:	d002      	beq.n	800baa6 <HAL_PCD_EP_DB_Transmit+0x31e>
 800baa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baa2:	3301      	adds	r3, #1
 800baa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	781b      	ldrb	r3, [r3, #0]
 800baaa:	00db      	lsls	r3, r3, #3
 800baac:	4a2c      	ldr	r2, [pc, #176]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800baae:	4694      	mov	ip, r2
 800bab0:	4463      	add	r3, ip
 800bab2:	6819      	ldr	r1, [r3, #0]
 800bab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bab6:	069a      	lsls	r2, r3, #26
 800bab8:	68bb      	ldr	r3, [r7, #8]
 800baba:	781b      	ldrb	r3, [r3, #0]
 800babc:	00db      	lsls	r3, r3, #3
 800babe:	4828      	ldr	r0, [pc, #160]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800bac0:	4684      	mov	ip, r0
 800bac2:	4463      	add	r3, ip
 800bac4:	430a      	orrs	r2, r1
 800bac6:	601a      	str	r2, [r3, #0]
 800bac8:	e024      	b.n	800bb14 <HAL_PCD_EP_DB_Transmit+0x38c>
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	785b      	ldrb	r3, [r3, #1]
 800bace:	2b01      	cmp	r3, #1
 800bad0:	d120      	bne.n	800bb14 <HAL_PCD_EP_DB_Transmit+0x38c>
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	781b      	ldrb	r3, [r3, #0]
 800bad6:	00db      	lsls	r3, r3, #3
 800bad8:	4a21      	ldr	r2, [pc, #132]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800bada:	4694      	mov	ip, r2
 800badc:	4463      	add	r3, ip
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	68bb      	ldr	r3, [r7, #8]
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	00db      	lsls	r3, r3, #3
 800bae6:	491e      	ldr	r1, [pc, #120]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800bae8:	468c      	mov	ip, r1
 800baea:	4463      	add	r3, ip
 800baec:	0412      	lsls	r2, r2, #16
 800baee:	0c12      	lsrs	r2, r2, #16
 800baf0:	601a      	str	r2, [r3, #0]
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	00db      	lsls	r3, r3, #3
 800baf8:	4a19      	ldr	r2, [pc, #100]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800bafa:	4694      	mov	ip, r2
 800bafc:	4463      	add	r3, ip
 800bafe:	6819      	ldr	r1, [r3, #0]
 800bb00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb02:	041a      	lsls	r2, r3, #16
 800bb04:	68bb      	ldr	r3, [r7, #8]
 800bb06:	781b      	ldrb	r3, [r3, #0]
 800bb08:	00db      	lsls	r3, r3, #3
 800bb0a:	4815      	ldr	r0, [pc, #84]	@ (800bb60 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800bb0c:	4684      	mov	ip, r0
 800bb0e:	4463      	add	r3, ip
 800bb10:	430a      	orrs	r2, r1
 800bb12:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	6818      	ldr	r0, [r3, #0]
 800bb18:	68bb      	ldr	r3, [r7, #8]
 800bb1a:	6959      	ldr	r1, [r3, #20]
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	891a      	ldrh	r2, [r3, #8]
 800bb20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb22:	b29b      	uxth	r3, r3
 800bb24:	f004 fd40 	bl	80105a8 <USB_WritePMA>
 800bb28:	e1cf      	b.n	800beca <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681a      	ldr	r2, [r3, #0]
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	781b      	ldrb	r3, [r3, #0]
 800bb32:	251e      	movs	r5, #30
 800bb34:	197c      	adds	r4, r7, r5
 800bb36:	0019      	movs	r1, r3
 800bb38:	0010      	movs	r0, r2
 800bb3a:	f7fe fc91 	bl	800a460 <PCD_GET_EP_DBUF1_CNT>
 800bb3e:	0003      	movs	r3, r0
 800bb40:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	699a      	ldr	r2, [r3, #24]
 800bb46:	197b      	adds	r3, r7, r5
 800bb48:	881b      	ldrh	r3, [r3, #0]
 800bb4a:	429a      	cmp	r2, r3
 800bb4c:	d30e      	bcc.n	800bb6c <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	699a      	ldr	r2, [r3, #24]
 800bb52:	197b      	adds	r3, r7, r5
 800bb54:	881b      	ldrh	r3, [r3, #0]
 800bb56:	1ad2      	subs	r2, r2, r3
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	619a      	str	r2, [r3, #24]
 800bb5c:	e009      	b.n	800bb72 <HAL_PCD_EP_DB_Transmit+0x3ea>
 800bb5e:	46c0      	nop			@ (mov r8, r8)
 800bb60:	40009800 	.word	0x40009800
 800bb64:	07ff8f8f 	.word	0x07ff8f8f
 800bb68:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	2200      	movs	r2, #0
 800bb70:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	699b      	ldr	r3, [r3, #24]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d000      	beq.n	800bb7c <HAL_PCD_EP_DB_Transmit+0x3f4>
 800bb7a:	e0b2      	b.n	800bce2 <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	785b      	ldrb	r3, [r3, #1]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d121      	bne.n	800bbc8 <HAL_PCD_EP_DB_Transmit+0x440>
 800bb84:	68bb      	ldr	r3, [r7, #8]
 800bb86:	781b      	ldrb	r3, [r3, #0]
 800bb88:	00db      	lsls	r3, r3, #3
 800bb8a:	4ab5      	ldr	r2, [pc, #724]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bb8c:	4694      	mov	ip, r2
 800bb8e:	4463      	add	r3, ip
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	68bb      	ldr	r3, [r7, #8]
 800bb94:	781b      	ldrb	r3, [r3, #0]
 800bb96:	00db      	lsls	r3, r3, #3
 800bb98:	49b1      	ldr	r1, [pc, #708]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bb9a:	468c      	mov	ip, r1
 800bb9c:	4463      	add	r3, ip
 800bb9e:	0192      	lsls	r2, r2, #6
 800bba0:	0992      	lsrs	r2, r2, #6
 800bba2:	601a      	str	r2, [r3, #0]
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	781b      	ldrb	r3, [r3, #0]
 800bba8:	00db      	lsls	r3, r3, #3
 800bbaa:	4aad      	ldr	r2, [pc, #692]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bbac:	4694      	mov	ip, r2
 800bbae:	4463      	add	r3, ip
 800bbb0:	681a      	ldr	r2, [r3, #0]
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	781b      	ldrb	r3, [r3, #0]
 800bbb6:	00db      	lsls	r3, r3, #3
 800bbb8:	49a9      	ldr	r1, [pc, #676]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bbba:	468c      	mov	ip, r1
 800bbbc:	4463      	add	r3, ip
 800bbbe:	2180      	movs	r1, #128	@ 0x80
 800bbc0:	0609      	lsls	r1, r1, #24
 800bbc2:	430a      	orrs	r2, r1
 800bbc4:	601a      	str	r2, [r3, #0]
 800bbc6:	e020      	b.n	800bc0a <HAL_PCD_EP_DB_Transmit+0x482>
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	785b      	ldrb	r3, [r3, #1]
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d11c      	bne.n	800bc0a <HAL_PCD_EP_DB_Transmit+0x482>
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	781b      	ldrb	r3, [r3, #0]
 800bbd4:	00db      	lsls	r3, r3, #3
 800bbd6:	4aa2      	ldr	r2, [pc, #648]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bbd8:	4694      	mov	ip, r2
 800bbda:	4463      	add	r3, ip
 800bbdc:	681a      	ldr	r2, [r3, #0]
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	781b      	ldrb	r3, [r3, #0]
 800bbe2:	00db      	lsls	r3, r3, #3
 800bbe4:	499e      	ldr	r1, [pc, #632]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bbe6:	468c      	mov	ip, r1
 800bbe8:	4463      	add	r3, ip
 800bbea:	0412      	lsls	r2, r2, #16
 800bbec:	0c12      	lsrs	r2, r2, #16
 800bbee:	601a      	str	r2, [r3, #0]
 800bbf0:	68bb      	ldr	r3, [r7, #8]
 800bbf2:	781b      	ldrb	r3, [r3, #0]
 800bbf4:	00db      	lsls	r3, r3, #3
 800bbf6:	4a9a      	ldr	r2, [pc, #616]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bbf8:	189a      	adds	r2, r3, r2
 800bbfa:	68bb      	ldr	r3, [r7, #8]
 800bbfc:	781b      	ldrb	r3, [r3, #0]
 800bbfe:	00db      	lsls	r3, r3, #3
 800bc00:	4997      	ldr	r1, [pc, #604]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bc02:	468c      	mov	ip, r1
 800bc04:	4463      	add	r3, ip
 800bc06:	6812      	ldr	r2, [r2, #0]
 800bc08:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	785b      	ldrb	r3, [r3, #1]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d121      	bne.n	800bc56 <HAL_PCD_EP_DB_Transmit+0x4ce>
 800bc12:	68bb      	ldr	r3, [r7, #8]
 800bc14:	781b      	ldrb	r3, [r3, #0]
 800bc16:	00db      	lsls	r3, r3, #3
 800bc18:	4a91      	ldr	r2, [pc, #580]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bc1a:	4694      	mov	ip, r2
 800bc1c:	4463      	add	r3, ip
 800bc1e:	685a      	ldr	r2, [r3, #4]
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	781b      	ldrb	r3, [r3, #0]
 800bc24:	00db      	lsls	r3, r3, #3
 800bc26:	498e      	ldr	r1, [pc, #568]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bc28:	468c      	mov	ip, r1
 800bc2a:	4463      	add	r3, ip
 800bc2c:	0192      	lsls	r2, r2, #6
 800bc2e:	0992      	lsrs	r2, r2, #6
 800bc30:	605a      	str	r2, [r3, #4]
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	781b      	ldrb	r3, [r3, #0]
 800bc36:	00db      	lsls	r3, r3, #3
 800bc38:	4a89      	ldr	r2, [pc, #548]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bc3a:	4694      	mov	ip, r2
 800bc3c:	4463      	add	r3, ip
 800bc3e:	685a      	ldr	r2, [r3, #4]
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	781b      	ldrb	r3, [r3, #0]
 800bc44:	00db      	lsls	r3, r3, #3
 800bc46:	4986      	ldr	r1, [pc, #536]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bc48:	468c      	mov	ip, r1
 800bc4a:	4463      	add	r3, ip
 800bc4c:	2180      	movs	r1, #128	@ 0x80
 800bc4e:	0609      	lsls	r1, r1, #24
 800bc50:	430a      	orrs	r2, r1
 800bc52:	605a      	str	r2, [r3, #4]
 800bc54:	e020      	b.n	800bc98 <HAL_PCD_EP_DB_Transmit+0x510>
 800bc56:	68bb      	ldr	r3, [r7, #8]
 800bc58:	785b      	ldrb	r3, [r3, #1]
 800bc5a:	2b01      	cmp	r3, #1
 800bc5c:	d11c      	bne.n	800bc98 <HAL_PCD_EP_DB_Transmit+0x510>
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	00db      	lsls	r3, r3, #3
 800bc64:	4a7e      	ldr	r2, [pc, #504]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bc66:	4694      	mov	ip, r2
 800bc68:	4463      	add	r3, ip
 800bc6a:	685a      	ldr	r2, [r3, #4]
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	781b      	ldrb	r3, [r3, #0]
 800bc70:	00db      	lsls	r3, r3, #3
 800bc72:	497b      	ldr	r1, [pc, #492]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bc74:	468c      	mov	ip, r1
 800bc76:	4463      	add	r3, ip
 800bc78:	0412      	lsls	r2, r2, #16
 800bc7a:	0c12      	lsrs	r2, r2, #16
 800bc7c:	605a      	str	r2, [r3, #4]
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	781b      	ldrb	r3, [r3, #0]
 800bc82:	00db      	lsls	r3, r3, #3
 800bc84:	4a76      	ldr	r2, [pc, #472]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bc86:	189a      	adds	r2, r3, r2
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	00db      	lsls	r3, r3, #3
 800bc8e:	4974      	ldr	r1, [pc, #464]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bc90:	468c      	mov	ip, r1
 800bc92:	4463      	add	r3, ip
 800bc94:	6852      	ldr	r2, [r2, #4]
 800bc96:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	781a      	ldrb	r2, [r3, #0]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	0011      	movs	r1, r2
 800bca0:	0018      	movs	r0, r3
 800bca2:	f00f ff37 	bl	801bb14 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800bca6:	1dbb      	adds	r3, r7, #6
 800bca8:	881a      	ldrh	r2, [r3, #0]
 800bcaa:	2380      	movs	r3, #128	@ 0x80
 800bcac:	01db      	lsls	r3, r3, #7
 800bcae:	4013      	ands	r3, r2
 800bcb0:	d000      	beq.n	800bcb4 <HAL_PCD_EP_DB_Transmit+0x52c>
 800bcb2:	e10a      	b.n	800beca <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	001a      	movs	r2, r3
 800bcba:	68bb      	ldr	r3, [r7, #8]
 800bcbc:	781b      	ldrb	r3, [r3, #0]
 800bcbe:	009b      	lsls	r3, r3, #2
 800bcc0:	18d3      	adds	r3, r2, r3
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	4a67      	ldr	r2, [pc, #412]	@ (800be64 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 800bcc6:	4013      	ands	r3, r2
 800bcc8:	623b      	str	r3, [r7, #32]
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	001a      	movs	r2, r3
 800bcd0:	68bb      	ldr	r3, [r7, #8]
 800bcd2:	781b      	ldrb	r3, [r3, #0]
 800bcd4:	009b      	lsls	r3, r3, #2
 800bcd6:	18d3      	adds	r3, r2, r3
 800bcd8:	6a3a      	ldr	r2, [r7, #32]
 800bcda:	4963      	ldr	r1, [pc, #396]	@ (800be68 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 800bcdc:	430a      	orrs	r2, r1
 800bcde:	601a      	str	r2, [r3, #0]
 800bce0:	e0f3      	b.n	800beca <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800bce2:	1dbb      	adds	r3, r7, #6
 800bce4:	881a      	ldrh	r2, [r3, #0]
 800bce6:	2380      	movs	r3, #128	@ 0x80
 800bce8:	01db      	lsls	r3, r3, #7
 800bcea:	4013      	ands	r3, r2
 800bcec:	d115      	bne.n	800bd1a <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	001a      	movs	r2, r3
 800bcf4:	68bb      	ldr	r3, [r7, #8]
 800bcf6:	781b      	ldrb	r3, [r3, #0]
 800bcf8:	009b      	lsls	r3, r3, #2
 800bcfa:	18d3      	adds	r3, r2, r3
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	4a59      	ldr	r2, [pc, #356]	@ (800be64 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 800bd00:	4013      	ands	r3, r2
 800bd02:	617b      	str	r3, [r7, #20]
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	001a      	movs	r2, r3
 800bd0a:	68bb      	ldr	r3, [r7, #8]
 800bd0c:	781b      	ldrb	r3, [r3, #0]
 800bd0e:	009b      	lsls	r3, r3, #2
 800bd10:	18d3      	adds	r3, r2, r3
 800bd12:	697a      	ldr	r2, [r7, #20]
 800bd14:	4954      	ldr	r1, [pc, #336]	@ (800be68 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 800bd16:	430a      	orrs	r2, r1
 800bd18:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	2224      	movs	r2, #36	@ 0x24
 800bd1e:	5c9b      	ldrb	r3, [r3, r2]
 800bd20:	2b01      	cmp	r3, #1
 800bd22:	d000      	beq.n	800bd26 <HAL_PCD_EP_DB_Transmit+0x59e>
 800bd24:	e0d1      	b.n	800beca <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	695a      	ldr	r2, [r3, #20]
 800bd2a:	211e      	movs	r1, #30
 800bd2c:	187b      	adds	r3, r7, r1
 800bd2e:	881b      	ldrh	r3, [r3, #0]
 800bd30:	18d2      	adds	r2, r2, r3
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	69da      	ldr	r2, [r3, #28]
 800bd3a:	187b      	adds	r3, r7, r1
 800bd3c:	881b      	ldrh	r3, [r3, #0]
 800bd3e:	18d2      	adds	r2, r2, r3
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800bd44:	68bb      	ldr	r3, [r7, #8]
 800bd46:	6a1a      	ldr	r2, [r3, #32]
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	691b      	ldr	r3, [r3, #16]
 800bd4c:	429a      	cmp	r2, r3
 800bd4e:	d309      	bcc.n	800bd64 <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	691b      	ldr	r3, [r3, #16]
 800bd54:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	6a1a      	ldr	r2, [r3, #32]
 800bd5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd5c:	1ad2      	subs	r2, r2, r3
 800bd5e:	68bb      	ldr	r3, [r7, #8]
 800bd60:	621a      	str	r2, [r3, #32]
 800bd62:	e016      	b.n	800bd92 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	6a1b      	ldr	r3, [r3, #32]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d108      	bne.n	800bd7e <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 800bd6c:	231e      	movs	r3, #30
 800bd6e:	18fb      	adds	r3, r7, r3
 800bd70:	881b      	ldrh	r3, [r3, #0]
 800bd72:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	2224      	movs	r2, #36	@ 0x24
 800bd78:	2100      	movs	r1, #0
 800bd7a:	5499      	strb	r1, [r3, r2]
 800bd7c:	e009      	b.n	800bd92 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	6a1b      	ldr	r3, [r3, #32]
 800bd82:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 800bd84:	68bb      	ldr	r3, [r7, #8]
 800bd86:	2200      	movs	r2, #0
 800bd88:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800bd8a:	68bb      	ldr	r3, [r7, #8]
 800bd8c:	2224      	movs	r2, #36	@ 0x24
 800bd8e:	2100      	movs	r1, #0
 800bd90:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	785b      	ldrb	r3, [r3, #1]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d168      	bne.n	800be6c <HAL_PCD_EP_DB_Transmit+0x6e4>
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	781b      	ldrb	r3, [r3, #0]
 800bd9e:	00db      	lsls	r3, r3, #3
 800bda0:	4a2f      	ldr	r2, [pc, #188]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bda2:	4694      	mov	ip, r2
 800bda4:	4463      	add	r3, ip
 800bda6:	685a      	ldr	r2, [r3, #4]
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	781b      	ldrb	r3, [r3, #0]
 800bdac:	00db      	lsls	r3, r3, #3
 800bdae:	492c      	ldr	r1, [pc, #176]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bdb0:	468c      	mov	ip, r1
 800bdb2:	4463      	add	r3, ip
 800bdb4:	0192      	lsls	r2, r2, #6
 800bdb6:	0992      	lsrs	r2, r2, #6
 800bdb8:	605a      	str	r2, [r3, #4]
 800bdba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdbc:	2b3e      	cmp	r3, #62	@ 0x3e
 800bdbe:	d91e      	bls.n	800bdfe <HAL_PCD_EP_DB_Transmit+0x676>
 800bdc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc2:	095b      	lsrs	r3, r3, #5
 800bdc4:	61bb      	str	r3, [r7, #24]
 800bdc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc8:	221f      	movs	r2, #31
 800bdca:	4013      	ands	r3, r2
 800bdcc:	d102      	bne.n	800bdd4 <HAL_PCD_EP_DB_Transmit+0x64c>
 800bdce:	69bb      	ldr	r3, [r7, #24]
 800bdd0:	3b01      	subs	r3, #1
 800bdd2:	61bb      	str	r3, [r7, #24]
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	781b      	ldrb	r3, [r3, #0]
 800bdd8:	00db      	lsls	r3, r3, #3
 800bdda:	4a21      	ldr	r2, [pc, #132]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bddc:	4694      	mov	ip, r2
 800bdde:	4463      	add	r3, ip
 800bde0:	685a      	ldr	r2, [r3, #4]
 800bde2:	69bb      	ldr	r3, [r7, #24]
 800bde4:	069b      	lsls	r3, r3, #26
 800bde6:	431a      	orrs	r2, r3
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	781b      	ldrb	r3, [r3, #0]
 800bdec:	00db      	lsls	r3, r3, #3
 800bdee:	491c      	ldr	r1, [pc, #112]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800bdf0:	468c      	mov	ip, r1
 800bdf2:	4463      	add	r3, ip
 800bdf4:	2180      	movs	r1, #128	@ 0x80
 800bdf6:	0609      	lsls	r1, r1, #24
 800bdf8:	430a      	orrs	r2, r1
 800bdfa:	605a      	str	r2, [r3, #4]
 800bdfc:	e05b      	b.n	800beb6 <HAL_PCD_EP_DB_Transmit+0x72e>
 800bdfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be00:	2b00      	cmp	r3, #0
 800be02:	d111      	bne.n	800be28 <HAL_PCD_EP_DB_Transmit+0x6a0>
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	781b      	ldrb	r3, [r3, #0]
 800be08:	00db      	lsls	r3, r3, #3
 800be0a:	4a15      	ldr	r2, [pc, #84]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800be0c:	4694      	mov	ip, r2
 800be0e:	4463      	add	r3, ip
 800be10:	685a      	ldr	r2, [r3, #4]
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	781b      	ldrb	r3, [r3, #0]
 800be16:	00db      	lsls	r3, r3, #3
 800be18:	4911      	ldr	r1, [pc, #68]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800be1a:	468c      	mov	ip, r1
 800be1c:	4463      	add	r3, ip
 800be1e:	2180      	movs	r1, #128	@ 0x80
 800be20:	0609      	lsls	r1, r1, #24
 800be22:	430a      	orrs	r2, r1
 800be24:	605a      	str	r2, [r3, #4]
 800be26:	e046      	b.n	800beb6 <HAL_PCD_EP_DB_Transmit+0x72e>
 800be28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be2a:	085b      	lsrs	r3, r3, #1
 800be2c:	61bb      	str	r3, [r7, #24]
 800be2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be30:	2201      	movs	r2, #1
 800be32:	4013      	ands	r3, r2
 800be34:	d002      	beq.n	800be3c <HAL_PCD_EP_DB_Transmit+0x6b4>
 800be36:	69bb      	ldr	r3, [r7, #24]
 800be38:	3301      	adds	r3, #1
 800be3a:	61bb      	str	r3, [r7, #24]
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	781b      	ldrb	r3, [r3, #0]
 800be40:	00db      	lsls	r3, r3, #3
 800be42:	4a07      	ldr	r2, [pc, #28]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800be44:	4694      	mov	ip, r2
 800be46:	4463      	add	r3, ip
 800be48:	6859      	ldr	r1, [r3, #4]
 800be4a:	69bb      	ldr	r3, [r7, #24]
 800be4c:	069a      	lsls	r2, r3, #26
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	781b      	ldrb	r3, [r3, #0]
 800be52:	00db      	lsls	r3, r3, #3
 800be54:	4802      	ldr	r0, [pc, #8]	@ (800be60 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800be56:	4684      	mov	ip, r0
 800be58:	4463      	add	r3, ip
 800be5a:	430a      	orrs	r2, r1
 800be5c:	605a      	str	r2, [r3, #4]
 800be5e:	e02a      	b.n	800beb6 <HAL_PCD_EP_DB_Transmit+0x72e>
 800be60:	40009800 	.word	0x40009800
 800be64:	07ff8f8f 	.word	0x07ff8f8f
 800be68:	0000c080 	.word	0x0000c080
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	785b      	ldrb	r3, [r3, #1]
 800be70:	2b01      	cmp	r3, #1
 800be72:	d120      	bne.n	800beb6 <HAL_PCD_EP_DB_Transmit+0x72e>
 800be74:	68bb      	ldr	r3, [r7, #8]
 800be76:	781b      	ldrb	r3, [r3, #0]
 800be78:	00db      	lsls	r3, r3, #3
 800be7a:	4a25      	ldr	r2, [pc, #148]	@ (800bf10 <HAL_PCD_EP_DB_Transmit+0x788>)
 800be7c:	4694      	mov	ip, r2
 800be7e:	4463      	add	r3, ip
 800be80:	685a      	ldr	r2, [r3, #4]
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	781b      	ldrb	r3, [r3, #0]
 800be86:	00db      	lsls	r3, r3, #3
 800be88:	4921      	ldr	r1, [pc, #132]	@ (800bf10 <HAL_PCD_EP_DB_Transmit+0x788>)
 800be8a:	468c      	mov	ip, r1
 800be8c:	4463      	add	r3, ip
 800be8e:	0412      	lsls	r2, r2, #16
 800be90:	0c12      	lsrs	r2, r2, #16
 800be92:	605a      	str	r2, [r3, #4]
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	781b      	ldrb	r3, [r3, #0]
 800be98:	00db      	lsls	r3, r3, #3
 800be9a:	4a1d      	ldr	r2, [pc, #116]	@ (800bf10 <HAL_PCD_EP_DB_Transmit+0x788>)
 800be9c:	4694      	mov	ip, r2
 800be9e:	4463      	add	r3, ip
 800bea0:	6859      	ldr	r1, [r3, #4]
 800bea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea4:	041a      	lsls	r2, r3, #16
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	781b      	ldrb	r3, [r3, #0]
 800beaa:	00db      	lsls	r3, r3, #3
 800beac:	4818      	ldr	r0, [pc, #96]	@ (800bf10 <HAL_PCD_EP_DB_Transmit+0x788>)
 800beae:	4684      	mov	ip, r0
 800beb0:	4463      	add	r3, ip
 800beb2:	430a      	orrs	r2, r1
 800beb4:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	6818      	ldr	r0, [r3, #0]
 800beba:	68bb      	ldr	r3, [r7, #8]
 800bebc:	6959      	ldr	r1, [r3, #20]
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	895a      	ldrh	r2, [r3, #10]
 800bec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec4:	b29b      	uxth	r3, r3
 800bec6:	f004 fb6f 	bl	80105a8 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	001a      	movs	r2, r3
 800bed0:	68bb      	ldr	r3, [r7, #8]
 800bed2:	781b      	ldrb	r3, [r3, #0]
 800bed4:	009b      	lsls	r3, r3, #2
 800bed6:	18d3      	adds	r3, r2, r3
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	4a0e      	ldr	r2, [pc, #56]	@ (800bf14 <HAL_PCD_EP_DB_Transmit+0x78c>)
 800bedc:	4013      	ands	r3, r2
 800bede:	633b      	str	r3, [r7, #48]	@ 0x30
 800bee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bee2:	2210      	movs	r2, #16
 800bee4:	4053      	eors	r3, r2
 800bee6:	633b      	str	r3, [r7, #48]	@ 0x30
 800bee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beea:	2220      	movs	r2, #32
 800beec:	4053      	eors	r3, r2
 800beee:	633b      	str	r3, [r7, #48]	@ 0x30
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	001a      	movs	r2, r3
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	781b      	ldrb	r3, [r3, #0]
 800befa:	009b      	lsls	r3, r3, #2
 800befc:	18d3      	adds	r3, r2, r3
 800befe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf00:	4905      	ldr	r1, [pc, #20]	@ (800bf18 <HAL_PCD_EP_DB_Transmit+0x790>)
 800bf02:	430a      	orrs	r2, r1
 800bf04:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800bf06:	2300      	movs	r3, #0
}
 800bf08:	0018      	movs	r0, r3
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	b00e      	add	sp, #56	@ 0x38
 800bf0e:	bdb0      	pop	{r4, r5, r7, pc}
 800bf10:	40009800 	.word	0x40009800
 800bf14:	07ff8fbf 	.word	0x07ff8fbf
 800bf18:	00008080 	.word	0x00008080

0800bf1c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800bf1c:	b590      	push	{r4, r7, lr}
 800bf1e:	b087      	sub	sp, #28
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	60f8      	str	r0, [r7, #12]
 800bf24:	0008      	movs	r0, r1
 800bf26:	0011      	movs	r1, r2
 800bf28:	607b      	str	r3, [r7, #4]
 800bf2a:	240a      	movs	r4, #10
 800bf2c:	193b      	adds	r3, r7, r4
 800bf2e:	1c02      	adds	r2, r0, #0
 800bf30:	801a      	strh	r2, [r3, #0]
 800bf32:	2308      	movs	r3, #8
 800bf34:	18fb      	adds	r3, r7, r3
 800bf36:	1c0a      	adds	r2, r1, #0
 800bf38:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800bf3a:	0021      	movs	r1, r4
 800bf3c:	187b      	adds	r3, r7, r1
 800bf3e:	881b      	ldrh	r3, [r3, #0]
 800bf40:	2280      	movs	r2, #128	@ 0x80
 800bf42:	4013      	ands	r3, r2
 800bf44:	b29b      	uxth	r3, r3
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d00d      	beq.n	800bf66 <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bf4a:	187b      	adds	r3, r7, r1
 800bf4c:	881b      	ldrh	r3, [r3, #0]
 800bf4e:	2207      	movs	r2, #7
 800bf50:	401a      	ands	r2, r3
 800bf52:	0013      	movs	r3, r2
 800bf54:	009b      	lsls	r3, r3, #2
 800bf56:	189b      	adds	r3, r3, r2
 800bf58:	00db      	lsls	r3, r3, #3
 800bf5a:	3310      	adds	r3, #16
 800bf5c:	68fa      	ldr	r2, [r7, #12]
 800bf5e:	18d3      	adds	r3, r2, r3
 800bf60:	3304      	adds	r3, #4
 800bf62:	617b      	str	r3, [r7, #20]
 800bf64:	e00c      	b.n	800bf80 <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800bf66:	230a      	movs	r3, #10
 800bf68:	18fb      	adds	r3, r7, r3
 800bf6a:	881a      	ldrh	r2, [r3, #0]
 800bf6c:	0013      	movs	r3, r2
 800bf6e:	009b      	lsls	r3, r3, #2
 800bf70:	189b      	adds	r3, r3, r2
 800bf72:	00db      	lsls	r3, r3, #3
 800bf74:	3351      	adds	r3, #81	@ 0x51
 800bf76:	33ff      	adds	r3, #255	@ 0xff
 800bf78:	68fa      	ldr	r2, [r7, #12]
 800bf7a:	18d3      	adds	r3, r2, r3
 800bf7c:	3304      	adds	r3, #4
 800bf7e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800bf80:	2308      	movs	r3, #8
 800bf82:	18fb      	adds	r3, r7, r3
 800bf84:	881b      	ldrh	r3, [r3, #0]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d107      	bne.n	800bf9a <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800bf8a:	697b      	ldr	r3, [r7, #20]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	b29a      	uxth	r2, r3
 800bf94:	697b      	ldr	r3, [r7, #20]
 800bf96:	80da      	strh	r2, [r3, #6]
 800bf98:	e00b      	b.n	800bfb2 <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800bf9a:	697b      	ldr	r3, [r7, #20]
 800bf9c:	2201      	movs	r2, #1
 800bf9e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	b29a      	uxth	r2, r3
 800bfa4:	697b      	ldr	r3, [r7, #20]
 800bfa6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	0c1b      	lsrs	r3, r3, #16
 800bfac:	b29a      	uxth	r2, r3
 800bfae:	697b      	ldr	r3, [r7, #20]
 800bfb0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800bfb2:	2300      	movs	r3, #0
}
 800bfb4:	0018      	movs	r0, r3
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	b007      	add	sp, #28
 800bfba:	bd90      	pop	{r4, r7, pc}

0800bfbc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b084      	sub	sp, #16
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800bfca:	687a      	ldr	r2, [r7, #4]
 800bfcc:	23b5      	movs	r3, #181	@ 0xb5
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	2101      	movs	r1, #1
 800bfd2:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800bfd4:	687a      	ldr	r2, [r7, #4]
 800bfd6:	23b3      	movs	r3, #179	@ 0xb3
 800bfd8:	009b      	lsls	r3, r3, #2
 800bfda:	2100      	movs	r1, #0
 800bfdc:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	431a      	orrs	r2, r3
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfee:	2202      	movs	r2, #2
 800bff0:	431a      	orrs	r2, r3
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800bff6:	2300      	movs	r3, #0
}
 800bff8:	0018      	movs	r0, r3
 800bffa:	46bd      	mov	sp, r7
 800bffc:	b004      	add	sp, #16
 800bffe:	bd80      	pop	{r7, pc}

0800c000 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b082      	sub	sp, #8
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
 800c008:	000a      	movs	r2, r1
 800c00a:	1cfb      	adds	r3, r7, #3
 800c00c:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800c00e:	46c0      	nop			@ (mov r8, r8)
 800c010:	46bd      	mov	sp, r7
 800c012:	b002      	add	sp, #8
 800c014:	bd80      	pop	{r7, pc}
	...

0800c018 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800c01c:	4b04      	ldr	r3, [pc, #16]	@ (800c030 <HAL_PWREx_EnableVddUSB+0x18>)
 800c01e:	685a      	ldr	r2, [r3, #4]
 800c020:	4b03      	ldr	r3, [pc, #12]	@ (800c030 <HAL_PWREx_EnableVddUSB+0x18>)
 800c022:	2180      	movs	r1, #128	@ 0x80
 800c024:	00c9      	lsls	r1, r1, #3
 800c026:	430a      	orrs	r2, r1
 800c028:	605a      	str	r2, [r3, #4]
}
 800c02a:	46c0      	nop			@ (mov r8, r8)
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}
 800c030:	40007000 	.word	0x40007000

0800c034 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c034:	b580      	push	{r7, lr}
 800c036:	b084      	sub	sp, #16
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800c03c:	4b19      	ldr	r3, [pc, #100]	@ (800c0a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	4a19      	ldr	r2, [pc, #100]	@ (800c0a8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800c042:	4013      	ands	r3, r2
 800c044:	0019      	movs	r1, r3
 800c046:	4b17      	ldr	r3, [pc, #92]	@ (800c0a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800c048:	687a      	ldr	r2, [r7, #4]
 800c04a:	430a      	orrs	r2, r1
 800c04c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c04e:	687a      	ldr	r2, [r7, #4]
 800c050:	2380      	movs	r3, #128	@ 0x80
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	429a      	cmp	r2, r3
 800c056:	d11f      	bne.n	800c098 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800c058:	4b14      	ldr	r3, [pc, #80]	@ (800c0ac <HAL_PWREx_ControlVoltageScaling+0x78>)
 800c05a:	681a      	ldr	r2, [r3, #0]
 800c05c:	0013      	movs	r3, r2
 800c05e:	005b      	lsls	r3, r3, #1
 800c060:	189b      	adds	r3, r3, r2
 800c062:	005b      	lsls	r3, r3, #1
 800c064:	4912      	ldr	r1, [pc, #72]	@ (800c0b0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800c066:	0018      	movs	r0, r3
 800c068:	f7fa f9ec 	bl	8006444 <__udivsi3>
 800c06c:	0003      	movs	r3, r0
 800c06e:	3301      	adds	r3, #1
 800c070:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c072:	e008      	b.n	800c086 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d003      	beq.n	800c082 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	3b01      	subs	r3, #1
 800c07e:	60fb      	str	r3, [r7, #12]
 800c080:	e001      	b.n	800c086 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800c082:	2303      	movs	r3, #3
 800c084:	e009      	b.n	800c09a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c086:	4b07      	ldr	r3, [pc, #28]	@ (800c0a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800c088:	695a      	ldr	r2, [r3, #20]
 800c08a:	2380      	movs	r3, #128	@ 0x80
 800c08c:	00db      	lsls	r3, r3, #3
 800c08e:	401a      	ands	r2, r3
 800c090:	2380      	movs	r3, #128	@ 0x80
 800c092:	00db      	lsls	r3, r3, #3
 800c094:	429a      	cmp	r2, r3
 800c096:	d0ed      	beq.n	800c074 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800c098:	2300      	movs	r3, #0
}
 800c09a:	0018      	movs	r0, r3
 800c09c:	46bd      	mov	sp, r7
 800c09e:	b004      	add	sp, #16
 800c0a0:	bd80      	pop	{r7, pc}
 800c0a2:	46c0      	nop			@ (mov r8, r8)
 800c0a4:	40007000 	.word	0x40007000
 800c0a8:	fffff9ff 	.word	0xfffff9ff
 800c0ac:	20000004 	.word	0x20000004
 800c0b0:	000f4240 	.word	0x000f4240

0800c0b4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800c0b8:	4b03      	ldr	r3, [pc, #12]	@ (800c0c8 <LL_RCC_GetAPB1Prescaler+0x14>)
 800c0ba:	689a      	ldr	r2, [r3, #8]
 800c0bc:	23e0      	movs	r3, #224	@ 0xe0
 800c0be:	01db      	lsls	r3, r3, #7
 800c0c0:	4013      	ands	r3, r2
}
 800c0c2:	0018      	movs	r0, r3
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}
 800c0c8:	40021000 	.word	0x40021000

0800c0cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b088      	sub	sp, #32
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d102      	bne.n	800c0e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800c0da:	2301      	movs	r3, #1
 800c0dc:	f000 fb50 	bl	800c780 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	2201      	movs	r2, #1
 800c0e6:	4013      	ands	r3, r2
 800c0e8:	d100      	bne.n	800c0ec <HAL_RCC_OscConfig+0x20>
 800c0ea:	e07c      	b.n	800c1e6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c0ec:	4bc3      	ldr	r3, [pc, #780]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c0ee:	689b      	ldr	r3, [r3, #8]
 800c0f0:	2238      	movs	r2, #56	@ 0x38
 800c0f2:	4013      	ands	r3, r2
 800c0f4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c0f6:	4bc1      	ldr	r3, [pc, #772]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c0f8:	68db      	ldr	r3, [r3, #12]
 800c0fa:	2203      	movs	r2, #3
 800c0fc:	4013      	ands	r3, r2
 800c0fe:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800c100:	69bb      	ldr	r3, [r7, #24]
 800c102:	2b10      	cmp	r3, #16
 800c104:	d102      	bne.n	800c10c <HAL_RCC_OscConfig+0x40>
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	2b03      	cmp	r3, #3
 800c10a:	d002      	beq.n	800c112 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800c10c:	69bb      	ldr	r3, [r7, #24]
 800c10e:	2b08      	cmp	r3, #8
 800c110:	d10b      	bne.n	800c12a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c112:	4bba      	ldr	r3, [pc, #744]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c114:	681a      	ldr	r2, [r3, #0]
 800c116:	2380      	movs	r3, #128	@ 0x80
 800c118:	029b      	lsls	r3, r3, #10
 800c11a:	4013      	ands	r3, r2
 800c11c:	d062      	beq.n	800c1e4 <HAL_RCC_OscConfig+0x118>
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	685b      	ldr	r3, [r3, #4]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d15e      	bne.n	800c1e4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800c126:	2301      	movs	r3, #1
 800c128:	e32a      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	685a      	ldr	r2, [r3, #4]
 800c12e:	2380      	movs	r3, #128	@ 0x80
 800c130:	025b      	lsls	r3, r3, #9
 800c132:	429a      	cmp	r2, r3
 800c134:	d107      	bne.n	800c146 <HAL_RCC_OscConfig+0x7a>
 800c136:	4bb1      	ldr	r3, [pc, #708]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c138:	681a      	ldr	r2, [r3, #0]
 800c13a:	4bb0      	ldr	r3, [pc, #704]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c13c:	2180      	movs	r1, #128	@ 0x80
 800c13e:	0249      	lsls	r1, r1, #9
 800c140:	430a      	orrs	r2, r1
 800c142:	601a      	str	r2, [r3, #0]
 800c144:	e020      	b.n	800c188 <HAL_RCC_OscConfig+0xbc>
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	685a      	ldr	r2, [r3, #4]
 800c14a:	23a0      	movs	r3, #160	@ 0xa0
 800c14c:	02db      	lsls	r3, r3, #11
 800c14e:	429a      	cmp	r2, r3
 800c150:	d10e      	bne.n	800c170 <HAL_RCC_OscConfig+0xa4>
 800c152:	4baa      	ldr	r3, [pc, #680]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c154:	681a      	ldr	r2, [r3, #0]
 800c156:	4ba9      	ldr	r3, [pc, #676]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c158:	2180      	movs	r1, #128	@ 0x80
 800c15a:	02c9      	lsls	r1, r1, #11
 800c15c:	430a      	orrs	r2, r1
 800c15e:	601a      	str	r2, [r3, #0]
 800c160:	4ba6      	ldr	r3, [pc, #664]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c162:	681a      	ldr	r2, [r3, #0]
 800c164:	4ba5      	ldr	r3, [pc, #660]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c166:	2180      	movs	r1, #128	@ 0x80
 800c168:	0249      	lsls	r1, r1, #9
 800c16a:	430a      	orrs	r2, r1
 800c16c:	601a      	str	r2, [r3, #0]
 800c16e:	e00b      	b.n	800c188 <HAL_RCC_OscConfig+0xbc>
 800c170:	4ba2      	ldr	r3, [pc, #648]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c172:	681a      	ldr	r2, [r3, #0]
 800c174:	4ba1      	ldr	r3, [pc, #644]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c176:	49a2      	ldr	r1, [pc, #648]	@ (800c400 <HAL_RCC_OscConfig+0x334>)
 800c178:	400a      	ands	r2, r1
 800c17a:	601a      	str	r2, [r3, #0]
 800c17c:	4b9f      	ldr	r3, [pc, #636]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c17e:	681a      	ldr	r2, [r3, #0]
 800c180:	4b9e      	ldr	r3, [pc, #632]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c182:	49a0      	ldr	r1, [pc, #640]	@ (800c404 <HAL_RCC_OscConfig+0x338>)
 800c184:	400a      	ands	r2, r1
 800c186:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d014      	beq.n	800c1ba <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c190:	f7fd f9a0 	bl	80094d4 <HAL_GetTick>
 800c194:	0003      	movs	r3, r0
 800c196:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c198:	e008      	b.n	800c1ac <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c19a:	f7fd f99b 	bl	80094d4 <HAL_GetTick>
 800c19e:	0002      	movs	r2, r0
 800c1a0:	693b      	ldr	r3, [r7, #16]
 800c1a2:	1ad3      	subs	r3, r2, r3
 800c1a4:	2b64      	cmp	r3, #100	@ 0x64
 800c1a6:	d901      	bls.n	800c1ac <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800c1a8:	2303      	movs	r3, #3
 800c1aa:	e2e9      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c1ac:	4b93      	ldr	r3, [pc, #588]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c1ae:	681a      	ldr	r2, [r3, #0]
 800c1b0:	2380      	movs	r3, #128	@ 0x80
 800c1b2:	029b      	lsls	r3, r3, #10
 800c1b4:	4013      	ands	r3, r2
 800c1b6:	d0f0      	beq.n	800c19a <HAL_RCC_OscConfig+0xce>
 800c1b8:	e015      	b.n	800c1e6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c1ba:	f7fd f98b 	bl	80094d4 <HAL_GetTick>
 800c1be:	0003      	movs	r3, r0
 800c1c0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c1c2:	e008      	b.n	800c1d6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c1c4:	f7fd f986 	bl	80094d4 <HAL_GetTick>
 800c1c8:	0002      	movs	r2, r0
 800c1ca:	693b      	ldr	r3, [r7, #16]
 800c1cc:	1ad3      	subs	r3, r2, r3
 800c1ce:	2b64      	cmp	r3, #100	@ 0x64
 800c1d0:	d901      	bls.n	800c1d6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800c1d2:	2303      	movs	r3, #3
 800c1d4:	e2d4      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c1d6:	4b89      	ldr	r3, [pc, #548]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c1d8:	681a      	ldr	r2, [r3, #0]
 800c1da:	2380      	movs	r3, #128	@ 0x80
 800c1dc:	029b      	lsls	r3, r3, #10
 800c1de:	4013      	ands	r3, r2
 800c1e0:	d1f0      	bne.n	800c1c4 <HAL_RCC_OscConfig+0xf8>
 800c1e2:	e000      	b.n	800c1e6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c1e4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	2202      	movs	r2, #2
 800c1ec:	4013      	ands	r3, r2
 800c1ee:	d100      	bne.n	800c1f2 <HAL_RCC_OscConfig+0x126>
 800c1f0:	e099      	b.n	800c326 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c1f2:	4b82      	ldr	r3, [pc, #520]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c1f4:	689b      	ldr	r3, [r3, #8]
 800c1f6:	2238      	movs	r2, #56	@ 0x38
 800c1f8:	4013      	ands	r3, r2
 800c1fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c1fc:	4b7f      	ldr	r3, [pc, #508]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c1fe:	68db      	ldr	r3, [r3, #12]
 800c200:	2203      	movs	r2, #3
 800c202:	4013      	ands	r3, r2
 800c204:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800c206:	69bb      	ldr	r3, [r7, #24]
 800c208:	2b10      	cmp	r3, #16
 800c20a:	d102      	bne.n	800c212 <HAL_RCC_OscConfig+0x146>
 800c20c:	697b      	ldr	r3, [r7, #20]
 800c20e:	2b02      	cmp	r3, #2
 800c210:	d002      	beq.n	800c218 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800c212:	69bb      	ldr	r3, [r7, #24]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d135      	bne.n	800c284 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c218:	4b78      	ldr	r3, [pc, #480]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c21a:	681a      	ldr	r2, [r3, #0]
 800c21c:	2380      	movs	r3, #128	@ 0x80
 800c21e:	00db      	lsls	r3, r3, #3
 800c220:	4013      	ands	r3, r2
 800c222:	d005      	beq.n	800c230 <HAL_RCC_OscConfig+0x164>
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	68db      	ldr	r3, [r3, #12]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d101      	bne.n	800c230 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800c22c:	2301      	movs	r3, #1
 800c22e:	e2a7      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c230:	4b72      	ldr	r3, [pc, #456]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c232:	685b      	ldr	r3, [r3, #4]
 800c234:	4a74      	ldr	r2, [pc, #464]	@ (800c408 <HAL_RCC_OscConfig+0x33c>)
 800c236:	4013      	ands	r3, r2
 800c238:	0019      	movs	r1, r3
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	695b      	ldr	r3, [r3, #20]
 800c23e:	021a      	lsls	r2, r3, #8
 800c240:	4b6e      	ldr	r3, [pc, #440]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c242:	430a      	orrs	r2, r1
 800c244:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c246:	69bb      	ldr	r3, [r7, #24]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d112      	bne.n	800c272 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800c24c:	4b6b      	ldr	r3, [pc, #428]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	4a6e      	ldr	r2, [pc, #440]	@ (800c40c <HAL_RCC_OscConfig+0x340>)
 800c252:	4013      	ands	r3, r2
 800c254:	0019      	movs	r1, r3
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	691a      	ldr	r2, [r3, #16]
 800c25a:	4b68      	ldr	r3, [pc, #416]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c25c:	430a      	orrs	r2, r1
 800c25e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800c260:	4b66      	ldr	r3, [pc, #408]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	0adb      	lsrs	r3, r3, #11
 800c266:	2207      	movs	r2, #7
 800c268:	4013      	ands	r3, r2
 800c26a:	4a69      	ldr	r2, [pc, #420]	@ (800c410 <HAL_RCC_OscConfig+0x344>)
 800c26c:	40da      	lsrs	r2, r3
 800c26e:	4b69      	ldr	r3, [pc, #420]	@ (800c414 <HAL_RCC_OscConfig+0x348>)
 800c270:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c272:	4b69      	ldr	r3, [pc, #420]	@ (800c418 <HAL_RCC_OscConfig+0x34c>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	0018      	movs	r0, r3
 800c278:	f7fc fa2c 	bl	80086d4 <HAL_InitTick>
 800c27c:	1e03      	subs	r3, r0, #0
 800c27e:	d051      	beq.n	800c324 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800c280:	2301      	movs	r3, #1
 800c282:	e27d      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	68db      	ldr	r3, [r3, #12]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d030      	beq.n	800c2ee <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800c28c:	4b5b      	ldr	r3, [pc, #364]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4a5e      	ldr	r2, [pc, #376]	@ (800c40c <HAL_RCC_OscConfig+0x340>)
 800c292:	4013      	ands	r3, r2
 800c294:	0019      	movs	r1, r3
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	691a      	ldr	r2, [r3, #16]
 800c29a:	4b58      	ldr	r3, [pc, #352]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c29c:	430a      	orrs	r2, r1
 800c29e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800c2a0:	4b56      	ldr	r3, [pc, #344]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c2a2:	681a      	ldr	r2, [r3, #0]
 800c2a4:	4b55      	ldr	r3, [pc, #340]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c2a6:	2180      	movs	r1, #128	@ 0x80
 800c2a8:	0049      	lsls	r1, r1, #1
 800c2aa:	430a      	orrs	r2, r1
 800c2ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2ae:	f7fd f911 	bl	80094d4 <HAL_GetTick>
 800c2b2:	0003      	movs	r3, r0
 800c2b4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c2b6:	e008      	b.n	800c2ca <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c2b8:	f7fd f90c 	bl	80094d4 <HAL_GetTick>
 800c2bc:	0002      	movs	r2, r0
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	1ad3      	subs	r3, r2, r3
 800c2c2:	2b02      	cmp	r3, #2
 800c2c4:	d901      	bls.n	800c2ca <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800c2c6:	2303      	movs	r3, #3
 800c2c8:	e25a      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c2ca:	4b4c      	ldr	r3, [pc, #304]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c2cc:	681a      	ldr	r2, [r3, #0]
 800c2ce:	2380      	movs	r3, #128	@ 0x80
 800c2d0:	00db      	lsls	r3, r3, #3
 800c2d2:	4013      	ands	r3, r2
 800c2d4:	d0f0      	beq.n	800c2b8 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c2d6:	4b49      	ldr	r3, [pc, #292]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c2d8:	685b      	ldr	r3, [r3, #4]
 800c2da:	4a4b      	ldr	r2, [pc, #300]	@ (800c408 <HAL_RCC_OscConfig+0x33c>)
 800c2dc:	4013      	ands	r3, r2
 800c2de:	0019      	movs	r1, r3
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	695b      	ldr	r3, [r3, #20]
 800c2e4:	021a      	lsls	r2, r3, #8
 800c2e6:	4b45      	ldr	r3, [pc, #276]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c2e8:	430a      	orrs	r2, r1
 800c2ea:	605a      	str	r2, [r3, #4]
 800c2ec:	e01b      	b.n	800c326 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800c2ee:	4b43      	ldr	r3, [pc, #268]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c2f0:	681a      	ldr	r2, [r3, #0]
 800c2f2:	4b42      	ldr	r3, [pc, #264]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c2f4:	4949      	ldr	r1, [pc, #292]	@ (800c41c <HAL_RCC_OscConfig+0x350>)
 800c2f6:	400a      	ands	r2, r1
 800c2f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2fa:	f7fd f8eb 	bl	80094d4 <HAL_GetTick>
 800c2fe:	0003      	movs	r3, r0
 800c300:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c302:	e008      	b.n	800c316 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c304:	f7fd f8e6 	bl	80094d4 <HAL_GetTick>
 800c308:	0002      	movs	r2, r0
 800c30a:	693b      	ldr	r3, [r7, #16]
 800c30c:	1ad3      	subs	r3, r2, r3
 800c30e:	2b02      	cmp	r3, #2
 800c310:	d901      	bls.n	800c316 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800c312:	2303      	movs	r3, #3
 800c314:	e234      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c316:	4b39      	ldr	r3, [pc, #228]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c318:	681a      	ldr	r2, [r3, #0]
 800c31a:	2380      	movs	r3, #128	@ 0x80
 800c31c:	00db      	lsls	r3, r3, #3
 800c31e:	4013      	ands	r3, r2
 800c320:	d1f0      	bne.n	800c304 <HAL_RCC_OscConfig+0x238>
 800c322:	e000      	b.n	800c326 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c324:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	2208      	movs	r2, #8
 800c32c:	4013      	ands	r3, r2
 800c32e:	d047      	beq.n	800c3c0 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800c330:	4b32      	ldr	r3, [pc, #200]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c332:	689b      	ldr	r3, [r3, #8]
 800c334:	2238      	movs	r2, #56	@ 0x38
 800c336:	4013      	ands	r3, r2
 800c338:	2b18      	cmp	r3, #24
 800c33a:	d10a      	bne.n	800c352 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800c33c:	4b2f      	ldr	r3, [pc, #188]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c33e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c340:	2202      	movs	r2, #2
 800c342:	4013      	ands	r3, r2
 800c344:	d03c      	beq.n	800c3c0 <HAL_RCC_OscConfig+0x2f4>
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	699b      	ldr	r3, [r3, #24]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d138      	bne.n	800c3c0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800c34e:	2301      	movs	r3, #1
 800c350:	e216      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	699b      	ldr	r3, [r3, #24]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d019      	beq.n	800c38e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800c35a:	4b28      	ldr	r3, [pc, #160]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c35c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c35e:	4b27      	ldr	r3, [pc, #156]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c360:	2101      	movs	r1, #1
 800c362:	430a      	orrs	r2, r1
 800c364:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c366:	f7fd f8b5 	bl	80094d4 <HAL_GetTick>
 800c36a:	0003      	movs	r3, r0
 800c36c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c36e:	e008      	b.n	800c382 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c370:	f7fd f8b0 	bl	80094d4 <HAL_GetTick>
 800c374:	0002      	movs	r2, r0
 800c376:	693b      	ldr	r3, [r7, #16]
 800c378:	1ad3      	subs	r3, r2, r3
 800c37a:	2b02      	cmp	r3, #2
 800c37c:	d901      	bls.n	800c382 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800c37e:	2303      	movs	r3, #3
 800c380:	e1fe      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c382:	4b1e      	ldr	r3, [pc, #120]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c386:	2202      	movs	r2, #2
 800c388:	4013      	ands	r3, r2
 800c38a:	d0f1      	beq.n	800c370 <HAL_RCC_OscConfig+0x2a4>
 800c38c:	e018      	b.n	800c3c0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800c38e:	4b1b      	ldr	r3, [pc, #108]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c390:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c392:	4b1a      	ldr	r3, [pc, #104]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c394:	2101      	movs	r1, #1
 800c396:	438a      	bics	r2, r1
 800c398:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c39a:	f7fd f89b 	bl	80094d4 <HAL_GetTick>
 800c39e:	0003      	movs	r3, r0
 800c3a0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c3a2:	e008      	b.n	800c3b6 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c3a4:	f7fd f896 	bl	80094d4 <HAL_GetTick>
 800c3a8:	0002      	movs	r2, r0
 800c3aa:	693b      	ldr	r3, [r7, #16]
 800c3ac:	1ad3      	subs	r3, r2, r3
 800c3ae:	2b02      	cmp	r3, #2
 800c3b0:	d901      	bls.n	800c3b6 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800c3b2:	2303      	movs	r3, #3
 800c3b4:	e1e4      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c3b6:	4b11      	ldr	r3, [pc, #68]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c3b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3ba:	2202      	movs	r2, #2
 800c3bc:	4013      	ands	r3, r2
 800c3be:	d1f1      	bne.n	800c3a4 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	2204      	movs	r2, #4
 800c3c6:	4013      	ands	r3, r2
 800c3c8:	d100      	bne.n	800c3cc <HAL_RCC_OscConfig+0x300>
 800c3ca:	e0c7      	b.n	800c55c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c3cc:	231f      	movs	r3, #31
 800c3ce:	18fb      	adds	r3, r7, r3
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800c3d4:	4b09      	ldr	r3, [pc, #36]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c3d6:	689b      	ldr	r3, [r3, #8]
 800c3d8:	2238      	movs	r2, #56	@ 0x38
 800c3da:	4013      	ands	r3, r2
 800c3dc:	2b20      	cmp	r3, #32
 800c3de:	d11f      	bne.n	800c420 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800c3e0:	4b06      	ldr	r3, [pc, #24]	@ (800c3fc <HAL_RCC_OscConfig+0x330>)
 800c3e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3e4:	2202      	movs	r2, #2
 800c3e6:	4013      	ands	r3, r2
 800c3e8:	d100      	bne.n	800c3ec <HAL_RCC_OscConfig+0x320>
 800c3ea:	e0b7      	b.n	800c55c <HAL_RCC_OscConfig+0x490>
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	689b      	ldr	r3, [r3, #8]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d000      	beq.n	800c3f6 <HAL_RCC_OscConfig+0x32a>
 800c3f4:	e0b2      	b.n	800c55c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	e1c2      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
 800c3fa:	46c0      	nop			@ (mov r8, r8)
 800c3fc:	40021000 	.word	0x40021000
 800c400:	fffeffff 	.word	0xfffeffff
 800c404:	fffbffff 	.word	0xfffbffff
 800c408:	ffff80ff 	.word	0xffff80ff
 800c40c:	ffffc7ff 	.word	0xffffc7ff
 800c410:	00f42400 	.word	0x00f42400
 800c414:	20000004 	.word	0x20000004
 800c418:	20000008 	.word	0x20000008
 800c41c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c420:	4bb5      	ldr	r3, [pc, #724]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c422:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c424:	2380      	movs	r3, #128	@ 0x80
 800c426:	055b      	lsls	r3, r3, #21
 800c428:	4013      	ands	r3, r2
 800c42a:	d101      	bne.n	800c430 <HAL_RCC_OscConfig+0x364>
 800c42c:	2301      	movs	r3, #1
 800c42e:	e000      	b.n	800c432 <HAL_RCC_OscConfig+0x366>
 800c430:	2300      	movs	r3, #0
 800c432:	2b00      	cmp	r3, #0
 800c434:	d011      	beq.n	800c45a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800c436:	4bb0      	ldr	r3, [pc, #704]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c438:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c43a:	4baf      	ldr	r3, [pc, #700]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c43c:	2180      	movs	r1, #128	@ 0x80
 800c43e:	0549      	lsls	r1, r1, #21
 800c440:	430a      	orrs	r2, r1
 800c442:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c444:	4bac      	ldr	r3, [pc, #688]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c446:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c448:	2380      	movs	r3, #128	@ 0x80
 800c44a:	055b      	lsls	r3, r3, #21
 800c44c:	4013      	ands	r3, r2
 800c44e:	60fb      	str	r3, [r7, #12]
 800c450:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800c452:	231f      	movs	r3, #31
 800c454:	18fb      	adds	r3, r7, r3
 800c456:	2201      	movs	r2, #1
 800c458:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c45a:	4ba8      	ldr	r3, [pc, #672]	@ (800c6fc <HAL_RCC_OscConfig+0x630>)
 800c45c:	681a      	ldr	r2, [r3, #0]
 800c45e:	2380      	movs	r3, #128	@ 0x80
 800c460:	005b      	lsls	r3, r3, #1
 800c462:	4013      	ands	r3, r2
 800c464:	d11a      	bne.n	800c49c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c466:	4ba5      	ldr	r3, [pc, #660]	@ (800c6fc <HAL_RCC_OscConfig+0x630>)
 800c468:	681a      	ldr	r2, [r3, #0]
 800c46a:	4ba4      	ldr	r3, [pc, #656]	@ (800c6fc <HAL_RCC_OscConfig+0x630>)
 800c46c:	2180      	movs	r1, #128	@ 0x80
 800c46e:	0049      	lsls	r1, r1, #1
 800c470:	430a      	orrs	r2, r1
 800c472:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800c474:	f7fd f82e 	bl	80094d4 <HAL_GetTick>
 800c478:	0003      	movs	r3, r0
 800c47a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c47c:	e008      	b.n	800c490 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c47e:	f7fd f829 	bl	80094d4 <HAL_GetTick>
 800c482:	0002      	movs	r2, r0
 800c484:	693b      	ldr	r3, [r7, #16]
 800c486:	1ad3      	subs	r3, r2, r3
 800c488:	2b02      	cmp	r3, #2
 800c48a:	d901      	bls.n	800c490 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800c48c:	2303      	movs	r3, #3
 800c48e:	e177      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c490:	4b9a      	ldr	r3, [pc, #616]	@ (800c6fc <HAL_RCC_OscConfig+0x630>)
 800c492:	681a      	ldr	r2, [r3, #0]
 800c494:	2380      	movs	r3, #128	@ 0x80
 800c496:	005b      	lsls	r3, r3, #1
 800c498:	4013      	ands	r3, r2
 800c49a:	d0f0      	beq.n	800c47e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	689b      	ldr	r3, [r3, #8]
 800c4a0:	2b01      	cmp	r3, #1
 800c4a2:	d106      	bne.n	800c4b2 <HAL_RCC_OscConfig+0x3e6>
 800c4a4:	4b94      	ldr	r3, [pc, #592]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c4a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c4a8:	4b93      	ldr	r3, [pc, #588]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c4aa:	2101      	movs	r1, #1
 800c4ac:	430a      	orrs	r2, r1
 800c4ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c4b0:	e01c      	b.n	800c4ec <HAL_RCC_OscConfig+0x420>
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	689b      	ldr	r3, [r3, #8]
 800c4b6:	2b05      	cmp	r3, #5
 800c4b8:	d10c      	bne.n	800c4d4 <HAL_RCC_OscConfig+0x408>
 800c4ba:	4b8f      	ldr	r3, [pc, #572]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c4bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c4be:	4b8e      	ldr	r3, [pc, #568]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c4c0:	2104      	movs	r1, #4
 800c4c2:	430a      	orrs	r2, r1
 800c4c4:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c4c6:	4b8c      	ldr	r3, [pc, #560]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c4c8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c4ca:	4b8b      	ldr	r3, [pc, #556]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c4cc:	2101      	movs	r1, #1
 800c4ce:	430a      	orrs	r2, r1
 800c4d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c4d2:	e00b      	b.n	800c4ec <HAL_RCC_OscConfig+0x420>
 800c4d4:	4b88      	ldr	r3, [pc, #544]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c4d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c4d8:	4b87      	ldr	r3, [pc, #540]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c4da:	2101      	movs	r1, #1
 800c4dc:	438a      	bics	r2, r1
 800c4de:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c4e0:	4b85      	ldr	r3, [pc, #532]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c4e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c4e4:	4b84      	ldr	r3, [pc, #528]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c4e6:	2104      	movs	r1, #4
 800c4e8:	438a      	bics	r2, r1
 800c4ea:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	689b      	ldr	r3, [r3, #8]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d014      	beq.n	800c51e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c4f4:	f7fc ffee 	bl	80094d4 <HAL_GetTick>
 800c4f8:	0003      	movs	r3, r0
 800c4fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c4fc:	e009      	b.n	800c512 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c4fe:	f7fc ffe9 	bl	80094d4 <HAL_GetTick>
 800c502:	0002      	movs	r2, r0
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	1ad3      	subs	r3, r2, r3
 800c508:	4a7d      	ldr	r2, [pc, #500]	@ (800c700 <HAL_RCC_OscConfig+0x634>)
 800c50a:	4293      	cmp	r3, r2
 800c50c:	d901      	bls.n	800c512 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800c50e:	2303      	movs	r3, #3
 800c510:	e136      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c512:	4b79      	ldr	r3, [pc, #484]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c516:	2202      	movs	r2, #2
 800c518:	4013      	ands	r3, r2
 800c51a:	d0f0      	beq.n	800c4fe <HAL_RCC_OscConfig+0x432>
 800c51c:	e013      	b.n	800c546 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c51e:	f7fc ffd9 	bl	80094d4 <HAL_GetTick>
 800c522:	0003      	movs	r3, r0
 800c524:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c526:	e009      	b.n	800c53c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c528:	f7fc ffd4 	bl	80094d4 <HAL_GetTick>
 800c52c:	0002      	movs	r2, r0
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	1ad3      	subs	r3, r2, r3
 800c532:	4a73      	ldr	r2, [pc, #460]	@ (800c700 <HAL_RCC_OscConfig+0x634>)
 800c534:	4293      	cmp	r3, r2
 800c536:	d901      	bls.n	800c53c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800c538:	2303      	movs	r3, #3
 800c53a:	e121      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c53c:	4b6e      	ldr	r3, [pc, #440]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c53e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c540:	2202      	movs	r2, #2
 800c542:	4013      	ands	r3, r2
 800c544:	d1f0      	bne.n	800c528 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800c546:	231f      	movs	r3, #31
 800c548:	18fb      	adds	r3, r7, r3
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	2b01      	cmp	r3, #1
 800c54e:	d105      	bne.n	800c55c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800c550:	4b69      	ldr	r3, [pc, #420]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c552:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c554:	4b68      	ldr	r3, [pc, #416]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c556:	496b      	ldr	r1, [pc, #428]	@ (800c704 <HAL_RCC_OscConfig+0x638>)
 800c558:	400a      	ands	r2, r1
 800c55a:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	2220      	movs	r2, #32
 800c562:	4013      	ands	r3, r2
 800c564:	d039      	beq.n	800c5da <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	69db      	ldr	r3, [r3, #28]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d01b      	beq.n	800c5a6 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c56e:	4b62      	ldr	r3, [pc, #392]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c570:	681a      	ldr	r2, [r3, #0]
 800c572:	4b61      	ldr	r3, [pc, #388]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c574:	2180      	movs	r1, #128	@ 0x80
 800c576:	03c9      	lsls	r1, r1, #15
 800c578:	430a      	orrs	r2, r1
 800c57a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c57c:	f7fc ffaa 	bl	80094d4 <HAL_GetTick>
 800c580:	0003      	movs	r3, r0
 800c582:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800c584:	e008      	b.n	800c598 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c586:	f7fc ffa5 	bl	80094d4 <HAL_GetTick>
 800c58a:	0002      	movs	r2, r0
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	1ad3      	subs	r3, r2, r3
 800c590:	2b02      	cmp	r3, #2
 800c592:	d901      	bls.n	800c598 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800c594:	2303      	movs	r3, #3
 800c596:	e0f3      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800c598:	4b57      	ldr	r3, [pc, #348]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c59a:	681a      	ldr	r2, [r3, #0]
 800c59c:	2380      	movs	r3, #128	@ 0x80
 800c59e:	041b      	lsls	r3, r3, #16
 800c5a0:	4013      	ands	r3, r2
 800c5a2:	d0f0      	beq.n	800c586 <HAL_RCC_OscConfig+0x4ba>
 800c5a4:	e019      	b.n	800c5da <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c5a6:	4b54      	ldr	r3, [pc, #336]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c5a8:	681a      	ldr	r2, [r3, #0]
 800c5aa:	4b53      	ldr	r3, [pc, #332]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c5ac:	4956      	ldr	r1, [pc, #344]	@ (800c708 <HAL_RCC_OscConfig+0x63c>)
 800c5ae:	400a      	ands	r2, r1
 800c5b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5b2:	f7fc ff8f 	bl	80094d4 <HAL_GetTick>
 800c5b6:	0003      	movs	r3, r0
 800c5b8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800c5ba:	e008      	b.n	800c5ce <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c5bc:	f7fc ff8a 	bl	80094d4 <HAL_GetTick>
 800c5c0:	0002      	movs	r2, r0
 800c5c2:	693b      	ldr	r3, [r7, #16]
 800c5c4:	1ad3      	subs	r3, r2, r3
 800c5c6:	2b02      	cmp	r3, #2
 800c5c8:	d901      	bls.n	800c5ce <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800c5ca:	2303      	movs	r3, #3
 800c5cc:	e0d8      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800c5ce:	4b4a      	ldr	r3, [pc, #296]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c5d0:	681a      	ldr	r2, [r3, #0]
 800c5d2:	2380      	movs	r3, #128	@ 0x80
 800c5d4:	041b      	lsls	r3, r3, #16
 800c5d6:	4013      	ands	r3, r2
 800c5d8:	d1f0      	bne.n	800c5bc <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6a1b      	ldr	r3, [r3, #32]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d100      	bne.n	800c5e4 <HAL_RCC_OscConfig+0x518>
 800c5e2:	e0cc      	b.n	800c77e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c5e4:	4b44      	ldr	r3, [pc, #272]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c5e6:	689b      	ldr	r3, [r3, #8]
 800c5e8:	2238      	movs	r2, #56	@ 0x38
 800c5ea:	4013      	ands	r3, r2
 800c5ec:	2b10      	cmp	r3, #16
 800c5ee:	d100      	bne.n	800c5f2 <HAL_RCC_OscConfig+0x526>
 800c5f0:	e07b      	b.n	800c6ea <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	6a1b      	ldr	r3, [r3, #32]
 800c5f6:	2b02      	cmp	r3, #2
 800c5f8:	d156      	bne.n	800c6a8 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c5fa:	4b3f      	ldr	r3, [pc, #252]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c5fc:	681a      	ldr	r2, [r3, #0]
 800c5fe:	4b3e      	ldr	r3, [pc, #248]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c600:	4942      	ldr	r1, [pc, #264]	@ (800c70c <HAL_RCC_OscConfig+0x640>)
 800c602:	400a      	ands	r2, r1
 800c604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c606:	f7fc ff65 	bl	80094d4 <HAL_GetTick>
 800c60a:	0003      	movs	r3, r0
 800c60c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c60e:	e008      	b.n	800c622 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c610:	f7fc ff60 	bl	80094d4 <HAL_GetTick>
 800c614:	0002      	movs	r2, r0
 800c616:	693b      	ldr	r3, [r7, #16]
 800c618:	1ad3      	subs	r3, r2, r3
 800c61a:	2b02      	cmp	r3, #2
 800c61c:	d901      	bls.n	800c622 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800c61e:	2303      	movs	r3, #3
 800c620:	e0ae      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c622:	4b35      	ldr	r3, [pc, #212]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c624:	681a      	ldr	r2, [r3, #0]
 800c626:	2380      	movs	r3, #128	@ 0x80
 800c628:	049b      	lsls	r3, r3, #18
 800c62a:	4013      	ands	r3, r2
 800c62c:	d1f0      	bne.n	800c610 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c62e:	4b32      	ldr	r3, [pc, #200]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c630:	68db      	ldr	r3, [r3, #12]
 800c632:	4a37      	ldr	r2, [pc, #220]	@ (800c710 <HAL_RCC_OscConfig+0x644>)
 800c634:	4013      	ands	r3, r2
 800c636:	0019      	movs	r1, r3
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c640:	431a      	orrs	r2, r3
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c646:	021b      	lsls	r3, r3, #8
 800c648:	431a      	orrs	r2, r3
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c64e:	431a      	orrs	r2, r3
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c654:	431a      	orrs	r2, r3
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c65a:	431a      	orrs	r2, r3
 800c65c:	4b26      	ldr	r3, [pc, #152]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c65e:	430a      	orrs	r2, r1
 800c660:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c662:	4b25      	ldr	r3, [pc, #148]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c664:	681a      	ldr	r2, [r3, #0]
 800c666:	4b24      	ldr	r3, [pc, #144]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c668:	2180      	movs	r1, #128	@ 0x80
 800c66a:	0449      	lsls	r1, r1, #17
 800c66c:	430a      	orrs	r2, r1
 800c66e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800c670:	4b21      	ldr	r3, [pc, #132]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c672:	68da      	ldr	r2, [r3, #12]
 800c674:	4b20      	ldr	r3, [pc, #128]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c676:	2180      	movs	r1, #128	@ 0x80
 800c678:	0549      	lsls	r1, r1, #21
 800c67a:	430a      	orrs	r2, r1
 800c67c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c67e:	f7fc ff29 	bl	80094d4 <HAL_GetTick>
 800c682:	0003      	movs	r3, r0
 800c684:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c686:	e008      	b.n	800c69a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c688:	f7fc ff24 	bl	80094d4 <HAL_GetTick>
 800c68c:	0002      	movs	r2, r0
 800c68e:	693b      	ldr	r3, [r7, #16]
 800c690:	1ad3      	subs	r3, r2, r3
 800c692:	2b02      	cmp	r3, #2
 800c694:	d901      	bls.n	800c69a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800c696:	2303      	movs	r3, #3
 800c698:	e072      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c69a:	4b17      	ldr	r3, [pc, #92]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c69c:	681a      	ldr	r2, [r3, #0]
 800c69e:	2380      	movs	r3, #128	@ 0x80
 800c6a0:	049b      	lsls	r3, r3, #18
 800c6a2:	4013      	ands	r3, r2
 800c6a4:	d0f0      	beq.n	800c688 <HAL_RCC_OscConfig+0x5bc>
 800c6a6:	e06a      	b.n	800c77e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c6a8:	4b13      	ldr	r3, [pc, #76]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c6aa:	681a      	ldr	r2, [r3, #0]
 800c6ac:	4b12      	ldr	r3, [pc, #72]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c6ae:	4917      	ldr	r1, [pc, #92]	@ (800c70c <HAL_RCC_OscConfig+0x640>)
 800c6b0:	400a      	ands	r2, r1
 800c6b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6b4:	f7fc ff0e 	bl	80094d4 <HAL_GetTick>
 800c6b8:	0003      	movs	r3, r0
 800c6ba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c6bc:	e008      	b.n	800c6d0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c6be:	f7fc ff09 	bl	80094d4 <HAL_GetTick>
 800c6c2:	0002      	movs	r2, r0
 800c6c4:	693b      	ldr	r3, [r7, #16]
 800c6c6:	1ad3      	subs	r3, r2, r3
 800c6c8:	2b02      	cmp	r3, #2
 800c6ca:	d901      	bls.n	800c6d0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800c6cc:	2303      	movs	r3, #3
 800c6ce:	e057      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c6d0:	4b09      	ldr	r3, [pc, #36]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c6d2:	681a      	ldr	r2, [r3, #0]
 800c6d4:	2380      	movs	r3, #128	@ 0x80
 800c6d6:	049b      	lsls	r3, r3, #18
 800c6d8:	4013      	ands	r3, r2
 800c6da:	d1f0      	bne.n	800c6be <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800c6dc:	4b06      	ldr	r3, [pc, #24]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c6de:	68da      	ldr	r2, [r3, #12]
 800c6e0:	4b05      	ldr	r3, [pc, #20]	@ (800c6f8 <HAL_RCC_OscConfig+0x62c>)
 800c6e2:	490c      	ldr	r1, [pc, #48]	@ (800c714 <HAL_RCC_OscConfig+0x648>)
 800c6e4:	400a      	ands	r2, r1
 800c6e6:	60da      	str	r2, [r3, #12]
 800c6e8:	e049      	b.n	800c77e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6a1b      	ldr	r3, [r3, #32]
 800c6ee:	2b01      	cmp	r3, #1
 800c6f0:	d112      	bne.n	800c718 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	e044      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
 800c6f6:	46c0      	nop			@ (mov r8, r8)
 800c6f8:	40021000 	.word	0x40021000
 800c6fc:	40007000 	.word	0x40007000
 800c700:	00001388 	.word	0x00001388
 800c704:	efffffff 	.word	0xefffffff
 800c708:	ffbfffff 	.word	0xffbfffff
 800c70c:	feffffff 	.word	0xfeffffff
 800c710:	11c1808c 	.word	0x11c1808c
 800c714:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800c718:	4b1b      	ldr	r3, [pc, #108]	@ (800c788 <HAL_RCC_OscConfig+0x6bc>)
 800c71a:	68db      	ldr	r3, [r3, #12]
 800c71c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c71e:	697b      	ldr	r3, [r7, #20]
 800c720:	2203      	movs	r2, #3
 800c722:	401a      	ands	r2, r3
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c728:	429a      	cmp	r2, r3
 800c72a:	d126      	bne.n	800c77a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c72c:	697b      	ldr	r3, [r7, #20]
 800c72e:	2270      	movs	r2, #112	@ 0x70
 800c730:	401a      	ands	r2, r3
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c736:	429a      	cmp	r2, r3
 800c738:	d11f      	bne.n	800c77a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c73a:	697a      	ldr	r2, [r7, #20]
 800c73c:	23fe      	movs	r3, #254	@ 0xfe
 800c73e:	01db      	lsls	r3, r3, #7
 800c740:	401a      	ands	r2, r3
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c746:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c748:	429a      	cmp	r2, r3
 800c74a:	d116      	bne.n	800c77a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c74c:	697a      	ldr	r2, [r7, #20]
 800c74e:	23f8      	movs	r3, #248	@ 0xf8
 800c750:	039b      	lsls	r3, r3, #14
 800c752:	401a      	ands	r2, r3
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c758:	429a      	cmp	r2, r3
 800c75a:	d10e      	bne.n	800c77a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c75c:	697a      	ldr	r2, [r7, #20]
 800c75e:	23e0      	movs	r3, #224	@ 0xe0
 800c760:	051b      	lsls	r3, r3, #20
 800c762:	401a      	ands	r2, r3
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c768:	429a      	cmp	r2, r3
 800c76a:	d106      	bne.n	800c77a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800c76c:	697b      	ldr	r3, [r7, #20]
 800c76e:	0f5b      	lsrs	r3, r3, #29
 800c770:	075a      	lsls	r2, r3, #29
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c776:	429a      	cmp	r2, r3
 800c778:	d001      	beq.n	800c77e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800c77a:	2301      	movs	r3, #1
 800c77c:	e000      	b.n	800c780 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800c77e:	2300      	movs	r3, #0
}
 800c780:	0018      	movs	r0, r3
 800c782:	46bd      	mov	sp, r7
 800c784:	b008      	add	sp, #32
 800c786:	bd80      	pop	{r7, pc}
 800c788:	40021000 	.word	0x40021000

0800c78c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b084      	sub	sp, #16
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
 800c794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d101      	bne.n	800c7a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c79c:	2301      	movs	r3, #1
 800c79e:	e0e9      	b.n	800c974 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c7a0:	4b76      	ldr	r3, [pc, #472]	@ (800c97c <HAL_RCC_ClockConfig+0x1f0>)
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	2207      	movs	r2, #7
 800c7a6:	4013      	ands	r3, r2
 800c7a8:	683a      	ldr	r2, [r7, #0]
 800c7aa:	429a      	cmp	r2, r3
 800c7ac:	d91e      	bls.n	800c7ec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c7ae:	4b73      	ldr	r3, [pc, #460]	@ (800c97c <HAL_RCC_ClockConfig+0x1f0>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	2207      	movs	r2, #7
 800c7b4:	4393      	bics	r3, r2
 800c7b6:	0019      	movs	r1, r3
 800c7b8:	4b70      	ldr	r3, [pc, #448]	@ (800c97c <HAL_RCC_ClockConfig+0x1f0>)
 800c7ba:	683a      	ldr	r2, [r7, #0]
 800c7bc:	430a      	orrs	r2, r1
 800c7be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c7c0:	f7fc fe88 	bl	80094d4 <HAL_GetTick>
 800c7c4:	0003      	movs	r3, r0
 800c7c6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c7c8:	e009      	b.n	800c7de <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c7ca:	f7fc fe83 	bl	80094d4 <HAL_GetTick>
 800c7ce:	0002      	movs	r2, r0
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	1ad3      	subs	r3, r2, r3
 800c7d4:	4a6a      	ldr	r2, [pc, #424]	@ (800c980 <HAL_RCC_ClockConfig+0x1f4>)
 800c7d6:	4293      	cmp	r3, r2
 800c7d8:	d901      	bls.n	800c7de <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800c7da:	2303      	movs	r3, #3
 800c7dc:	e0ca      	b.n	800c974 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c7de:	4b67      	ldr	r3, [pc, #412]	@ (800c97c <HAL_RCC_ClockConfig+0x1f0>)
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	2207      	movs	r2, #7
 800c7e4:	4013      	ands	r3, r2
 800c7e6:	683a      	ldr	r2, [r7, #0]
 800c7e8:	429a      	cmp	r2, r3
 800c7ea:	d1ee      	bne.n	800c7ca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	2202      	movs	r2, #2
 800c7f2:	4013      	ands	r3, r2
 800c7f4:	d015      	beq.n	800c822 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	2204      	movs	r2, #4
 800c7fc:	4013      	ands	r3, r2
 800c7fe:	d006      	beq.n	800c80e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800c800:	4b60      	ldr	r3, [pc, #384]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c802:	689a      	ldr	r2, [r3, #8]
 800c804:	4b5f      	ldr	r3, [pc, #380]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c806:	21e0      	movs	r1, #224	@ 0xe0
 800c808:	01c9      	lsls	r1, r1, #7
 800c80a:	430a      	orrs	r2, r1
 800c80c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c80e:	4b5d      	ldr	r3, [pc, #372]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c810:	689b      	ldr	r3, [r3, #8]
 800c812:	4a5d      	ldr	r2, [pc, #372]	@ (800c988 <HAL_RCC_ClockConfig+0x1fc>)
 800c814:	4013      	ands	r3, r2
 800c816:	0019      	movs	r1, r3
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	689a      	ldr	r2, [r3, #8]
 800c81c:	4b59      	ldr	r3, [pc, #356]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c81e:	430a      	orrs	r2, r1
 800c820:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	2201      	movs	r2, #1
 800c828:	4013      	ands	r3, r2
 800c82a:	d057      	beq.n	800c8dc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	685b      	ldr	r3, [r3, #4]
 800c830:	2b01      	cmp	r3, #1
 800c832:	d107      	bne.n	800c844 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c834:	4b53      	ldr	r3, [pc, #332]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c836:	681a      	ldr	r2, [r3, #0]
 800c838:	2380      	movs	r3, #128	@ 0x80
 800c83a:	029b      	lsls	r3, r3, #10
 800c83c:	4013      	ands	r3, r2
 800c83e:	d12b      	bne.n	800c898 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c840:	2301      	movs	r3, #1
 800c842:	e097      	b.n	800c974 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	685b      	ldr	r3, [r3, #4]
 800c848:	2b02      	cmp	r3, #2
 800c84a:	d107      	bne.n	800c85c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c84c:	4b4d      	ldr	r3, [pc, #308]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c84e:	681a      	ldr	r2, [r3, #0]
 800c850:	2380      	movs	r3, #128	@ 0x80
 800c852:	049b      	lsls	r3, r3, #18
 800c854:	4013      	ands	r3, r2
 800c856:	d11f      	bne.n	800c898 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c858:	2301      	movs	r3, #1
 800c85a:	e08b      	b.n	800c974 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	685b      	ldr	r3, [r3, #4]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d107      	bne.n	800c874 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c864:	4b47      	ldr	r3, [pc, #284]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c866:	681a      	ldr	r2, [r3, #0]
 800c868:	2380      	movs	r3, #128	@ 0x80
 800c86a:	00db      	lsls	r3, r3, #3
 800c86c:	4013      	ands	r3, r2
 800c86e:	d113      	bne.n	800c898 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c870:	2301      	movs	r3, #1
 800c872:	e07f      	b.n	800c974 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	685b      	ldr	r3, [r3, #4]
 800c878:	2b03      	cmp	r3, #3
 800c87a:	d106      	bne.n	800c88a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c87c:	4b41      	ldr	r3, [pc, #260]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c87e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c880:	2202      	movs	r2, #2
 800c882:	4013      	ands	r3, r2
 800c884:	d108      	bne.n	800c898 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c886:	2301      	movs	r3, #1
 800c888:	e074      	b.n	800c974 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c88a:	4b3e      	ldr	r3, [pc, #248]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c88c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c88e:	2202      	movs	r2, #2
 800c890:	4013      	ands	r3, r2
 800c892:	d101      	bne.n	800c898 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c894:	2301      	movs	r3, #1
 800c896:	e06d      	b.n	800c974 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c898:	4b3a      	ldr	r3, [pc, #232]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c89a:	689b      	ldr	r3, [r3, #8]
 800c89c:	2207      	movs	r2, #7
 800c89e:	4393      	bics	r3, r2
 800c8a0:	0019      	movs	r1, r3
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	685a      	ldr	r2, [r3, #4]
 800c8a6:	4b37      	ldr	r3, [pc, #220]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c8a8:	430a      	orrs	r2, r1
 800c8aa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c8ac:	f7fc fe12 	bl	80094d4 <HAL_GetTick>
 800c8b0:	0003      	movs	r3, r0
 800c8b2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c8b4:	e009      	b.n	800c8ca <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c8b6:	f7fc fe0d 	bl	80094d4 <HAL_GetTick>
 800c8ba:	0002      	movs	r2, r0
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	1ad3      	subs	r3, r2, r3
 800c8c0:	4a2f      	ldr	r2, [pc, #188]	@ (800c980 <HAL_RCC_ClockConfig+0x1f4>)
 800c8c2:	4293      	cmp	r3, r2
 800c8c4:	d901      	bls.n	800c8ca <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800c8c6:	2303      	movs	r3, #3
 800c8c8:	e054      	b.n	800c974 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c8ca:	4b2e      	ldr	r3, [pc, #184]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c8cc:	689b      	ldr	r3, [r3, #8]
 800c8ce:	2238      	movs	r2, #56	@ 0x38
 800c8d0:	401a      	ands	r2, r3
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	685b      	ldr	r3, [r3, #4]
 800c8d6:	00db      	lsls	r3, r3, #3
 800c8d8:	429a      	cmp	r2, r3
 800c8da:	d1ec      	bne.n	800c8b6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c8dc:	4b27      	ldr	r3, [pc, #156]	@ (800c97c <HAL_RCC_ClockConfig+0x1f0>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	2207      	movs	r2, #7
 800c8e2:	4013      	ands	r3, r2
 800c8e4:	683a      	ldr	r2, [r7, #0]
 800c8e6:	429a      	cmp	r2, r3
 800c8e8:	d21e      	bcs.n	800c928 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c8ea:	4b24      	ldr	r3, [pc, #144]	@ (800c97c <HAL_RCC_ClockConfig+0x1f0>)
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	2207      	movs	r2, #7
 800c8f0:	4393      	bics	r3, r2
 800c8f2:	0019      	movs	r1, r3
 800c8f4:	4b21      	ldr	r3, [pc, #132]	@ (800c97c <HAL_RCC_ClockConfig+0x1f0>)
 800c8f6:	683a      	ldr	r2, [r7, #0]
 800c8f8:	430a      	orrs	r2, r1
 800c8fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c8fc:	f7fc fdea 	bl	80094d4 <HAL_GetTick>
 800c900:	0003      	movs	r3, r0
 800c902:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c904:	e009      	b.n	800c91a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c906:	f7fc fde5 	bl	80094d4 <HAL_GetTick>
 800c90a:	0002      	movs	r2, r0
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	1ad3      	subs	r3, r2, r3
 800c910:	4a1b      	ldr	r2, [pc, #108]	@ (800c980 <HAL_RCC_ClockConfig+0x1f4>)
 800c912:	4293      	cmp	r3, r2
 800c914:	d901      	bls.n	800c91a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800c916:	2303      	movs	r3, #3
 800c918:	e02c      	b.n	800c974 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c91a:	4b18      	ldr	r3, [pc, #96]	@ (800c97c <HAL_RCC_ClockConfig+0x1f0>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	2207      	movs	r2, #7
 800c920:	4013      	ands	r3, r2
 800c922:	683a      	ldr	r2, [r7, #0]
 800c924:	429a      	cmp	r2, r3
 800c926:	d1ee      	bne.n	800c906 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	2204      	movs	r2, #4
 800c92e:	4013      	ands	r3, r2
 800c930:	d009      	beq.n	800c946 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800c932:	4b14      	ldr	r3, [pc, #80]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c934:	689b      	ldr	r3, [r3, #8]
 800c936:	4a15      	ldr	r2, [pc, #84]	@ (800c98c <HAL_RCC_ClockConfig+0x200>)
 800c938:	4013      	ands	r3, r2
 800c93a:	0019      	movs	r1, r3
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	68da      	ldr	r2, [r3, #12]
 800c940:	4b10      	ldr	r3, [pc, #64]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c942:	430a      	orrs	r2, r1
 800c944:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800c946:	f000 f829 	bl	800c99c <HAL_RCC_GetSysClockFreq>
 800c94a:	0001      	movs	r1, r0
 800c94c:	4b0d      	ldr	r3, [pc, #52]	@ (800c984 <HAL_RCC_ClockConfig+0x1f8>)
 800c94e:	689b      	ldr	r3, [r3, #8]
 800c950:	0a1b      	lsrs	r3, r3, #8
 800c952:	220f      	movs	r2, #15
 800c954:	401a      	ands	r2, r3
 800c956:	4b0e      	ldr	r3, [pc, #56]	@ (800c990 <HAL_RCC_ClockConfig+0x204>)
 800c958:	0092      	lsls	r2, r2, #2
 800c95a:	58d3      	ldr	r3, [r2, r3]
 800c95c:	221f      	movs	r2, #31
 800c95e:	4013      	ands	r3, r2
 800c960:	000a      	movs	r2, r1
 800c962:	40da      	lsrs	r2, r3
 800c964:	4b0b      	ldr	r3, [pc, #44]	@ (800c994 <HAL_RCC_ClockConfig+0x208>)
 800c966:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c968:	4b0b      	ldr	r3, [pc, #44]	@ (800c998 <HAL_RCC_ClockConfig+0x20c>)
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	0018      	movs	r0, r3
 800c96e:	f7fb feb1 	bl	80086d4 <HAL_InitTick>
 800c972:	0003      	movs	r3, r0
}
 800c974:	0018      	movs	r0, r3
 800c976:	46bd      	mov	sp, r7
 800c978:	b004      	add	sp, #16
 800c97a:	bd80      	pop	{r7, pc}
 800c97c:	40022000 	.word	0x40022000
 800c980:	00001388 	.word	0x00001388
 800c984:	40021000 	.word	0x40021000
 800c988:	fffff0ff 	.word	0xfffff0ff
 800c98c:	ffff8fff 	.word	0xffff8fff
 800c990:	08020214 	.word	0x08020214
 800c994:	20000004 	.word	0x20000004
 800c998:	20000008 	.word	0x20000008

0800c99c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b086      	sub	sp, #24
 800c9a0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c9a2:	4b3c      	ldr	r3, [pc, #240]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9a4:	689b      	ldr	r3, [r3, #8]
 800c9a6:	2238      	movs	r2, #56	@ 0x38
 800c9a8:	4013      	ands	r3, r2
 800c9aa:	d10f      	bne.n	800c9cc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800c9ac:	4b39      	ldr	r3, [pc, #228]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	0adb      	lsrs	r3, r3, #11
 800c9b2:	2207      	movs	r2, #7
 800c9b4:	4013      	ands	r3, r2
 800c9b6:	2201      	movs	r2, #1
 800c9b8:	409a      	lsls	r2, r3
 800c9ba:	0013      	movs	r3, r2
 800c9bc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800c9be:	6839      	ldr	r1, [r7, #0]
 800c9c0:	4835      	ldr	r0, [pc, #212]	@ (800ca98 <HAL_RCC_GetSysClockFreq+0xfc>)
 800c9c2:	f7f9 fd3f 	bl	8006444 <__udivsi3>
 800c9c6:	0003      	movs	r3, r0
 800c9c8:	613b      	str	r3, [r7, #16]
 800c9ca:	e05d      	b.n	800ca88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c9cc:	4b31      	ldr	r3, [pc, #196]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9ce:	689b      	ldr	r3, [r3, #8]
 800c9d0:	2238      	movs	r2, #56	@ 0x38
 800c9d2:	4013      	ands	r3, r2
 800c9d4:	2b08      	cmp	r3, #8
 800c9d6:	d102      	bne.n	800c9de <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c9d8:	4b30      	ldr	r3, [pc, #192]	@ (800ca9c <HAL_RCC_GetSysClockFreq+0x100>)
 800c9da:	613b      	str	r3, [r7, #16]
 800c9dc:	e054      	b.n	800ca88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c9de:	4b2d      	ldr	r3, [pc, #180]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9e0:	689b      	ldr	r3, [r3, #8]
 800c9e2:	2238      	movs	r2, #56	@ 0x38
 800c9e4:	4013      	ands	r3, r2
 800c9e6:	2b10      	cmp	r3, #16
 800c9e8:	d138      	bne.n	800ca5c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800c9ea:	4b2a      	ldr	r3, [pc, #168]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9ec:	68db      	ldr	r3, [r3, #12]
 800c9ee:	2203      	movs	r2, #3
 800c9f0:	4013      	ands	r3, r2
 800c9f2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c9f4:	4b27      	ldr	r3, [pc, #156]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9f6:	68db      	ldr	r3, [r3, #12]
 800c9f8:	091b      	lsrs	r3, r3, #4
 800c9fa:	2207      	movs	r2, #7
 800c9fc:	4013      	ands	r3, r2
 800c9fe:	3301      	adds	r3, #1
 800ca00:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	2b03      	cmp	r3, #3
 800ca06:	d10d      	bne.n	800ca24 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ca08:	68b9      	ldr	r1, [r7, #8]
 800ca0a:	4824      	ldr	r0, [pc, #144]	@ (800ca9c <HAL_RCC_GetSysClockFreq+0x100>)
 800ca0c:	f7f9 fd1a 	bl	8006444 <__udivsi3>
 800ca10:	0003      	movs	r3, r0
 800ca12:	0019      	movs	r1, r3
 800ca14:	4b1f      	ldr	r3, [pc, #124]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca16:	68db      	ldr	r3, [r3, #12]
 800ca18:	0a1b      	lsrs	r3, r3, #8
 800ca1a:	227f      	movs	r2, #127	@ 0x7f
 800ca1c:	4013      	ands	r3, r2
 800ca1e:	434b      	muls	r3, r1
 800ca20:	617b      	str	r3, [r7, #20]
        break;
 800ca22:	e00d      	b.n	800ca40 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800ca24:	68b9      	ldr	r1, [r7, #8]
 800ca26:	481c      	ldr	r0, [pc, #112]	@ (800ca98 <HAL_RCC_GetSysClockFreq+0xfc>)
 800ca28:	f7f9 fd0c 	bl	8006444 <__udivsi3>
 800ca2c:	0003      	movs	r3, r0
 800ca2e:	0019      	movs	r1, r3
 800ca30:	4b18      	ldr	r3, [pc, #96]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca32:	68db      	ldr	r3, [r3, #12]
 800ca34:	0a1b      	lsrs	r3, r3, #8
 800ca36:	227f      	movs	r2, #127	@ 0x7f
 800ca38:	4013      	ands	r3, r2
 800ca3a:	434b      	muls	r3, r1
 800ca3c:	617b      	str	r3, [r7, #20]
        break;
 800ca3e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800ca40:	4b14      	ldr	r3, [pc, #80]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca42:	68db      	ldr	r3, [r3, #12]
 800ca44:	0f5b      	lsrs	r3, r3, #29
 800ca46:	2207      	movs	r2, #7
 800ca48:	4013      	ands	r3, r2
 800ca4a:	3301      	adds	r3, #1
 800ca4c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800ca4e:	6879      	ldr	r1, [r7, #4]
 800ca50:	6978      	ldr	r0, [r7, #20]
 800ca52:	f7f9 fcf7 	bl	8006444 <__udivsi3>
 800ca56:	0003      	movs	r3, r0
 800ca58:	613b      	str	r3, [r7, #16]
 800ca5a:	e015      	b.n	800ca88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800ca5c:	4b0d      	ldr	r3, [pc, #52]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca5e:	689b      	ldr	r3, [r3, #8]
 800ca60:	2238      	movs	r2, #56	@ 0x38
 800ca62:	4013      	ands	r3, r2
 800ca64:	2b20      	cmp	r3, #32
 800ca66:	d103      	bne.n	800ca70 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800ca68:	2380      	movs	r3, #128	@ 0x80
 800ca6a:	021b      	lsls	r3, r3, #8
 800ca6c:	613b      	str	r3, [r7, #16]
 800ca6e:	e00b      	b.n	800ca88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800ca70:	4b08      	ldr	r3, [pc, #32]	@ (800ca94 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca72:	689b      	ldr	r3, [r3, #8]
 800ca74:	2238      	movs	r2, #56	@ 0x38
 800ca76:	4013      	ands	r3, r2
 800ca78:	2b18      	cmp	r3, #24
 800ca7a:	d103      	bne.n	800ca84 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800ca7c:	23fa      	movs	r3, #250	@ 0xfa
 800ca7e:	01db      	lsls	r3, r3, #7
 800ca80:	613b      	str	r3, [r7, #16]
 800ca82:	e001      	b.n	800ca88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800ca84:	2300      	movs	r3, #0
 800ca86:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800ca88:	693b      	ldr	r3, [r7, #16]
}
 800ca8a:	0018      	movs	r0, r3
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	b006      	add	sp, #24
 800ca90:	bd80      	pop	{r7, pc}
 800ca92:	46c0      	nop			@ (mov r8, r8)
 800ca94:	40021000 	.word	0x40021000
 800ca98:	00f42400 	.word	0x00f42400
 800ca9c:	007a1200 	.word	0x007a1200

0800caa0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800caa4:	4b02      	ldr	r3, [pc, #8]	@ (800cab0 <HAL_RCC_GetHCLKFreq+0x10>)
 800caa6:	681b      	ldr	r3, [r3, #0]
}
 800caa8:	0018      	movs	r0, r3
 800caaa:	46bd      	mov	sp, r7
 800caac:	bd80      	pop	{r7, pc}
 800caae:	46c0      	nop			@ (mov r8, r8)
 800cab0:	20000004 	.word	0x20000004

0800cab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cab4:	b5b0      	push	{r4, r5, r7, lr}
 800cab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800cab8:	f7ff fff2 	bl	800caa0 <HAL_RCC_GetHCLKFreq>
 800cabc:	0004      	movs	r4, r0
 800cabe:	f7ff faf9 	bl	800c0b4 <LL_RCC_GetAPB1Prescaler>
 800cac2:	0003      	movs	r3, r0
 800cac4:	0b1a      	lsrs	r2, r3, #12
 800cac6:	4b05      	ldr	r3, [pc, #20]	@ (800cadc <HAL_RCC_GetPCLK1Freq+0x28>)
 800cac8:	0092      	lsls	r2, r2, #2
 800caca:	58d3      	ldr	r3, [r2, r3]
 800cacc:	221f      	movs	r2, #31
 800cace:	4013      	ands	r3, r2
 800cad0:	40dc      	lsrs	r4, r3
 800cad2:	0023      	movs	r3, r4
}
 800cad4:	0018      	movs	r0, r3
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bdb0      	pop	{r4, r5, r7, pc}
 800cada:	46c0      	nop			@ (mov r8, r8)
 800cadc:	08020254 	.word	0x08020254

0800cae0 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b082      	sub	sp, #8
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	6078      	str	r0, [r7, #4]
 800cae8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	2207      	movs	r2, #7
 800caee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800caf0:	4b0e      	ldr	r3, [pc, #56]	@ (800cb2c <HAL_RCC_GetClockConfig+0x4c>)
 800caf2:	689b      	ldr	r3, [r3, #8]
 800caf4:	2207      	movs	r2, #7
 800caf6:	401a      	ands	r2, r3
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800cafc:	4b0b      	ldr	r3, [pc, #44]	@ (800cb2c <HAL_RCC_GetClockConfig+0x4c>)
 800cafe:	689a      	ldr	r2, [r3, #8]
 800cb00:	23f0      	movs	r3, #240	@ 0xf0
 800cb02:	011b      	lsls	r3, r3, #4
 800cb04:	401a      	ands	r2, r3
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800cb0a:	4b08      	ldr	r3, [pc, #32]	@ (800cb2c <HAL_RCC_GetClockConfig+0x4c>)
 800cb0c:	689a      	ldr	r2, [r3, #8]
 800cb0e:	23e0      	movs	r3, #224	@ 0xe0
 800cb10:	01db      	lsls	r3, r3, #7
 800cb12:	401a      	ands	r2, r3
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800cb18:	4b05      	ldr	r3, [pc, #20]	@ (800cb30 <HAL_RCC_GetClockConfig+0x50>)
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	2207      	movs	r2, #7
 800cb1e:	401a      	ands	r2, r3
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	601a      	str	r2, [r3, #0]
}
 800cb24:	46c0      	nop			@ (mov r8, r8)
 800cb26:	46bd      	mov	sp, r7
 800cb28:	b002      	add	sp, #8
 800cb2a:	bd80      	pop	{r7, pc}
 800cb2c:	40021000 	.word	0x40021000
 800cb30:	40022000 	.word	0x40022000

0800cb34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cb34:	b580      	push	{r7, lr}
 800cb36:	b086      	sub	sp, #24
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800cb3c:	2313      	movs	r3, #19
 800cb3e:	18fb      	adds	r3, r7, r3
 800cb40:	2200      	movs	r2, #0
 800cb42:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800cb44:	2312      	movs	r3, #18
 800cb46:	18fb      	adds	r3, r7, r3
 800cb48:	2200      	movs	r2, #0
 800cb4a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681a      	ldr	r2, [r3, #0]
 800cb50:	2380      	movs	r3, #128	@ 0x80
 800cb52:	029b      	lsls	r3, r3, #10
 800cb54:	4013      	ands	r3, r2
 800cb56:	d100      	bne.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x26>
 800cb58:	e0ad      	b.n	800ccb6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cb5a:	2011      	movs	r0, #17
 800cb5c:	183b      	adds	r3, r7, r0
 800cb5e:	2200      	movs	r2, #0
 800cb60:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cb62:	4b47      	ldr	r3, [pc, #284]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cb64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb66:	2380      	movs	r3, #128	@ 0x80
 800cb68:	055b      	lsls	r3, r3, #21
 800cb6a:	4013      	ands	r3, r2
 800cb6c:	d110      	bne.n	800cb90 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cb6e:	4b44      	ldr	r3, [pc, #272]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cb70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb72:	4b43      	ldr	r3, [pc, #268]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cb74:	2180      	movs	r1, #128	@ 0x80
 800cb76:	0549      	lsls	r1, r1, #21
 800cb78:	430a      	orrs	r2, r1
 800cb7a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800cb7c:	4b40      	ldr	r3, [pc, #256]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cb7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb80:	2380      	movs	r3, #128	@ 0x80
 800cb82:	055b      	lsls	r3, r3, #21
 800cb84:	4013      	ands	r3, r2
 800cb86:	60bb      	str	r3, [r7, #8]
 800cb88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cb8a:	183b      	adds	r3, r7, r0
 800cb8c:	2201      	movs	r2, #1
 800cb8e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cb90:	4b3c      	ldr	r3, [pc, #240]	@ (800cc84 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800cb92:	681a      	ldr	r2, [r3, #0]
 800cb94:	4b3b      	ldr	r3, [pc, #236]	@ (800cc84 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800cb96:	2180      	movs	r1, #128	@ 0x80
 800cb98:	0049      	lsls	r1, r1, #1
 800cb9a:	430a      	orrs	r2, r1
 800cb9c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cb9e:	f7fc fc99 	bl	80094d4 <HAL_GetTick>
 800cba2:	0003      	movs	r3, r0
 800cba4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cba6:	e00b      	b.n	800cbc0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cba8:	f7fc fc94 	bl	80094d4 <HAL_GetTick>
 800cbac:	0002      	movs	r2, r0
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	1ad3      	subs	r3, r2, r3
 800cbb2:	2b02      	cmp	r3, #2
 800cbb4:	d904      	bls.n	800cbc0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800cbb6:	2313      	movs	r3, #19
 800cbb8:	18fb      	adds	r3, r7, r3
 800cbba:	2203      	movs	r2, #3
 800cbbc:	701a      	strb	r2, [r3, #0]
        break;
 800cbbe:	e005      	b.n	800cbcc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cbc0:	4b30      	ldr	r3, [pc, #192]	@ (800cc84 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800cbc2:	681a      	ldr	r2, [r3, #0]
 800cbc4:	2380      	movs	r3, #128	@ 0x80
 800cbc6:	005b      	lsls	r3, r3, #1
 800cbc8:	4013      	ands	r3, r2
 800cbca:	d0ed      	beq.n	800cba8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800cbcc:	2313      	movs	r3, #19
 800cbce:	18fb      	adds	r3, r7, r3
 800cbd0:	781b      	ldrb	r3, [r3, #0]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d15e      	bne.n	800cc94 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800cbd6:	4b2a      	ldr	r3, [pc, #168]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbd8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800cbda:	23c0      	movs	r3, #192	@ 0xc0
 800cbdc:	009b      	lsls	r3, r3, #2
 800cbde:	4013      	ands	r3, r2
 800cbe0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d019      	beq.n	800cc1c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbec:	697a      	ldr	r2, [r7, #20]
 800cbee:	429a      	cmp	r2, r3
 800cbf0:	d014      	beq.n	800cc1c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800cbf2:	4b23      	ldr	r3, [pc, #140]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cbf6:	4a24      	ldr	r2, [pc, #144]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800cbf8:	4013      	ands	r3, r2
 800cbfa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cbfc:	4b20      	ldr	r3, [pc, #128]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbfe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800cc00:	4b1f      	ldr	r3, [pc, #124]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc02:	2180      	movs	r1, #128	@ 0x80
 800cc04:	0249      	lsls	r1, r1, #9
 800cc06:	430a      	orrs	r2, r1
 800cc08:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cc0a:	4b1d      	ldr	r3, [pc, #116]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800cc0e:	4b1c      	ldr	r3, [pc, #112]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc10:	491e      	ldr	r1, [pc, #120]	@ (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800cc12:	400a      	ands	r2, r1
 800cc14:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800cc16:	4b1a      	ldr	r3, [pc, #104]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc18:	697a      	ldr	r2, [r7, #20]
 800cc1a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800cc1c:	697b      	ldr	r3, [r7, #20]
 800cc1e:	2201      	movs	r2, #1
 800cc20:	4013      	ands	r3, r2
 800cc22:	d016      	beq.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc24:	f7fc fc56 	bl	80094d4 <HAL_GetTick>
 800cc28:	0003      	movs	r3, r0
 800cc2a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cc2c:	e00c      	b.n	800cc48 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cc2e:	f7fc fc51 	bl	80094d4 <HAL_GetTick>
 800cc32:	0002      	movs	r2, r0
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	1ad3      	subs	r3, r2, r3
 800cc38:	4a15      	ldr	r2, [pc, #84]	@ (800cc90 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800cc3a:	4293      	cmp	r3, r2
 800cc3c:	d904      	bls.n	800cc48 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800cc3e:	2313      	movs	r3, #19
 800cc40:	18fb      	adds	r3, r7, r3
 800cc42:	2203      	movs	r2, #3
 800cc44:	701a      	strb	r2, [r3, #0]
            break;
 800cc46:	e004      	b.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cc48:	4b0d      	ldr	r3, [pc, #52]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cc4c:	2202      	movs	r2, #2
 800cc4e:	4013      	ands	r3, r2
 800cc50:	d0ed      	beq.n	800cc2e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800cc52:	2313      	movs	r3, #19
 800cc54:	18fb      	adds	r3, r7, r3
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d10a      	bne.n	800cc72 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cc5c:	4b08      	ldr	r3, [pc, #32]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cc60:	4a09      	ldr	r2, [pc, #36]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800cc62:	4013      	ands	r3, r2
 800cc64:	0019      	movs	r1, r3
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cc6a:	4b05      	ldr	r3, [pc, #20]	@ (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc6c:	430a      	orrs	r2, r1
 800cc6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800cc70:	e016      	b.n	800cca0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800cc72:	2312      	movs	r3, #18
 800cc74:	18fb      	adds	r3, r7, r3
 800cc76:	2213      	movs	r2, #19
 800cc78:	18ba      	adds	r2, r7, r2
 800cc7a:	7812      	ldrb	r2, [r2, #0]
 800cc7c:	701a      	strb	r2, [r3, #0]
 800cc7e:	e00f      	b.n	800cca0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800cc80:	40021000 	.word	0x40021000
 800cc84:	40007000 	.word	0x40007000
 800cc88:	fffffcff 	.word	0xfffffcff
 800cc8c:	fffeffff 	.word	0xfffeffff
 800cc90:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc94:	2312      	movs	r3, #18
 800cc96:	18fb      	adds	r3, r7, r3
 800cc98:	2213      	movs	r2, #19
 800cc9a:	18ba      	adds	r2, r7, r2
 800cc9c:	7812      	ldrb	r2, [r2, #0]
 800cc9e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800cca0:	2311      	movs	r3, #17
 800cca2:	18fb      	adds	r3, r7, r3
 800cca4:	781b      	ldrb	r3, [r3, #0]
 800cca6:	2b01      	cmp	r3, #1
 800cca8:	d105      	bne.n	800ccb6 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ccaa:	4bc5      	ldr	r3, [pc, #788]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ccac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ccae:	4bc4      	ldr	r3, [pc, #784]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ccb0:	49c4      	ldr	r1, [pc, #784]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800ccb2:	400a      	ands	r2, r1
 800ccb4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	2201      	movs	r2, #1
 800ccbc:	4013      	ands	r3, r2
 800ccbe:	d009      	beq.n	800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ccc0:	4bbf      	ldr	r3, [pc, #764]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ccc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ccc4:	2203      	movs	r2, #3
 800ccc6:	4393      	bics	r3, r2
 800ccc8:	0019      	movs	r1, r3
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	685a      	ldr	r2, [r3, #4]
 800ccce:	4bbc      	ldr	r3, [pc, #752]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ccd0:	430a      	orrs	r2, r1
 800ccd2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	2202      	movs	r2, #2
 800ccda:	4013      	ands	r3, r2
 800ccdc:	d009      	beq.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ccde:	4bb8      	ldr	r3, [pc, #736]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cce2:	220c      	movs	r2, #12
 800cce4:	4393      	bics	r3, r2
 800cce6:	0019      	movs	r1, r3
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	689a      	ldr	r2, [r3, #8]
 800ccec:	4bb4      	ldr	r3, [pc, #720]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ccee:	430a      	orrs	r2, r1
 800ccf0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	2204      	movs	r2, #4
 800ccf8:	4013      	ands	r3, r2
 800ccfa:	d009      	beq.n	800cd10 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ccfc:	4bb0      	ldr	r3, [pc, #704]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ccfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd00:	2230      	movs	r2, #48	@ 0x30
 800cd02:	4393      	bics	r3, r2
 800cd04:	0019      	movs	r1, r3
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	68da      	ldr	r2, [r3, #12]
 800cd0a:	4bad      	ldr	r3, [pc, #692]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cd0c:	430a      	orrs	r2, r1
 800cd0e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	2210      	movs	r2, #16
 800cd16:	4013      	ands	r3, r2
 800cd18:	d009      	beq.n	800cd2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cd1a:	4ba9      	ldr	r3, [pc, #676]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cd1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd1e:	4aaa      	ldr	r2, [pc, #680]	@ (800cfc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cd20:	4013      	ands	r3, r2
 800cd22:	0019      	movs	r1, r3
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	691a      	ldr	r2, [r3, #16]
 800cd28:	4ba5      	ldr	r3, [pc, #660]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cd2a:	430a      	orrs	r2, r1
 800cd2c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681a      	ldr	r2, [r3, #0]
 800cd32:	2380      	movs	r3, #128	@ 0x80
 800cd34:	015b      	lsls	r3, r3, #5
 800cd36:	4013      	ands	r3, r2
 800cd38:	d009      	beq.n	800cd4e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800cd3a:	4ba1      	ldr	r3, [pc, #644]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cd3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd3e:	4aa3      	ldr	r2, [pc, #652]	@ (800cfcc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800cd40:	4013      	ands	r3, r2
 800cd42:	0019      	movs	r1, r3
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	695a      	ldr	r2, [r3, #20]
 800cd48:	4b9d      	ldr	r3, [pc, #628]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cd4a:	430a      	orrs	r2, r1
 800cd4c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	681a      	ldr	r2, [r3, #0]
 800cd52:	2380      	movs	r3, #128	@ 0x80
 800cd54:	009b      	lsls	r3, r3, #2
 800cd56:	4013      	ands	r3, r2
 800cd58:	d009      	beq.n	800cd6e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cd5a:	4b99      	ldr	r3, [pc, #612]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cd5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd5e:	4a9c      	ldr	r2, [pc, #624]	@ (800cfd0 <HAL_RCCEx_PeriphCLKConfig+0x49c>)
 800cd60:	4013      	ands	r3, r2
 800cd62:	0019      	movs	r1, r3
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cd68:	4b95      	ldr	r3, [pc, #596]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cd6a:	430a      	orrs	r2, r1
 800cd6c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681a      	ldr	r2, [r3, #0]
 800cd72:	2380      	movs	r3, #128	@ 0x80
 800cd74:	00db      	lsls	r3, r3, #3
 800cd76:	4013      	ands	r3, r2
 800cd78:	d009      	beq.n	800cd8e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800cd7a:	4b91      	ldr	r3, [pc, #580]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cd7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd7e:	4a95      	ldr	r2, [pc, #596]	@ (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800cd80:	4013      	ands	r3, r2
 800cd82:	0019      	movs	r1, r3
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd88:	4b8d      	ldr	r3, [pc, #564]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cd8a:	430a      	orrs	r2, r1
 800cd8c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	2220      	movs	r2, #32
 800cd94:	4013      	ands	r3, r2
 800cd96:	d009      	beq.n	800cdac <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800cd98:	4b89      	ldr	r3, [pc, #548]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cd9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd9c:	4a8e      	ldr	r2, [pc, #568]	@ (800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800cd9e:	4013      	ands	r3, r2
 800cda0:	0019      	movs	r1, r3
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	699a      	ldr	r2, [r3, #24]
 800cda6:	4b86      	ldr	r3, [pc, #536]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cda8:	430a      	orrs	r2, r1
 800cdaa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	2240      	movs	r2, #64	@ 0x40
 800cdb2:	4013      	ands	r3, r2
 800cdb4:	d009      	beq.n	800cdca <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800cdb6:	4b82      	ldr	r3, [pc, #520]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cdb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdba:	4a88      	ldr	r2, [pc, #544]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800cdbc:	4013      	ands	r3, r2
 800cdbe:	0019      	movs	r1, r3
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	69da      	ldr	r2, [r3, #28]
 800cdc4:	4b7e      	ldr	r3, [pc, #504]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cdc6:	430a      	orrs	r2, r1
 800cdc8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* (RCC_CCIPR_I2C2SEL */

#if defined(RNG)
  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681a      	ldr	r2, [r3, #0]
 800cdce:	2380      	movs	r3, #128	@ 0x80
 800cdd0:	02db      	lsls	r3, r3, #11
 800cdd2:	4013      	ands	r3, r2
 800cdd4:	d016      	beq.n	800ce04 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cdd6:	4b7a      	ldr	r3, [pc, #488]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cdd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdda:	4a81      	ldr	r2, [pc, #516]	@ (800cfe0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800cddc:	4013      	ands	r3, r2
 800cdde:	0019      	movs	r1, r3
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cde4:	4b76      	ldr	r3, [pc, #472]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cde6:	430a      	orrs	r2, r1
 800cde8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cdee:	23c0      	movs	r3, #192	@ 0xc0
 800cdf0:	051b      	lsls	r3, r3, #20
 800cdf2:	429a      	cmp	r2, r3
 800cdf4:	d106      	bne.n	800ce04 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800cdf6:	4b72      	ldr	r3, [pc, #456]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cdf8:	68da      	ldr	r2, [r3, #12]
 800cdfa:	4b71      	ldr	r3, [pc, #452]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cdfc:	2180      	movs	r1, #128	@ 0x80
 800cdfe:	0449      	lsls	r1, r1, #17
 800ce00:	430a      	orrs	r2, r1
 800ce02:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681a      	ldr	r2, [r3, #0]
 800ce08:	2380      	movs	r3, #128	@ 0x80
 800ce0a:	01db      	lsls	r3, r3, #7
 800ce0c:	4013      	ands	r3, r2
 800ce0e:	d015      	beq.n	800ce3c <HAL_RCCEx_PeriphCLKConfig+0x308>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ce10:	4b6b      	ldr	r3, [pc, #428]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ce12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce14:	009b      	lsls	r3, r3, #2
 800ce16:	0899      	lsrs	r1, r3, #2
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce1c:	4b68      	ldr	r3, [pc, #416]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ce1e:	430a      	orrs	r2, r1
 800ce20:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce26:	2380      	movs	r3, #128	@ 0x80
 800ce28:	05db      	lsls	r3, r3, #23
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	d106      	bne.n	800ce3c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800ce2e:	4b64      	ldr	r3, [pc, #400]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ce30:	68da      	ldr	r2, [r3, #12]
 800ce32:	4b63      	ldr	r3, [pc, #396]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ce34:	2180      	movs	r1, #128	@ 0x80
 800ce36:	0249      	lsls	r1, r1, #9
 800ce38:	430a      	orrs	r2, r1
 800ce3a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681a      	ldr	r2, [r3, #0]
 800ce40:	2380      	movs	r3, #128	@ 0x80
 800ce42:	031b      	lsls	r3, r3, #12
 800ce44:	4013      	ands	r3, r2
 800ce46:	d009      	beq.n	800ce5c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ce48:	4b5d      	ldr	r3, [pc, #372]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ce4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce4c:	2240      	movs	r2, #64	@ 0x40
 800ce4e:	4393      	bics	r3, r2
 800ce50:	0019      	movs	r1, r3
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ce56:	4b5a      	ldr	r3, [pc, #360]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ce58:	430a      	orrs	r2, r1
 800ce5a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681a      	ldr	r2, [r3, #0]
 800ce60:	2380      	movs	r3, #128	@ 0x80
 800ce62:	039b      	lsls	r3, r3, #14
 800ce64:	4013      	ands	r3, r2
 800ce66:	d016      	beq.n	800ce96 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800ce68:	4b55      	ldr	r3, [pc, #340]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ce6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce6c:	4a5d      	ldr	r2, [pc, #372]	@ (800cfe4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800ce6e:	4013      	ands	r3, r2
 800ce70:	0019      	movs	r1, r3
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ce76:	4b52      	ldr	r3, [pc, #328]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ce78:	430a      	orrs	r2, r1
 800ce7a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ce80:	2380      	movs	r3, #128	@ 0x80
 800ce82:	03db      	lsls	r3, r3, #15
 800ce84:	429a      	cmp	r2, r3
 800ce86:	d106      	bne.n	800ce96 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800ce88:	4b4d      	ldr	r3, [pc, #308]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ce8a:	68da      	ldr	r2, [r3, #12]
 800ce8c:	4b4c      	ldr	r3, [pc, #304]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ce8e:	2180      	movs	r1, #128	@ 0x80
 800ce90:	0449      	lsls	r1, r1, #17
 800ce92:	430a      	orrs	r2, r1
 800ce94:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681a      	ldr	r2, [r3, #0]
 800ce9a:	2380      	movs	r3, #128	@ 0x80
 800ce9c:	03db      	lsls	r3, r3, #15
 800ce9e:	4013      	ands	r3, r2
 800cea0:	d016      	beq.n	800ced0 <HAL_RCCEx_PeriphCLKConfig+0x39c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800cea2:	4b47      	ldr	r3, [pc, #284]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cea6:	4a50      	ldr	r2, [pc, #320]	@ (800cfe8 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 800cea8:	4013      	ands	r3, r2
 800ceaa:	0019      	movs	r1, r3
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ceb0:	4b43      	ldr	r3, [pc, #268]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ceb2:	430a      	orrs	r2, r1
 800ceb4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ceba:	2380      	movs	r3, #128	@ 0x80
 800cebc:	045b      	lsls	r3, r3, #17
 800cebe:	429a      	cmp	r2, r3
 800cec0:	d106      	bne.n	800ced0 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800cec2:	4b3f      	ldr	r3, [pc, #252]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cec4:	68da      	ldr	r2, [r3, #12]
 800cec6:	4b3e      	ldr	r3, [pc, #248]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cec8:	2180      	movs	r1, #128	@ 0x80
 800ceca:	0449      	lsls	r1, r1, #17
 800cecc:	430a      	orrs	r2, r1
 800cece:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681a      	ldr	r2, [r3, #0]
 800ced4:	2380      	movs	r3, #128	@ 0x80
 800ced6:	011b      	lsls	r3, r3, #4
 800ced8:	4013      	ands	r3, r2
 800ceda:	d014      	beq.n	800cf06 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800cedc:	4b38      	ldr	r3, [pc, #224]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cee0:	2203      	movs	r2, #3
 800cee2:	4393      	bics	r3, r2
 800cee4:	0019      	movs	r1, r3
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	6a1a      	ldr	r2, [r3, #32]
 800ceea:	4b35      	ldr	r3, [pc, #212]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800ceec:	430a      	orrs	r2, r1
 800ceee:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	6a1b      	ldr	r3, [r3, #32]
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d106      	bne.n	800cf06 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800cef8:	4b31      	ldr	r3, [pc, #196]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cefa:	68da      	ldr	r2, [r3, #12]
 800cefc:	4b30      	ldr	r3, [pc, #192]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cefe:	2180      	movs	r1, #128	@ 0x80
 800cf00:	0249      	lsls	r1, r1, #9
 800cf02:	430a      	orrs	r2, r1
 800cf04:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681a      	ldr	r2, [r3, #0]
 800cf0a:	2380      	movs	r3, #128	@ 0x80
 800cf0c:	019b      	lsls	r3, r3, #6
 800cf0e:	4013      	ands	r3, r2
 800cf10:	d014      	beq.n	800cf3c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800cf12:	4b2b      	ldr	r3, [pc, #172]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cf14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf16:	220c      	movs	r2, #12
 800cf18:	4393      	bics	r3, r2
 800cf1a:	0019      	movs	r1, r3
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cf20:	4b27      	ldr	r3, [pc, #156]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cf22:	430a      	orrs	r2, r1
 800cf24:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf2a:	2b04      	cmp	r3, #4
 800cf2c:	d106      	bne.n	800cf3c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800cf2e:	4b24      	ldr	r3, [pc, #144]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cf30:	68da      	ldr	r2, [r3, #12]
 800cf32:	4b23      	ldr	r3, [pc, #140]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cf34:	2180      	movs	r1, #128	@ 0x80
 800cf36:	0249      	lsls	r1, r1, #9
 800cf38:	430a      	orrs	r2, r1
 800cf3a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681a      	ldr	r2, [r3, #0]
 800cf40:	2380      	movs	r3, #128	@ 0x80
 800cf42:	045b      	lsls	r3, r3, #17
 800cf44:	4013      	ands	r3, r2
 800cf46:	d016      	beq.n	800cf76 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cf48:	4b1d      	ldr	r3, [pc, #116]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cf4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf4c:	4a22      	ldr	r2, [pc, #136]	@ (800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800cf4e:	4013      	ands	r3, r2
 800cf50:	0019      	movs	r1, r3
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cf56:	4b1a      	ldr	r3, [pc, #104]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cf58:	430a      	orrs	r2, r1
 800cf5a:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cf60:	2380      	movs	r3, #128	@ 0x80
 800cf62:	019b      	lsls	r3, r3, #6
 800cf64:	429a      	cmp	r2, r3
 800cf66:	d106      	bne.n	800cf76 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800cf68:	4b15      	ldr	r3, [pc, #84]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cf6a:	68da      	ldr	r2, [r3, #12]
 800cf6c:	4b14      	ldr	r3, [pc, #80]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cf6e:	2180      	movs	r1, #128	@ 0x80
 800cf70:	0449      	lsls	r1, r1, #17
 800cf72:	430a      	orrs	r2, r1
 800cf74:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681a      	ldr	r2, [r3, #0]
 800cf7a:	2380      	movs	r3, #128	@ 0x80
 800cf7c:	049b      	lsls	r3, r3, #18
 800cf7e:	4013      	ands	r3, r2
 800cf80:	d016      	beq.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cf82:	4b0f      	ldr	r3, [pc, #60]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cf84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf86:	4a11      	ldr	r2, [pc, #68]	@ (800cfcc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800cf88:	4013      	ands	r3, r2
 800cf8a:	0019      	movs	r1, r3
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cf90:	4b0b      	ldr	r3, [pc, #44]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cf92:	430a      	orrs	r2, r1
 800cf94:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cf9a:	2380      	movs	r3, #128	@ 0x80
 800cf9c:	005b      	lsls	r3, r3, #1
 800cf9e:	429a      	cmp	r2, r3
 800cfa0:	d106      	bne.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800cfa2:	4b07      	ldr	r3, [pc, #28]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cfa4:	68da      	ldr	r2, [r3, #12]
 800cfa6:	4b06      	ldr	r3, [pc, #24]	@ (800cfc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800cfa8:	2180      	movs	r1, #128	@ 0x80
 800cfaa:	0449      	lsls	r1, r1, #17
 800cfac:	430a      	orrs	r2, r1
 800cfae:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800cfb0:	2312      	movs	r3, #18
 800cfb2:	18fb      	adds	r3, r7, r3
 800cfb4:	781b      	ldrb	r3, [r3, #0]
}
 800cfb6:	0018      	movs	r0, r3
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	b006      	add	sp, #24
 800cfbc:	bd80      	pop	{r7, pc}
 800cfbe:	46c0      	nop			@ (mov r8, r8)
 800cfc0:	40021000 	.word	0x40021000
 800cfc4:	efffffff 	.word	0xefffffff
 800cfc8:	fffff3ff 	.word	0xfffff3ff
 800cfcc:	fffffcff 	.word	0xfffffcff
 800cfd0:	fff3ffff 	.word	0xfff3ffff
 800cfd4:	ffcfffff 	.word	0xffcfffff
 800cfd8:	ffffcfff 	.word	0xffffcfff
 800cfdc:	ffff3fff 	.word	0xffff3fff
 800cfe0:	f3ffffff 	.word	0xf3ffffff
 800cfe4:	ffbfffff 	.word	0xffbfffff
 800cfe8:	feffffff 	.word	0xfeffffff

0800cfec <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b084      	sub	sp, #16
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800cff4:	4b1c      	ldr	r3, [pc, #112]	@ (800d068 <HAL_RCCEx_CRSConfig+0x7c>)
 800cff6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cff8:	4b1b      	ldr	r3, [pc, #108]	@ (800d068 <HAL_RCCEx_CRSConfig+0x7c>)
 800cffa:	2180      	movs	r1, #128	@ 0x80
 800cffc:	0249      	lsls	r1, r1, #9
 800cffe:	430a      	orrs	r2, r1
 800d000:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_CRS_RELEASE_RESET();
 800d002:	4b19      	ldr	r3, [pc, #100]	@ (800d068 <HAL_RCCEx_CRSConfig+0x7c>)
 800d004:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d006:	4b18      	ldr	r3, [pc, #96]	@ (800d068 <HAL_RCCEx_CRSConfig+0x7c>)
 800d008:	4918      	ldr	r1, [pc, #96]	@ (800d06c <HAL_RCCEx_CRSConfig+0x80>)
 800d00a:	400a      	ands	r2, r1
 800d00c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681a      	ldr	r2, [r3, #0]
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	685b      	ldr	r3, [r3, #4]
 800d016:	431a      	orrs	r2, r3
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	689b      	ldr	r3, [r3, #8]
 800d01c:	4313      	orrs	r3, r2
 800d01e:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	68db      	ldr	r3, [r3, #12]
 800d024:	68fa      	ldr	r2, [r7, #12]
 800d026:	4313      	orrs	r3, r2
 800d028:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	691b      	ldr	r3, [r3, #16]
 800d02e:	041b      	lsls	r3, r3, #16
 800d030:	68fa      	ldr	r2, [r7, #12]
 800d032:	4313      	orrs	r3, r2
 800d034:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800d036:	4b0e      	ldr	r3, [pc, #56]	@ (800d070 <HAL_RCCEx_CRSConfig+0x84>)
 800d038:	68fa      	ldr	r2, [r7, #12]
 800d03a:	605a      	str	r2, [r3, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800d03c:	4b0c      	ldr	r3, [pc, #48]	@ (800d070 <HAL_RCCEx_CRSConfig+0x84>)
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	4a0c      	ldr	r2, [pc, #48]	@ (800d074 <HAL_RCCEx_CRSConfig+0x88>)
 800d042:	4013      	ands	r3, r2
 800d044:	0019      	movs	r1, r3
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	695b      	ldr	r3, [r3, #20]
 800d04a:	021a      	lsls	r2, r3, #8
 800d04c:	4b08      	ldr	r3, [pc, #32]	@ (800d070 <HAL_RCCEx_CRSConfig+0x84>)
 800d04e:	430a      	orrs	r2, r1
 800d050:	601a      	str	r2, [r3, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800d052:	4b07      	ldr	r3, [pc, #28]	@ (800d070 <HAL_RCCEx_CRSConfig+0x84>)
 800d054:	681a      	ldr	r2, [r3, #0]
 800d056:	4b06      	ldr	r3, [pc, #24]	@ (800d070 <HAL_RCCEx_CRSConfig+0x84>)
 800d058:	2160      	movs	r1, #96	@ 0x60
 800d05a:	430a      	orrs	r2, r1
 800d05c:	601a      	str	r2, [r3, #0]
}
 800d05e:	46c0      	nop			@ (mov r8, r8)
 800d060:	46bd      	mov	sp, r7
 800d062:	b004      	add	sp, #16
 800d064:	bd80      	pop	{r7, pc}
 800d066:	46c0      	nop			@ (mov r8, r8)
 800d068:	40021000 	.word	0x40021000
 800d06c:	fffeffff 	.word	0xfffeffff
 800d070:	40006c00 	.word	0x40006c00
 800d074:	ffff80ff 	.word	0xffff80ff

0800d078 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b082      	sub	sp, #8
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d101      	bne.n	800d08a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d086:	2301      	movs	r3, #1
 800d088:	e04a      	b.n	800d120 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	223d      	movs	r2, #61	@ 0x3d
 800d08e:	5c9b      	ldrb	r3, [r3, r2]
 800d090:	b2db      	uxtb	r3, r3
 800d092:	2b00      	cmp	r3, #0
 800d094:	d107      	bne.n	800d0a6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	223c      	movs	r2, #60	@ 0x3c
 800d09a:	2100      	movs	r1, #0
 800d09c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	0018      	movs	r0, r3
 800d0a2:	f000 f841 	bl	800d128 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	223d      	movs	r2, #61	@ 0x3d
 800d0aa:	2102      	movs	r1, #2
 800d0ac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681a      	ldr	r2, [r3, #0]
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	3304      	adds	r3, #4
 800d0b6:	0019      	movs	r1, r3
 800d0b8:	0010      	movs	r0, r2
 800d0ba:	f000 fc6b 	bl	800d994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	2248      	movs	r2, #72	@ 0x48
 800d0c2:	2101      	movs	r1, #1
 800d0c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	223e      	movs	r2, #62	@ 0x3e
 800d0ca:	2101      	movs	r1, #1
 800d0cc:	5499      	strb	r1, [r3, r2]
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	223f      	movs	r2, #63	@ 0x3f
 800d0d2:	2101      	movs	r1, #1
 800d0d4:	5499      	strb	r1, [r3, r2]
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	2240      	movs	r2, #64	@ 0x40
 800d0da:	2101      	movs	r1, #1
 800d0dc:	5499      	strb	r1, [r3, r2]
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	2241      	movs	r2, #65	@ 0x41
 800d0e2:	2101      	movs	r1, #1
 800d0e4:	5499      	strb	r1, [r3, r2]
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2242      	movs	r2, #66	@ 0x42
 800d0ea:	2101      	movs	r1, #1
 800d0ec:	5499      	strb	r1, [r3, r2]
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	2243      	movs	r2, #67	@ 0x43
 800d0f2:	2101      	movs	r1, #1
 800d0f4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	2244      	movs	r2, #68	@ 0x44
 800d0fa:	2101      	movs	r1, #1
 800d0fc:	5499      	strb	r1, [r3, r2]
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	2245      	movs	r2, #69	@ 0x45
 800d102:	2101      	movs	r1, #1
 800d104:	5499      	strb	r1, [r3, r2]
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	2246      	movs	r2, #70	@ 0x46
 800d10a:	2101      	movs	r1, #1
 800d10c:	5499      	strb	r1, [r3, r2]
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2247      	movs	r2, #71	@ 0x47
 800d112:	2101      	movs	r1, #1
 800d114:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	223d      	movs	r2, #61	@ 0x3d
 800d11a:	2101      	movs	r1, #1
 800d11c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d11e:	2300      	movs	r3, #0
}
 800d120:	0018      	movs	r0, r3
 800d122:	46bd      	mov	sp, r7
 800d124:	b002      	add	sp, #8
 800d126:	bd80      	pop	{r7, pc}

0800d128 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b082      	sub	sp, #8
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800d130:	46c0      	nop			@ (mov r8, r8)
 800d132:	46bd      	mov	sp, r7
 800d134:	b002      	add	sp, #8
 800d136:	bd80      	pop	{r7, pc}

0800d138 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b084      	sub	sp, #16
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	223d      	movs	r2, #61	@ 0x3d
 800d144:	5c9b      	ldrb	r3, [r3, r2]
 800d146:	b2db      	uxtb	r3, r3
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d001      	beq.n	800d150 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d14c:	2301      	movs	r3, #1
 800d14e:	e047      	b.n	800d1e0 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	223d      	movs	r2, #61	@ 0x3d
 800d154:	2102      	movs	r1, #2
 800d156:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	68da      	ldr	r2, [r3, #12]
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	2101      	movs	r1, #1
 800d164:	430a      	orrs	r2, r1
 800d166:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	4a1e      	ldr	r2, [pc, #120]	@ (800d1e8 <HAL_TIM_Base_Start_IT+0xb0>)
 800d16e:	4293      	cmp	r3, r2
 800d170:	d014      	beq.n	800d19c <HAL_TIM_Base_Start_IT+0x64>
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681a      	ldr	r2, [r3, #0]
 800d176:	2380      	movs	r3, #128	@ 0x80
 800d178:	05db      	lsls	r3, r3, #23
 800d17a:	429a      	cmp	r2, r3
 800d17c:	d00e      	beq.n	800d19c <HAL_TIM_Base_Start_IT+0x64>
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	4a1a      	ldr	r2, [pc, #104]	@ (800d1ec <HAL_TIM_Base_Start_IT+0xb4>)
 800d184:	4293      	cmp	r3, r2
 800d186:	d009      	beq.n	800d19c <HAL_TIM_Base_Start_IT+0x64>
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	4a18      	ldr	r2, [pc, #96]	@ (800d1f0 <HAL_TIM_Base_Start_IT+0xb8>)
 800d18e:	4293      	cmp	r3, r2
 800d190:	d004      	beq.n	800d19c <HAL_TIM_Base_Start_IT+0x64>
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	4a17      	ldr	r2, [pc, #92]	@ (800d1f4 <HAL_TIM_Base_Start_IT+0xbc>)
 800d198:	4293      	cmp	r3, r2
 800d19a:	d116      	bne.n	800d1ca <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	689b      	ldr	r3, [r3, #8]
 800d1a2:	4a15      	ldr	r2, [pc, #84]	@ (800d1f8 <HAL_TIM_Base_Start_IT+0xc0>)
 800d1a4:	4013      	ands	r3, r2
 800d1a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	2b06      	cmp	r3, #6
 800d1ac:	d016      	beq.n	800d1dc <HAL_TIM_Base_Start_IT+0xa4>
 800d1ae:	68fa      	ldr	r2, [r7, #12]
 800d1b0:	2380      	movs	r3, #128	@ 0x80
 800d1b2:	025b      	lsls	r3, r3, #9
 800d1b4:	429a      	cmp	r2, r3
 800d1b6:	d011      	beq.n	800d1dc <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	681a      	ldr	r2, [r3, #0]
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	2101      	movs	r1, #1
 800d1c4:	430a      	orrs	r2, r1
 800d1c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1c8:	e008      	b.n	800d1dc <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	681a      	ldr	r2, [r3, #0]
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	2101      	movs	r1, #1
 800d1d6:	430a      	orrs	r2, r1
 800d1d8:	601a      	str	r2, [r3, #0]
 800d1da:	e000      	b.n	800d1de <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1dc:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800d1de:	2300      	movs	r3, #0
}
 800d1e0:	0018      	movs	r0, r3
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	b004      	add	sp, #16
 800d1e6:	bd80      	pop	{r7, pc}
 800d1e8:	40012c00 	.word	0x40012c00
 800d1ec:	40000400 	.word	0x40000400
 800d1f0:	40000800 	.word	0x40000800
 800d1f4:	40014000 	.word	0x40014000
 800d1f8:	00010007 	.word	0x00010007

0800d1fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b082      	sub	sp, #8
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d101      	bne.n	800d20e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d20a:	2301      	movs	r3, #1
 800d20c:	e04a      	b.n	800d2a4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	223d      	movs	r2, #61	@ 0x3d
 800d212:	5c9b      	ldrb	r3, [r3, r2]
 800d214:	b2db      	uxtb	r3, r3
 800d216:	2b00      	cmp	r3, #0
 800d218:	d107      	bne.n	800d22a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	223c      	movs	r2, #60	@ 0x3c
 800d21e:	2100      	movs	r1, #0
 800d220:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	0018      	movs	r0, r3
 800d226:	f7fb fc59 	bl	8008adc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	223d      	movs	r2, #61	@ 0x3d
 800d22e:	2102      	movs	r1, #2
 800d230:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681a      	ldr	r2, [r3, #0]
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	3304      	adds	r3, #4
 800d23a:	0019      	movs	r1, r3
 800d23c:	0010      	movs	r0, r2
 800d23e:	f000 fba9 	bl	800d994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	2248      	movs	r2, #72	@ 0x48
 800d246:	2101      	movs	r1, #1
 800d248:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	223e      	movs	r2, #62	@ 0x3e
 800d24e:	2101      	movs	r1, #1
 800d250:	5499      	strb	r1, [r3, r2]
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	223f      	movs	r2, #63	@ 0x3f
 800d256:	2101      	movs	r1, #1
 800d258:	5499      	strb	r1, [r3, r2]
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	2240      	movs	r2, #64	@ 0x40
 800d25e:	2101      	movs	r1, #1
 800d260:	5499      	strb	r1, [r3, r2]
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	2241      	movs	r2, #65	@ 0x41
 800d266:	2101      	movs	r1, #1
 800d268:	5499      	strb	r1, [r3, r2]
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	2242      	movs	r2, #66	@ 0x42
 800d26e:	2101      	movs	r1, #1
 800d270:	5499      	strb	r1, [r3, r2]
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2243      	movs	r2, #67	@ 0x43
 800d276:	2101      	movs	r1, #1
 800d278:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	2244      	movs	r2, #68	@ 0x44
 800d27e:	2101      	movs	r1, #1
 800d280:	5499      	strb	r1, [r3, r2]
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	2245      	movs	r2, #69	@ 0x45
 800d286:	2101      	movs	r1, #1
 800d288:	5499      	strb	r1, [r3, r2]
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	2246      	movs	r2, #70	@ 0x46
 800d28e:	2101      	movs	r1, #1
 800d290:	5499      	strb	r1, [r3, r2]
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	2247      	movs	r2, #71	@ 0x47
 800d296:	2101      	movs	r1, #1
 800d298:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	223d      	movs	r2, #61	@ 0x3d
 800d29e:	2101      	movs	r1, #1
 800d2a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d2a2:	2300      	movs	r3, #0
}
 800d2a4:	0018      	movs	r0, r3
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	b002      	add	sp, #8
 800d2aa:	bd80      	pop	{r7, pc}

0800d2ac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b086      	sub	sp, #24
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
 800d2b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d101      	bne.n	800d2c0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d2bc:	2301      	movs	r3, #1
 800d2be:	e090      	b.n	800d3e2 <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	223d      	movs	r2, #61	@ 0x3d
 800d2c4:	5c9b      	ldrb	r3, [r3, r2]
 800d2c6:	b2db      	uxtb	r3, r3
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d107      	bne.n	800d2dc <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	223c      	movs	r2, #60	@ 0x3c
 800d2d0:	2100      	movs	r1, #0
 800d2d2:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	0018      	movs	r0, r3
 800d2d8:	f7fb fc36 	bl	8008b48 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	223d      	movs	r2, #61	@ 0x3d
 800d2e0:	2102      	movs	r1, #2
 800d2e2:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	689a      	ldr	r2, [r3, #8]
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	493f      	ldr	r1, [pc, #252]	@ (800d3ec <HAL_TIM_Encoder_Init+0x140>)
 800d2f0:	400a      	ands	r2, r1
 800d2f2:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681a      	ldr	r2, [r3, #0]
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	3304      	adds	r3, #4
 800d2fc:	0019      	movs	r1, r3
 800d2fe:	0010      	movs	r0, r2
 800d300:	f000 fb48 	bl	800d994 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	689b      	ldr	r3, [r3, #8]
 800d30a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	699b      	ldr	r3, [r3, #24]
 800d312:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	6a1b      	ldr	r3, [r3, #32]
 800d31a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d31c:	683b      	ldr	r3, [r7, #0]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	697a      	ldr	r2, [r7, #20]
 800d322:	4313      	orrs	r3, r2
 800d324:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d326:	693b      	ldr	r3, [r7, #16]
 800d328:	4a31      	ldr	r2, [pc, #196]	@ (800d3f0 <HAL_TIM_Encoder_Init+0x144>)
 800d32a:	4013      	ands	r3, r2
 800d32c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	689a      	ldr	r2, [r3, #8]
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	699b      	ldr	r3, [r3, #24]
 800d336:	021b      	lsls	r3, r3, #8
 800d338:	4313      	orrs	r3, r2
 800d33a:	693a      	ldr	r2, [r7, #16]
 800d33c:	4313      	orrs	r3, r2
 800d33e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d340:	693b      	ldr	r3, [r7, #16]
 800d342:	4a2c      	ldr	r2, [pc, #176]	@ (800d3f4 <HAL_TIM_Encoder_Init+0x148>)
 800d344:	4013      	ands	r3, r2
 800d346:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d348:	693b      	ldr	r3, [r7, #16]
 800d34a:	4a2b      	ldr	r2, [pc, #172]	@ (800d3f8 <HAL_TIM_Encoder_Init+0x14c>)
 800d34c:	4013      	ands	r3, r2
 800d34e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	68da      	ldr	r2, [r3, #12]
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	69db      	ldr	r3, [r3, #28]
 800d358:	021b      	lsls	r3, r3, #8
 800d35a:	4313      	orrs	r3, r2
 800d35c:	693a      	ldr	r2, [r7, #16]
 800d35e:	4313      	orrs	r3, r2
 800d360:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	691b      	ldr	r3, [r3, #16]
 800d366:	011a      	lsls	r2, r3, #4
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	6a1b      	ldr	r3, [r3, #32]
 800d36c:	031b      	lsls	r3, r3, #12
 800d36e:	4313      	orrs	r3, r2
 800d370:	693a      	ldr	r2, [r7, #16]
 800d372:	4313      	orrs	r3, r2
 800d374:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	2222      	movs	r2, #34	@ 0x22
 800d37a:	4393      	bics	r3, r2
 800d37c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	2288      	movs	r2, #136	@ 0x88
 800d382:	4393      	bics	r3, r2
 800d384:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	685a      	ldr	r2, [r3, #4]
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	695b      	ldr	r3, [r3, #20]
 800d38e:	011b      	lsls	r3, r3, #4
 800d390:	4313      	orrs	r3, r2
 800d392:	68fa      	ldr	r2, [r7, #12]
 800d394:	4313      	orrs	r3, r2
 800d396:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	697a      	ldr	r2, [r7, #20]
 800d39e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	693a      	ldr	r2, [r7, #16]
 800d3a6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	68fa      	ldr	r2, [r7, #12]
 800d3ae:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	2248      	movs	r2, #72	@ 0x48
 800d3b4:	2101      	movs	r1, #1
 800d3b6:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	223e      	movs	r2, #62	@ 0x3e
 800d3bc:	2101      	movs	r1, #1
 800d3be:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	223f      	movs	r2, #63	@ 0x3f
 800d3c4:	2101      	movs	r1, #1
 800d3c6:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2244      	movs	r2, #68	@ 0x44
 800d3cc:	2101      	movs	r1, #1
 800d3ce:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	2245      	movs	r2, #69	@ 0x45
 800d3d4:	2101      	movs	r1, #1
 800d3d6:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	223d      	movs	r2, #61	@ 0x3d
 800d3dc:	2101      	movs	r1, #1
 800d3de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d3e0:	2300      	movs	r3, #0
}
 800d3e2:	0018      	movs	r0, r3
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	b006      	add	sp, #24
 800d3e8:	bd80      	pop	{r7, pc}
 800d3ea:	46c0      	nop			@ (mov r8, r8)
 800d3ec:	fffebff8 	.word	0xfffebff8
 800d3f0:	fffffcfc 	.word	0xfffffcfc
 800d3f4:	fffff3f3 	.word	0xfffff3f3
 800d3f8:	ffff0f0f 	.word	0xffff0f0f

0800d3fc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d3fc:	b590      	push	{r4, r7, lr}
 800d3fe:	b085      	sub	sp, #20
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
 800d404:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d406:	200f      	movs	r0, #15
 800d408:	183b      	adds	r3, r7, r0
 800d40a:	687a      	ldr	r2, [r7, #4]
 800d40c:	213e      	movs	r1, #62	@ 0x3e
 800d40e:	5c52      	ldrb	r2, [r2, r1]
 800d410:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d412:	230e      	movs	r3, #14
 800d414:	18fb      	adds	r3, r7, r3
 800d416:	687a      	ldr	r2, [r7, #4]
 800d418:	213f      	movs	r1, #63	@ 0x3f
 800d41a:	5c52      	ldrb	r2, [r2, r1]
 800d41c:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d41e:	240d      	movs	r4, #13
 800d420:	193b      	adds	r3, r7, r4
 800d422:	687a      	ldr	r2, [r7, #4]
 800d424:	2144      	movs	r1, #68	@ 0x44
 800d426:	5c52      	ldrb	r2, [r2, r1]
 800d428:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d42a:	230c      	movs	r3, #12
 800d42c:	18fb      	adds	r3, r7, r3
 800d42e:	687a      	ldr	r2, [r7, #4]
 800d430:	2145      	movs	r1, #69	@ 0x45
 800d432:	5c52      	ldrb	r2, [r2, r1]
 800d434:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d112      	bne.n	800d462 <HAL_TIM_Encoder_Start+0x66>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d43c:	183b      	adds	r3, r7, r0
 800d43e:	781b      	ldrb	r3, [r3, #0]
 800d440:	2b01      	cmp	r3, #1
 800d442:	d103      	bne.n	800d44c <HAL_TIM_Encoder_Start+0x50>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800d444:	193b      	adds	r3, r7, r4
 800d446:	781b      	ldrb	r3, [r3, #0]
 800d448:	2b01      	cmp	r3, #1
 800d44a:	d001      	beq.n	800d450 <HAL_TIM_Encoder_Start+0x54>
    {
      return HAL_ERROR;
 800d44c:	2301      	movs	r3, #1
 800d44e:	e075      	b.n	800d53c <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	223e      	movs	r2, #62	@ 0x3e
 800d454:	2102      	movs	r1, #2
 800d456:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2244      	movs	r2, #68	@ 0x44
 800d45c:	2102      	movs	r1, #2
 800d45e:	5499      	strb	r1, [r3, r2]
 800d460:	e03d      	b.n	800d4de <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	2b04      	cmp	r3, #4
 800d466:	d114      	bne.n	800d492 <HAL_TIM_Encoder_Start+0x96>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d468:	230e      	movs	r3, #14
 800d46a:	18fb      	adds	r3, r7, r3
 800d46c:	781b      	ldrb	r3, [r3, #0]
 800d46e:	2b01      	cmp	r3, #1
 800d470:	d104      	bne.n	800d47c <HAL_TIM_Encoder_Start+0x80>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d472:	230c      	movs	r3, #12
 800d474:	18fb      	adds	r3, r7, r3
 800d476:	781b      	ldrb	r3, [r3, #0]
 800d478:	2b01      	cmp	r3, #1
 800d47a:	d001      	beq.n	800d480 <HAL_TIM_Encoder_Start+0x84>
    {
      return HAL_ERROR;
 800d47c:	2301      	movs	r3, #1
 800d47e:	e05d      	b.n	800d53c <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	223f      	movs	r2, #63	@ 0x3f
 800d484:	2102      	movs	r1, #2
 800d486:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	2245      	movs	r2, #69	@ 0x45
 800d48c:	2102      	movs	r1, #2
 800d48e:	5499      	strb	r1, [r3, r2]
 800d490:	e025      	b.n	800d4de <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d492:	230f      	movs	r3, #15
 800d494:	18fb      	adds	r3, r7, r3
 800d496:	781b      	ldrb	r3, [r3, #0]
 800d498:	2b01      	cmp	r3, #1
 800d49a:	d10e      	bne.n	800d4ba <HAL_TIM_Encoder_Start+0xbe>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d49c:	230e      	movs	r3, #14
 800d49e:	18fb      	adds	r3, r7, r3
 800d4a0:	781b      	ldrb	r3, [r3, #0]
 800d4a2:	2b01      	cmp	r3, #1
 800d4a4:	d109      	bne.n	800d4ba <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d4a6:	230d      	movs	r3, #13
 800d4a8:	18fb      	adds	r3, r7, r3
 800d4aa:	781b      	ldrb	r3, [r3, #0]
 800d4ac:	2b01      	cmp	r3, #1
 800d4ae:	d104      	bne.n	800d4ba <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d4b0:	230c      	movs	r3, #12
 800d4b2:	18fb      	adds	r3, r7, r3
 800d4b4:	781b      	ldrb	r3, [r3, #0]
 800d4b6:	2b01      	cmp	r3, #1
 800d4b8:	d001      	beq.n	800d4be <HAL_TIM_Encoder_Start+0xc2>
    {
      return HAL_ERROR;
 800d4ba:	2301      	movs	r3, #1
 800d4bc:	e03e      	b.n	800d53c <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	223e      	movs	r2, #62	@ 0x3e
 800d4c2:	2102      	movs	r1, #2
 800d4c4:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	223f      	movs	r2, #63	@ 0x3f
 800d4ca:	2102      	movs	r1, #2
 800d4cc:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	2244      	movs	r2, #68	@ 0x44
 800d4d2:	2102      	movs	r1, #2
 800d4d4:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2245      	movs	r2, #69	@ 0x45
 800d4da:	2102      	movs	r1, #2
 800d4dc:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d003      	beq.n	800d4ec <HAL_TIM_Encoder_Start+0xf0>
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	2b04      	cmp	r3, #4
 800d4e8:	d008      	beq.n	800d4fc <HAL_TIM_Encoder_Start+0x100>
 800d4ea:	e00f      	b.n	800d50c <HAL_TIM_Encoder_Start+0x110>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	2201      	movs	r2, #1
 800d4f2:	2100      	movs	r1, #0
 800d4f4:	0018      	movs	r0, r3
 800d4f6:	f000 fda9 	bl	800e04c <TIM_CCxChannelCmd>
      break;
 800d4fa:	e016      	b.n	800d52a <HAL_TIM_Encoder_Start+0x12e>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	2201      	movs	r2, #1
 800d502:	2104      	movs	r1, #4
 800d504:	0018      	movs	r0, r3
 800d506:	f000 fda1 	bl	800e04c <TIM_CCxChannelCmd>
      break;
 800d50a:	e00e      	b.n	800d52a <HAL_TIM_Encoder_Start+0x12e>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	2201      	movs	r2, #1
 800d512:	2100      	movs	r1, #0
 800d514:	0018      	movs	r0, r3
 800d516:	f000 fd99 	bl	800e04c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	2201      	movs	r2, #1
 800d520:	2104      	movs	r1, #4
 800d522:	0018      	movs	r0, r3
 800d524:	f000 fd92 	bl	800e04c <TIM_CCxChannelCmd>
      break;
 800d528:	46c0      	nop			@ (mov r8, r8)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	681a      	ldr	r2, [r3, #0]
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	2101      	movs	r1, #1
 800d536:	430a      	orrs	r2, r1
 800d538:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d53a:	2300      	movs	r3, #0
}
 800d53c:	0018      	movs	r0, r3
 800d53e:	46bd      	mov	sp, r7
 800d540:	b005      	add	sp, #20
 800d542:	bd90      	pop	{r4, r7, pc}

0800d544 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b084      	sub	sp, #16
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	68db      	ldr	r3, [r3, #12]
 800d552:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	691b      	ldr	r3, [r3, #16]
 800d55a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	2202      	movs	r2, #2
 800d560:	4013      	ands	r3, r2
 800d562:	d021      	beq.n	800d5a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	2202      	movs	r2, #2
 800d568:	4013      	ands	r3, r2
 800d56a:	d01d      	beq.n	800d5a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	2203      	movs	r2, #3
 800d572:	4252      	negs	r2, r2
 800d574:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	2201      	movs	r2, #1
 800d57a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	699b      	ldr	r3, [r3, #24]
 800d582:	2203      	movs	r2, #3
 800d584:	4013      	ands	r3, r2
 800d586:	d004      	beq.n	800d592 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	0018      	movs	r0, r3
 800d58c:	f000 f9ea 	bl	800d964 <HAL_TIM_IC_CaptureCallback>
 800d590:	e007      	b.n	800d5a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	0018      	movs	r0, r3
 800d596:	f000 f9dd 	bl	800d954 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	0018      	movs	r0, r3
 800d59e:	f000 f9e9 	bl	800d974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d5a8:	68bb      	ldr	r3, [r7, #8]
 800d5aa:	2204      	movs	r2, #4
 800d5ac:	4013      	ands	r3, r2
 800d5ae:	d022      	beq.n	800d5f6 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	2204      	movs	r2, #4
 800d5b4:	4013      	ands	r3, r2
 800d5b6:	d01e      	beq.n	800d5f6 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	2205      	movs	r2, #5
 800d5be:	4252      	negs	r2, r2
 800d5c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	2202      	movs	r2, #2
 800d5c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	699a      	ldr	r2, [r3, #24]
 800d5ce:	23c0      	movs	r3, #192	@ 0xc0
 800d5d0:	009b      	lsls	r3, r3, #2
 800d5d2:	4013      	ands	r3, r2
 800d5d4:	d004      	beq.n	800d5e0 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	0018      	movs	r0, r3
 800d5da:	f000 f9c3 	bl	800d964 <HAL_TIM_IC_CaptureCallback>
 800d5de:	e007      	b.n	800d5f0 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	0018      	movs	r0, r3
 800d5e4:	f000 f9b6 	bl	800d954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	0018      	movs	r0, r3
 800d5ec:	f000 f9c2 	bl	800d974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d5f6:	68bb      	ldr	r3, [r7, #8]
 800d5f8:	2208      	movs	r2, #8
 800d5fa:	4013      	ands	r3, r2
 800d5fc:	d021      	beq.n	800d642 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	2208      	movs	r2, #8
 800d602:	4013      	ands	r3, r2
 800d604:	d01d      	beq.n	800d642 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	2209      	movs	r2, #9
 800d60c:	4252      	negs	r2, r2
 800d60e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2204      	movs	r2, #4
 800d614:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	69db      	ldr	r3, [r3, #28]
 800d61c:	2203      	movs	r2, #3
 800d61e:	4013      	ands	r3, r2
 800d620:	d004      	beq.n	800d62c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	0018      	movs	r0, r3
 800d626:	f000 f99d 	bl	800d964 <HAL_TIM_IC_CaptureCallback>
 800d62a:	e007      	b.n	800d63c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	0018      	movs	r0, r3
 800d630:	f000 f990 	bl	800d954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	0018      	movs	r0, r3
 800d638:	f000 f99c 	bl	800d974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	2200      	movs	r2, #0
 800d640:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d642:	68bb      	ldr	r3, [r7, #8]
 800d644:	2210      	movs	r2, #16
 800d646:	4013      	ands	r3, r2
 800d648:	d022      	beq.n	800d690 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	2210      	movs	r2, #16
 800d64e:	4013      	ands	r3, r2
 800d650:	d01e      	beq.n	800d690 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	2211      	movs	r2, #17
 800d658:	4252      	negs	r2, r2
 800d65a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	2208      	movs	r2, #8
 800d660:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	69da      	ldr	r2, [r3, #28]
 800d668:	23c0      	movs	r3, #192	@ 0xc0
 800d66a:	009b      	lsls	r3, r3, #2
 800d66c:	4013      	ands	r3, r2
 800d66e:	d004      	beq.n	800d67a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	0018      	movs	r0, r3
 800d674:	f000 f976 	bl	800d964 <HAL_TIM_IC_CaptureCallback>
 800d678:	e007      	b.n	800d68a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	0018      	movs	r0, r3
 800d67e:	f000 f969 	bl	800d954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	0018      	movs	r0, r3
 800d686:	f000 f975 	bl	800d974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2200      	movs	r2, #0
 800d68e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d690:	68bb      	ldr	r3, [r7, #8]
 800d692:	2201      	movs	r2, #1
 800d694:	4013      	ands	r3, r2
 800d696:	d00c      	beq.n	800d6b2 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	2201      	movs	r2, #1
 800d69c:	4013      	ands	r3, r2
 800d69e:	d008      	beq.n	800d6b2 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	2202      	movs	r2, #2
 800d6a6:	4252      	negs	r2, r2
 800d6a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	0018      	movs	r0, r3
 800d6ae:	f7fa ffc9 	bl	8008644 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	2280      	movs	r2, #128	@ 0x80
 800d6b6:	4013      	ands	r3, r2
 800d6b8:	d104      	bne.n	800d6c4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d6ba:	68ba      	ldr	r2, [r7, #8]
 800d6bc:	2380      	movs	r3, #128	@ 0x80
 800d6be:	019b      	lsls	r3, r3, #6
 800d6c0:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d6c2:	d00b      	beq.n	800d6dc <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	2280      	movs	r2, #128	@ 0x80
 800d6c8:	4013      	ands	r3, r2
 800d6ca:	d007      	beq.n	800d6dc <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	4a1e      	ldr	r2, [pc, #120]	@ (800d74c <HAL_TIM_IRQHandler+0x208>)
 800d6d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	0018      	movs	r0, r3
 800d6d8:	f000 fdf6 	bl	800e2c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d6dc:	68ba      	ldr	r2, [r7, #8]
 800d6de:	2380      	movs	r3, #128	@ 0x80
 800d6e0:	005b      	lsls	r3, r3, #1
 800d6e2:	4013      	ands	r3, r2
 800d6e4:	d00b      	beq.n	800d6fe <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	2280      	movs	r2, #128	@ 0x80
 800d6ea:	4013      	ands	r3, r2
 800d6ec:	d007      	beq.n	800d6fe <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	4a17      	ldr	r2, [pc, #92]	@ (800d750 <HAL_TIM_IRQHandler+0x20c>)
 800d6f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	0018      	movs	r0, r3
 800d6fa:	f000 fded 	bl	800e2d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d6fe:	68bb      	ldr	r3, [r7, #8]
 800d700:	2240      	movs	r2, #64	@ 0x40
 800d702:	4013      	ands	r3, r2
 800d704:	d00c      	beq.n	800d720 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	2240      	movs	r2, #64	@ 0x40
 800d70a:	4013      	ands	r3, r2
 800d70c:	d008      	beq.n	800d720 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	2241      	movs	r2, #65	@ 0x41
 800d714:	4252      	negs	r2, r2
 800d716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	0018      	movs	r0, r3
 800d71c:	f000 f932 	bl	800d984 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	2220      	movs	r2, #32
 800d724:	4013      	ands	r3, r2
 800d726:	d00c      	beq.n	800d742 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	2220      	movs	r2, #32
 800d72c:	4013      	ands	r3, r2
 800d72e:	d008      	beq.n	800d742 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	2221      	movs	r2, #33	@ 0x21
 800d736:	4252      	negs	r2, r2
 800d738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	0018      	movs	r0, r3
 800d73e:	f000 fdbb 	bl	800e2b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d742:	46c0      	nop			@ (mov r8, r8)
 800d744:	46bd      	mov	sp, r7
 800d746:	b004      	add	sp, #16
 800d748:	bd80      	pop	{r7, pc}
 800d74a:	46c0      	nop			@ (mov r8, r8)
 800d74c:	ffffdf7f 	.word	0xffffdf7f
 800d750:	fffffeff 	.word	0xfffffeff

0800d754 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b086      	sub	sp, #24
 800d758:	af00      	add	r7, sp, #0
 800d75a:	60f8      	str	r0, [r7, #12]
 800d75c:	60b9      	str	r1, [r7, #8]
 800d75e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d760:	2317      	movs	r3, #23
 800d762:	18fb      	adds	r3, r7, r3
 800d764:	2200      	movs	r2, #0
 800d766:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	223c      	movs	r2, #60	@ 0x3c
 800d76c:	5c9b      	ldrb	r3, [r3, r2]
 800d76e:	2b01      	cmp	r3, #1
 800d770:	d101      	bne.n	800d776 <HAL_TIM_PWM_ConfigChannel+0x22>
 800d772:	2302      	movs	r3, #2
 800d774:	e0e5      	b.n	800d942 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	223c      	movs	r2, #60	@ 0x3c
 800d77a:	2101      	movs	r1, #1
 800d77c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	2b14      	cmp	r3, #20
 800d782:	d900      	bls.n	800d786 <HAL_TIM_PWM_ConfigChannel+0x32>
 800d784:	e0d1      	b.n	800d92a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	009a      	lsls	r2, r3, #2
 800d78a:	4b70      	ldr	r3, [pc, #448]	@ (800d94c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800d78c:	18d3      	adds	r3, r2, r3
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	68ba      	ldr	r2, [r7, #8]
 800d798:	0011      	movs	r1, r2
 800d79a:	0018      	movs	r0, r3
 800d79c:	f000 f992 	bl	800dac4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	699a      	ldr	r2, [r3, #24]
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	2108      	movs	r1, #8
 800d7ac:	430a      	orrs	r2, r1
 800d7ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	699a      	ldr	r2, [r3, #24]
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	2104      	movs	r1, #4
 800d7bc:	438a      	bics	r2, r1
 800d7be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	6999      	ldr	r1, [r3, #24]
 800d7c6:	68bb      	ldr	r3, [r7, #8]
 800d7c8:	691a      	ldr	r2, [r3, #16]
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	430a      	orrs	r2, r1
 800d7d0:	619a      	str	r2, [r3, #24]
      break;
 800d7d2:	e0af      	b.n	800d934 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	68ba      	ldr	r2, [r7, #8]
 800d7da:	0011      	movs	r1, r2
 800d7dc:	0018      	movs	r0, r3
 800d7de:	f000 f9fb 	bl	800dbd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	699a      	ldr	r2, [r3, #24]
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	2180      	movs	r1, #128	@ 0x80
 800d7ee:	0109      	lsls	r1, r1, #4
 800d7f0:	430a      	orrs	r2, r1
 800d7f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	699a      	ldr	r2, [r3, #24]
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	4954      	ldr	r1, [pc, #336]	@ (800d950 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800d800:	400a      	ands	r2, r1
 800d802:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	6999      	ldr	r1, [r3, #24]
 800d80a:	68bb      	ldr	r3, [r7, #8]
 800d80c:	691b      	ldr	r3, [r3, #16]
 800d80e:	021a      	lsls	r2, r3, #8
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	430a      	orrs	r2, r1
 800d816:	619a      	str	r2, [r3, #24]
      break;
 800d818:	e08c      	b.n	800d934 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	68ba      	ldr	r2, [r7, #8]
 800d820:	0011      	movs	r1, r2
 800d822:	0018      	movs	r0, r3
 800d824:	f000 fa5c 	bl	800dce0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	69da      	ldr	r2, [r3, #28]
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	2108      	movs	r1, #8
 800d834:	430a      	orrs	r2, r1
 800d836:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	69da      	ldr	r2, [r3, #28]
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	2104      	movs	r1, #4
 800d844:	438a      	bics	r2, r1
 800d846:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	69d9      	ldr	r1, [r3, #28]
 800d84e:	68bb      	ldr	r3, [r7, #8]
 800d850:	691a      	ldr	r2, [r3, #16]
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	430a      	orrs	r2, r1
 800d858:	61da      	str	r2, [r3, #28]
      break;
 800d85a:	e06b      	b.n	800d934 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	68ba      	ldr	r2, [r7, #8]
 800d862:	0011      	movs	r1, r2
 800d864:	0018      	movs	r0, r3
 800d866:	f000 fac3 	bl	800ddf0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	69da      	ldr	r2, [r3, #28]
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	2180      	movs	r1, #128	@ 0x80
 800d876:	0109      	lsls	r1, r1, #4
 800d878:	430a      	orrs	r2, r1
 800d87a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	69da      	ldr	r2, [r3, #28]
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	4932      	ldr	r1, [pc, #200]	@ (800d950 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800d888:	400a      	ands	r2, r1
 800d88a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	69d9      	ldr	r1, [r3, #28]
 800d892:	68bb      	ldr	r3, [r7, #8]
 800d894:	691b      	ldr	r3, [r3, #16]
 800d896:	021a      	lsls	r2, r3, #8
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	430a      	orrs	r2, r1
 800d89e:	61da      	str	r2, [r3, #28]
      break;
 800d8a0:	e048      	b.n	800d934 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	68ba      	ldr	r2, [r7, #8]
 800d8a8:	0011      	movs	r1, r2
 800d8aa:	0018      	movs	r0, r3
 800d8ac:	f000 fb0a 	bl	800dec4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	2108      	movs	r1, #8
 800d8bc:	430a      	orrs	r2, r1
 800d8be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	2104      	movs	r1, #4
 800d8cc:	438a      	bics	r2, r1
 800d8ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d8d6:	68bb      	ldr	r3, [r7, #8]
 800d8d8:	691a      	ldr	r2, [r3, #16]
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	430a      	orrs	r2, r1
 800d8e0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d8e2:	e027      	b.n	800d934 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	68ba      	ldr	r2, [r7, #8]
 800d8ea:	0011      	movs	r1, r2
 800d8ec:	0018      	movs	r0, r3
 800d8ee:	f000 fb49 	bl	800df84 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	2180      	movs	r1, #128	@ 0x80
 800d8fe:	0109      	lsls	r1, r1, #4
 800d900:	430a      	orrs	r2, r1
 800d902:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	4910      	ldr	r1, [pc, #64]	@ (800d950 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800d910:	400a      	ands	r2, r1
 800d912:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	691b      	ldr	r3, [r3, #16]
 800d91e:	021a      	lsls	r2, r3, #8
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	430a      	orrs	r2, r1
 800d926:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d928:	e004      	b.n	800d934 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800d92a:	2317      	movs	r3, #23
 800d92c:	18fb      	adds	r3, r7, r3
 800d92e:	2201      	movs	r2, #1
 800d930:	701a      	strb	r2, [r3, #0]
      break;
 800d932:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	223c      	movs	r2, #60	@ 0x3c
 800d938:	2100      	movs	r1, #0
 800d93a:	5499      	strb	r1, [r3, r2]

  return status;
 800d93c:	2317      	movs	r3, #23
 800d93e:	18fb      	adds	r3, r7, r3
 800d940:	781b      	ldrb	r3, [r3, #0]
}
 800d942:	0018      	movs	r0, r3
 800d944:	46bd      	mov	sp, r7
 800d946:	b006      	add	sp, #24
 800d948:	bd80      	pop	{r7, pc}
 800d94a:	46c0      	nop			@ (mov r8, r8)
 800d94c:	0802027c 	.word	0x0802027c
 800d950:	fffffbff 	.word	0xfffffbff

0800d954 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b082      	sub	sp, #8
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d95c:	46c0      	nop			@ (mov r8, r8)
 800d95e:	46bd      	mov	sp, r7
 800d960:	b002      	add	sp, #8
 800d962:	bd80      	pop	{r7, pc}

0800d964 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b082      	sub	sp, #8
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d96c:	46c0      	nop			@ (mov r8, r8)
 800d96e:	46bd      	mov	sp, r7
 800d970:	b002      	add	sp, #8
 800d972:	bd80      	pop	{r7, pc}

0800d974 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b082      	sub	sp, #8
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d97c:	46c0      	nop			@ (mov r8, r8)
 800d97e:	46bd      	mov	sp, r7
 800d980:	b002      	add	sp, #8
 800d982:	bd80      	pop	{r7, pc}

0800d984 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b082      	sub	sp, #8
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d98c:	46c0      	nop			@ (mov r8, r8)
 800d98e:	46bd      	mov	sp, r7
 800d990:	b002      	add	sp, #8
 800d992:	bd80      	pop	{r7, pc}

0800d994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b084      	sub	sp, #16
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
 800d99c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	4a3f      	ldr	r2, [pc, #252]	@ (800daa4 <TIM_Base_SetConfig+0x110>)
 800d9a8:	4293      	cmp	r3, r2
 800d9aa:	d00c      	beq.n	800d9c6 <TIM_Base_SetConfig+0x32>
 800d9ac:	687a      	ldr	r2, [r7, #4]
 800d9ae:	2380      	movs	r3, #128	@ 0x80
 800d9b0:	05db      	lsls	r3, r3, #23
 800d9b2:	429a      	cmp	r2, r3
 800d9b4:	d007      	beq.n	800d9c6 <TIM_Base_SetConfig+0x32>
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	4a3b      	ldr	r2, [pc, #236]	@ (800daa8 <TIM_Base_SetConfig+0x114>)
 800d9ba:	4293      	cmp	r3, r2
 800d9bc:	d003      	beq.n	800d9c6 <TIM_Base_SetConfig+0x32>
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	4a3a      	ldr	r2, [pc, #232]	@ (800daac <TIM_Base_SetConfig+0x118>)
 800d9c2:	4293      	cmp	r3, r2
 800d9c4:	d108      	bne.n	800d9d8 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	2270      	movs	r2, #112	@ 0x70
 800d9ca:	4393      	bics	r3, r2
 800d9cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	685b      	ldr	r3, [r3, #4]
 800d9d2:	68fa      	ldr	r2, [r7, #12]
 800d9d4:	4313      	orrs	r3, r2
 800d9d6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	4a32      	ldr	r2, [pc, #200]	@ (800daa4 <TIM_Base_SetConfig+0x110>)
 800d9dc:	4293      	cmp	r3, r2
 800d9de:	d01c      	beq.n	800da1a <TIM_Base_SetConfig+0x86>
 800d9e0:	687a      	ldr	r2, [r7, #4]
 800d9e2:	2380      	movs	r3, #128	@ 0x80
 800d9e4:	05db      	lsls	r3, r3, #23
 800d9e6:	429a      	cmp	r2, r3
 800d9e8:	d017      	beq.n	800da1a <TIM_Base_SetConfig+0x86>
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	4a2e      	ldr	r2, [pc, #184]	@ (800daa8 <TIM_Base_SetConfig+0x114>)
 800d9ee:	4293      	cmp	r3, r2
 800d9f0:	d013      	beq.n	800da1a <TIM_Base_SetConfig+0x86>
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	4a2d      	ldr	r2, [pc, #180]	@ (800daac <TIM_Base_SetConfig+0x118>)
 800d9f6:	4293      	cmp	r3, r2
 800d9f8:	d00f      	beq.n	800da1a <TIM_Base_SetConfig+0x86>
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	4a2c      	ldr	r2, [pc, #176]	@ (800dab0 <TIM_Base_SetConfig+0x11c>)
 800d9fe:	4293      	cmp	r3, r2
 800da00:	d00b      	beq.n	800da1a <TIM_Base_SetConfig+0x86>
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	4a2b      	ldr	r2, [pc, #172]	@ (800dab4 <TIM_Base_SetConfig+0x120>)
 800da06:	4293      	cmp	r3, r2
 800da08:	d007      	beq.n	800da1a <TIM_Base_SetConfig+0x86>
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	4a2a      	ldr	r2, [pc, #168]	@ (800dab8 <TIM_Base_SetConfig+0x124>)
 800da0e:	4293      	cmp	r3, r2
 800da10:	d003      	beq.n	800da1a <TIM_Base_SetConfig+0x86>
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	4a29      	ldr	r2, [pc, #164]	@ (800dabc <TIM_Base_SetConfig+0x128>)
 800da16:	4293      	cmp	r3, r2
 800da18:	d108      	bne.n	800da2c <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	4a28      	ldr	r2, [pc, #160]	@ (800dac0 <TIM_Base_SetConfig+0x12c>)
 800da1e:	4013      	ands	r3, r2
 800da20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800da22:	683b      	ldr	r3, [r7, #0]
 800da24:	68db      	ldr	r3, [r3, #12]
 800da26:	68fa      	ldr	r2, [r7, #12]
 800da28:	4313      	orrs	r3, r2
 800da2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	2280      	movs	r2, #128	@ 0x80
 800da30:	4393      	bics	r3, r2
 800da32:	001a      	movs	r2, r3
 800da34:	683b      	ldr	r3, [r7, #0]
 800da36:	695b      	ldr	r3, [r3, #20]
 800da38:	4313      	orrs	r3, r2
 800da3a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	68fa      	ldr	r2, [r7, #12]
 800da40:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800da42:	683b      	ldr	r3, [r7, #0]
 800da44:	689a      	ldr	r2, [r3, #8]
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	681a      	ldr	r2, [r3, #0]
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	4a13      	ldr	r2, [pc, #76]	@ (800daa4 <TIM_Base_SetConfig+0x110>)
 800da56:	4293      	cmp	r3, r2
 800da58:	d00b      	beq.n	800da72 <TIM_Base_SetConfig+0xde>
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	4a15      	ldr	r2, [pc, #84]	@ (800dab4 <TIM_Base_SetConfig+0x120>)
 800da5e:	4293      	cmp	r3, r2
 800da60:	d007      	beq.n	800da72 <TIM_Base_SetConfig+0xde>
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	4a14      	ldr	r2, [pc, #80]	@ (800dab8 <TIM_Base_SetConfig+0x124>)
 800da66:	4293      	cmp	r3, r2
 800da68:	d003      	beq.n	800da72 <TIM_Base_SetConfig+0xde>
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	4a13      	ldr	r2, [pc, #76]	@ (800dabc <TIM_Base_SetConfig+0x128>)
 800da6e:	4293      	cmp	r3, r2
 800da70:	d103      	bne.n	800da7a <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	691a      	ldr	r2, [r3, #16]
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	2201      	movs	r2, #1
 800da7e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	691b      	ldr	r3, [r3, #16]
 800da84:	2201      	movs	r2, #1
 800da86:	4013      	ands	r3, r2
 800da88:	2b01      	cmp	r3, #1
 800da8a:	d106      	bne.n	800da9a <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	691b      	ldr	r3, [r3, #16]
 800da90:	2201      	movs	r2, #1
 800da92:	4393      	bics	r3, r2
 800da94:	001a      	movs	r2, r3
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	611a      	str	r2, [r3, #16]
  }
}
 800da9a:	46c0      	nop			@ (mov r8, r8)
 800da9c:	46bd      	mov	sp, r7
 800da9e:	b004      	add	sp, #16
 800daa0:	bd80      	pop	{r7, pc}
 800daa2:	46c0      	nop			@ (mov r8, r8)
 800daa4:	40012c00 	.word	0x40012c00
 800daa8:	40000400 	.word	0x40000400
 800daac:	40000800 	.word	0x40000800
 800dab0:	40002000 	.word	0x40002000
 800dab4:	40014000 	.word	0x40014000
 800dab8:	40014400 	.word	0x40014400
 800dabc:	40014800 	.word	0x40014800
 800dac0:	fffffcff 	.word	0xfffffcff

0800dac4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dac4:	b580      	push	{r7, lr}
 800dac6:	b086      	sub	sp, #24
 800dac8:	af00      	add	r7, sp, #0
 800daca:	6078      	str	r0, [r7, #4]
 800dacc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	6a1b      	ldr	r3, [r3, #32]
 800dad2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	6a1b      	ldr	r3, [r3, #32]
 800dad8:	2201      	movs	r2, #1
 800dada:	4393      	bics	r3, r2
 800dadc:	001a      	movs	r2, r3
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	685b      	ldr	r3, [r3, #4]
 800dae6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	699b      	ldr	r3, [r3, #24]
 800daec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	4a32      	ldr	r2, [pc, #200]	@ (800dbbc <TIM_OC1_SetConfig+0xf8>)
 800daf2:	4013      	ands	r3, r2
 800daf4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	2203      	movs	r2, #3
 800dafa:	4393      	bics	r3, r2
 800dafc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dafe:	683b      	ldr	r3, [r7, #0]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	68fa      	ldr	r2, [r7, #12]
 800db04:	4313      	orrs	r3, r2
 800db06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800db08:	697b      	ldr	r3, [r7, #20]
 800db0a:	2202      	movs	r2, #2
 800db0c:	4393      	bics	r3, r2
 800db0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	689b      	ldr	r3, [r3, #8]
 800db14:	697a      	ldr	r2, [r7, #20]
 800db16:	4313      	orrs	r3, r2
 800db18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	4a28      	ldr	r2, [pc, #160]	@ (800dbc0 <TIM_OC1_SetConfig+0xfc>)
 800db1e:	4293      	cmp	r3, r2
 800db20:	d00b      	beq.n	800db3a <TIM_OC1_SetConfig+0x76>
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	4a27      	ldr	r2, [pc, #156]	@ (800dbc4 <TIM_OC1_SetConfig+0x100>)
 800db26:	4293      	cmp	r3, r2
 800db28:	d007      	beq.n	800db3a <TIM_OC1_SetConfig+0x76>
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	4a26      	ldr	r2, [pc, #152]	@ (800dbc8 <TIM_OC1_SetConfig+0x104>)
 800db2e:	4293      	cmp	r3, r2
 800db30:	d003      	beq.n	800db3a <TIM_OC1_SetConfig+0x76>
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	4a25      	ldr	r2, [pc, #148]	@ (800dbcc <TIM_OC1_SetConfig+0x108>)
 800db36:	4293      	cmp	r3, r2
 800db38:	d10c      	bne.n	800db54 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800db3a:	697b      	ldr	r3, [r7, #20]
 800db3c:	2208      	movs	r2, #8
 800db3e:	4393      	bics	r3, r2
 800db40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	68db      	ldr	r3, [r3, #12]
 800db46:	697a      	ldr	r2, [r7, #20]
 800db48:	4313      	orrs	r3, r2
 800db4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800db4c:	697b      	ldr	r3, [r7, #20]
 800db4e:	2204      	movs	r2, #4
 800db50:	4393      	bics	r3, r2
 800db52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	4a1a      	ldr	r2, [pc, #104]	@ (800dbc0 <TIM_OC1_SetConfig+0xfc>)
 800db58:	4293      	cmp	r3, r2
 800db5a:	d00b      	beq.n	800db74 <TIM_OC1_SetConfig+0xb0>
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	4a19      	ldr	r2, [pc, #100]	@ (800dbc4 <TIM_OC1_SetConfig+0x100>)
 800db60:	4293      	cmp	r3, r2
 800db62:	d007      	beq.n	800db74 <TIM_OC1_SetConfig+0xb0>
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	4a18      	ldr	r2, [pc, #96]	@ (800dbc8 <TIM_OC1_SetConfig+0x104>)
 800db68:	4293      	cmp	r3, r2
 800db6a:	d003      	beq.n	800db74 <TIM_OC1_SetConfig+0xb0>
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	4a17      	ldr	r2, [pc, #92]	@ (800dbcc <TIM_OC1_SetConfig+0x108>)
 800db70:	4293      	cmp	r3, r2
 800db72:	d111      	bne.n	800db98 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	4a16      	ldr	r2, [pc, #88]	@ (800dbd0 <TIM_OC1_SetConfig+0x10c>)
 800db78:	4013      	ands	r3, r2
 800db7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800db7c:	693b      	ldr	r3, [r7, #16]
 800db7e:	4a15      	ldr	r2, [pc, #84]	@ (800dbd4 <TIM_OC1_SetConfig+0x110>)
 800db80:	4013      	ands	r3, r2
 800db82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	695b      	ldr	r3, [r3, #20]
 800db88:	693a      	ldr	r2, [r7, #16]
 800db8a:	4313      	orrs	r3, r2
 800db8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800db8e:	683b      	ldr	r3, [r7, #0]
 800db90:	699b      	ldr	r3, [r3, #24]
 800db92:	693a      	ldr	r2, [r7, #16]
 800db94:	4313      	orrs	r3, r2
 800db96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	693a      	ldr	r2, [r7, #16]
 800db9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	68fa      	ldr	r2, [r7, #12]
 800dba2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	685a      	ldr	r2, [r3, #4]
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	697a      	ldr	r2, [r7, #20]
 800dbb0:	621a      	str	r2, [r3, #32]
}
 800dbb2:	46c0      	nop			@ (mov r8, r8)
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	b006      	add	sp, #24
 800dbb8:	bd80      	pop	{r7, pc}
 800dbba:	46c0      	nop			@ (mov r8, r8)
 800dbbc:	fffeff8f 	.word	0xfffeff8f
 800dbc0:	40012c00 	.word	0x40012c00
 800dbc4:	40014000 	.word	0x40014000
 800dbc8:	40014400 	.word	0x40014400
 800dbcc:	40014800 	.word	0x40014800
 800dbd0:	fffffeff 	.word	0xfffffeff
 800dbd4:	fffffdff 	.word	0xfffffdff

0800dbd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b086      	sub	sp, #24
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
 800dbe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	6a1b      	ldr	r3, [r3, #32]
 800dbe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	6a1b      	ldr	r3, [r3, #32]
 800dbec:	2210      	movs	r2, #16
 800dbee:	4393      	bics	r3, r2
 800dbf0:	001a      	movs	r2, r3
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	685b      	ldr	r3, [r3, #4]
 800dbfa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	699b      	ldr	r3, [r3, #24]
 800dc00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	4a2e      	ldr	r2, [pc, #184]	@ (800dcc0 <TIM_OC2_SetConfig+0xe8>)
 800dc06:	4013      	ands	r3, r2
 800dc08:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	4a2d      	ldr	r2, [pc, #180]	@ (800dcc4 <TIM_OC2_SetConfig+0xec>)
 800dc0e:	4013      	ands	r3, r2
 800dc10:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dc12:	683b      	ldr	r3, [r7, #0]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	021b      	lsls	r3, r3, #8
 800dc18:	68fa      	ldr	r2, [r7, #12]
 800dc1a:	4313      	orrs	r3, r2
 800dc1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800dc1e:	697b      	ldr	r3, [r7, #20]
 800dc20:	2220      	movs	r2, #32
 800dc22:	4393      	bics	r3, r2
 800dc24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800dc26:	683b      	ldr	r3, [r7, #0]
 800dc28:	689b      	ldr	r3, [r3, #8]
 800dc2a:	011b      	lsls	r3, r3, #4
 800dc2c:	697a      	ldr	r2, [r7, #20]
 800dc2e:	4313      	orrs	r3, r2
 800dc30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	4a24      	ldr	r2, [pc, #144]	@ (800dcc8 <TIM_OC2_SetConfig+0xf0>)
 800dc36:	4293      	cmp	r3, r2
 800dc38:	d10d      	bne.n	800dc56 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800dc3a:	697b      	ldr	r3, [r7, #20]
 800dc3c:	2280      	movs	r2, #128	@ 0x80
 800dc3e:	4393      	bics	r3, r2
 800dc40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dc42:	683b      	ldr	r3, [r7, #0]
 800dc44:	68db      	ldr	r3, [r3, #12]
 800dc46:	011b      	lsls	r3, r3, #4
 800dc48:	697a      	ldr	r2, [r7, #20]
 800dc4a:	4313      	orrs	r3, r2
 800dc4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800dc4e:	697b      	ldr	r3, [r7, #20]
 800dc50:	2240      	movs	r2, #64	@ 0x40
 800dc52:	4393      	bics	r3, r2
 800dc54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	4a1b      	ldr	r2, [pc, #108]	@ (800dcc8 <TIM_OC2_SetConfig+0xf0>)
 800dc5a:	4293      	cmp	r3, r2
 800dc5c:	d00b      	beq.n	800dc76 <TIM_OC2_SetConfig+0x9e>
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	4a1a      	ldr	r2, [pc, #104]	@ (800dccc <TIM_OC2_SetConfig+0xf4>)
 800dc62:	4293      	cmp	r3, r2
 800dc64:	d007      	beq.n	800dc76 <TIM_OC2_SetConfig+0x9e>
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	4a19      	ldr	r2, [pc, #100]	@ (800dcd0 <TIM_OC2_SetConfig+0xf8>)
 800dc6a:	4293      	cmp	r3, r2
 800dc6c:	d003      	beq.n	800dc76 <TIM_OC2_SetConfig+0x9e>
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	4a18      	ldr	r2, [pc, #96]	@ (800dcd4 <TIM_OC2_SetConfig+0xfc>)
 800dc72:	4293      	cmp	r3, r2
 800dc74:	d113      	bne.n	800dc9e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800dc76:	693b      	ldr	r3, [r7, #16]
 800dc78:	4a17      	ldr	r2, [pc, #92]	@ (800dcd8 <TIM_OC2_SetConfig+0x100>)
 800dc7a:	4013      	ands	r3, r2
 800dc7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800dc7e:	693b      	ldr	r3, [r7, #16]
 800dc80:	4a16      	ldr	r2, [pc, #88]	@ (800dcdc <TIM_OC2_SetConfig+0x104>)
 800dc82:	4013      	ands	r3, r2
 800dc84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	695b      	ldr	r3, [r3, #20]
 800dc8a:	009b      	lsls	r3, r3, #2
 800dc8c:	693a      	ldr	r2, [r7, #16]
 800dc8e:	4313      	orrs	r3, r2
 800dc90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	699b      	ldr	r3, [r3, #24]
 800dc96:	009b      	lsls	r3, r3, #2
 800dc98:	693a      	ldr	r2, [r7, #16]
 800dc9a:	4313      	orrs	r3, r2
 800dc9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	693a      	ldr	r2, [r7, #16]
 800dca2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	68fa      	ldr	r2, [r7, #12]
 800dca8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	685a      	ldr	r2, [r3, #4]
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	697a      	ldr	r2, [r7, #20]
 800dcb6:	621a      	str	r2, [r3, #32]
}
 800dcb8:	46c0      	nop			@ (mov r8, r8)
 800dcba:	46bd      	mov	sp, r7
 800dcbc:	b006      	add	sp, #24
 800dcbe:	bd80      	pop	{r7, pc}
 800dcc0:	feff8fff 	.word	0xfeff8fff
 800dcc4:	fffffcff 	.word	0xfffffcff
 800dcc8:	40012c00 	.word	0x40012c00
 800dccc:	40014000 	.word	0x40014000
 800dcd0:	40014400 	.word	0x40014400
 800dcd4:	40014800 	.word	0x40014800
 800dcd8:	fffffbff 	.word	0xfffffbff
 800dcdc:	fffff7ff 	.word	0xfffff7ff

0800dce0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b086      	sub	sp, #24
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
 800dce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	6a1b      	ldr	r3, [r3, #32]
 800dcee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	6a1b      	ldr	r3, [r3, #32]
 800dcf4:	4a33      	ldr	r2, [pc, #204]	@ (800ddc4 <TIM_OC3_SetConfig+0xe4>)
 800dcf6:	401a      	ands	r2, r3
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	685b      	ldr	r3, [r3, #4]
 800dd00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	69db      	ldr	r3, [r3, #28]
 800dd06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	4a2f      	ldr	r2, [pc, #188]	@ (800ddc8 <TIM_OC3_SetConfig+0xe8>)
 800dd0c:	4013      	ands	r3, r2
 800dd0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	2203      	movs	r2, #3
 800dd14:	4393      	bics	r3, r2
 800dd16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dd18:	683b      	ldr	r3, [r7, #0]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	68fa      	ldr	r2, [r7, #12]
 800dd1e:	4313      	orrs	r3, r2
 800dd20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800dd22:	697b      	ldr	r3, [r7, #20]
 800dd24:	4a29      	ldr	r2, [pc, #164]	@ (800ddcc <TIM_OC3_SetConfig+0xec>)
 800dd26:	4013      	ands	r3, r2
 800dd28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	689b      	ldr	r3, [r3, #8]
 800dd2e:	021b      	lsls	r3, r3, #8
 800dd30:	697a      	ldr	r2, [r7, #20]
 800dd32:	4313      	orrs	r3, r2
 800dd34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	4a25      	ldr	r2, [pc, #148]	@ (800ddd0 <TIM_OC3_SetConfig+0xf0>)
 800dd3a:	4293      	cmp	r3, r2
 800dd3c:	d10d      	bne.n	800dd5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dd3e:	697b      	ldr	r3, [r7, #20]
 800dd40:	4a24      	ldr	r2, [pc, #144]	@ (800ddd4 <TIM_OC3_SetConfig+0xf4>)
 800dd42:	4013      	ands	r3, r2
 800dd44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800dd46:	683b      	ldr	r3, [r7, #0]
 800dd48:	68db      	ldr	r3, [r3, #12]
 800dd4a:	021b      	lsls	r3, r3, #8
 800dd4c:	697a      	ldr	r2, [r7, #20]
 800dd4e:	4313      	orrs	r3, r2
 800dd50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dd52:	697b      	ldr	r3, [r7, #20]
 800dd54:	4a20      	ldr	r2, [pc, #128]	@ (800ddd8 <TIM_OC3_SetConfig+0xf8>)
 800dd56:	4013      	ands	r3, r2
 800dd58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	4a1c      	ldr	r2, [pc, #112]	@ (800ddd0 <TIM_OC3_SetConfig+0xf0>)
 800dd5e:	4293      	cmp	r3, r2
 800dd60:	d00b      	beq.n	800dd7a <TIM_OC3_SetConfig+0x9a>
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	4a1d      	ldr	r2, [pc, #116]	@ (800dddc <TIM_OC3_SetConfig+0xfc>)
 800dd66:	4293      	cmp	r3, r2
 800dd68:	d007      	beq.n	800dd7a <TIM_OC3_SetConfig+0x9a>
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	4a1c      	ldr	r2, [pc, #112]	@ (800dde0 <TIM_OC3_SetConfig+0x100>)
 800dd6e:	4293      	cmp	r3, r2
 800dd70:	d003      	beq.n	800dd7a <TIM_OC3_SetConfig+0x9a>
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	4a1b      	ldr	r2, [pc, #108]	@ (800dde4 <TIM_OC3_SetConfig+0x104>)
 800dd76:	4293      	cmp	r3, r2
 800dd78:	d113      	bne.n	800dda2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	4a1a      	ldr	r2, [pc, #104]	@ (800dde8 <TIM_OC3_SetConfig+0x108>)
 800dd7e:	4013      	ands	r3, r2
 800dd80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800dd82:	693b      	ldr	r3, [r7, #16]
 800dd84:	4a19      	ldr	r2, [pc, #100]	@ (800ddec <TIM_OC3_SetConfig+0x10c>)
 800dd86:	4013      	ands	r3, r2
 800dd88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	695b      	ldr	r3, [r3, #20]
 800dd8e:	011b      	lsls	r3, r3, #4
 800dd90:	693a      	ldr	r2, [r7, #16]
 800dd92:	4313      	orrs	r3, r2
 800dd94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	699b      	ldr	r3, [r3, #24]
 800dd9a:	011b      	lsls	r3, r3, #4
 800dd9c:	693a      	ldr	r2, [r7, #16]
 800dd9e:	4313      	orrs	r3, r2
 800dda0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	693a      	ldr	r2, [r7, #16]
 800dda6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	68fa      	ldr	r2, [r7, #12]
 800ddac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	685a      	ldr	r2, [r3, #4]
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	697a      	ldr	r2, [r7, #20]
 800ddba:	621a      	str	r2, [r3, #32]
}
 800ddbc:	46c0      	nop			@ (mov r8, r8)
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	b006      	add	sp, #24
 800ddc2:	bd80      	pop	{r7, pc}
 800ddc4:	fffffeff 	.word	0xfffffeff
 800ddc8:	fffeff8f 	.word	0xfffeff8f
 800ddcc:	fffffdff 	.word	0xfffffdff
 800ddd0:	40012c00 	.word	0x40012c00
 800ddd4:	fffff7ff 	.word	0xfffff7ff
 800ddd8:	fffffbff 	.word	0xfffffbff
 800dddc:	40014000 	.word	0x40014000
 800dde0:	40014400 	.word	0x40014400
 800dde4:	40014800 	.word	0x40014800
 800dde8:	ffffefff 	.word	0xffffefff
 800ddec:	ffffdfff 	.word	0xffffdfff

0800ddf0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	b086      	sub	sp, #24
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]
 800ddf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	6a1b      	ldr	r3, [r3, #32]
 800ddfe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	6a1b      	ldr	r3, [r3, #32]
 800de04:	4a26      	ldr	r2, [pc, #152]	@ (800dea0 <TIM_OC4_SetConfig+0xb0>)
 800de06:	401a      	ands	r2, r3
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	685b      	ldr	r3, [r3, #4]
 800de10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	69db      	ldr	r3, [r3, #28]
 800de16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	4a22      	ldr	r2, [pc, #136]	@ (800dea4 <TIM_OC4_SetConfig+0xb4>)
 800de1c:	4013      	ands	r3, r2
 800de1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	4a21      	ldr	r2, [pc, #132]	@ (800dea8 <TIM_OC4_SetConfig+0xb8>)
 800de24:	4013      	ands	r3, r2
 800de26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	021b      	lsls	r3, r3, #8
 800de2e:	68fa      	ldr	r2, [r7, #12]
 800de30:	4313      	orrs	r3, r2
 800de32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800de34:	693b      	ldr	r3, [r7, #16]
 800de36:	4a1d      	ldr	r2, [pc, #116]	@ (800deac <TIM_OC4_SetConfig+0xbc>)
 800de38:	4013      	ands	r3, r2
 800de3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	689b      	ldr	r3, [r3, #8]
 800de40:	031b      	lsls	r3, r3, #12
 800de42:	693a      	ldr	r2, [r7, #16]
 800de44:	4313      	orrs	r3, r2
 800de46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	4a19      	ldr	r2, [pc, #100]	@ (800deb0 <TIM_OC4_SetConfig+0xc0>)
 800de4c:	4293      	cmp	r3, r2
 800de4e:	d00b      	beq.n	800de68 <TIM_OC4_SetConfig+0x78>
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	4a18      	ldr	r2, [pc, #96]	@ (800deb4 <TIM_OC4_SetConfig+0xc4>)
 800de54:	4293      	cmp	r3, r2
 800de56:	d007      	beq.n	800de68 <TIM_OC4_SetConfig+0x78>
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	4a17      	ldr	r2, [pc, #92]	@ (800deb8 <TIM_OC4_SetConfig+0xc8>)
 800de5c:	4293      	cmp	r3, r2
 800de5e:	d003      	beq.n	800de68 <TIM_OC4_SetConfig+0x78>
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	4a16      	ldr	r2, [pc, #88]	@ (800debc <TIM_OC4_SetConfig+0xcc>)
 800de64:	4293      	cmp	r3, r2
 800de66:	d109      	bne.n	800de7c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800de68:	697b      	ldr	r3, [r7, #20]
 800de6a:	4a15      	ldr	r2, [pc, #84]	@ (800dec0 <TIM_OC4_SetConfig+0xd0>)
 800de6c:	4013      	ands	r3, r2
 800de6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	695b      	ldr	r3, [r3, #20]
 800de74:	019b      	lsls	r3, r3, #6
 800de76:	697a      	ldr	r2, [r7, #20]
 800de78:	4313      	orrs	r3, r2
 800de7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	697a      	ldr	r2, [r7, #20]
 800de80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	68fa      	ldr	r2, [r7, #12]
 800de86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	685a      	ldr	r2, [r3, #4]
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	693a      	ldr	r2, [r7, #16]
 800de94:	621a      	str	r2, [r3, #32]
}
 800de96:	46c0      	nop			@ (mov r8, r8)
 800de98:	46bd      	mov	sp, r7
 800de9a:	b006      	add	sp, #24
 800de9c:	bd80      	pop	{r7, pc}
 800de9e:	46c0      	nop			@ (mov r8, r8)
 800dea0:	ffffefff 	.word	0xffffefff
 800dea4:	feff8fff 	.word	0xfeff8fff
 800dea8:	fffffcff 	.word	0xfffffcff
 800deac:	ffffdfff 	.word	0xffffdfff
 800deb0:	40012c00 	.word	0x40012c00
 800deb4:	40014000 	.word	0x40014000
 800deb8:	40014400 	.word	0x40014400
 800debc:	40014800 	.word	0x40014800
 800dec0:	ffffbfff 	.word	0xffffbfff

0800dec4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b086      	sub	sp, #24
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
 800decc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	6a1b      	ldr	r3, [r3, #32]
 800ded2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	6a1b      	ldr	r3, [r3, #32]
 800ded8:	4a23      	ldr	r2, [pc, #140]	@ (800df68 <TIM_OC5_SetConfig+0xa4>)
 800deda:	401a      	ands	r2, r3
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	685b      	ldr	r3, [r3, #4]
 800dee4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800deea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	4a1f      	ldr	r2, [pc, #124]	@ (800df6c <TIM_OC5_SetConfig+0xa8>)
 800def0:	4013      	ands	r3, r2
 800def2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800def4:	683b      	ldr	r3, [r7, #0]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	68fa      	ldr	r2, [r7, #12]
 800defa:	4313      	orrs	r3, r2
 800defc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800defe:	693b      	ldr	r3, [r7, #16]
 800df00:	4a1b      	ldr	r2, [pc, #108]	@ (800df70 <TIM_OC5_SetConfig+0xac>)
 800df02:	4013      	ands	r3, r2
 800df04:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	689b      	ldr	r3, [r3, #8]
 800df0a:	041b      	lsls	r3, r3, #16
 800df0c:	693a      	ldr	r2, [r7, #16]
 800df0e:	4313      	orrs	r3, r2
 800df10:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	4a17      	ldr	r2, [pc, #92]	@ (800df74 <TIM_OC5_SetConfig+0xb0>)
 800df16:	4293      	cmp	r3, r2
 800df18:	d00b      	beq.n	800df32 <TIM_OC5_SetConfig+0x6e>
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	4a16      	ldr	r2, [pc, #88]	@ (800df78 <TIM_OC5_SetConfig+0xb4>)
 800df1e:	4293      	cmp	r3, r2
 800df20:	d007      	beq.n	800df32 <TIM_OC5_SetConfig+0x6e>
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	4a15      	ldr	r2, [pc, #84]	@ (800df7c <TIM_OC5_SetConfig+0xb8>)
 800df26:	4293      	cmp	r3, r2
 800df28:	d003      	beq.n	800df32 <TIM_OC5_SetConfig+0x6e>
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	4a14      	ldr	r2, [pc, #80]	@ (800df80 <TIM_OC5_SetConfig+0xbc>)
 800df2e:	4293      	cmp	r3, r2
 800df30:	d109      	bne.n	800df46 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800df32:	697b      	ldr	r3, [r7, #20]
 800df34:	4a0c      	ldr	r2, [pc, #48]	@ (800df68 <TIM_OC5_SetConfig+0xa4>)
 800df36:	4013      	ands	r3, r2
 800df38:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	695b      	ldr	r3, [r3, #20]
 800df3e:	021b      	lsls	r3, r3, #8
 800df40:	697a      	ldr	r2, [r7, #20]
 800df42:	4313      	orrs	r3, r2
 800df44:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	697a      	ldr	r2, [r7, #20]
 800df4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	68fa      	ldr	r2, [r7, #12]
 800df50:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800df52:	683b      	ldr	r3, [r7, #0]
 800df54:	685a      	ldr	r2, [r3, #4]
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	693a      	ldr	r2, [r7, #16]
 800df5e:	621a      	str	r2, [r3, #32]
}
 800df60:	46c0      	nop			@ (mov r8, r8)
 800df62:	46bd      	mov	sp, r7
 800df64:	b006      	add	sp, #24
 800df66:	bd80      	pop	{r7, pc}
 800df68:	fffeffff 	.word	0xfffeffff
 800df6c:	fffeff8f 	.word	0xfffeff8f
 800df70:	fffdffff 	.word	0xfffdffff
 800df74:	40012c00 	.word	0x40012c00
 800df78:	40014000 	.word	0x40014000
 800df7c:	40014400 	.word	0x40014400
 800df80:	40014800 	.word	0x40014800

0800df84 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b086      	sub	sp, #24
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
 800df8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	6a1b      	ldr	r3, [r3, #32]
 800df92:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6a1b      	ldr	r3, [r3, #32]
 800df98:	4a24      	ldr	r2, [pc, #144]	@ (800e02c <TIM_OC6_SetConfig+0xa8>)
 800df9a:	401a      	ands	r2, r3
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	685b      	ldr	r3, [r3, #4]
 800dfa4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dfaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	4a20      	ldr	r2, [pc, #128]	@ (800e030 <TIM_OC6_SetConfig+0xac>)
 800dfb0:	4013      	ands	r3, r2
 800dfb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	021b      	lsls	r3, r3, #8
 800dfba:	68fa      	ldr	r2, [r7, #12]
 800dfbc:	4313      	orrs	r3, r2
 800dfbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800dfc0:	693b      	ldr	r3, [r7, #16]
 800dfc2:	4a1c      	ldr	r2, [pc, #112]	@ (800e034 <TIM_OC6_SetConfig+0xb0>)
 800dfc4:	4013      	ands	r3, r2
 800dfc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	689b      	ldr	r3, [r3, #8]
 800dfcc:	051b      	lsls	r3, r3, #20
 800dfce:	693a      	ldr	r2, [r7, #16]
 800dfd0:	4313      	orrs	r3, r2
 800dfd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	4a18      	ldr	r2, [pc, #96]	@ (800e038 <TIM_OC6_SetConfig+0xb4>)
 800dfd8:	4293      	cmp	r3, r2
 800dfda:	d00b      	beq.n	800dff4 <TIM_OC6_SetConfig+0x70>
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	4a17      	ldr	r2, [pc, #92]	@ (800e03c <TIM_OC6_SetConfig+0xb8>)
 800dfe0:	4293      	cmp	r3, r2
 800dfe2:	d007      	beq.n	800dff4 <TIM_OC6_SetConfig+0x70>
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	4a16      	ldr	r2, [pc, #88]	@ (800e040 <TIM_OC6_SetConfig+0xbc>)
 800dfe8:	4293      	cmp	r3, r2
 800dfea:	d003      	beq.n	800dff4 <TIM_OC6_SetConfig+0x70>
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	4a15      	ldr	r2, [pc, #84]	@ (800e044 <TIM_OC6_SetConfig+0xc0>)
 800dff0:	4293      	cmp	r3, r2
 800dff2:	d109      	bne.n	800e008 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800dff4:	697b      	ldr	r3, [r7, #20]
 800dff6:	4a14      	ldr	r2, [pc, #80]	@ (800e048 <TIM_OC6_SetConfig+0xc4>)
 800dff8:	4013      	ands	r3, r2
 800dffa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	695b      	ldr	r3, [r3, #20]
 800e000:	029b      	lsls	r3, r3, #10
 800e002:	697a      	ldr	r2, [r7, #20]
 800e004:	4313      	orrs	r3, r2
 800e006:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	697a      	ldr	r2, [r7, #20]
 800e00c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	68fa      	ldr	r2, [r7, #12]
 800e012:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e014:	683b      	ldr	r3, [r7, #0]
 800e016:	685a      	ldr	r2, [r3, #4]
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	693a      	ldr	r2, [r7, #16]
 800e020:	621a      	str	r2, [r3, #32]
}
 800e022:	46c0      	nop			@ (mov r8, r8)
 800e024:	46bd      	mov	sp, r7
 800e026:	b006      	add	sp, #24
 800e028:	bd80      	pop	{r7, pc}
 800e02a:	46c0      	nop			@ (mov r8, r8)
 800e02c:	ffefffff 	.word	0xffefffff
 800e030:	feff8fff 	.word	0xfeff8fff
 800e034:	ffdfffff 	.word	0xffdfffff
 800e038:	40012c00 	.word	0x40012c00
 800e03c:	40014000 	.word	0x40014000
 800e040:	40014400 	.word	0x40014400
 800e044:	40014800 	.word	0x40014800
 800e048:	fffbffff 	.word	0xfffbffff

0800e04c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e04c:	b580      	push	{r7, lr}
 800e04e:	b086      	sub	sp, #24
 800e050:	af00      	add	r7, sp, #0
 800e052:	60f8      	str	r0, [r7, #12]
 800e054:	60b9      	str	r1, [r7, #8]
 800e056:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e058:	68bb      	ldr	r3, [r7, #8]
 800e05a:	221f      	movs	r2, #31
 800e05c:	4013      	ands	r3, r2
 800e05e:	2201      	movs	r2, #1
 800e060:	409a      	lsls	r2, r3
 800e062:	0013      	movs	r3, r2
 800e064:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	6a1b      	ldr	r3, [r3, #32]
 800e06a:	697a      	ldr	r2, [r7, #20]
 800e06c:	43d2      	mvns	r2, r2
 800e06e:	401a      	ands	r2, r3
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	6a1a      	ldr	r2, [r3, #32]
 800e078:	68bb      	ldr	r3, [r7, #8]
 800e07a:	211f      	movs	r1, #31
 800e07c:	400b      	ands	r3, r1
 800e07e:	6879      	ldr	r1, [r7, #4]
 800e080:	4099      	lsls	r1, r3
 800e082:	000b      	movs	r3, r1
 800e084:	431a      	orrs	r2, r3
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	621a      	str	r2, [r3, #32]
}
 800e08a:	46c0      	nop			@ (mov r8, r8)
 800e08c:	46bd      	mov	sp, r7
 800e08e:	b006      	add	sp, #24
 800e090:	bd80      	pop	{r7, pc}
	...

0800e094 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b084      	sub	sp, #16
 800e098:	af00      	add	r7, sp, #0
 800e09a:	6078      	str	r0, [r7, #4]
 800e09c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	223c      	movs	r2, #60	@ 0x3c
 800e0a2:	5c9b      	ldrb	r3, [r3, r2]
 800e0a4:	2b01      	cmp	r3, #1
 800e0a6:	d101      	bne.n	800e0ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e0a8:	2302      	movs	r3, #2
 800e0aa:	e05a      	b.n	800e162 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	223c      	movs	r2, #60	@ 0x3c
 800e0b0:	2101      	movs	r1, #1
 800e0b2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	223d      	movs	r2, #61	@ 0x3d
 800e0b8:	2102      	movs	r1, #2
 800e0ba:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	685b      	ldr	r3, [r3, #4]
 800e0c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	689b      	ldr	r3, [r3, #8]
 800e0ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	4a26      	ldr	r2, [pc, #152]	@ (800e16c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800e0d2:	4293      	cmp	r3, r2
 800e0d4:	d108      	bne.n	800e0e8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	4a25      	ldr	r2, [pc, #148]	@ (800e170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800e0da:	4013      	ands	r3, r2
 800e0dc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e0de:	683b      	ldr	r3, [r7, #0]
 800e0e0:	685b      	ldr	r3, [r3, #4]
 800e0e2:	68fa      	ldr	r2, [r7, #12]
 800e0e4:	4313      	orrs	r3, r2
 800e0e6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	2270      	movs	r2, #112	@ 0x70
 800e0ec:	4393      	bics	r3, r2
 800e0ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e0f0:	683b      	ldr	r3, [r7, #0]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	68fa      	ldr	r2, [r7, #12]
 800e0f6:	4313      	orrs	r3, r2
 800e0f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	68fa      	ldr	r2, [r7, #12]
 800e100:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	4a19      	ldr	r2, [pc, #100]	@ (800e16c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800e108:	4293      	cmp	r3, r2
 800e10a:	d014      	beq.n	800e136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681a      	ldr	r2, [r3, #0]
 800e110:	2380      	movs	r3, #128	@ 0x80
 800e112:	05db      	lsls	r3, r3, #23
 800e114:	429a      	cmp	r2, r3
 800e116:	d00e      	beq.n	800e136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	4a15      	ldr	r2, [pc, #84]	@ (800e174 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e11e:	4293      	cmp	r3, r2
 800e120:	d009      	beq.n	800e136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	4a14      	ldr	r2, [pc, #80]	@ (800e178 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e128:	4293      	cmp	r3, r2
 800e12a:	d004      	beq.n	800e136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	4a12      	ldr	r2, [pc, #72]	@ (800e17c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e132:	4293      	cmp	r3, r2
 800e134:	d10c      	bne.n	800e150 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	2280      	movs	r2, #128	@ 0x80
 800e13a:	4393      	bics	r3, r2
 800e13c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	689b      	ldr	r3, [r3, #8]
 800e142:	68ba      	ldr	r2, [r7, #8]
 800e144:	4313      	orrs	r3, r2
 800e146:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	68ba      	ldr	r2, [r7, #8]
 800e14e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	223d      	movs	r2, #61	@ 0x3d
 800e154:	2101      	movs	r1, #1
 800e156:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	223c      	movs	r2, #60	@ 0x3c
 800e15c:	2100      	movs	r1, #0
 800e15e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e160:	2300      	movs	r3, #0
}
 800e162:	0018      	movs	r0, r3
 800e164:	46bd      	mov	sp, r7
 800e166:	b004      	add	sp, #16
 800e168:	bd80      	pop	{r7, pc}
 800e16a:	46c0      	nop			@ (mov r8, r8)
 800e16c:	40012c00 	.word	0x40012c00
 800e170:	ff0fffff 	.word	0xff0fffff
 800e174:	40000400 	.word	0x40000400
 800e178:	40000800 	.word	0x40000800
 800e17c:	40014000 	.word	0x40014000

0800e180 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e180:	b580      	push	{r7, lr}
 800e182:	b084      	sub	sp, #16
 800e184:	af00      	add	r7, sp, #0
 800e186:	6078      	str	r0, [r7, #4]
 800e188:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e18a:	2300      	movs	r3, #0
 800e18c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	223c      	movs	r2, #60	@ 0x3c
 800e192:	5c9b      	ldrb	r3, [r3, r2]
 800e194:	2b01      	cmp	r3, #1
 800e196:	d101      	bne.n	800e19c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e198:	2302      	movs	r3, #2
 800e19a:	e06f      	b.n	800e27c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	223c      	movs	r2, #60	@ 0x3c
 800e1a0:	2101      	movs	r1, #1
 800e1a2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	22ff      	movs	r2, #255	@ 0xff
 800e1a8:	4393      	bics	r3, r2
 800e1aa:	001a      	movs	r2, r3
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	68db      	ldr	r3, [r3, #12]
 800e1b0:	4313      	orrs	r3, r2
 800e1b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	4a33      	ldr	r2, [pc, #204]	@ (800e284 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800e1b8:	401a      	ands	r2, r3
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	689b      	ldr	r3, [r3, #8]
 800e1be:	4313      	orrs	r3, r2
 800e1c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	4a30      	ldr	r2, [pc, #192]	@ (800e288 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800e1c6:	401a      	ands	r2, r3
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	685b      	ldr	r3, [r3, #4]
 800e1cc:	4313      	orrs	r3, r2
 800e1ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	4a2e      	ldr	r2, [pc, #184]	@ (800e28c <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800e1d4:	401a      	ands	r2, r3
 800e1d6:	683b      	ldr	r3, [r7, #0]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	4313      	orrs	r3, r2
 800e1dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	4a2b      	ldr	r2, [pc, #172]	@ (800e290 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800e1e2:	401a      	ands	r2, r3
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	691b      	ldr	r3, [r3, #16]
 800e1e8:	4313      	orrs	r3, r2
 800e1ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	4a29      	ldr	r2, [pc, #164]	@ (800e294 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800e1f0:	401a      	ands	r2, r3
 800e1f2:	683b      	ldr	r3, [r7, #0]
 800e1f4:	695b      	ldr	r3, [r3, #20]
 800e1f6:	4313      	orrs	r3, r2
 800e1f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	4a26      	ldr	r2, [pc, #152]	@ (800e298 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800e1fe:	401a      	ands	r2, r3
 800e200:	683b      	ldr	r3, [r7, #0]
 800e202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e204:	4313      	orrs	r3, r2
 800e206:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	4a24      	ldr	r2, [pc, #144]	@ (800e29c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800e20c:	401a      	ands	r2, r3
 800e20e:	683b      	ldr	r3, [r7, #0]
 800e210:	699b      	ldr	r3, [r3, #24]
 800e212:	041b      	lsls	r3, r3, #16
 800e214:	4313      	orrs	r3, r2
 800e216:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	4a21      	ldr	r2, [pc, #132]	@ (800e2a0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800e21c:	401a      	ands	r2, r3
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	69db      	ldr	r3, [r3, #28]
 800e222:	4313      	orrs	r3, r2
 800e224:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	4a1e      	ldr	r2, [pc, #120]	@ (800e2a4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800e22c:	4293      	cmp	r3, r2
 800e22e:	d11c      	bne.n	800e26a <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	4a1d      	ldr	r2, [pc, #116]	@ (800e2a8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800e234:	401a      	ands	r2, r3
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e23a:	051b      	lsls	r3, r3, #20
 800e23c:	4313      	orrs	r3, r2
 800e23e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	4a1a      	ldr	r2, [pc, #104]	@ (800e2ac <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800e244:	401a      	ands	r2, r3
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	6a1b      	ldr	r3, [r3, #32]
 800e24a:	4313      	orrs	r3, r2
 800e24c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	4a17      	ldr	r2, [pc, #92]	@ (800e2b0 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800e252:	401a      	ands	r2, r3
 800e254:	683b      	ldr	r3, [r7, #0]
 800e256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e258:	4313      	orrs	r3, r2
 800e25a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	4a15      	ldr	r2, [pc, #84]	@ (800e2b4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800e260:	401a      	ands	r2, r3
 800e262:	683b      	ldr	r3, [r7, #0]
 800e264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e266:	4313      	orrs	r3, r2
 800e268:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	68fa      	ldr	r2, [r7, #12]
 800e270:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	223c      	movs	r2, #60	@ 0x3c
 800e276:	2100      	movs	r1, #0
 800e278:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e27a:	2300      	movs	r3, #0
}
 800e27c:	0018      	movs	r0, r3
 800e27e:	46bd      	mov	sp, r7
 800e280:	b004      	add	sp, #16
 800e282:	bd80      	pop	{r7, pc}
 800e284:	fffffcff 	.word	0xfffffcff
 800e288:	fffffbff 	.word	0xfffffbff
 800e28c:	fffff7ff 	.word	0xfffff7ff
 800e290:	ffffefff 	.word	0xffffefff
 800e294:	ffffdfff 	.word	0xffffdfff
 800e298:	ffffbfff 	.word	0xffffbfff
 800e29c:	fff0ffff 	.word	0xfff0ffff
 800e2a0:	efffffff 	.word	0xefffffff
 800e2a4:	40012c00 	.word	0x40012c00
 800e2a8:	ff0fffff 	.word	0xff0fffff
 800e2ac:	feffffff 	.word	0xfeffffff
 800e2b0:	fdffffff 	.word	0xfdffffff
 800e2b4:	dfffffff 	.word	0xdfffffff

0800e2b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b082      	sub	sp, #8
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e2c0:	46c0      	nop			@ (mov r8, r8)
 800e2c2:	46bd      	mov	sp, r7
 800e2c4:	b002      	add	sp, #8
 800e2c6:	bd80      	pop	{r7, pc}

0800e2c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e2c8:	b580      	push	{r7, lr}
 800e2ca:	b082      	sub	sp, #8
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e2d0:	46c0      	nop			@ (mov r8, r8)
 800e2d2:	46bd      	mov	sp, r7
 800e2d4:	b002      	add	sp, #8
 800e2d6:	bd80      	pop	{r7, pc}

0800e2d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b082      	sub	sp, #8
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e2e0:	46c0      	nop			@ (mov r8, r8)
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	b002      	add	sp, #8
 800e2e6:	bd80      	pop	{r7, pc}

0800e2e8 <LL_DMA_ConfigTransfer>:
{
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b086      	sub	sp, #24
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	60f8      	str	r0, [r7, #12]
 800e2f0:	60b9      	str	r1, [r7, #8]
 800e2f2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800e2f8:	4a0c      	ldr	r2, [pc, #48]	@ (800e32c <LL_DMA_ConfigTransfer+0x44>)
 800e2fa:	68bb      	ldr	r3, [r7, #8]
 800e2fc:	18d3      	adds	r3, r2, r3
 800e2fe:	781b      	ldrb	r3, [r3, #0]
 800e300:	001a      	movs	r2, r3
 800e302:	697b      	ldr	r3, [r7, #20]
 800e304:	18d3      	adds	r3, r2, r3
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	4a09      	ldr	r2, [pc, #36]	@ (800e330 <LL_DMA_ConfigTransfer+0x48>)
 800e30a:	4013      	ands	r3, r2
 800e30c:	0019      	movs	r1, r3
 800e30e:	4a07      	ldr	r2, [pc, #28]	@ (800e32c <LL_DMA_ConfigTransfer+0x44>)
 800e310:	68bb      	ldr	r3, [r7, #8]
 800e312:	18d3      	adds	r3, r2, r3
 800e314:	781b      	ldrb	r3, [r3, #0]
 800e316:	001a      	movs	r2, r3
 800e318:	697b      	ldr	r3, [r7, #20]
 800e31a:	18d3      	adds	r3, r2, r3
 800e31c:	687a      	ldr	r2, [r7, #4]
 800e31e:	430a      	orrs	r2, r1
 800e320:	601a      	str	r2, [r3, #0]
}
 800e322:	46c0      	nop			@ (mov r8, r8)
 800e324:	46bd      	mov	sp, r7
 800e326:	b006      	add	sp, #24
 800e328:	bd80      	pop	{r7, pc}
 800e32a:	46c0      	nop			@ (mov r8, r8)
 800e32c:	080202d0 	.word	0x080202d0
 800e330:	ffff800f 	.word	0xffff800f

0800e334 <LL_DMA_SetDataLength>:
{
 800e334:	b580      	push	{r7, lr}
 800e336:	b086      	sub	sp, #24
 800e338:	af00      	add	r7, sp, #0
 800e33a:	60f8      	str	r0, [r7, #12]
 800e33c:	60b9      	str	r1, [r7, #8]
 800e33e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 800e344:	4a0b      	ldr	r2, [pc, #44]	@ (800e374 <LL_DMA_SetDataLength+0x40>)
 800e346:	68bb      	ldr	r3, [r7, #8]
 800e348:	18d3      	adds	r3, r2, r3
 800e34a:	781b      	ldrb	r3, [r3, #0]
 800e34c:	001a      	movs	r2, r3
 800e34e:	697b      	ldr	r3, [r7, #20]
 800e350:	18d3      	adds	r3, r2, r3
 800e352:	685b      	ldr	r3, [r3, #4]
 800e354:	0c1b      	lsrs	r3, r3, #16
 800e356:	0419      	lsls	r1, r3, #16
 800e358:	4a06      	ldr	r2, [pc, #24]	@ (800e374 <LL_DMA_SetDataLength+0x40>)
 800e35a:	68bb      	ldr	r3, [r7, #8]
 800e35c:	18d3      	adds	r3, r2, r3
 800e35e:	781b      	ldrb	r3, [r3, #0]
 800e360:	001a      	movs	r2, r3
 800e362:	697b      	ldr	r3, [r7, #20]
 800e364:	18d3      	adds	r3, r2, r3
 800e366:	687a      	ldr	r2, [r7, #4]
 800e368:	430a      	orrs	r2, r1
 800e36a:	605a      	str	r2, [r3, #4]
}
 800e36c:	46c0      	nop			@ (mov r8, r8)
 800e36e:	46bd      	mov	sp, r7
 800e370:	b006      	add	sp, #24
 800e372:	bd80      	pop	{r7, pc}
 800e374:	080202d0 	.word	0x080202d0

0800e378 <LL_DMA_SetMemoryAddress>:
{
 800e378:	b580      	push	{r7, lr}
 800e37a:	b086      	sub	sp, #24
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	60f8      	str	r0, [r7, #12]
 800e380:	60b9      	str	r1, [r7, #8]
 800e382:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 800e388:	4a06      	ldr	r2, [pc, #24]	@ (800e3a4 <LL_DMA_SetMemoryAddress+0x2c>)
 800e38a:	68bb      	ldr	r3, [r7, #8]
 800e38c:	18d3      	adds	r3, r2, r3
 800e38e:	781b      	ldrb	r3, [r3, #0]
 800e390:	001a      	movs	r2, r3
 800e392:	697b      	ldr	r3, [r7, #20]
 800e394:	18d3      	adds	r3, r2, r3
 800e396:	687a      	ldr	r2, [r7, #4]
 800e398:	60da      	str	r2, [r3, #12]
}
 800e39a:	46c0      	nop			@ (mov r8, r8)
 800e39c:	46bd      	mov	sp, r7
 800e39e:	b006      	add	sp, #24
 800e3a0:	bd80      	pop	{r7, pc}
 800e3a2:	46c0      	nop			@ (mov r8, r8)
 800e3a4:	080202d0 	.word	0x080202d0

0800e3a8 <LL_DMA_SetPeriphAddress>:
{
 800e3a8:	b580      	push	{r7, lr}
 800e3aa:	b086      	sub	sp, #24
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	60f8      	str	r0, [r7, #12]
 800e3b0:	60b9      	str	r1, [r7, #8]
 800e3b2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 800e3b8:	4a06      	ldr	r2, [pc, #24]	@ (800e3d4 <LL_DMA_SetPeriphAddress+0x2c>)
 800e3ba:	68bb      	ldr	r3, [r7, #8]
 800e3bc:	18d3      	adds	r3, r2, r3
 800e3be:	781b      	ldrb	r3, [r3, #0]
 800e3c0:	001a      	movs	r2, r3
 800e3c2:	697b      	ldr	r3, [r7, #20]
 800e3c4:	18d3      	adds	r3, r2, r3
 800e3c6:	687a      	ldr	r2, [r7, #4]
 800e3c8:	609a      	str	r2, [r3, #8]
}
 800e3ca:	46c0      	nop			@ (mov r8, r8)
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	b006      	add	sp, #24
 800e3d0:	bd80      	pop	{r7, pc}
 800e3d2:	46c0      	nop			@ (mov r8, r8)
 800e3d4:	080202d0 	.word	0x080202d0

0800e3d8 <LL_DMA_SetPeriphRequest>:
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b086      	sub	sp, #24
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	60f8      	str	r0, [r7, #12]
 800e3e0:	60b9      	str	r1, [r7, #8]
 800e3e2:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	0a9b      	lsrs	r3, r3, #10
 800e3e8:	4a0f      	ldr	r2, [pc, #60]	@ (800e428 <LL_DMA_SetPeriphRequest+0x50>)
 800e3ea:	405a      	eors	r2, r3
 800e3ec:	0013      	movs	r3, r2
 800e3ee:	00db      	lsls	r3, r3, #3
 800e3f0:	1a9b      	subs	r3, r3, r2
 800e3f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 800e3f4:	68ba      	ldr	r2, [r7, #8]
 800e3f6:	697b      	ldr	r3, [r7, #20]
 800e3f8:	18d3      	adds	r3, r2, r3
 800e3fa:	009b      	lsls	r3, r3, #2
 800e3fc:	4a0b      	ldr	r2, [pc, #44]	@ (800e42c <LL_DMA_SetPeriphRequest+0x54>)
 800e3fe:	4694      	mov	ip, r2
 800e400:	4463      	add	r3, ip
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	227f      	movs	r2, #127	@ 0x7f
 800e406:	4393      	bics	r3, r2
 800e408:	0019      	movs	r1, r3
 800e40a:	68ba      	ldr	r2, [r7, #8]
 800e40c:	697b      	ldr	r3, [r7, #20]
 800e40e:	18d3      	adds	r3, r2, r3
 800e410:	009b      	lsls	r3, r3, #2
 800e412:	4a06      	ldr	r2, [pc, #24]	@ (800e42c <LL_DMA_SetPeriphRequest+0x54>)
 800e414:	4694      	mov	ip, r2
 800e416:	4463      	add	r3, ip
 800e418:	687a      	ldr	r2, [r7, #4]
 800e41a:	430a      	orrs	r2, r1
 800e41c:	601a      	str	r2, [r3, #0]
}
 800e41e:	46c0      	nop			@ (mov r8, r8)
 800e420:	46bd      	mov	sp, r7
 800e422:	b006      	add	sp, #24
 800e424:	bd80      	pop	{r7, pc}
 800e426:	46c0      	nop			@ (mov r8, r8)
 800e428:	00100080 	.word	0x00100080
 800e42c:	40020800 	.word	0x40020800

0800e430 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b084      	sub	sp, #16
 800e434:	af00      	add	r7, sp, #0
 800e436:	60f8      	str	r0, [r7, #12]
 800e438:	60b9      	str	r1, [r7, #8]
 800e43a:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800e444:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800e44a:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800e450:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800e456:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800e45c:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800e462:	431a      	orrs	r2, r3
 800e464:	68b9      	ldr	r1, [r7, #8]
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	0018      	movs	r0, r3
 800e46a:	f7ff ff3d 	bl	800e2e8 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	685a      	ldr	r2, [r3, #4]
 800e472:	68b9      	ldr	r1, [r7, #8]
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	0018      	movs	r0, r3
 800e478:	f7ff ff7e 	bl	800e378 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681a      	ldr	r2, [r3, #0]
 800e480:	68b9      	ldr	r1, [r7, #8]
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	0018      	movs	r0, r3
 800e486:	f7ff ff8f 	bl	800e3a8 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	6a1a      	ldr	r2, [r3, #32]
 800e48e:	68b9      	ldr	r1, [r7, #8]
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	0018      	movs	r0, r3
 800e494:	f7ff ff4e 	bl	800e334 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e49c:	68b9      	ldr	r1, [r7, #8]
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	0018      	movs	r0, r3
 800e4a2:	f7ff ff99 	bl	800e3d8 <LL_DMA_SetPeriphRequest>

  return SUCCESS;
 800e4a6:	2300      	movs	r3, #0
}
 800e4a8:	0018      	movs	r0, r3
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	b004      	add	sp, #16
 800e4ae:	bd80      	pop	{r7, pc}

0800e4b0 <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b082      	sub	sp, #8
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	2200      	movs	r2, #0
 800e4c8:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	2200      	movs	r2, #0
 800e4da:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	2200      	movs	r2, #0
 800e4e0:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	2200      	movs	r2, #0
 800e4e6:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	625a      	str	r2, [r3, #36]	@ 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e4fa:	46c0      	nop			@ (mov r8, r8)
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	b002      	add	sp, #8
 800e500:	bd80      	pop	{r7, pc}

0800e502 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800e502:	b580      	push	{r7, lr}
 800e504:	b084      	sub	sp, #16
 800e506:	af00      	add	r7, sp, #0
 800e508:	60f8      	str	r0, [r7, #12]
 800e50a:	60b9      	str	r1, [r7, #8]
 800e50c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	6819      	ldr	r1, [r3, #0]
 800e512:	68bb      	ldr	r3, [r7, #8]
 800e514:	435b      	muls	r3, r3
 800e516:	001a      	movs	r2, r3
 800e518:	0013      	movs	r3, r2
 800e51a:	005b      	lsls	r3, r3, #1
 800e51c:	189b      	adds	r3, r3, r2
 800e51e:	43db      	mvns	r3, r3
 800e520:	400b      	ands	r3, r1
 800e522:	001a      	movs	r2, r3
 800e524:	68bb      	ldr	r3, [r7, #8]
 800e526:	435b      	muls	r3, r3
 800e528:	6879      	ldr	r1, [r7, #4]
 800e52a:	434b      	muls	r3, r1
 800e52c:	431a      	orrs	r2, r3
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	601a      	str	r2, [r3, #0]
}
 800e532:	46c0      	nop			@ (mov r8, r8)
 800e534:	46bd      	mov	sp, r7
 800e536:	b004      	add	sp, #16
 800e538:	bd80      	pop	{r7, pc}

0800e53a <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800e53a:	b580      	push	{r7, lr}
 800e53c:	b084      	sub	sp, #16
 800e53e:	af00      	add	r7, sp, #0
 800e540:	60f8      	str	r0, [r7, #12]
 800e542:	60b9      	str	r1, [r7, #8]
 800e544:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	685b      	ldr	r3, [r3, #4]
 800e54a:	68ba      	ldr	r2, [r7, #8]
 800e54c:	43d2      	mvns	r2, r2
 800e54e:	401a      	ands	r2, r3
 800e550:	68bb      	ldr	r3, [r7, #8]
 800e552:	6879      	ldr	r1, [r7, #4]
 800e554:	434b      	muls	r3, r1
 800e556:	431a      	orrs	r2, r3
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	605a      	str	r2, [r3, #4]
}
 800e55c:	46c0      	nop			@ (mov r8, r8)
 800e55e:	46bd      	mov	sp, r7
 800e560:	b004      	add	sp, #16
 800e562:	bd80      	pop	{r7, pc}

0800e564 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800e564:	b580      	push	{r7, lr}
 800e566:	b084      	sub	sp, #16
 800e568:	af00      	add	r7, sp, #0
 800e56a:	60f8      	str	r0, [r7, #12]
 800e56c:	60b9      	str	r1, [r7, #8]
 800e56e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	6899      	ldr	r1, [r3, #8]
 800e574:	68bb      	ldr	r3, [r7, #8]
 800e576:	435b      	muls	r3, r3
 800e578:	001a      	movs	r2, r3
 800e57a:	0013      	movs	r3, r2
 800e57c:	005b      	lsls	r3, r3, #1
 800e57e:	189b      	adds	r3, r3, r2
 800e580:	43db      	mvns	r3, r3
 800e582:	400b      	ands	r3, r1
 800e584:	001a      	movs	r2, r3
 800e586:	68bb      	ldr	r3, [r7, #8]
 800e588:	435b      	muls	r3, r3
 800e58a:	6879      	ldr	r1, [r7, #4]
 800e58c:	434b      	muls	r3, r1
 800e58e:	431a      	orrs	r2, r3
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	609a      	str	r2, [r3, #8]
}
 800e594:	46c0      	nop			@ (mov r8, r8)
 800e596:	46bd      	mov	sp, r7
 800e598:	b004      	add	sp, #16
 800e59a:	bd80      	pop	{r7, pc}

0800e59c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b084      	sub	sp, #16
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	60f8      	str	r0, [r7, #12]
 800e5a4:	60b9      	str	r1, [r7, #8]
 800e5a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	68d9      	ldr	r1, [r3, #12]
 800e5ac:	68bb      	ldr	r3, [r7, #8]
 800e5ae:	435b      	muls	r3, r3
 800e5b0:	001a      	movs	r2, r3
 800e5b2:	0013      	movs	r3, r2
 800e5b4:	005b      	lsls	r3, r3, #1
 800e5b6:	189b      	adds	r3, r3, r2
 800e5b8:	43db      	mvns	r3, r3
 800e5ba:	400b      	ands	r3, r1
 800e5bc:	001a      	movs	r2, r3
 800e5be:	68bb      	ldr	r3, [r7, #8]
 800e5c0:	435b      	muls	r3, r3
 800e5c2:	6879      	ldr	r1, [r7, #4]
 800e5c4:	434b      	muls	r3, r1
 800e5c6:	431a      	orrs	r2, r3
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	60da      	str	r2, [r3, #12]
}
 800e5cc:	46c0      	nop			@ (mov r8, r8)
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	b004      	add	sp, #16
 800e5d2:	bd80      	pop	{r7, pc}

0800e5d4 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b084      	sub	sp, #16
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	60f8      	str	r0, [r7, #12]
 800e5dc:	60b9      	str	r1, [r7, #8]
 800e5de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	6a19      	ldr	r1, [r3, #32]
 800e5e4:	68bb      	ldr	r3, [r7, #8]
 800e5e6:	435b      	muls	r3, r3
 800e5e8:	68ba      	ldr	r2, [r7, #8]
 800e5ea:	4353      	muls	r3, r2
 800e5ec:	68ba      	ldr	r2, [r7, #8]
 800e5ee:	435a      	muls	r2, r3
 800e5f0:	0013      	movs	r3, r2
 800e5f2:	011b      	lsls	r3, r3, #4
 800e5f4:	1a9b      	subs	r3, r3, r2
 800e5f6:	43db      	mvns	r3, r3
 800e5f8:	400b      	ands	r3, r1
 800e5fa:	001a      	movs	r2, r3
 800e5fc:	68bb      	ldr	r3, [r7, #8]
 800e5fe:	435b      	muls	r3, r3
 800e600:	68b9      	ldr	r1, [r7, #8]
 800e602:	434b      	muls	r3, r1
 800e604:	68b9      	ldr	r1, [r7, #8]
 800e606:	434b      	muls	r3, r1
 800e608:	6879      	ldr	r1, [r7, #4]
 800e60a:	434b      	muls	r3, r1
 800e60c:	431a      	orrs	r2, r3
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 800e612:	46c0      	nop			@ (mov r8, r8)
 800e614:	46bd      	mov	sp, r7
 800e616:	b004      	add	sp, #16
 800e618:	bd80      	pop	{r7, pc}

0800e61a <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800e61a:	b580      	push	{r7, lr}
 800e61c:	b084      	sub	sp, #16
 800e61e:	af00      	add	r7, sp, #0
 800e620:	60f8      	str	r0, [r7, #12]
 800e622:	60b9      	str	r1, [r7, #8]
 800e624:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800e62a:	68bb      	ldr	r3, [r7, #8]
 800e62c:	0a1b      	lsrs	r3, r3, #8
 800e62e:	68ba      	ldr	r2, [r7, #8]
 800e630:	0a12      	lsrs	r2, r2, #8
 800e632:	4353      	muls	r3, r2
 800e634:	68ba      	ldr	r2, [r7, #8]
 800e636:	0a12      	lsrs	r2, r2, #8
 800e638:	4353      	muls	r3, r2
 800e63a:	68ba      	ldr	r2, [r7, #8]
 800e63c:	0a12      	lsrs	r2, r2, #8
 800e63e:	435a      	muls	r2, r3
 800e640:	0013      	movs	r3, r2
 800e642:	011b      	lsls	r3, r3, #4
 800e644:	1a9b      	subs	r3, r3, r2
 800e646:	43db      	mvns	r3, r3
 800e648:	400b      	ands	r3, r1
 800e64a:	001a      	movs	r2, r3
 800e64c:	68bb      	ldr	r3, [r7, #8]
 800e64e:	0a1b      	lsrs	r3, r3, #8
 800e650:	68b9      	ldr	r1, [r7, #8]
 800e652:	0a09      	lsrs	r1, r1, #8
 800e654:	434b      	muls	r3, r1
 800e656:	68b9      	ldr	r1, [r7, #8]
 800e658:	0a09      	lsrs	r1, r1, #8
 800e65a:	434b      	muls	r3, r1
 800e65c:	68b9      	ldr	r1, [r7, #8]
 800e65e:	0a09      	lsrs	r1, r1, #8
 800e660:	434b      	muls	r3, r1
 800e662:	6879      	ldr	r1, [r7, #4]
 800e664:	434b      	muls	r3, r1
 800e666:	431a      	orrs	r2, r3
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	625a      	str	r2, [r3, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 800e66c:	46c0      	nop			@ (mov r8, r8)
 800e66e:	46bd      	mov	sp, r7
 800e670:	b004      	add	sp, #16
 800e672:	bd80      	pop	{r7, pc}

0800e674 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	b084      	sub	sp, #16
 800e678:	af00      	add	r7, sp, #0
 800e67a:	6078      	str	r0, [r7, #4]
 800e67c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800e67e:	2300      	movs	r3, #0
 800e680:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800e682:	e047      	b.n	800e714 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800e684:	683b      	ldr	r3, [r7, #0]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	2101      	movs	r1, #1
 800e68a:	68fa      	ldr	r2, [r7, #12]
 800e68c:	4091      	lsls	r1, r2
 800e68e:	000a      	movs	r2, r1
 800e690:	4013      	ands	r3, r2
 800e692:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800e694:	68bb      	ldr	r3, [r7, #8]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d039      	beq.n	800e70e <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800e69a:	683b      	ldr	r3, [r7, #0]
 800e69c:	685b      	ldr	r3, [r3, #4]
 800e69e:	2b01      	cmp	r3, #1
 800e6a0:	d003      	beq.n	800e6aa <LL_GPIO_Init+0x36>
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	685b      	ldr	r3, [r3, #4]
 800e6a6:	2b02      	cmp	r3, #2
 800e6a8:	d10d      	bne.n	800e6c6 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	689a      	ldr	r2, [r3, #8]
 800e6ae:	68b9      	ldr	r1, [r7, #8]
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	0018      	movs	r0, r3
 800e6b4:	f7ff ff56 	bl	800e564 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800e6b8:	683b      	ldr	r3, [r7, #0]
 800e6ba:	68da      	ldr	r2, [r3, #12]
 800e6bc:	68b9      	ldr	r1, [r7, #8]
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	0018      	movs	r0, r3
 800e6c2:	f7ff ff3a 	bl	800e53a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800e6c6:	683b      	ldr	r3, [r7, #0]
 800e6c8:	691a      	ldr	r2, [r3, #16]
 800e6ca:	68b9      	ldr	r1, [r7, #8]
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	0018      	movs	r0, r3
 800e6d0:	f7ff ff64 	bl	800e59c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800e6d4:	683b      	ldr	r3, [r7, #0]
 800e6d6:	685b      	ldr	r3, [r3, #4]
 800e6d8:	2b02      	cmp	r3, #2
 800e6da:	d111      	bne.n	800e700 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800e6dc:	68bb      	ldr	r3, [r7, #8]
 800e6de:	2bff      	cmp	r3, #255	@ 0xff
 800e6e0:	d807      	bhi.n	800e6f2 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	695a      	ldr	r2, [r3, #20]
 800e6e6:	68b9      	ldr	r1, [r7, #8]
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	0018      	movs	r0, r3
 800e6ec:	f7ff ff72 	bl	800e5d4 <LL_GPIO_SetAFPin_0_7>
 800e6f0:	e006      	b.n	800e700 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	695a      	ldr	r2, [r3, #20]
 800e6f6:	68b9      	ldr	r1, [r7, #8]
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	0018      	movs	r0, r3
 800e6fc:	f7ff ff8d 	bl	800e61a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800e700:	683b      	ldr	r3, [r7, #0]
 800e702:	685a      	ldr	r2, [r3, #4]
 800e704:	68b9      	ldr	r1, [r7, #8]
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	0018      	movs	r0, r3
 800e70a:	f7ff fefa 	bl	800e502 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	3301      	adds	r3, #1
 800e712:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800e714:	683b      	ldr	r3, [r7, #0]
 800e716:	681a      	ldr	r2, [r3, #0]
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	40da      	lsrs	r2, r3
 800e71c:	1e13      	subs	r3, r2, #0
 800e71e:	d1b1      	bne.n	800e684 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800e720:	2300      	movs	r3, #0
}
 800e722:	0018      	movs	r0, r3
 800e724:	46bd      	mov	sp, r7
 800e726:	b004      	add	sp, #16
 800e728:	bd80      	pop	{r7, pc}

0800e72a <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 800e72a:	b580      	push	{r7, lr}
 800e72c:	b082      	sub	sp, #8
 800e72e:	af00      	add	r7, sp, #0
 800e730:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	005b      	lsls	r3, r3, #1
 800e738:	085a      	lsrs	r2, r3, #1
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	601a      	str	r2, [r3, #0]
}
 800e73e:	46c0      	nop			@ (mov r8, r8)
 800e740:	46bd      	mov	sp, r7
 800e742:	b002      	add	sp, #8
 800e744:	bd80      	pop	{r7, pc}
	...

0800e748 <LL_APB1_GRP1_EnableClock>:
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	b084      	sub	sp, #16
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 800e750:	4b07      	ldr	r3, [pc, #28]	@ (800e770 <LL_APB1_GRP1_EnableClock+0x28>)
 800e752:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800e754:	4b06      	ldr	r3, [pc, #24]	@ (800e770 <LL_APB1_GRP1_EnableClock+0x28>)
 800e756:	687a      	ldr	r2, [r7, #4]
 800e758:	430a      	orrs	r2, r1
 800e75a:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800e75c:	4b04      	ldr	r3, [pc, #16]	@ (800e770 <LL_APB1_GRP1_EnableClock+0x28>)
 800e75e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e760:	687a      	ldr	r2, [r7, #4]
 800e762:	4013      	ands	r3, r2
 800e764:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e766:	68fb      	ldr	r3, [r7, #12]
}
 800e768:	46c0      	nop			@ (mov r8, r8)
 800e76a:	46bd      	mov	sp, r7
 800e76c:	b004      	add	sp, #16
 800e76e:	bd80      	pop	{r7, pc}
 800e770:	40021000 	.word	0x40021000

0800e774 <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800e774:	b580      	push	{r7, lr}
 800e776:	b082      	sub	sp, #8
 800e778:	af00      	add	r7, sp, #0
 800e77a:	6078      	str	r0, [r7, #4]
 800e77c:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	4a16      	ldr	r2, [pc, #88]	@ (800e7dc <LL_UCPD_Init+0x68>)
 800e782:	4293      	cmp	r3, r2
 800e784:	d104      	bne.n	800e790 <LL_UCPD_Init+0x1c>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 800e786:	2380      	movs	r3, #128	@ 0x80
 800e788:	049b      	lsls	r3, r3, #18
 800e78a:	0018      	movs	r0, r3
 800e78c:	f7ff ffdc 	bl	800e748 <LL_APB1_GRP1_EnableClock>
  }

  if (UCPD2 == UCPDx)
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	4a13      	ldr	r2, [pc, #76]	@ (800e7e0 <LL_UCPD_Init+0x6c>)
 800e794:	4293      	cmp	r3, r2
 800e796:	d104      	bne.n	800e7a2 <LL_UCPD_Init+0x2e>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 800e798:	2380      	movs	r3, #128	@ 0x80
 800e79a:	04db      	lsls	r3, r3, #19
 800e79c:	0018      	movs	r0, r3
 800e79e:	f7ff ffd3 	bl	800e748 <LL_APB1_GRP1_EnableClock>
  }

  LL_UCPD_Disable(UCPDx);
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	0018      	movs	r0, r3
 800e7a6:	f7ff ffc0 	bl	800e72a <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	4a0d      	ldr	r2, [pc, #52]	@ (800e7e4 <LL_UCPD_Init+0x70>)
 800e7b0:	401a      	ands	r2, r3
 800e7b2:	683b      	ldr	r3, [r7, #0]
 800e7b4:	6819      	ldr	r1, [r3, #0]
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	685b      	ldr	r3, [r3, #4]
 800e7ba:	02db      	lsls	r3, r3, #11
 800e7bc:	4319      	orrs	r1, r3
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	689b      	ldr	r3, [r3, #8]
 800e7c2:	019b      	lsls	r3, r3, #6
 800e7c4:	4319      	orrs	r1, r3
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	68db      	ldr	r3, [r3, #12]
 800e7ca:	430b      	orrs	r3, r1
 800e7cc:	431a      	orrs	r2, r3
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 800e7d2:	2300      	movs	r3, #0
}
 800e7d4:	0018      	movs	r0, r3
 800e7d6:	46bd      	mov	sp, r7
 800e7d8:	b002      	add	sp, #8
 800e7da:	bd80      	pop	{r7, pc}
 800e7dc:	4000a000 	.word	0x4000a000
 800e7e0:	4000a400 	.word	0x4000a400
 800e7e4:	fff10000 	.word	0xfff10000

0800e7e8 <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b082      	sub	sp, #8
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	2280      	movs	r2, #128	@ 0x80
 800e7f4:	0292      	lsls	r2, r2, #10
 800e7f6:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	2207      	movs	r2, #7
 800e7fc:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	2210      	movs	r2, #16
 800e802:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	220d      	movs	r2, #13
 800e808:	60da      	str	r2, [r3, #12]
}
 800e80a:	46c0      	nop			@ (mov r8, r8)
 800e80c:	46bd      	mov	sp, r7
 800e80e:	b002      	add	sp, #8
 800e810:	bd80      	pop	{r7, pc}
	...

0800e814 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800e814:	b580      	push	{r7, lr}
 800e816:	b084      	sub	sp, #16
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	2200      	movs	r2, #0
 800e820:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e822:	4b05      	ldr	r3, [pc, #20]	@ (800e838 <USB_EnableGlobalInt+0x24>)
 800e824:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	68fa      	ldr	r2, [r7, #12]
 800e82a:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e82c:	2300      	movs	r3, #0
}
 800e82e:	0018      	movs	r0, r3
 800e830:	46bd      	mov	sp, r7
 800e832:	b004      	add	sp, #16
 800e834:	bd80      	pop	{r7, pc}
 800e836:	46c0      	nop			@ (mov r8, r8)
 800e838:	0000bf80 	.word	0x0000bf80

0800e83c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b084      	sub	sp, #16
 800e840:	af00      	add	r7, sp, #0
 800e842:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e844:	4b06      	ldr	r3, [pc, #24]	@ (800e860 <USB_DisableGlobalInt+0x24>)
 800e846:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e84c:	68fa      	ldr	r2, [r7, #12]
 800e84e:	43d2      	mvns	r2, r2
 800e850:	401a      	ands	r2, r3
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e856:	2300      	movs	r3, #0
}
 800e858:	0018      	movs	r0, r3
 800e85a:	46bd      	mov	sp, r7
 800e85c:	b004      	add	sp, #16
 800e85e:	bd80      	pop	{r7, pc}
 800e860:	0000bf80 	.word	0x0000bf80

0800e864 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 800e864:	b580      	push	{r7, lr}
 800e866:	b082      	sub	sp, #8
 800e868:	af00      	add	r7, sp, #0
 800e86a:	6078      	str	r0, [r7, #4]
 800e86c:	000a      	movs	r2, r1
 800e86e:	1cfb      	adds	r3, r7, #3
 800e870:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 800e872:	1cfb      	adds	r3, r7, #3
 800e874:	781b      	ldrb	r3, [r3, #0]
 800e876:	2b00      	cmp	r3, #0
 800e878:	d106      	bne.n	800e888 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e87e:	005b      	lsls	r3, r3, #1
 800e880:	085a      	lsrs	r2, r3, #1
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	641a      	str	r2, [r3, #64]	@ 0x40
 800e886:	e00d      	b.n	800e8a4 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 800e888:	1cfb      	adds	r3, r7, #3
 800e88a:	781b      	ldrb	r3, [r3, #0]
 800e88c:	2b01      	cmp	r3, #1
 800e88e:	d107      	bne.n	800e8a0 <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e894:	2280      	movs	r2, #128	@ 0x80
 800e896:	0612      	lsls	r2, r2, #24
 800e898:	431a      	orrs	r2, r3
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	641a      	str	r2, [r3, #64]	@ 0x40
 800e89e:	e001      	b.n	800e8a4 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 800e8a0:	2301      	movs	r3, #1
 800e8a2:	e000      	b.n	800e8a6 <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 800e8a4:	2300      	movs	r3, #0
}
 800e8a6:	0018      	movs	r0, r3
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	b002      	add	sp, #8
 800e8ac:	bd80      	pop	{r7, pc}

0800e8ae <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800e8ae:	b084      	sub	sp, #16
 800e8b0:	b5b0      	push	{r4, r5, r7, lr}
 800e8b2:	b084      	sub	sp, #16
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
 800e8b8:	2004      	movs	r0, #4
 800e8ba:	2420      	movs	r4, #32
 800e8bc:	1900      	adds	r0, r0, r4
 800e8be:	19c0      	adds	r0, r0, r7
 800e8c0:	6001      	str	r1, [r0, #0]
 800e8c2:	6042      	str	r2, [r0, #4]
 800e8c4:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2201      	movs	r2, #1
 800e8ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e8d0:	2201      	movs	r2, #1
 800e8d2:	4393      	bics	r3, r2
 800e8d4:	001a      	movs	r2, r3
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 800e8da:	250f      	movs	r5, #15
 800e8dc:	197c      	adds	r4, r7, r5
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	2100      	movs	r1, #0
 800e8e2:	0018      	movs	r0, r3
 800e8e4:	f7ff ffbe 	bl	800e864 <USB_SetCurrentMode>
 800e8e8:	0003      	movs	r3, r0
 800e8ea:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800e8f2:	197b      	adds	r3, r7, r5
 800e8f4:	781b      	ldrb	r3, [r3, #0]
}
 800e8f6:	0018      	movs	r0, r3
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	b004      	add	sp, #16
 800e8fc:	bcb0      	pop	{r4, r5, r7}
 800e8fe:	bc08      	pop	{r3}
 800e900:	b004      	add	sp, #16
 800e902:	4718      	bx	r3

0800e904 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_DRD_TypeDef const *USBx, uint32_t num)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b082      	sub	sp, #8
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
 800e90c:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800e90e:	2300      	movs	r3, #0
}
 800e910:	0018      	movs	r0, r3
 800e912:	46bd      	mov	sp, r7
 800e914:	b002      	add	sp, #8
 800e916:	bd80      	pop	{r7, pc}

0800e918 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_DRD_TypeDef const *USBx)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b082      	sub	sp, #8
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800e920:	2300      	movs	r3, #0
}
 800e922:	0018      	movs	r0, r3
 800e924:	46bd      	mov	sp, r7
 800e926:	b002      	add	sp, #8
 800e928:	bd80      	pop	{r7, pc}
	...

0800e92c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b09e      	sub	sp, #120	@ 0x78
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
 800e934:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800e936:	2377      	movs	r3, #119	@ 0x77
 800e938:	18fb      	adds	r3, r7, r3
 800e93a:	2200      	movs	r2, #0
 800e93c:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800e93e:	687a      	ldr	r2, [r7, #4]
 800e940:	683b      	ldr	r3, [r7, #0]
 800e942:	781b      	ldrb	r3, [r3, #0]
 800e944:	009b      	lsls	r3, r3, #2
 800e946:	18d3      	adds	r3, r2, r3
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	4adc      	ldr	r2, [pc, #880]	@ (800ecbc <USB_ActivateEndpoint+0x390>)
 800e94c:	4013      	ands	r3, r2
 800e94e:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	78db      	ldrb	r3, [r3, #3]
 800e954:	2b03      	cmp	r3, #3
 800e956:	d00e      	beq.n	800e976 <USB_ActivateEndpoint+0x4a>
 800e958:	dc19      	bgt.n	800e98e <USB_ActivateEndpoint+0x62>
 800e95a:	2b02      	cmp	r3, #2
 800e95c:	d01c      	beq.n	800e998 <USB_ActivateEndpoint+0x6c>
 800e95e:	dc16      	bgt.n	800e98e <USB_ActivateEndpoint+0x62>
 800e960:	2b00      	cmp	r3, #0
 800e962:	d002      	beq.n	800e96a <USB_ActivateEndpoint+0x3e>
 800e964:	2b01      	cmp	r3, #1
 800e966:	d00c      	beq.n	800e982 <USB_ActivateEndpoint+0x56>
 800e968:	e011      	b.n	800e98e <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800e96a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e96c:	2280      	movs	r2, #128	@ 0x80
 800e96e:	0092      	lsls	r2, r2, #2
 800e970:	4313      	orrs	r3, r2
 800e972:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800e974:	e011      	b.n	800e99a <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800e976:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e978:	22c0      	movs	r2, #192	@ 0xc0
 800e97a:	00d2      	lsls	r2, r2, #3
 800e97c:	4313      	orrs	r3, r2
 800e97e:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800e980:	e00b      	b.n	800e99a <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800e982:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e984:	2280      	movs	r2, #128	@ 0x80
 800e986:	00d2      	lsls	r2, r2, #3
 800e988:	4313      	orrs	r3, r2
 800e98a:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800e98c:	e005      	b.n	800e99a <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 800e98e:	2377      	movs	r3, #119	@ 0x77
 800e990:	18fb      	adds	r3, r7, r3
 800e992:	2201      	movs	r2, #1
 800e994:	701a      	strb	r2, [r3, #0]
      break;
 800e996:	e000      	b.n	800e99a <USB_ActivateEndpoint+0x6e>
      break;
 800e998:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800e99a:	687a      	ldr	r2, [r7, #4]
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	781b      	ldrb	r3, [r3, #0]
 800e9a0:	009b      	lsls	r3, r3, #2
 800e9a2:	18d3      	adds	r3, r2, r3
 800e9a4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e9a6:	49c6      	ldr	r1, [pc, #792]	@ (800ecc0 <USB_ActivateEndpoint+0x394>)
 800e9a8:	430a      	orrs	r2, r1
 800e9aa:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800e9ac:	687a      	ldr	r2, [r7, #4]
 800e9ae:	683b      	ldr	r3, [r7, #0]
 800e9b0:	781b      	ldrb	r3, [r3, #0]
 800e9b2:	009b      	lsls	r3, r3, #2
 800e9b4:	18d3      	adds	r3, r2, r3
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	4ac2      	ldr	r2, [pc, #776]	@ (800ecc4 <USB_ActivateEndpoint+0x398>)
 800e9ba:	4013      	ands	r3, r2
 800e9bc:	683a      	ldr	r2, [r7, #0]
 800e9be:	7812      	ldrb	r2, [r2, #0]
 800e9c0:	4313      	orrs	r3, r2
 800e9c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e9c4:	687a      	ldr	r2, [r7, #4]
 800e9c6:	683b      	ldr	r3, [r7, #0]
 800e9c8:	781b      	ldrb	r3, [r3, #0]
 800e9ca:	009b      	lsls	r3, r3, #2
 800e9cc:	18d3      	adds	r3, r2, r3
 800e9ce:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e9d0:	49bb      	ldr	r1, [pc, #748]	@ (800ecc0 <USB_ActivateEndpoint+0x394>)
 800e9d2:	430a      	orrs	r2, r1
 800e9d4:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	7b1b      	ldrb	r3, [r3, #12]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d000      	beq.n	800e9e0 <USB_ActivateEndpoint+0xb4>
 800e9de:	e155      	b.n	800ec8c <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 800e9e0:	683b      	ldr	r3, [r7, #0]
 800e9e2:	785b      	ldrb	r3, [r3, #1]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d06e      	beq.n	800eac6 <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	781b      	ldrb	r3, [r3, #0]
 800e9ec:	00db      	lsls	r3, r3, #3
 800e9ee:	4ab6      	ldr	r2, [pc, #728]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800e9f0:	4694      	mov	ip, r2
 800e9f2:	4463      	add	r3, ip
 800e9f4:	681a      	ldr	r2, [r3, #0]
 800e9f6:	683b      	ldr	r3, [r7, #0]
 800e9f8:	781b      	ldrb	r3, [r3, #0]
 800e9fa:	00db      	lsls	r3, r3, #3
 800e9fc:	49b2      	ldr	r1, [pc, #712]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800e9fe:	468c      	mov	ip, r1
 800ea00:	4463      	add	r3, ip
 800ea02:	0c12      	lsrs	r2, r2, #16
 800ea04:	0412      	lsls	r2, r2, #16
 800ea06:	601a      	str	r2, [r3, #0]
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	781b      	ldrb	r3, [r3, #0]
 800ea0c:	00db      	lsls	r3, r3, #3
 800ea0e:	4aae      	ldr	r2, [pc, #696]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800ea10:	4694      	mov	ip, r2
 800ea12:	4463      	add	r3, ip
 800ea14:	6819      	ldr	r1, [r3, #0]
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	88db      	ldrh	r3, [r3, #6]
 800ea1a:	089b      	lsrs	r3, r3, #2
 800ea1c:	b29b      	uxth	r3, r3
 800ea1e:	009a      	lsls	r2, r3, #2
 800ea20:	683b      	ldr	r3, [r7, #0]
 800ea22:	781b      	ldrb	r3, [r3, #0]
 800ea24:	00db      	lsls	r3, r3, #3
 800ea26:	48a8      	ldr	r0, [pc, #672]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800ea28:	4684      	mov	ip, r0
 800ea2a:	4463      	add	r3, ip
 800ea2c:	430a      	orrs	r2, r1
 800ea2e:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ea30:	687a      	ldr	r2, [r7, #4]
 800ea32:	683b      	ldr	r3, [r7, #0]
 800ea34:	781b      	ldrb	r3, [r3, #0]
 800ea36:	009b      	lsls	r3, r3, #2
 800ea38:	18d3      	adds	r3, r2, r3
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	61bb      	str	r3, [r7, #24]
 800ea3e:	69bb      	ldr	r3, [r7, #24]
 800ea40:	2240      	movs	r2, #64	@ 0x40
 800ea42:	4013      	ands	r3, r2
 800ea44:	d011      	beq.n	800ea6a <USB_ActivateEndpoint+0x13e>
 800ea46:	687a      	ldr	r2, [r7, #4]
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	781b      	ldrb	r3, [r3, #0]
 800ea4c:	009b      	lsls	r3, r3, #2
 800ea4e:	18d3      	adds	r3, r2, r3
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	4a9c      	ldr	r2, [pc, #624]	@ (800ecc4 <USB_ActivateEndpoint+0x398>)
 800ea54:	4013      	ands	r3, r2
 800ea56:	617b      	str	r3, [r7, #20]
 800ea58:	687a      	ldr	r2, [r7, #4]
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	781b      	ldrb	r3, [r3, #0]
 800ea5e:	009b      	lsls	r3, r3, #2
 800ea60:	18d3      	adds	r3, r2, r3
 800ea62:	697a      	ldr	r2, [r7, #20]
 800ea64:	4999      	ldr	r1, [pc, #612]	@ (800eccc <USB_ActivateEndpoint+0x3a0>)
 800ea66:	430a      	orrs	r2, r1
 800ea68:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	78db      	ldrb	r3, [r3, #3]
 800ea6e:	2b01      	cmp	r3, #1
 800ea70:	d016      	beq.n	800eaa0 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ea72:	687a      	ldr	r2, [r7, #4]
 800ea74:	683b      	ldr	r3, [r7, #0]
 800ea76:	781b      	ldrb	r3, [r3, #0]
 800ea78:	009b      	lsls	r3, r3, #2
 800ea7a:	18d3      	adds	r3, r2, r3
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	4a94      	ldr	r2, [pc, #592]	@ (800ecd0 <USB_ActivateEndpoint+0x3a4>)
 800ea80:	4013      	ands	r3, r2
 800ea82:	60fb      	str	r3, [r7, #12]
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	2220      	movs	r2, #32
 800ea88:	4053      	eors	r3, r2
 800ea8a:	60fb      	str	r3, [r7, #12]
 800ea8c:	687a      	ldr	r2, [r7, #4]
 800ea8e:	683b      	ldr	r3, [r7, #0]
 800ea90:	781b      	ldrb	r3, [r3, #0]
 800ea92:	009b      	lsls	r3, r3, #2
 800ea94:	18d3      	adds	r3, r2, r3
 800ea96:	68fa      	ldr	r2, [r7, #12]
 800ea98:	4989      	ldr	r1, [pc, #548]	@ (800ecc0 <USB_ActivateEndpoint+0x394>)
 800ea9a:	430a      	orrs	r2, r1
 800ea9c:	601a      	str	r2, [r3, #0]
 800ea9e:	e261      	b.n	800ef64 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800eaa0:	687a      	ldr	r2, [r7, #4]
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	781b      	ldrb	r3, [r3, #0]
 800eaa6:	009b      	lsls	r3, r3, #2
 800eaa8:	18d3      	adds	r3, r2, r3
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	4a88      	ldr	r2, [pc, #544]	@ (800ecd0 <USB_ActivateEndpoint+0x3a4>)
 800eaae:	4013      	ands	r3, r2
 800eab0:	613b      	str	r3, [r7, #16]
 800eab2:	687a      	ldr	r2, [r7, #4]
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	781b      	ldrb	r3, [r3, #0]
 800eab8:	009b      	lsls	r3, r3, #2
 800eaba:	18d3      	adds	r3, r2, r3
 800eabc:	693a      	ldr	r2, [r7, #16]
 800eabe:	4980      	ldr	r1, [pc, #512]	@ (800ecc0 <USB_ActivateEndpoint+0x394>)
 800eac0:	430a      	orrs	r2, r1
 800eac2:	601a      	str	r2, [r3, #0]
 800eac4:	e24e      	b.n	800ef64 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800eac6:	683b      	ldr	r3, [r7, #0]
 800eac8:	781b      	ldrb	r3, [r3, #0]
 800eaca:	00db      	lsls	r3, r3, #3
 800eacc:	4a7e      	ldr	r2, [pc, #504]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800eace:	4694      	mov	ip, r2
 800ead0:	4463      	add	r3, ip
 800ead2:	685a      	ldr	r2, [r3, #4]
 800ead4:	683b      	ldr	r3, [r7, #0]
 800ead6:	781b      	ldrb	r3, [r3, #0]
 800ead8:	00db      	lsls	r3, r3, #3
 800eada:	497b      	ldr	r1, [pc, #492]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800eadc:	468c      	mov	ip, r1
 800eade:	4463      	add	r3, ip
 800eae0:	0c12      	lsrs	r2, r2, #16
 800eae2:	0412      	lsls	r2, r2, #16
 800eae4:	605a      	str	r2, [r3, #4]
 800eae6:	683b      	ldr	r3, [r7, #0]
 800eae8:	781b      	ldrb	r3, [r3, #0]
 800eaea:	00db      	lsls	r3, r3, #3
 800eaec:	4a76      	ldr	r2, [pc, #472]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800eaee:	4694      	mov	ip, r2
 800eaf0:	4463      	add	r3, ip
 800eaf2:	6859      	ldr	r1, [r3, #4]
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	88db      	ldrh	r3, [r3, #6]
 800eaf8:	089b      	lsrs	r3, r3, #2
 800eafa:	b29b      	uxth	r3, r3
 800eafc:	009a      	lsls	r2, r3, #2
 800eafe:	683b      	ldr	r3, [r7, #0]
 800eb00:	781b      	ldrb	r3, [r3, #0]
 800eb02:	00db      	lsls	r3, r3, #3
 800eb04:	4870      	ldr	r0, [pc, #448]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800eb06:	4684      	mov	ip, r0
 800eb08:	4463      	add	r3, ip
 800eb0a:	430a      	orrs	r2, r1
 800eb0c:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800eb0e:	683b      	ldr	r3, [r7, #0]
 800eb10:	781b      	ldrb	r3, [r3, #0]
 800eb12:	00db      	lsls	r3, r3, #3
 800eb14:	4a6c      	ldr	r2, [pc, #432]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800eb16:	4694      	mov	ip, r2
 800eb18:	4463      	add	r3, ip
 800eb1a:	685a      	ldr	r2, [r3, #4]
 800eb1c:	683b      	ldr	r3, [r7, #0]
 800eb1e:	781b      	ldrb	r3, [r3, #0]
 800eb20:	00db      	lsls	r3, r3, #3
 800eb22:	4969      	ldr	r1, [pc, #420]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800eb24:	468c      	mov	ip, r1
 800eb26:	4463      	add	r3, ip
 800eb28:	0192      	lsls	r2, r2, #6
 800eb2a:	0992      	lsrs	r2, r2, #6
 800eb2c:	605a      	str	r2, [r3, #4]
 800eb2e:	683b      	ldr	r3, [r7, #0]
 800eb30:	691b      	ldr	r3, [r3, #16]
 800eb32:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb34:	d920      	bls.n	800eb78 <USB_ActivateEndpoint+0x24c>
 800eb36:	683b      	ldr	r3, [r7, #0]
 800eb38:	691b      	ldr	r3, [r3, #16]
 800eb3a:	095b      	lsrs	r3, r3, #5
 800eb3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800eb3e:	683b      	ldr	r3, [r7, #0]
 800eb40:	691b      	ldr	r3, [r3, #16]
 800eb42:	221f      	movs	r2, #31
 800eb44:	4013      	ands	r3, r2
 800eb46:	d102      	bne.n	800eb4e <USB_ActivateEndpoint+0x222>
 800eb48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eb4a:	3b01      	subs	r3, #1
 800eb4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800eb4e:	683b      	ldr	r3, [r7, #0]
 800eb50:	781b      	ldrb	r3, [r3, #0]
 800eb52:	00db      	lsls	r3, r3, #3
 800eb54:	4a5c      	ldr	r2, [pc, #368]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800eb56:	4694      	mov	ip, r2
 800eb58:	4463      	add	r3, ip
 800eb5a:	685a      	ldr	r2, [r3, #4]
 800eb5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eb5e:	069b      	lsls	r3, r3, #26
 800eb60:	431a      	orrs	r2, r3
 800eb62:	683b      	ldr	r3, [r7, #0]
 800eb64:	781b      	ldrb	r3, [r3, #0]
 800eb66:	00db      	lsls	r3, r3, #3
 800eb68:	4957      	ldr	r1, [pc, #348]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800eb6a:	468c      	mov	ip, r1
 800eb6c:	4463      	add	r3, ip
 800eb6e:	2180      	movs	r1, #128	@ 0x80
 800eb70:	0609      	lsls	r1, r1, #24
 800eb72:	430a      	orrs	r2, r1
 800eb74:	605a      	str	r2, [r3, #4]
 800eb76:	e032      	b.n	800ebde <USB_ActivateEndpoint+0x2b2>
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	691b      	ldr	r3, [r3, #16]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d111      	bne.n	800eba4 <USB_ActivateEndpoint+0x278>
 800eb80:	683b      	ldr	r3, [r7, #0]
 800eb82:	781b      	ldrb	r3, [r3, #0]
 800eb84:	00db      	lsls	r3, r3, #3
 800eb86:	4a50      	ldr	r2, [pc, #320]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800eb88:	4694      	mov	ip, r2
 800eb8a:	4463      	add	r3, ip
 800eb8c:	685a      	ldr	r2, [r3, #4]
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	781b      	ldrb	r3, [r3, #0]
 800eb92:	00db      	lsls	r3, r3, #3
 800eb94:	494c      	ldr	r1, [pc, #304]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800eb96:	468c      	mov	ip, r1
 800eb98:	4463      	add	r3, ip
 800eb9a:	2180      	movs	r1, #128	@ 0x80
 800eb9c:	0609      	lsls	r1, r1, #24
 800eb9e:	430a      	orrs	r2, r1
 800eba0:	605a      	str	r2, [r3, #4]
 800eba2:	e01c      	b.n	800ebde <USB_ActivateEndpoint+0x2b2>
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	691b      	ldr	r3, [r3, #16]
 800eba8:	085b      	lsrs	r3, r3, #1
 800ebaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	691b      	ldr	r3, [r3, #16]
 800ebb0:	2201      	movs	r2, #1
 800ebb2:	4013      	ands	r3, r2
 800ebb4:	d002      	beq.n	800ebbc <USB_ActivateEndpoint+0x290>
 800ebb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ebb8:	3301      	adds	r3, #1
 800ebba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	781b      	ldrb	r3, [r3, #0]
 800ebc0:	00db      	lsls	r3, r3, #3
 800ebc2:	4a41      	ldr	r2, [pc, #260]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800ebc4:	4694      	mov	ip, r2
 800ebc6:	4463      	add	r3, ip
 800ebc8:	6859      	ldr	r1, [r3, #4]
 800ebca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ebcc:	069a      	lsls	r2, r3, #26
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	781b      	ldrb	r3, [r3, #0]
 800ebd2:	00db      	lsls	r3, r3, #3
 800ebd4:	483c      	ldr	r0, [pc, #240]	@ (800ecc8 <USB_ActivateEndpoint+0x39c>)
 800ebd6:	4684      	mov	ip, r0
 800ebd8:	4463      	add	r3, ip
 800ebda:	430a      	orrs	r2, r1
 800ebdc:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ebde:	687a      	ldr	r2, [r7, #4]
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	781b      	ldrb	r3, [r3, #0]
 800ebe4:	009b      	lsls	r3, r3, #2
 800ebe6:	18d3      	adds	r3, r2, r3
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ebec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ebee:	2380      	movs	r3, #128	@ 0x80
 800ebf0:	01db      	lsls	r3, r3, #7
 800ebf2:	4013      	ands	r3, r2
 800ebf4:	d011      	beq.n	800ec1a <USB_ActivateEndpoint+0x2ee>
 800ebf6:	687a      	ldr	r2, [r7, #4]
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	781b      	ldrb	r3, [r3, #0]
 800ebfc:	009b      	lsls	r3, r3, #2
 800ebfe:	18d3      	adds	r3, r2, r3
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	4a30      	ldr	r2, [pc, #192]	@ (800ecc4 <USB_ActivateEndpoint+0x398>)
 800ec04:	4013      	ands	r3, r2
 800ec06:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec08:	687a      	ldr	r2, [r7, #4]
 800ec0a:	683b      	ldr	r3, [r7, #0]
 800ec0c:	781b      	ldrb	r3, [r3, #0]
 800ec0e:	009b      	lsls	r3, r3, #2
 800ec10:	18d3      	adds	r3, r2, r3
 800ec12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec14:	492f      	ldr	r1, [pc, #188]	@ (800ecd4 <USB_ActivateEndpoint+0x3a8>)
 800ec16:	430a      	orrs	r2, r1
 800ec18:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 800ec1a:	683b      	ldr	r3, [r7, #0]
 800ec1c:	781b      	ldrb	r3, [r3, #0]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d11c      	bne.n	800ec5c <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ec22:	687a      	ldr	r2, [r7, #4]
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	781b      	ldrb	r3, [r3, #0]
 800ec28:	009b      	lsls	r3, r3, #2
 800ec2a:	18d3      	adds	r3, r2, r3
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	4a2a      	ldr	r2, [pc, #168]	@ (800ecd8 <USB_ActivateEndpoint+0x3ac>)
 800ec30:	4013      	ands	r3, r2
 800ec32:	61fb      	str	r3, [r7, #28]
 800ec34:	69fb      	ldr	r3, [r7, #28]
 800ec36:	2280      	movs	r2, #128	@ 0x80
 800ec38:	0152      	lsls	r2, r2, #5
 800ec3a:	4053      	eors	r3, r2
 800ec3c:	61fb      	str	r3, [r7, #28]
 800ec3e:	69fb      	ldr	r3, [r7, #28]
 800ec40:	2280      	movs	r2, #128	@ 0x80
 800ec42:	0192      	lsls	r2, r2, #6
 800ec44:	4053      	eors	r3, r2
 800ec46:	61fb      	str	r3, [r7, #28]
 800ec48:	687a      	ldr	r2, [r7, #4]
 800ec4a:	683b      	ldr	r3, [r7, #0]
 800ec4c:	781b      	ldrb	r3, [r3, #0]
 800ec4e:	009b      	lsls	r3, r3, #2
 800ec50:	18d3      	adds	r3, r2, r3
 800ec52:	69fa      	ldr	r2, [r7, #28]
 800ec54:	491a      	ldr	r1, [pc, #104]	@ (800ecc0 <USB_ActivateEndpoint+0x394>)
 800ec56:	430a      	orrs	r2, r1
 800ec58:	601a      	str	r2, [r3, #0]
 800ec5a:	e183      	b.n	800ef64 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800ec5c:	687a      	ldr	r2, [r7, #4]
 800ec5e:	683b      	ldr	r3, [r7, #0]
 800ec60:	781b      	ldrb	r3, [r3, #0]
 800ec62:	009b      	lsls	r3, r3, #2
 800ec64:	18d3      	adds	r3, r2, r3
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	4a1b      	ldr	r2, [pc, #108]	@ (800ecd8 <USB_ActivateEndpoint+0x3ac>)
 800ec6a:	4013      	ands	r3, r2
 800ec6c:	623b      	str	r3, [r7, #32]
 800ec6e:	6a3b      	ldr	r3, [r7, #32]
 800ec70:	2280      	movs	r2, #128	@ 0x80
 800ec72:	0192      	lsls	r2, r2, #6
 800ec74:	4053      	eors	r3, r2
 800ec76:	623b      	str	r3, [r7, #32]
 800ec78:	687a      	ldr	r2, [r7, #4]
 800ec7a:	683b      	ldr	r3, [r7, #0]
 800ec7c:	781b      	ldrb	r3, [r3, #0]
 800ec7e:	009b      	lsls	r3, r3, #2
 800ec80:	18d3      	adds	r3, r2, r3
 800ec82:	6a3a      	ldr	r2, [r7, #32]
 800ec84:	490e      	ldr	r1, [pc, #56]	@ (800ecc0 <USB_ActivateEndpoint+0x394>)
 800ec86:	430a      	orrs	r2, r1
 800ec88:	601a      	str	r2, [r3, #0]
 800ec8a:	e16b      	b.n	800ef64 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	78db      	ldrb	r3, [r3, #3]
 800ec90:	2b02      	cmp	r3, #2
 800ec92:	d125      	bne.n	800ece0 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ec94:	687a      	ldr	r2, [r7, #4]
 800ec96:	683b      	ldr	r3, [r7, #0]
 800ec98:	781b      	ldrb	r3, [r3, #0]
 800ec9a:	009b      	lsls	r3, r3, #2
 800ec9c:	18d3      	adds	r3, r2, r3
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	4a08      	ldr	r2, [pc, #32]	@ (800ecc4 <USB_ActivateEndpoint+0x398>)
 800eca2:	4013      	ands	r3, r2
 800eca4:	663b      	str	r3, [r7, #96]	@ 0x60
 800eca6:	687a      	ldr	r2, [r7, #4]
 800eca8:	683b      	ldr	r3, [r7, #0]
 800ecaa:	781b      	ldrb	r3, [r3, #0]
 800ecac:	009b      	lsls	r3, r3, #2
 800ecae:	18d3      	adds	r3, r2, r3
 800ecb0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ecb2:	490a      	ldr	r1, [pc, #40]	@ (800ecdc <USB_ActivateEndpoint+0x3b0>)
 800ecb4:	430a      	orrs	r2, r1
 800ecb6:	601a      	str	r2, [r3, #0]
 800ecb8:	e024      	b.n	800ed04 <USB_ActivateEndpoint+0x3d8>
 800ecba:	46c0      	nop			@ (mov r8, r8)
 800ecbc:	07ff898f 	.word	0x07ff898f
 800ecc0:	00008080 	.word	0x00008080
 800ecc4:	07ff8f8f 	.word	0x07ff8f8f
 800ecc8:	40009800 	.word	0x40009800
 800eccc:	000080c0 	.word	0x000080c0
 800ecd0:	07ff8fbf 	.word	0x07ff8fbf
 800ecd4:	0000c080 	.word	0x0000c080
 800ecd8:	07ffbf8f 	.word	0x07ffbf8f
 800ecdc:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ece0:	687a      	ldr	r2, [r7, #4]
 800ece2:	683b      	ldr	r3, [r7, #0]
 800ece4:	781b      	ldrb	r3, [r3, #0]
 800ece6:	009b      	lsls	r3, r3, #2
 800ece8:	18d3      	adds	r3, r2, r3
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	4aa1      	ldr	r2, [pc, #644]	@ (800ef74 <USB_ActivateEndpoint+0x648>)
 800ecee:	4013      	ands	r3, r2
 800ecf0:	667b      	str	r3, [r7, #100]	@ 0x64
 800ecf2:	687a      	ldr	r2, [r7, #4]
 800ecf4:	683b      	ldr	r3, [r7, #0]
 800ecf6:	781b      	ldrb	r3, [r3, #0]
 800ecf8:	009b      	lsls	r3, r3, #2
 800ecfa:	18d3      	adds	r3, r2, r3
 800ecfc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ecfe:	499e      	ldr	r1, [pc, #632]	@ (800ef78 <USB_ActivateEndpoint+0x64c>)
 800ed00:	430a      	orrs	r2, r1
 800ed02:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800ed04:	683b      	ldr	r3, [r7, #0]
 800ed06:	781b      	ldrb	r3, [r3, #0]
 800ed08:	00db      	lsls	r3, r3, #3
 800ed0a:	4a9c      	ldr	r2, [pc, #624]	@ (800ef7c <USB_ActivateEndpoint+0x650>)
 800ed0c:	4694      	mov	ip, r2
 800ed0e:	4463      	add	r3, ip
 800ed10:	681a      	ldr	r2, [r3, #0]
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	781b      	ldrb	r3, [r3, #0]
 800ed16:	00db      	lsls	r3, r3, #3
 800ed18:	4998      	ldr	r1, [pc, #608]	@ (800ef7c <USB_ActivateEndpoint+0x650>)
 800ed1a:	468c      	mov	ip, r1
 800ed1c:	4463      	add	r3, ip
 800ed1e:	0c12      	lsrs	r2, r2, #16
 800ed20:	0412      	lsls	r2, r2, #16
 800ed22:	601a      	str	r2, [r3, #0]
 800ed24:	683b      	ldr	r3, [r7, #0]
 800ed26:	781b      	ldrb	r3, [r3, #0]
 800ed28:	00db      	lsls	r3, r3, #3
 800ed2a:	4a94      	ldr	r2, [pc, #592]	@ (800ef7c <USB_ActivateEndpoint+0x650>)
 800ed2c:	4694      	mov	ip, r2
 800ed2e:	4463      	add	r3, ip
 800ed30:	6819      	ldr	r1, [r3, #0]
 800ed32:	683b      	ldr	r3, [r7, #0]
 800ed34:	891b      	ldrh	r3, [r3, #8]
 800ed36:	089b      	lsrs	r3, r3, #2
 800ed38:	b29b      	uxth	r3, r3
 800ed3a:	009a      	lsls	r2, r3, #2
 800ed3c:	683b      	ldr	r3, [r7, #0]
 800ed3e:	781b      	ldrb	r3, [r3, #0]
 800ed40:	00db      	lsls	r3, r3, #3
 800ed42:	488e      	ldr	r0, [pc, #568]	@ (800ef7c <USB_ActivateEndpoint+0x650>)
 800ed44:	4684      	mov	ip, r0
 800ed46:	4463      	add	r3, ip
 800ed48:	430a      	orrs	r2, r1
 800ed4a:	601a      	str	r2, [r3, #0]
 800ed4c:	683b      	ldr	r3, [r7, #0]
 800ed4e:	781b      	ldrb	r3, [r3, #0]
 800ed50:	00db      	lsls	r3, r3, #3
 800ed52:	4a8a      	ldr	r2, [pc, #552]	@ (800ef7c <USB_ActivateEndpoint+0x650>)
 800ed54:	4694      	mov	ip, r2
 800ed56:	4463      	add	r3, ip
 800ed58:	685a      	ldr	r2, [r3, #4]
 800ed5a:	683b      	ldr	r3, [r7, #0]
 800ed5c:	781b      	ldrb	r3, [r3, #0]
 800ed5e:	00db      	lsls	r3, r3, #3
 800ed60:	4986      	ldr	r1, [pc, #536]	@ (800ef7c <USB_ActivateEndpoint+0x650>)
 800ed62:	468c      	mov	ip, r1
 800ed64:	4463      	add	r3, ip
 800ed66:	0c12      	lsrs	r2, r2, #16
 800ed68:	0412      	lsls	r2, r2, #16
 800ed6a:	605a      	str	r2, [r3, #4]
 800ed6c:	683b      	ldr	r3, [r7, #0]
 800ed6e:	781b      	ldrb	r3, [r3, #0]
 800ed70:	00db      	lsls	r3, r3, #3
 800ed72:	4a82      	ldr	r2, [pc, #520]	@ (800ef7c <USB_ActivateEndpoint+0x650>)
 800ed74:	4694      	mov	ip, r2
 800ed76:	4463      	add	r3, ip
 800ed78:	6859      	ldr	r1, [r3, #4]
 800ed7a:	683b      	ldr	r3, [r7, #0]
 800ed7c:	895b      	ldrh	r3, [r3, #10]
 800ed7e:	089b      	lsrs	r3, r3, #2
 800ed80:	b29b      	uxth	r3, r3
 800ed82:	009a      	lsls	r2, r3, #2
 800ed84:	683b      	ldr	r3, [r7, #0]
 800ed86:	781b      	ldrb	r3, [r3, #0]
 800ed88:	00db      	lsls	r3, r3, #3
 800ed8a:	487c      	ldr	r0, [pc, #496]	@ (800ef7c <USB_ActivateEndpoint+0x650>)
 800ed8c:	4684      	mov	ip, r0
 800ed8e:	4463      	add	r3, ip
 800ed90:	430a      	orrs	r2, r1
 800ed92:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 800ed94:	683b      	ldr	r3, [r7, #0]
 800ed96:	785b      	ldrb	r3, [r3, #1]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d169      	bne.n	800ee70 <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ed9c:	687a      	ldr	r2, [r7, #4]
 800ed9e:	683b      	ldr	r3, [r7, #0]
 800eda0:	781b      	ldrb	r3, [r3, #0]
 800eda2:	009b      	lsls	r3, r3, #2
 800eda4:	18d3      	adds	r3, r2, r3
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	643b      	str	r3, [r7, #64]	@ 0x40
 800edaa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800edac:	2380      	movs	r3, #128	@ 0x80
 800edae:	01db      	lsls	r3, r3, #7
 800edb0:	4013      	ands	r3, r2
 800edb2:	d011      	beq.n	800edd8 <USB_ActivateEndpoint+0x4ac>
 800edb4:	687a      	ldr	r2, [r7, #4]
 800edb6:	683b      	ldr	r3, [r7, #0]
 800edb8:	781b      	ldrb	r3, [r3, #0]
 800edba:	009b      	lsls	r3, r3, #2
 800edbc:	18d3      	adds	r3, r2, r3
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	4a6f      	ldr	r2, [pc, #444]	@ (800ef80 <USB_ActivateEndpoint+0x654>)
 800edc2:	4013      	ands	r3, r2
 800edc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800edc6:	687a      	ldr	r2, [r7, #4]
 800edc8:	683b      	ldr	r3, [r7, #0]
 800edca:	781b      	ldrb	r3, [r3, #0]
 800edcc:	009b      	lsls	r3, r3, #2
 800edce:	18d3      	adds	r3, r2, r3
 800edd0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800edd2:	496c      	ldr	r1, [pc, #432]	@ (800ef84 <USB_ActivateEndpoint+0x658>)
 800edd4:	430a      	orrs	r2, r1
 800edd6:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800edd8:	687a      	ldr	r2, [r7, #4]
 800edda:	683b      	ldr	r3, [r7, #0]
 800eddc:	781b      	ldrb	r3, [r3, #0]
 800edde:	009b      	lsls	r3, r3, #2
 800ede0:	18d3      	adds	r3, r2, r3
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ede6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ede8:	2240      	movs	r2, #64	@ 0x40
 800edea:	4013      	ands	r3, r2
 800edec:	d011      	beq.n	800ee12 <USB_ActivateEndpoint+0x4e6>
 800edee:	687a      	ldr	r2, [r7, #4]
 800edf0:	683b      	ldr	r3, [r7, #0]
 800edf2:	781b      	ldrb	r3, [r3, #0]
 800edf4:	009b      	lsls	r3, r3, #2
 800edf6:	18d3      	adds	r3, r2, r3
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	4a61      	ldr	r2, [pc, #388]	@ (800ef80 <USB_ActivateEndpoint+0x654>)
 800edfc:	4013      	ands	r3, r2
 800edfe:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee00:	687a      	ldr	r2, [r7, #4]
 800ee02:	683b      	ldr	r3, [r7, #0]
 800ee04:	781b      	ldrb	r3, [r3, #0]
 800ee06:	009b      	lsls	r3, r3, #2
 800ee08:	18d3      	adds	r3, r2, r3
 800ee0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ee0c:	495e      	ldr	r1, [pc, #376]	@ (800ef88 <USB_ActivateEndpoint+0x65c>)
 800ee0e:	430a      	orrs	r2, r1
 800ee10:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ee12:	687a      	ldr	r2, [r7, #4]
 800ee14:	683b      	ldr	r3, [r7, #0]
 800ee16:	781b      	ldrb	r3, [r3, #0]
 800ee18:	009b      	lsls	r3, r3, #2
 800ee1a:	18d3      	adds	r3, r2, r3
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	4a5b      	ldr	r2, [pc, #364]	@ (800ef8c <USB_ActivateEndpoint+0x660>)
 800ee20:	4013      	ands	r3, r2
 800ee22:	633b      	str	r3, [r7, #48]	@ 0x30
 800ee24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee26:	2280      	movs	r2, #128	@ 0x80
 800ee28:	0152      	lsls	r2, r2, #5
 800ee2a:	4053      	eors	r3, r2
 800ee2c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ee2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee30:	2280      	movs	r2, #128	@ 0x80
 800ee32:	0192      	lsls	r2, r2, #6
 800ee34:	4053      	eors	r3, r2
 800ee36:	633b      	str	r3, [r7, #48]	@ 0x30
 800ee38:	687a      	ldr	r2, [r7, #4]
 800ee3a:	683b      	ldr	r3, [r7, #0]
 800ee3c:	781b      	ldrb	r3, [r3, #0]
 800ee3e:	009b      	lsls	r3, r3, #2
 800ee40:	18d3      	adds	r3, r2, r3
 800ee42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee44:	494c      	ldr	r1, [pc, #304]	@ (800ef78 <USB_ActivateEndpoint+0x64c>)
 800ee46:	430a      	orrs	r2, r1
 800ee48:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ee4a:	687a      	ldr	r2, [r7, #4]
 800ee4c:	683b      	ldr	r3, [r7, #0]
 800ee4e:	781b      	ldrb	r3, [r3, #0]
 800ee50:	009b      	lsls	r3, r3, #2
 800ee52:	18d3      	adds	r3, r2, r3
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	4a4e      	ldr	r2, [pc, #312]	@ (800ef90 <USB_ActivateEndpoint+0x664>)
 800ee58:	4013      	ands	r3, r2
 800ee5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee5c:	687a      	ldr	r2, [r7, #4]
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	781b      	ldrb	r3, [r3, #0]
 800ee62:	009b      	lsls	r3, r3, #2
 800ee64:	18d3      	adds	r3, r2, r3
 800ee66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee68:	4943      	ldr	r1, [pc, #268]	@ (800ef78 <USB_ActivateEndpoint+0x64c>)
 800ee6a:	430a      	orrs	r2, r1
 800ee6c:	601a      	str	r2, [r3, #0]
 800ee6e:	e079      	b.n	800ef64 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ee70:	687a      	ldr	r2, [r7, #4]
 800ee72:	683b      	ldr	r3, [r7, #0]
 800ee74:	781b      	ldrb	r3, [r3, #0]
 800ee76:	009b      	lsls	r3, r3, #2
 800ee78:	18d3      	adds	r3, r2, r3
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ee7e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ee80:	2380      	movs	r3, #128	@ 0x80
 800ee82:	01db      	lsls	r3, r3, #7
 800ee84:	4013      	ands	r3, r2
 800ee86:	d011      	beq.n	800eeac <USB_ActivateEndpoint+0x580>
 800ee88:	687a      	ldr	r2, [r7, #4]
 800ee8a:	683b      	ldr	r3, [r7, #0]
 800ee8c:	781b      	ldrb	r3, [r3, #0]
 800ee8e:	009b      	lsls	r3, r3, #2
 800ee90:	18d3      	adds	r3, r2, r3
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	4a3a      	ldr	r2, [pc, #232]	@ (800ef80 <USB_ActivateEndpoint+0x654>)
 800ee96:	4013      	ands	r3, r2
 800ee98:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ee9a:	687a      	ldr	r2, [r7, #4]
 800ee9c:	683b      	ldr	r3, [r7, #0]
 800ee9e:	781b      	ldrb	r3, [r3, #0]
 800eea0:	009b      	lsls	r3, r3, #2
 800eea2:	18d3      	adds	r3, r2, r3
 800eea4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800eea6:	4937      	ldr	r1, [pc, #220]	@ (800ef84 <USB_ActivateEndpoint+0x658>)
 800eea8:	430a      	orrs	r2, r1
 800eeaa:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800eeac:	687a      	ldr	r2, [r7, #4]
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	781b      	ldrb	r3, [r3, #0]
 800eeb2:	009b      	lsls	r3, r3, #2
 800eeb4:	18d3      	adds	r3, r2, r3
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	657b      	str	r3, [r7, #84]	@ 0x54
 800eeba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eebc:	2240      	movs	r2, #64	@ 0x40
 800eebe:	4013      	ands	r3, r2
 800eec0:	d011      	beq.n	800eee6 <USB_ActivateEndpoint+0x5ba>
 800eec2:	687a      	ldr	r2, [r7, #4]
 800eec4:	683b      	ldr	r3, [r7, #0]
 800eec6:	781b      	ldrb	r3, [r3, #0]
 800eec8:	009b      	lsls	r3, r3, #2
 800eeca:	18d3      	adds	r3, r2, r3
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	4a2c      	ldr	r2, [pc, #176]	@ (800ef80 <USB_ActivateEndpoint+0x654>)
 800eed0:	4013      	ands	r3, r2
 800eed2:	653b      	str	r3, [r7, #80]	@ 0x50
 800eed4:	687a      	ldr	r2, [r7, #4]
 800eed6:	683b      	ldr	r3, [r7, #0]
 800eed8:	781b      	ldrb	r3, [r3, #0]
 800eeda:	009b      	lsls	r3, r3, #2
 800eedc:	18d3      	adds	r3, r2, r3
 800eede:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800eee0:	4929      	ldr	r1, [pc, #164]	@ (800ef88 <USB_ActivateEndpoint+0x65c>)
 800eee2:	430a      	orrs	r2, r1
 800eee4:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800eee6:	683b      	ldr	r3, [r7, #0]
 800eee8:	78db      	ldrb	r3, [r3, #3]
 800eeea:	2b01      	cmp	r3, #1
 800eeec:	d016      	beq.n	800ef1c <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800eeee:	687a      	ldr	r2, [r7, #4]
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	781b      	ldrb	r3, [r3, #0]
 800eef4:	009b      	lsls	r3, r3, #2
 800eef6:	18d3      	adds	r3, r2, r3
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	4a25      	ldr	r2, [pc, #148]	@ (800ef90 <USB_ActivateEndpoint+0x664>)
 800eefc:	4013      	ands	r3, r2
 800eefe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ef00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ef02:	2220      	movs	r2, #32
 800ef04:	4053      	eors	r3, r2
 800ef06:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ef08:	687a      	ldr	r2, [r7, #4]
 800ef0a:	683b      	ldr	r3, [r7, #0]
 800ef0c:	781b      	ldrb	r3, [r3, #0]
 800ef0e:	009b      	lsls	r3, r3, #2
 800ef10:	18d3      	adds	r3, r2, r3
 800ef12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ef14:	4918      	ldr	r1, [pc, #96]	@ (800ef78 <USB_ActivateEndpoint+0x64c>)
 800ef16:	430a      	orrs	r2, r1
 800ef18:	601a      	str	r2, [r3, #0]
 800ef1a:	e011      	b.n	800ef40 <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ef1c:	687a      	ldr	r2, [r7, #4]
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	781b      	ldrb	r3, [r3, #0]
 800ef22:	009b      	lsls	r3, r3, #2
 800ef24:	18d3      	adds	r3, r2, r3
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	4a19      	ldr	r2, [pc, #100]	@ (800ef90 <USB_ActivateEndpoint+0x664>)
 800ef2a:	4013      	ands	r3, r2
 800ef2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ef2e:	687a      	ldr	r2, [r7, #4]
 800ef30:	683b      	ldr	r3, [r7, #0]
 800ef32:	781b      	ldrb	r3, [r3, #0]
 800ef34:	009b      	lsls	r3, r3, #2
 800ef36:	18d3      	adds	r3, r2, r3
 800ef38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ef3a:	490f      	ldr	r1, [pc, #60]	@ (800ef78 <USB_ActivateEndpoint+0x64c>)
 800ef3c:	430a      	orrs	r2, r1
 800ef3e:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ef40:	687a      	ldr	r2, [r7, #4]
 800ef42:	683b      	ldr	r3, [r7, #0]
 800ef44:	781b      	ldrb	r3, [r3, #0]
 800ef46:	009b      	lsls	r3, r3, #2
 800ef48:	18d3      	adds	r3, r2, r3
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	4a0f      	ldr	r2, [pc, #60]	@ (800ef8c <USB_ActivateEndpoint+0x660>)
 800ef4e:	4013      	ands	r3, r2
 800ef50:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef52:	687a      	ldr	r2, [r7, #4]
 800ef54:	683b      	ldr	r3, [r7, #0]
 800ef56:	781b      	ldrb	r3, [r3, #0]
 800ef58:	009b      	lsls	r3, r3, #2
 800ef5a:	18d3      	adds	r3, r2, r3
 800ef5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ef5e:	4906      	ldr	r1, [pc, #24]	@ (800ef78 <USB_ActivateEndpoint+0x64c>)
 800ef60:	430a      	orrs	r2, r1
 800ef62:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800ef64:	2377      	movs	r3, #119	@ 0x77
 800ef66:	18fb      	adds	r3, r7, r3
 800ef68:	781b      	ldrb	r3, [r3, #0]
}
 800ef6a:	0018      	movs	r0, r3
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	b01e      	add	sp, #120	@ 0x78
 800ef70:	bd80      	pop	{r7, pc}
 800ef72:	46c0      	nop			@ (mov r8, r8)
 800ef74:	07ff8e8f 	.word	0x07ff8e8f
 800ef78:	00008080 	.word	0x00008080
 800ef7c:	40009800 	.word	0x40009800
 800ef80:	07ff8f8f 	.word	0x07ff8f8f
 800ef84:	0000c080 	.word	0x0000c080
 800ef88:	000080c0 	.word	0x000080c0
 800ef8c:	07ffbf8f 	.word	0x07ffbf8f
 800ef90:	07ff8fbf 	.word	0x07ff8fbf

0800ef94 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800ef94:	b580      	push	{r7, lr}
 800ef96:	b096      	sub	sp, #88	@ 0x58
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	6078      	str	r0, [r7, #4]
 800ef9c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	7b1b      	ldrb	r3, [r3, #12]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d164      	bne.n	800f070 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 800efa6:	683b      	ldr	r3, [r7, #0]
 800efa8:	785b      	ldrb	r3, [r3, #1]
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d02f      	beq.n	800f00e <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800efae:	687a      	ldr	r2, [r7, #4]
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	781b      	ldrb	r3, [r3, #0]
 800efb4:	009b      	lsls	r3, r3, #2
 800efb6:	18d3      	adds	r3, r2, r3
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	613b      	str	r3, [r7, #16]
 800efbc:	693b      	ldr	r3, [r7, #16]
 800efbe:	2240      	movs	r2, #64	@ 0x40
 800efc0:	4013      	ands	r3, r2
 800efc2:	d011      	beq.n	800efe8 <USB_DeactivateEndpoint+0x54>
 800efc4:	687a      	ldr	r2, [r7, #4]
 800efc6:	683b      	ldr	r3, [r7, #0]
 800efc8:	781b      	ldrb	r3, [r3, #0]
 800efca:	009b      	lsls	r3, r3, #2
 800efcc:	18d3      	adds	r3, r2, r3
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	4a9d      	ldr	r2, [pc, #628]	@ (800f248 <USB_DeactivateEndpoint+0x2b4>)
 800efd2:	4013      	ands	r3, r2
 800efd4:	60fb      	str	r3, [r7, #12]
 800efd6:	687a      	ldr	r2, [r7, #4]
 800efd8:	683b      	ldr	r3, [r7, #0]
 800efda:	781b      	ldrb	r3, [r3, #0]
 800efdc:	009b      	lsls	r3, r3, #2
 800efde:	18d3      	adds	r3, r2, r3
 800efe0:	68fa      	ldr	r2, [r7, #12]
 800efe2:	499a      	ldr	r1, [pc, #616]	@ (800f24c <USB_DeactivateEndpoint+0x2b8>)
 800efe4:	430a      	orrs	r2, r1
 800efe6:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800efe8:	687a      	ldr	r2, [r7, #4]
 800efea:	683b      	ldr	r3, [r7, #0]
 800efec:	781b      	ldrb	r3, [r3, #0]
 800efee:	009b      	lsls	r3, r3, #2
 800eff0:	18d3      	adds	r3, r2, r3
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	4a96      	ldr	r2, [pc, #600]	@ (800f250 <USB_DeactivateEndpoint+0x2bc>)
 800eff6:	4013      	ands	r3, r2
 800eff8:	60bb      	str	r3, [r7, #8]
 800effa:	687a      	ldr	r2, [r7, #4]
 800effc:	683b      	ldr	r3, [r7, #0]
 800effe:	781b      	ldrb	r3, [r3, #0]
 800f000:	009b      	lsls	r3, r3, #2
 800f002:	18d3      	adds	r3, r2, r3
 800f004:	68ba      	ldr	r2, [r7, #8]
 800f006:	4993      	ldr	r1, [pc, #588]	@ (800f254 <USB_DeactivateEndpoint+0x2c0>)
 800f008:	430a      	orrs	r2, r1
 800f00a:	601a      	str	r2, [r3, #0]
 800f00c:	e117      	b.n	800f23e <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f00e:	687a      	ldr	r2, [r7, #4]
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	781b      	ldrb	r3, [r3, #0]
 800f014:	009b      	lsls	r3, r3, #2
 800f016:	18d3      	adds	r3, r2, r3
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	61fb      	str	r3, [r7, #28]
 800f01c:	69fa      	ldr	r2, [r7, #28]
 800f01e:	2380      	movs	r3, #128	@ 0x80
 800f020:	01db      	lsls	r3, r3, #7
 800f022:	4013      	ands	r3, r2
 800f024:	d011      	beq.n	800f04a <USB_DeactivateEndpoint+0xb6>
 800f026:	687a      	ldr	r2, [r7, #4]
 800f028:	683b      	ldr	r3, [r7, #0]
 800f02a:	781b      	ldrb	r3, [r3, #0]
 800f02c:	009b      	lsls	r3, r3, #2
 800f02e:	18d3      	adds	r3, r2, r3
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	4a85      	ldr	r2, [pc, #532]	@ (800f248 <USB_DeactivateEndpoint+0x2b4>)
 800f034:	4013      	ands	r3, r2
 800f036:	61bb      	str	r3, [r7, #24]
 800f038:	687a      	ldr	r2, [r7, #4]
 800f03a:	683b      	ldr	r3, [r7, #0]
 800f03c:	781b      	ldrb	r3, [r3, #0]
 800f03e:	009b      	lsls	r3, r3, #2
 800f040:	18d3      	adds	r3, r2, r3
 800f042:	69ba      	ldr	r2, [r7, #24]
 800f044:	4984      	ldr	r1, [pc, #528]	@ (800f258 <USB_DeactivateEndpoint+0x2c4>)
 800f046:	430a      	orrs	r2, r1
 800f048:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f04a:	687a      	ldr	r2, [r7, #4]
 800f04c:	683b      	ldr	r3, [r7, #0]
 800f04e:	781b      	ldrb	r3, [r3, #0]
 800f050:	009b      	lsls	r3, r3, #2
 800f052:	18d3      	adds	r3, r2, r3
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	4a81      	ldr	r2, [pc, #516]	@ (800f25c <USB_DeactivateEndpoint+0x2c8>)
 800f058:	4013      	ands	r3, r2
 800f05a:	617b      	str	r3, [r7, #20]
 800f05c:	687a      	ldr	r2, [r7, #4]
 800f05e:	683b      	ldr	r3, [r7, #0]
 800f060:	781b      	ldrb	r3, [r3, #0]
 800f062:	009b      	lsls	r3, r3, #2
 800f064:	18d3      	adds	r3, r2, r3
 800f066:	697a      	ldr	r2, [r7, #20]
 800f068:	497a      	ldr	r1, [pc, #488]	@ (800f254 <USB_DeactivateEndpoint+0x2c0>)
 800f06a:	430a      	orrs	r2, r1
 800f06c:	601a      	str	r2, [r3, #0]
 800f06e:	e0e6      	b.n	800f23e <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800f070:	683b      	ldr	r3, [r7, #0]
 800f072:	785b      	ldrb	r3, [r3, #1]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d171      	bne.n	800f15c <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f078:	687a      	ldr	r2, [r7, #4]
 800f07a:	683b      	ldr	r3, [r7, #0]
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	009b      	lsls	r3, r3, #2
 800f080:	18d3      	adds	r3, r2, r3
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f086:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f088:	2380      	movs	r3, #128	@ 0x80
 800f08a:	01db      	lsls	r3, r3, #7
 800f08c:	4013      	ands	r3, r2
 800f08e:	d011      	beq.n	800f0b4 <USB_DeactivateEndpoint+0x120>
 800f090:	687a      	ldr	r2, [r7, #4]
 800f092:	683b      	ldr	r3, [r7, #0]
 800f094:	781b      	ldrb	r3, [r3, #0]
 800f096:	009b      	lsls	r3, r3, #2
 800f098:	18d3      	adds	r3, r2, r3
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	4a6a      	ldr	r2, [pc, #424]	@ (800f248 <USB_DeactivateEndpoint+0x2b4>)
 800f09e:	4013      	ands	r3, r2
 800f0a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800f0a2:	687a      	ldr	r2, [r7, #4]
 800f0a4:	683b      	ldr	r3, [r7, #0]
 800f0a6:	781b      	ldrb	r3, [r3, #0]
 800f0a8:	009b      	lsls	r3, r3, #2
 800f0aa:	18d3      	adds	r3, r2, r3
 800f0ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f0ae:	496a      	ldr	r1, [pc, #424]	@ (800f258 <USB_DeactivateEndpoint+0x2c4>)
 800f0b0:	430a      	orrs	r2, r1
 800f0b2:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f0b4:	687a      	ldr	r2, [r7, #4]
 800f0b6:	683b      	ldr	r3, [r7, #0]
 800f0b8:	781b      	ldrb	r3, [r3, #0]
 800f0ba:	009b      	lsls	r3, r3, #2
 800f0bc:	18d3      	adds	r3, r2, r3
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	633b      	str	r3, [r7, #48]	@ 0x30
 800f0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0c4:	2240      	movs	r2, #64	@ 0x40
 800f0c6:	4013      	ands	r3, r2
 800f0c8:	d011      	beq.n	800f0ee <USB_DeactivateEndpoint+0x15a>
 800f0ca:	687a      	ldr	r2, [r7, #4]
 800f0cc:	683b      	ldr	r3, [r7, #0]
 800f0ce:	781b      	ldrb	r3, [r3, #0]
 800f0d0:	009b      	lsls	r3, r3, #2
 800f0d2:	18d3      	adds	r3, r2, r3
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	4a5c      	ldr	r2, [pc, #368]	@ (800f248 <USB_DeactivateEndpoint+0x2b4>)
 800f0d8:	4013      	ands	r3, r2
 800f0da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f0dc:	687a      	ldr	r2, [r7, #4]
 800f0de:	683b      	ldr	r3, [r7, #0]
 800f0e0:	781b      	ldrb	r3, [r3, #0]
 800f0e2:	009b      	lsls	r3, r3, #2
 800f0e4:	18d3      	adds	r3, r2, r3
 800f0e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f0e8:	4958      	ldr	r1, [pc, #352]	@ (800f24c <USB_DeactivateEndpoint+0x2b8>)
 800f0ea:	430a      	orrs	r2, r1
 800f0ec:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800f0ee:	687a      	ldr	r2, [r7, #4]
 800f0f0:	683b      	ldr	r3, [r7, #0]
 800f0f2:	781b      	ldrb	r3, [r3, #0]
 800f0f4:	009b      	lsls	r3, r3, #2
 800f0f6:	18d3      	adds	r3, r2, r3
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	4a53      	ldr	r2, [pc, #332]	@ (800f248 <USB_DeactivateEndpoint+0x2b4>)
 800f0fc:	4013      	ands	r3, r2
 800f0fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f100:	687a      	ldr	r2, [r7, #4]
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	781b      	ldrb	r3, [r3, #0]
 800f106:	009b      	lsls	r3, r3, #2
 800f108:	18d3      	adds	r3, r2, r3
 800f10a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f10c:	494f      	ldr	r1, [pc, #316]	@ (800f24c <USB_DeactivateEndpoint+0x2b8>)
 800f10e:	430a      	orrs	r2, r1
 800f110:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f112:	687a      	ldr	r2, [r7, #4]
 800f114:	683b      	ldr	r3, [r7, #0]
 800f116:	781b      	ldrb	r3, [r3, #0]
 800f118:	009b      	lsls	r3, r3, #2
 800f11a:	18d3      	adds	r3, r2, r3
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	4a4f      	ldr	r2, [pc, #316]	@ (800f25c <USB_DeactivateEndpoint+0x2c8>)
 800f120:	4013      	ands	r3, r2
 800f122:	627b      	str	r3, [r7, #36]	@ 0x24
 800f124:	687a      	ldr	r2, [r7, #4]
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	781b      	ldrb	r3, [r3, #0]
 800f12a:	009b      	lsls	r3, r3, #2
 800f12c:	18d3      	adds	r3, r2, r3
 800f12e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f130:	4948      	ldr	r1, [pc, #288]	@ (800f254 <USB_DeactivateEndpoint+0x2c0>)
 800f132:	430a      	orrs	r2, r1
 800f134:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f136:	687a      	ldr	r2, [r7, #4]
 800f138:	683b      	ldr	r3, [r7, #0]
 800f13a:	781b      	ldrb	r3, [r3, #0]
 800f13c:	009b      	lsls	r3, r3, #2
 800f13e:	18d3      	adds	r3, r2, r3
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	4a43      	ldr	r2, [pc, #268]	@ (800f250 <USB_DeactivateEndpoint+0x2bc>)
 800f144:	4013      	ands	r3, r2
 800f146:	623b      	str	r3, [r7, #32]
 800f148:	687a      	ldr	r2, [r7, #4]
 800f14a:	683b      	ldr	r3, [r7, #0]
 800f14c:	781b      	ldrb	r3, [r3, #0]
 800f14e:	009b      	lsls	r3, r3, #2
 800f150:	18d3      	adds	r3, r2, r3
 800f152:	6a3a      	ldr	r2, [r7, #32]
 800f154:	493f      	ldr	r1, [pc, #252]	@ (800f254 <USB_DeactivateEndpoint+0x2c0>)
 800f156:	430a      	orrs	r2, r1
 800f158:	601a      	str	r2, [r3, #0]
 800f15a:	e070      	b.n	800f23e <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f15c:	687a      	ldr	r2, [r7, #4]
 800f15e:	683b      	ldr	r3, [r7, #0]
 800f160:	781b      	ldrb	r3, [r3, #0]
 800f162:	009b      	lsls	r3, r3, #2
 800f164:	18d3      	adds	r3, r2, r3
 800f166:	681b      	ldr	r3, [r3, #0]
 800f168:	657b      	str	r3, [r7, #84]	@ 0x54
 800f16a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f16c:	2380      	movs	r3, #128	@ 0x80
 800f16e:	01db      	lsls	r3, r3, #7
 800f170:	4013      	ands	r3, r2
 800f172:	d011      	beq.n	800f198 <USB_DeactivateEndpoint+0x204>
 800f174:	687a      	ldr	r2, [r7, #4]
 800f176:	683b      	ldr	r3, [r7, #0]
 800f178:	781b      	ldrb	r3, [r3, #0]
 800f17a:	009b      	lsls	r3, r3, #2
 800f17c:	18d3      	adds	r3, r2, r3
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	4a31      	ldr	r2, [pc, #196]	@ (800f248 <USB_DeactivateEndpoint+0x2b4>)
 800f182:	4013      	ands	r3, r2
 800f184:	653b      	str	r3, [r7, #80]	@ 0x50
 800f186:	687a      	ldr	r2, [r7, #4]
 800f188:	683b      	ldr	r3, [r7, #0]
 800f18a:	781b      	ldrb	r3, [r3, #0]
 800f18c:	009b      	lsls	r3, r3, #2
 800f18e:	18d3      	adds	r3, r2, r3
 800f190:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f192:	4931      	ldr	r1, [pc, #196]	@ (800f258 <USB_DeactivateEndpoint+0x2c4>)
 800f194:	430a      	orrs	r2, r1
 800f196:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f198:	687a      	ldr	r2, [r7, #4]
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	781b      	ldrb	r3, [r3, #0]
 800f19e:	009b      	lsls	r3, r3, #2
 800f1a0:	18d3      	adds	r3, r2, r3
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f1a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f1a8:	2240      	movs	r2, #64	@ 0x40
 800f1aa:	4013      	ands	r3, r2
 800f1ac:	d011      	beq.n	800f1d2 <USB_DeactivateEndpoint+0x23e>
 800f1ae:	687a      	ldr	r2, [r7, #4]
 800f1b0:	683b      	ldr	r3, [r7, #0]
 800f1b2:	781b      	ldrb	r3, [r3, #0]
 800f1b4:	009b      	lsls	r3, r3, #2
 800f1b6:	18d3      	adds	r3, r2, r3
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	4a23      	ldr	r2, [pc, #140]	@ (800f248 <USB_DeactivateEndpoint+0x2b4>)
 800f1bc:	4013      	ands	r3, r2
 800f1be:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1c0:	687a      	ldr	r2, [r7, #4]
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	781b      	ldrb	r3, [r3, #0]
 800f1c6:	009b      	lsls	r3, r3, #2
 800f1c8:	18d3      	adds	r3, r2, r3
 800f1ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f1cc:	491f      	ldr	r1, [pc, #124]	@ (800f24c <USB_DeactivateEndpoint+0x2b8>)
 800f1ce:	430a      	orrs	r2, r1
 800f1d0:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800f1d2:	687a      	ldr	r2, [r7, #4]
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	781b      	ldrb	r3, [r3, #0]
 800f1d8:	009b      	lsls	r3, r3, #2
 800f1da:	18d3      	adds	r3, r2, r3
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	4a1a      	ldr	r2, [pc, #104]	@ (800f248 <USB_DeactivateEndpoint+0x2b4>)
 800f1e0:	4013      	ands	r3, r2
 800f1e2:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1e4:	687a      	ldr	r2, [r7, #4]
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	781b      	ldrb	r3, [r3, #0]
 800f1ea:	009b      	lsls	r3, r3, #2
 800f1ec:	18d3      	adds	r3, r2, r3
 800f1ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f1f0:	4919      	ldr	r1, [pc, #100]	@ (800f258 <USB_DeactivateEndpoint+0x2c4>)
 800f1f2:	430a      	orrs	r2, r1
 800f1f4:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f1f6:	687a      	ldr	r2, [r7, #4]
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	781b      	ldrb	r3, [r3, #0]
 800f1fc:	009b      	lsls	r3, r3, #2
 800f1fe:	18d3      	adds	r3, r2, r3
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	4a13      	ldr	r2, [pc, #76]	@ (800f250 <USB_DeactivateEndpoint+0x2bc>)
 800f204:	4013      	ands	r3, r2
 800f206:	643b      	str	r3, [r7, #64]	@ 0x40
 800f208:	687a      	ldr	r2, [r7, #4]
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	781b      	ldrb	r3, [r3, #0]
 800f20e:	009b      	lsls	r3, r3, #2
 800f210:	18d3      	adds	r3, r2, r3
 800f212:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f214:	490f      	ldr	r1, [pc, #60]	@ (800f254 <USB_DeactivateEndpoint+0x2c0>)
 800f216:	430a      	orrs	r2, r1
 800f218:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f21a:	687a      	ldr	r2, [r7, #4]
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	781b      	ldrb	r3, [r3, #0]
 800f220:	009b      	lsls	r3, r3, #2
 800f222:	18d3      	adds	r3, r2, r3
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	4a0d      	ldr	r2, [pc, #52]	@ (800f25c <USB_DeactivateEndpoint+0x2c8>)
 800f228:	4013      	ands	r3, r2
 800f22a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f22c:	687a      	ldr	r2, [r7, #4]
 800f22e:	683b      	ldr	r3, [r7, #0]
 800f230:	781b      	ldrb	r3, [r3, #0]
 800f232:	009b      	lsls	r3, r3, #2
 800f234:	18d3      	adds	r3, r2, r3
 800f236:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f238:	4906      	ldr	r1, [pc, #24]	@ (800f254 <USB_DeactivateEndpoint+0x2c0>)
 800f23a:	430a      	orrs	r2, r1
 800f23c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800f23e:	2300      	movs	r3, #0
}
 800f240:	0018      	movs	r0, r3
 800f242:	46bd      	mov	sp, r7
 800f244:	b016      	add	sp, #88	@ 0x58
 800f246:	bd80      	pop	{r7, pc}
 800f248:	07ff8f8f 	.word	0x07ff8f8f
 800f24c:	000080c0 	.word	0x000080c0
 800f250:	07ff8fbf 	.word	0x07ff8fbf
 800f254:	00008080 	.word	0x00008080
 800f258:	0000c080 	.word	0x0000c080
 800f25c:	07ffbf8f 	.word	0x07ffbf8f

0800f260 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800f260:	b590      	push	{r4, r7, lr}
 800f262:	b097      	sub	sp, #92	@ 0x5c
 800f264:	af00      	add	r7, sp, #0
 800f266:	6078      	str	r0, [r7, #4]
 800f268:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	785b      	ldrb	r3, [r3, #1]
 800f26e:	2b01      	cmp	r3, #1
 800f270:	d001      	beq.n	800f276 <USB_EPStartXfer+0x16>
 800f272:	f000 fcbf 	bl	800fbf4 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800f276:	683b      	ldr	r3, [r7, #0]
 800f278:	699a      	ldr	r2, [r3, #24]
 800f27a:	683b      	ldr	r3, [r7, #0]
 800f27c:	691b      	ldr	r3, [r3, #16]
 800f27e:	429a      	cmp	r2, r3
 800f280:	d903      	bls.n	800f28a <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	691b      	ldr	r3, [r3, #16]
 800f286:	657b      	str	r3, [r7, #84]	@ 0x54
 800f288:	e002      	b.n	800f290 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	699b      	ldr	r3, [r3, #24]
 800f28e:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800f290:	683b      	ldr	r3, [r7, #0]
 800f292:	7b1b      	ldrb	r3, [r3, #12]
 800f294:	2b00      	cmp	r3, #0
 800f296:	d12b      	bne.n	800f2f0 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	6959      	ldr	r1, [r3, #20]
 800f29c:	683b      	ldr	r3, [r7, #0]
 800f29e:	88da      	ldrh	r2, [r3, #6]
 800f2a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f2a2:	b29b      	uxth	r3, r3
 800f2a4:	6878      	ldr	r0, [r7, #4]
 800f2a6:	f001 f97f 	bl	80105a8 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f2aa:	683b      	ldr	r3, [r7, #0]
 800f2ac:	781b      	ldrb	r3, [r3, #0]
 800f2ae:	00db      	lsls	r3, r3, #3
 800f2b0:	4ace      	ldr	r2, [pc, #824]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f2b2:	4694      	mov	ip, r2
 800f2b4:	4463      	add	r3, ip
 800f2b6:	681a      	ldr	r2, [r3, #0]
 800f2b8:	683b      	ldr	r3, [r7, #0]
 800f2ba:	781b      	ldrb	r3, [r3, #0]
 800f2bc:	00db      	lsls	r3, r3, #3
 800f2be:	49cb      	ldr	r1, [pc, #812]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f2c0:	468c      	mov	ip, r1
 800f2c2:	4463      	add	r3, ip
 800f2c4:	0412      	lsls	r2, r2, #16
 800f2c6:	0c12      	lsrs	r2, r2, #16
 800f2c8:	601a      	str	r2, [r3, #0]
 800f2ca:	683b      	ldr	r3, [r7, #0]
 800f2cc:	781b      	ldrb	r3, [r3, #0]
 800f2ce:	00db      	lsls	r3, r3, #3
 800f2d0:	4ac6      	ldr	r2, [pc, #792]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f2d2:	4694      	mov	ip, r2
 800f2d4:	4463      	add	r3, ip
 800f2d6:	6819      	ldr	r1, [r3, #0]
 800f2d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f2da:	041a      	lsls	r2, r3, #16
 800f2dc:	683b      	ldr	r3, [r7, #0]
 800f2de:	781b      	ldrb	r3, [r3, #0]
 800f2e0:	00db      	lsls	r3, r3, #3
 800f2e2:	48c2      	ldr	r0, [pc, #776]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f2e4:	4684      	mov	ip, r0
 800f2e6:	4463      	add	r3, ip
 800f2e8:	430a      	orrs	r2, r1
 800f2ea:	601a      	str	r2, [r3, #0]
 800f2ec:	f000 fc67 	bl	800fbbe <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	78db      	ldrb	r3, [r3, #3]
 800f2f4:	2b02      	cmp	r3, #2
 800f2f6:	d000      	beq.n	800f2fa <USB_EPStartXfer+0x9a>
 800f2f8:	e31a      	b.n	800f930 <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800f2fa:	683b      	ldr	r3, [r7, #0]
 800f2fc:	6a1a      	ldr	r2, [r3, #32]
 800f2fe:	683b      	ldr	r3, [r7, #0]
 800f300:	691b      	ldr	r3, [r3, #16]
 800f302:	429a      	cmp	r2, r3
 800f304:	d800      	bhi.n	800f308 <USB_EPStartXfer+0xa8>
 800f306:	e2c7      	b.n	800f898 <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800f308:	687a      	ldr	r2, [r7, #4]
 800f30a:	683b      	ldr	r3, [r7, #0]
 800f30c:	781b      	ldrb	r3, [r3, #0]
 800f30e:	009b      	lsls	r3, r3, #2
 800f310:	18d3      	adds	r3, r2, r3
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	4ab6      	ldr	r2, [pc, #728]	@ (800f5f0 <USB_EPStartXfer+0x390>)
 800f316:	4013      	ands	r3, r2
 800f318:	613b      	str	r3, [r7, #16]
 800f31a:	687a      	ldr	r2, [r7, #4]
 800f31c:	683b      	ldr	r3, [r7, #0]
 800f31e:	781b      	ldrb	r3, [r3, #0]
 800f320:	009b      	lsls	r3, r3, #2
 800f322:	18d3      	adds	r3, r2, r3
 800f324:	693a      	ldr	r2, [r7, #16]
 800f326:	49b3      	ldr	r1, [pc, #716]	@ (800f5f4 <USB_EPStartXfer+0x394>)
 800f328:	430a      	orrs	r2, r1
 800f32a:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800f32c:	683b      	ldr	r3, [r7, #0]
 800f32e:	6a1a      	ldr	r2, [r3, #32]
 800f330:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f332:	1ad2      	subs	r2, r2, r3
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f338:	687a      	ldr	r2, [r7, #4]
 800f33a:	683b      	ldr	r3, [r7, #0]
 800f33c:	781b      	ldrb	r3, [r3, #0]
 800f33e:	009b      	lsls	r3, r3, #2
 800f340:	18d3      	adds	r3, r2, r3
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	2240      	movs	r2, #64	@ 0x40
 800f346:	4013      	ands	r3, r2
 800f348:	d100      	bne.n	800f34c <USB_EPStartXfer+0xec>
 800f34a:	e155      	b.n	800f5f8 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f34c:	683b      	ldr	r3, [r7, #0]
 800f34e:	785b      	ldrb	r3, [r3, #1]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d162      	bne.n	800f41a <USB_EPStartXfer+0x1ba>
 800f354:	683b      	ldr	r3, [r7, #0]
 800f356:	781b      	ldrb	r3, [r3, #0]
 800f358:	00db      	lsls	r3, r3, #3
 800f35a:	4aa4      	ldr	r2, [pc, #656]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f35c:	4694      	mov	ip, r2
 800f35e:	4463      	add	r3, ip
 800f360:	685a      	ldr	r2, [r3, #4]
 800f362:	683b      	ldr	r3, [r7, #0]
 800f364:	781b      	ldrb	r3, [r3, #0]
 800f366:	00db      	lsls	r3, r3, #3
 800f368:	49a0      	ldr	r1, [pc, #640]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f36a:	468c      	mov	ip, r1
 800f36c:	4463      	add	r3, ip
 800f36e:	0192      	lsls	r2, r2, #6
 800f370:	0992      	lsrs	r2, r2, #6
 800f372:	605a      	str	r2, [r3, #4]
 800f374:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f376:	2b3e      	cmp	r3, #62	@ 0x3e
 800f378:	d91e      	bls.n	800f3b8 <USB_EPStartXfer+0x158>
 800f37a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f37c:	095b      	lsrs	r3, r3, #5
 800f37e:	653b      	str	r3, [r7, #80]	@ 0x50
 800f380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f382:	221f      	movs	r2, #31
 800f384:	4013      	ands	r3, r2
 800f386:	d102      	bne.n	800f38e <USB_EPStartXfer+0x12e>
 800f388:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f38a:	3b01      	subs	r3, #1
 800f38c:	653b      	str	r3, [r7, #80]	@ 0x50
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	781b      	ldrb	r3, [r3, #0]
 800f392:	00db      	lsls	r3, r3, #3
 800f394:	4a95      	ldr	r2, [pc, #596]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f396:	4694      	mov	ip, r2
 800f398:	4463      	add	r3, ip
 800f39a:	685a      	ldr	r2, [r3, #4]
 800f39c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f39e:	069b      	lsls	r3, r3, #26
 800f3a0:	431a      	orrs	r2, r3
 800f3a2:	683b      	ldr	r3, [r7, #0]
 800f3a4:	781b      	ldrb	r3, [r3, #0]
 800f3a6:	00db      	lsls	r3, r3, #3
 800f3a8:	4990      	ldr	r1, [pc, #576]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f3aa:	468c      	mov	ip, r1
 800f3ac:	4463      	add	r3, ip
 800f3ae:	2180      	movs	r1, #128	@ 0x80
 800f3b0:	0609      	lsls	r1, r1, #24
 800f3b2:	430a      	orrs	r2, r1
 800f3b4:	605a      	str	r2, [r3, #4]
 800f3b6:	e055      	b.n	800f464 <USB_EPStartXfer+0x204>
 800f3b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d111      	bne.n	800f3e2 <USB_EPStartXfer+0x182>
 800f3be:	683b      	ldr	r3, [r7, #0]
 800f3c0:	781b      	ldrb	r3, [r3, #0]
 800f3c2:	00db      	lsls	r3, r3, #3
 800f3c4:	4a89      	ldr	r2, [pc, #548]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f3c6:	4694      	mov	ip, r2
 800f3c8:	4463      	add	r3, ip
 800f3ca:	685a      	ldr	r2, [r3, #4]
 800f3cc:	683b      	ldr	r3, [r7, #0]
 800f3ce:	781b      	ldrb	r3, [r3, #0]
 800f3d0:	00db      	lsls	r3, r3, #3
 800f3d2:	4986      	ldr	r1, [pc, #536]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f3d4:	468c      	mov	ip, r1
 800f3d6:	4463      	add	r3, ip
 800f3d8:	2180      	movs	r1, #128	@ 0x80
 800f3da:	0609      	lsls	r1, r1, #24
 800f3dc:	430a      	orrs	r2, r1
 800f3de:	605a      	str	r2, [r3, #4]
 800f3e0:	e040      	b.n	800f464 <USB_EPStartXfer+0x204>
 800f3e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3e4:	085b      	lsrs	r3, r3, #1
 800f3e6:	653b      	str	r3, [r7, #80]	@ 0x50
 800f3e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3ea:	2201      	movs	r2, #1
 800f3ec:	4013      	ands	r3, r2
 800f3ee:	d002      	beq.n	800f3f6 <USB_EPStartXfer+0x196>
 800f3f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f3f2:	3301      	adds	r3, #1
 800f3f4:	653b      	str	r3, [r7, #80]	@ 0x50
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	781b      	ldrb	r3, [r3, #0]
 800f3fa:	00db      	lsls	r3, r3, #3
 800f3fc:	4a7b      	ldr	r2, [pc, #492]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f3fe:	4694      	mov	ip, r2
 800f400:	4463      	add	r3, ip
 800f402:	6859      	ldr	r1, [r3, #4]
 800f404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f406:	069a      	lsls	r2, r3, #26
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	781b      	ldrb	r3, [r3, #0]
 800f40c:	00db      	lsls	r3, r3, #3
 800f40e:	4877      	ldr	r0, [pc, #476]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f410:	4684      	mov	ip, r0
 800f412:	4463      	add	r3, ip
 800f414:	430a      	orrs	r2, r1
 800f416:	605a      	str	r2, [r3, #4]
 800f418:	e024      	b.n	800f464 <USB_EPStartXfer+0x204>
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	785b      	ldrb	r3, [r3, #1]
 800f41e:	2b01      	cmp	r3, #1
 800f420:	d120      	bne.n	800f464 <USB_EPStartXfer+0x204>
 800f422:	683b      	ldr	r3, [r7, #0]
 800f424:	781b      	ldrb	r3, [r3, #0]
 800f426:	00db      	lsls	r3, r3, #3
 800f428:	4a70      	ldr	r2, [pc, #448]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f42a:	4694      	mov	ip, r2
 800f42c:	4463      	add	r3, ip
 800f42e:	685a      	ldr	r2, [r3, #4]
 800f430:	683b      	ldr	r3, [r7, #0]
 800f432:	781b      	ldrb	r3, [r3, #0]
 800f434:	00db      	lsls	r3, r3, #3
 800f436:	496d      	ldr	r1, [pc, #436]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f438:	468c      	mov	ip, r1
 800f43a:	4463      	add	r3, ip
 800f43c:	0412      	lsls	r2, r2, #16
 800f43e:	0c12      	lsrs	r2, r2, #16
 800f440:	605a      	str	r2, [r3, #4]
 800f442:	683b      	ldr	r3, [r7, #0]
 800f444:	781b      	ldrb	r3, [r3, #0]
 800f446:	00db      	lsls	r3, r3, #3
 800f448:	4a68      	ldr	r2, [pc, #416]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f44a:	4694      	mov	ip, r2
 800f44c:	4463      	add	r3, ip
 800f44e:	6859      	ldr	r1, [r3, #4]
 800f450:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f452:	041a      	lsls	r2, r3, #16
 800f454:	683b      	ldr	r3, [r7, #0]
 800f456:	781b      	ldrb	r3, [r3, #0]
 800f458:	00db      	lsls	r3, r3, #3
 800f45a:	4864      	ldr	r0, [pc, #400]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f45c:	4684      	mov	ip, r0
 800f45e:	4463      	add	r3, ip
 800f460:	430a      	orrs	r2, r1
 800f462:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800f464:	201a      	movs	r0, #26
 800f466:	183b      	adds	r3, r7, r0
 800f468:	683a      	ldr	r2, [r7, #0]
 800f46a:	8952      	ldrh	r2, [r2, #10]
 800f46c:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f46e:	683b      	ldr	r3, [r7, #0]
 800f470:	6959      	ldr	r1, [r3, #20]
 800f472:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f474:	b29c      	uxth	r4, r3
 800f476:	183b      	adds	r3, r7, r0
 800f478:	881a      	ldrh	r2, [r3, #0]
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	0023      	movs	r3, r4
 800f47e:	f001 f893 	bl	80105a8 <USB_WritePMA>
            ep->xfer_buff += len;
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	695a      	ldr	r2, [r3, #20]
 800f486:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f488:	18d2      	adds	r2, r2, r3
 800f48a:	683b      	ldr	r3, [r7, #0]
 800f48c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f48e:	683b      	ldr	r3, [r7, #0]
 800f490:	6a1a      	ldr	r2, [r3, #32]
 800f492:	683b      	ldr	r3, [r7, #0]
 800f494:	691b      	ldr	r3, [r3, #16]
 800f496:	429a      	cmp	r2, r3
 800f498:	d906      	bls.n	800f4a8 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 800f49a:	683b      	ldr	r3, [r7, #0]
 800f49c:	6a1a      	ldr	r2, [r3, #32]
 800f49e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4a0:	1ad2      	subs	r2, r2, r3
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	621a      	str	r2, [r3, #32]
 800f4a6:	e005      	b.n	800f4b4 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 800f4a8:	683b      	ldr	r3, [r7, #0]
 800f4aa:	6a1b      	ldr	r3, [r3, #32]
 800f4ac:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800f4ae:	683b      	ldr	r3, [r7, #0]
 800f4b0:	2200      	movs	r2, #0
 800f4b2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f4b4:	683b      	ldr	r3, [r7, #0]
 800f4b6:	785b      	ldrb	r3, [r3, #1]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d162      	bne.n	800f582 <USB_EPStartXfer+0x322>
 800f4bc:	683b      	ldr	r3, [r7, #0]
 800f4be:	781b      	ldrb	r3, [r3, #0]
 800f4c0:	00db      	lsls	r3, r3, #3
 800f4c2:	4a4a      	ldr	r2, [pc, #296]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f4c4:	4694      	mov	ip, r2
 800f4c6:	4463      	add	r3, ip
 800f4c8:	681a      	ldr	r2, [r3, #0]
 800f4ca:	683b      	ldr	r3, [r7, #0]
 800f4cc:	781b      	ldrb	r3, [r3, #0]
 800f4ce:	00db      	lsls	r3, r3, #3
 800f4d0:	4946      	ldr	r1, [pc, #280]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f4d2:	468c      	mov	ip, r1
 800f4d4:	4463      	add	r3, ip
 800f4d6:	0192      	lsls	r2, r2, #6
 800f4d8:	0992      	lsrs	r2, r2, #6
 800f4da:	601a      	str	r2, [r3, #0]
 800f4dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4de:	2b3e      	cmp	r3, #62	@ 0x3e
 800f4e0:	d91e      	bls.n	800f520 <USB_EPStartXfer+0x2c0>
 800f4e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4e4:	095b      	lsrs	r3, r3, #5
 800f4e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f4e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4ea:	221f      	movs	r2, #31
 800f4ec:	4013      	ands	r3, r2
 800f4ee:	d102      	bne.n	800f4f6 <USB_EPStartXfer+0x296>
 800f4f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f4f2:	3b01      	subs	r3, #1
 800f4f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f4f6:	683b      	ldr	r3, [r7, #0]
 800f4f8:	781b      	ldrb	r3, [r3, #0]
 800f4fa:	00db      	lsls	r3, r3, #3
 800f4fc:	4a3b      	ldr	r2, [pc, #236]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f4fe:	4694      	mov	ip, r2
 800f500:	4463      	add	r3, ip
 800f502:	681a      	ldr	r2, [r3, #0]
 800f504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f506:	069b      	lsls	r3, r3, #26
 800f508:	431a      	orrs	r2, r3
 800f50a:	683b      	ldr	r3, [r7, #0]
 800f50c:	781b      	ldrb	r3, [r3, #0]
 800f50e:	00db      	lsls	r3, r3, #3
 800f510:	4936      	ldr	r1, [pc, #216]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f512:	468c      	mov	ip, r1
 800f514:	4463      	add	r3, ip
 800f516:	2180      	movs	r1, #128	@ 0x80
 800f518:	0609      	lsls	r1, r1, #24
 800f51a:	430a      	orrs	r2, r1
 800f51c:	601a      	str	r2, [r3, #0]
 800f51e:	e055      	b.n	800f5cc <USB_EPStartXfer+0x36c>
 800f520:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f522:	2b00      	cmp	r3, #0
 800f524:	d111      	bne.n	800f54a <USB_EPStartXfer+0x2ea>
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	781b      	ldrb	r3, [r3, #0]
 800f52a:	00db      	lsls	r3, r3, #3
 800f52c:	4a2f      	ldr	r2, [pc, #188]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f52e:	4694      	mov	ip, r2
 800f530:	4463      	add	r3, ip
 800f532:	681a      	ldr	r2, [r3, #0]
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	781b      	ldrb	r3, [r3, #0]
 800f538:	00db      	lsls	r3, r3, #3
 800f53a:	492c      	ldr	r1, [pc, #176]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f53c:	468c      	mov	ip, r1
 800f53e:	4463      	add	r3, ip
 800f540:	2180      	movs	r1, #128	@ 0x80
 800f542:	0609      	lsls	r1, r1, #24
 800f544:	430a      	orrs	r2, r1
 800f546:	601a      	str	r2, [r3, #0]
 800f548:	e040      	b.n	800f5cc <USB_EPStartXfer+0x36c>
 800f54a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f54c:	085b      	lsrs	r3, r3, #1
 800f54e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f550:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f552:	2201      	movs	r2, #1
 800f554:	4013      	ands	r3, r2
 800f556:	d002      	beq.n	800f55e <USB_EPStartXfer+0x2fe>
 800f558:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f55a:	3301      	adds	r3, #1
 800f55c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f55e:	683b      	ldr	r3, [r7, #0]
 800f560:	781b      	ldrb	r3, [r3, #0]
 800f562:	00db      	lsls	r3, r3, #3
 800f564:	4a21      	ldr	r2, [pc, #132]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f566:	4694      	mov	ip, r2
 800f568:	4463      	add	r3, ip
 800f56a:	6819      	ldr	r1, [r3, #0]
 800f56c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f56e:	069a      	lsls	r2, r3, #26
 800f570:	683b      	ldr	r3, [r7, #0]
 800f572:	781b      	ldrb	r3, [r3, #0]
 800f574:	00db      	lsls	r3, r3, #3
 800f576:	481d      	ldr	r0, [pc, #116]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f578:	4684      	mov	ip, r0
 800f57a:	4463      	add	r3, ip
 800f57c:	430a      	orrs	r2, r1
 800f57e:	601a      	str	r2, [r3, #0]
 800f580:	e024      	b.n	800f5cc <USB_EPStartXfer+0x36c>
 800f582:	683b      	ldr	r3, [r7, #0]
 800f584:	785b      	ldrb	r3, [r3, #1]
 800f586:	2b01      	cmp	r3, #1
 800f588:	d120      	bne.n	800f5cc <USB_EPStartXfer+0x36c>
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	781b      	ldrb	r3, [r3, #0]
 800f58e:	00db      	lsls	r3, r3, #3
 800f590:	4a16      	ldr	r2, [pc, #88]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f592:	4694      	mov	ip, r2
 800f594:	4463      	add	r3, ip
 800f596:	681a      	ldr	r2, [r3, #0]
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	781b      	ldrb	r3, [r3, #0]
 800f59c:	00db      	lsls	r3, r3, #3
 800f59e:	4913      	ldr	r1, [pc, #76]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f5a0:	468c      	mov	ip, r1
 800f5a2:	4463      	add	r3, ip
 800f5a4:	0412      	lsls	r2, r2, #16
 800f5a6:	0c12      	lsrs	r2, r2, #16
 800f5a8:	601a      	str	r2, [r3, #0]
 800f5aa:	683b      	ldr	r3, [r7, #0]
 800f5ac:	781b      	ldrb	r3, [r3, #0]
 800f5ae:	00db      	lsls	r3, r3, #3
 800f5b0:	4a0e      	ldr	r2, [pc, #56]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f5b2:	4694      	mov	ip, r2
 800f5b4:	4463      	add	r3, ip
 800f5b6:	6819      	ldr	r1, [r3, #0]
 800f5b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f5ba:	041a      	lsls	r2, r3, #16
 800f5bc:	683b      	ldr	r3, [r7, #0]
 800f5be:	781b      	ldrb	r3, [r3, #0]
 800f5c0:	00db      	lsls	r3, r3, #3
 800f5c2:	480a      	ldr	r0, [pc, #40]	@ (800f5ec <USB_EPStartXfer+0x38c>)
 800f5c4:	4684      	mov	ip, r0
 800f5c6:	4463      	add	r3, ip
 800f5c8:	430a      	orrs	r2, r1
 800f5ca:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f5cc:	201a      	movs	r0, #26
 800f5ce:	183b      	adds	r3, r7, r0
 800f5d0:	683a      	ldr	r2, [r7, #0]
 800f5d2:	8912      	ldrh	r2, [r2, #8]
 800f5d4:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	6959      	ldr	r1, [r3, #20]
 800f5da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f5dc:	b29c      	uxth	r4, r3
 800f5de:	183b      	adds	r3, r7, r0
 800f5e0:	881a      	ldrh	r2, [r3, #0]
 800f5e2:	6878      	ldr	r0, [r7, #4]
 800f5e4:	0023      	movs	r3, r4
 800f5e6:	f000 ffdf 	bl	80105a8 <USB_WritePMA>
 800f5ea:	e2e8      	b.n	800fbbe <USB_EPStartXfer+0x95e>
 800f5ec:	40009800 	.word	0x40009800
 800f5f0:	07ff8f8f 	.word	0x07ff8f8f
 800f5f4:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f5f8:	683b      	ldr	r3, [r7, #0]
 800f5fa:	785b      	ldrb	r3, [r3, #1]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d162      	bne.n	800f6c6 <USB_EPStartXfer+0x466>
 800f600:	683b      	ldr	r3, [r7, #0]
 800f602:	781b      	ldrb	r3, [r3, #0]
 800f604:	00db      	lsls	r3, r3, #3
 800f606:	4ac7      	ldr	r2, [pc, #796]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f608:	4694      	mov	ip, r2
 800f60a:	4463      	add	r3, ip
 800f60c:	681a      	ldr	r2, [r3, #0]
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	781b      	ldrb	r3, [r3, #0]
 800f612:	00db      	lsls	r3, r3, #3
 800f614:	49c3      	ldr	r1, [pc, #780]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f616:	468c      	mov	ip, r1
 800f618:	4463      	add	r3, ip
 800f61a:	0192      	lsls	r2, r2, #6
 800f61c:	0992      	lsrs	r2, r2, #6
 800f61e:	601a      	str	r2, [r3, #0]
 800f620:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f622:	2b3e      	cmp	r3, #62	@ 0x3e
 800f624:	d91e      	bls.n	800f664 <USB_EPStartXfer+0x404>
 800f626:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f628:	095b      	lsrs	r3, r3, #5
 800f62a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f62c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f62e:	221f      	movs	r2, #31
 800f630:	4013      	ands	r3, r2
 800f632:	d102      	bne.n	800f63a <USB_EPStartXfer+0x3da>
 800f634:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f636:	3b01      	subs	r3, #1
 800f638:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f63a:	683b      	ldr	r3, [r7, #0]
 800f63c:	781b      	ldrb	r3, [r3, #0]
 800f63e:	00db      	lsls	r3, r3, #3
 800f640:	4ab8      	ldr	r2, [pc, #736]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f642:	4694      	mov	ip, r2
 800f644:	4463      	add	r3, ip
 800f646:	681a      	ldr	r2, [r3, #0]
 800f648:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f64a:	069b      	lsls	r3, r3, #26
 800f64c:	431a      	orrs	r2, r3
 800f64e:	683b      	ldr	r3, [r7, #0]
 800f650:	781b      	ldrb	r3, [r3, #0]
 800f652:	00db      	lsls	r3, r3, #3
 800f654:	49b3      	ldr	r1, [pc, #716]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f656:	468c      	mov	ip, r1
 800f658:	4463      	add	r3, ip
 800f65a:	2180      	movs	r1, #128	@ 0x80
 800f65c:	0609      	lsls	r1, r1, #24
 800f65e:	430a      	orrs	r2, r1
 800f660:	601a      	str	r2, [r3, #0]
 800f662:	e055      	b.n	800f710 <USB_EPStartXfer+0x4b0>
 800f664:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f666:	2b00      	cmp	r3, #0
 800f668:	d111      	bne.n	800f68e <USB_EPStartXfer+0x42e>
 800f66a:	683b      	ldr	r3, [r7, #0]
 800f66c:	781b      	ldrb	r3, [r3, #0]
 800f66e:	00db      	lsls	r3, r3, #3
 800f670:	4aac      	ldr	r2, [pc, #688]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f672:	4694      	mov	ip, r2
 800f674:	4463      	add	r3, ip
 800f676:	681a      	ldr	r2, [r3, #0]
 800f678:	683b      	ldr	r3, [r7, #0]
 800f67a:	781b      	ldrb	r3, [r3, #0]
 800f67c:	00db      	lsls	r3, r3, #3
 800f67e:	49a9      	ldr	r1, [pc, #676]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f680:	468c      	mov	ip, r1
 800f682:	4463      	add	r3, ip
 800f684:	2180      	movs	r1, #128	@ 0x80
 800f686:	0609      	lsls	r1, r1, #24
 800f688:	430a      	orrs	r2, r1
 800f68a:	601a      	str	r2, [r3, #0]
 800f68c:	e040      	b.n	800f710 <USB_EPStartXfer+0x4b0>
 800f68e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f690:	085b      	lsrs	r3, r3, #1
 800f692:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f694:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f696:	2201      	movs	r2, #1
 800f698:	4013      	ands	r3, r2
 800f69a:	d002      	beq.n	800f6a2 <USB_EPStartXfer+0x442>
 800f69c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f69e:	3301      	adds	r3, #1
 800f6a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6a2:	683b      	ldr	r3, [r7, #0]
 800f6a4:	781b      	ldrb	r3, [r3, #0]
 800f6a6:	00db      	lsls	r3, r3, #3
 800f6a8:	4a9e      	ldr	r2, [pc, #632]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f6aa:	4694      	mov	ip, r2
 800f6ac:	4463      	add	r3, ip
 800f6ae:	6819      	ldr	r1, [r3, #0]
 800f6b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f6b2:	069a      	lsls	r2, r3, #26
 800f6b4:	683b      	ldr	r3, [r7, #0]
 800f6b6:	781b      	ldrb	r3, [r3, #0]
 800f6b8:	00db      	lsls	r3, r3, #3
 800f6ba:	489a      	ldr	r0, [pc, #616]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f6bc:	4684      	mov	ip, r0
 800f6be:	4463      	add	r3, ip
 800f6c0:	430a      	orrs	r2, r1
 800f6c2:	601a      	str	r2, [r3, #0]
 800f6c4:	e024      	b.n	800f710 <USB_EPStartXfer+0x4b0>
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	785b      	ldrb	r3, [r3, #1]
 800f6ca:	2b01      	cmp	r3, #1
 800f6cc:	d120      	bne.n	800f710 <USB_EPStartXfer+0x4b0>
 800f6ce:	683b      	ldr	r3, [r7, #0]
 800f6d0:	781b      	ldrb	r3, [r3, #0]
 800f6d2:	00db      	lsls	r3, r3, #3
 800f6d4:	4a93      	ldr	r2, [pc, #588]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f6d6:	4694      	mov	ip, r2
 800f6d8:	4463      	add	r3, ip
 800f6da:	681a      	ldr	r2, [r3, #0]
 800f6dc:	683b      	ldr	r3, [r7, #0]
 800f6de:	781b      	ldrb	r3, [r3, #0]
 800f6e0:	00db      	lsls	r3, r3, #3
 800f6e2:	4990      	ldr	r1, [pc, #576]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f6e4:	468c      	mov	ip, r1
 800f6e6:	4463      	add	r3, ip
 800f6e8:	0412      	lsls	r2, r2, #16
 800f6ea:	0c12      	lsrs	r2, r2, #16
 800f6ec:	601a      	str	r2, [r3, #0]
 800f6ee:	683b      	ldr	r3, [r7, #0]
 800f6f0:	781b      	ldrb	r3, [r3, #0]
 800f6f2:	00db      	lsls	r3, r3, #3
 800f6f4:	4a8b      	ldr	r2, [pc, #556]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f6f6:	4694      	mov	ip, r2
 800f6f8:	4463      	add	r3, ip
 800f6fa:	6819      	ldr	r1, [r3, #0]
 800f6fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f6fe:	041a      	lsls	r2, r3, #16
 800f700:	683b      	ldr	r3, [r7, #0]
 800f702:	781b      	ldrb	r3, [r3, #0]
 800f704:	00db      	lsls	r3, r3, #3
 800f706:	4887      	ldr	r0, [pc, #540]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f708:	4684      	mov	ip, r0
 800f70a:	4463      	add	r3, ip
 800f70c:	430a      	orrs	r2, r1
 800f70e:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f710:	201a      	movs	r0, #26
 800f712:	183b      	adds	r3, r7, r0
 800f714:	683a      	ldr	r2, [r7, #0]
 800f716:	8912      	ldrh	r2, [r2, #8]
 800f718:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f71a:	683b      	ldr	r3, [r7, #0]
 800f71c:	6959      	ldr	r1, [r3, #20]
 800f71e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f720:	b29c      	uxth	r4, r3
 800f722:	183b      	adds	r3, r7, r0
 800f724:	881a      	ldrh	r2, [r3, #0]
 800f726:	6878      	ldr	r0, [r7, #4]
 800f728:	0023      	movs	r3, r4
 800f72a:	f000 ff3d 	bl	80105a8 <USB_WritePMA>
            ep->xfer_buff += len;
 800f72e:	683b      	ldr	r3, [r7, #0]
 800f730:	695a      	ldr	r2, [r3, #20]
 800f732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f734:	18d2      	adds	r2, r2, r3
 800f736:	683b      	ldr	r3, [r7, #0]
 800f738:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	6a1a      	ldr	r2, [r3, #32]
 800f73e:	683b      	ldr	r3, [r7, #0]
 800f740:	691b      	ldr	r3, [r3, #16]
 800f742:	429a      	cmp	r2, r3
 800f744:	d906      	bls.n	800f754 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800f746:	683b      	ldr	r3, [r7, #0]
 800f748:	6a1a      	ldr	r2, [r3, #32]
 800f74a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f74c:	1ad2      	subs	r2, r2, r3
 800f74e:	683b      	ldr	r3, [r7, #0]
 800f750:	621a      	str	r2, [r3, #32]
 800f752:	e005      	b.n	800f760 <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	6a1b      	ldr	r3, [r3, #32]
 800f758:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800f75a:	683b      	ldr	r3, [r7, #0]
 800f75c:	2200      	movs	r2, #0
 800f75e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f760:	683b      	ldr	r3, [r7, #0]
 800f762:	785b      	ldrb	r3, [r3, #1]
 800f764:	2b00      	cmp	r3, #0
 800f766:	d162      	bne.n	800f82e <USB_EPStartXfer+0x5ce>
 800f768:	683b      	ldr	r3, [r7, #0]
 800f76a:	781b      	ldrb	r3, [r3, #0]
 800f76c:	00db      	lsls	r3, r3, #3
 800f76e:	4a6d      	ldr	r2, [pc, #436]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f770:	4694      	mov	ip, r2
 800f772:	4463      	add	r3, ip
 800f774:	685a      	ldr	r2, [r3, #4]
 800f776:	683b      	ldr	r3, [r7, #0]
 800f778:	781b      	ldrb	r3, [r3, #0]
 800f77a:	00db      	lsls	r3, r3, #3
 800f77c:	4969      	ldr	r1, [pc, #420]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f77e:	468c      	mov	ip, r1
 800f780:	4463      	add	r3, ip
 800f782:	0192      	lsls	r2, r2, #6
 800f784:	0992      	lsrs	r2, r2, #6
 800f786:	605a      	str	r2, [r3, #4]
 800f788:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f78a:	2b3e      	cmp	r3, #62	@ 0x3e
 800f78c:	d91e      	bls.n	800f7cc <USB_EPStartXfer+0x56c>
 800f78e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f790:	095b      	lsrs	r3, r3, #5
 800f792:	647b      	str	r3, [r7, #68]	@ 0x44
 800f794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f796:	221f      	movs	r2, #31
 800f798:	4013      	ands	r3, r2
 800f79a:	d102      	bne.n	800f7a2 <USB_EPStartXfer+0x542>
 800f79c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f79e:	3b01      	subs	r3, #1
 800f7a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800f7a2:	683b      	ldr	r3, [r7, #0]
 800f7a4:	781b      	ldrb	r3, [r3, #0]
 800f7a6:	00db      	lsls	r3, r3, #3
 800f7a8:	4a5e      	ldr	r2, [pc, #376]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f7aa:	4694      	mov	ip, r2
 800f7ac:	4463      	add	r3, ip
 800f7ae:	685a      	ldr	r2, [r3, #4]
 800f7b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f7b2:	069b      	lsls	r3, r3, #26
 800f7b4:	431a      	orrs	r2, r3
 800f7b6:	683b      	ldr	r3, [r7, #0]
 800f7b8:	781b      	ldrb	r3, [r3, #0]
 800f7ba:	00db      	lsls	r3, r3, #3
 800f7bc:	4959      	ldr	r1, [pc, #356]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f7be:	468c      	mov	ip, r1
 800f7c0:	4463      	add	r3, ip
 800f7c2:	2180      	movs	r1, #128	@ 0x80
 800f7c4:	0609      	lsls	r1, r1, #24
 800f7c6:	430a      	orrs	r2, r1
 800f7c8:	605a      	str	r2, [r3, #4]
 800f7ca:	e055      	b.n	800f878 <USB_EPStartXfer+0x618>
 800f7cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d111      	bne.n	800f7f6 <USB_EPStartXfer+0x596>
 800f7d2:	683b      	ldr	r3, [r7, #0]
 800f7d4:	781b      	ldrb	r3, [r3, #0]
 800f7d6:	00db      	lsls	r3, r3, #3
 800f7d8:	4a52      	ldr	r2, [pc, #328]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f7da:	4694      	mov	ip, r2
 800f7dc:	4463      	add	r3, ip
 800f7de:	685a      	ldr	r2, [r3, #4]
 800f7e0:	683b      	ldr	r3, [r7, #0]
 800f7e2:	781b      	ldrb	r3, [r3, #0]
 800f7e4:	00db      	lsls	r3, r3, #3
 800f7e6:	494f      	ldr	r1, [pc, #316]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f7e8:	468c      	mov	ip, r1
 800f7ea:	4463      	add	r3, ip
 800f7ec:	2180      	movs	r1, #128	@ 0x80
 800f7ee:	0609      	lsls	r1, r1, #24
 800f7f0:	430a      	orrs	r2, r1
 800f7f2:	605a      	str	r2, [r3, #4]
 800f7f4:	e040      	b.n	800f878 <USB_EPStartXfer+0x618>
 800f7f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f7f8:	085b      	lsrs	r3, r3, #1
 800f7fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800f7fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f7fe:	2201      	movs	r2, #1
 800f800:	4013      	ands	r3, r2
 800f802:	d002      	beq.n	800f80a <USB_EPStartXfer+0x5aa>
 800f804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f806:	3301      	adds	r3, #1
 800f808:	647b      	str	r3, [r7, #68]	@ 0x44
 800f80a:	683b      	ldr	r3, [r7, #0]
 800f80c:	781b      	ldrb	r3, [r3, #0]
 800f80e:	00db      	lsls	r3, r3, #3
 800f810:	4a44      	ldr	r2, [pc, #272]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f812:	4694      	mov	ip, r2
 800f814:	4463      	add	r3, ip
 800f816:	6859      	ldr	r1, [r3, #4]
 800f818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f81a:	069a      	lsls	r2, r3, #26
 800f81c:	683b      	ldr	r3, [r7, #0]
 800f81e:	781b      	ldrb	r3, [r3, #0]
 800f820:	00db      	lsls	r3, r3, #3
 800f822:	4840      	ldr	r0, [pc, #256]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f824:	4684      	mov	ip, r0
 800f826:	4463      	add	r3, ip
 800f828:	430a      	orrs	r2, r1
 800f82a:	605a      	str	r2, [r3, #4]
 800f82c:	e024      	b.n	800f878 <USB_EPStartXfer+0x618>
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	785b      	ldrb	r3, [r3, #1]
 800f832:	2b01      	cmp	r3, #1
 800f834:	d120      	bne.n	800f878 <USB_EPStartXfer+0x618>
 800f836:	683b      	ldr	r3, [r7, #0]
 800f838:	781b      	ldrb	r3, [r3, #0]
 800f83a:	00db      	lsls	r3, r3, #3
 800f83c:	4a39      	ldr	r2, [pc, #228]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f83e:	4694      	mov	ip, r2
 800f840:	4463      	add	r3, ip
 800f842:	685a      	ldr	r2, [r3, #4]
 800f844:	683b      	ldr	r3, [r7, #0]
 800f846:	781b      	ldrb	r3, [r3, #0]
 800f848:	00db      	lsls	r3, r3, #3
 800f84a:	4936      	ldr	r1, [pc, #216]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f84c:	468c      	mov	ip, r1
 800f84e:	4463      	add	r3, ip
 800f850:	0412      	lsls	r2, r2, #16
 800f852:	0c12      	lsrs	r2, r2, #16
 800f854:	605a      	str	r2, [r3, #4]
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	781b      	ldrb	r3, [r3, #0]
 800f85a:	00db      	lsls	r3, r3, #3
 800f85c:	4a31      	ldr	r2, [pc, #196]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f85e:	4694      	mov	ip, r2
 800f860:	4463      	add	r3, ip
 800f862:	6859      	ldr	r1, [r3, #4]
 800f864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f866:	041a      	lsls	r2, r3, #16
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	781b      	ldrb	r3, [r3, #0]
 800f86c:	00db      	lsls	r3, r3, #3
 800f86e:	482d      	ldr	r0, [pc, #180]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f870:	4684      	mov	ip, r0
 800f872:	4463      	add	r3, ip
 800f874:	430a      	orrs	r2, r1
 800f876:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800f878:	201a      	movs	r0, #26
 800f87a:	183b      	adds	r3, r7, r0
 800f87c:	683a      	ldr	r2, [r7, #0]
 800f87e:	8952      	ldrh	r2, [r2, #10]
 800f880:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f882:	683b      	ldr	r3, [r7, #0]
 800f884:	6959      	ldr	r1, [r3, #20]
 800f886:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f888:	b29c      	uxth	r4, r3
 800f88a:	183b      	adds	r3, r7, r0
 800f88c:	881a      	ldrh	r2, [r3, #0]
 800f88e:	6878      	ldr	r0, [r7, #4]
 800f890:	0023      	movs	r3, r4
 800f892:	f000 fe89 	bl	80105a8 <USB_WritePMA>
 800f896:	e192      	b.n	800fbbe <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	6a1b      	ldr	r3, [r3, #32]
 800f89c:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800f89e:	687a      	ldr	r2, [r7, #4]
 800f8a0:	683b      	ldr	r3, [r7, #0]
 800f8a2:	781b      	ldrb	r3, [r3, #0]
 800f8a4:	009b      	lsls	r3, r3, #2
 800f8a6:	18d3      	adds	r3, r2, r3
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	4a1f      	ldr	r2, [pc, #124]	@ (800f928 <USB_EPStartXfer+0x6c8>)
 800f8ac:	4013      	ands	r3, r2
 800f8ae:	617b      	str	r3, [r7, #20]
 800f8b0:	687a      	ldr	r2, [r7, #4]
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	781b      	ldrb	r3, [r3, #0]
 800f8b6:	009b      	lsls	r3, r3, #2
 800f8b8:	18d3      	adds	r3, r2, r3
 800f8ba:	697a      	ldr	r2, [r7, #20]
 800f8bc:	491b      	ldr	r1, [pc, #108]	@ (800f92c <USB_EPStartXfer+0x6cc>)
 800f8be:	430a      	orrs	r2, r1
 800f8c0:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f8c2:	683b      	ldr	r3, [r7, #0]
 800f8c4:	781b      	ldrb	r3, [r3, #0]
 800f8c6:	00db      	lsls	r3, r3, #3
 800f8c8:	4a16      	ldr	r2, [pc, #88]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f8ca:	4694      	mov	ip, r2
 800f8cc:	4463      	add	r3, ip
 800f8ce:	681a      	ldr	r2, [r3, #0]
 800f8d0:	683b      	ldr	r3, [r7, #0]
 800f8d2:	781b      	ldrb	r3, [r3, #0]
 800f8d4:	00db      	lsls	r3, r3, #3
 800f8d6:	4913      	ldr	r1, [pc, #76]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f8d8:	468c      	mov	ip, r1
 800f8da:	4463      	add	r3, ip
 800f8dc:	0412      	lsls	r2, r2, #16
 800f8de:	0c12      	lsrs	r2, r2, #16
 800f8e0:	601a      	str	r2, [r3, #0]
 800f8e2:	683b      	ldr	r3, [r7, #0]
 800f8e4:	781b      	ldrb	r3, [r3, #0]
 800f8e6:	00db      	lsls	r3, r3, #3
 800f8e8:	4a0e      	ldr	r2, [pc, #56]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f8ea:	4694      	mov	ip, r2
 800f8ec:	4463      	add	r3, ip
 800f8ee:	6819      	ldr	r1, [r3, #0]
 800f8f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f8f2:	041a      	lsls	r2, r3, #16
 800f8f4:	683b      	ldr	r3, [r7, #0]
 800f8f6:	781b      	ldrb	r3, [r3, #0]
 800f8f8:	00db      	lsls	r3, r3, #3
 800f8fa:	480a      	ldr	r0, [pc, #40]	@ (800f924 <USB_EPStartXfer+0x6c4>)
 800f8fc:	4684      	mov	ip, r0
 800f8fe:	4463      	add	r3, ip
 800f900:	430a      	orrs	r2, r1
 800f902:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f904:	201a      	movs	r0, #26
 800f906:	183b      	adds	r3, r7, r0
 800f908:	683a      	ldr	r2, [r7, #0]
 800f90a:	8912      	ldrh	r2, [r2, #8]
 800f90c:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f90e:	683b      	ldr	r3, [r7, #0]
 800f910:	6959      	ldr	r1, [r3, #20]
 800f912:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f914:	b29c      	uxth	r4, r3
 800f916:	183b      	adds	r3, r7, r0
 800f918:	881a      	ldrh	r2, [r3, #0]
 800f91a:	6878      	ldr	r0, [r7, #4]
 800f91c:	0023      	movs	r3, r4
 800f91e:	f000 fe43 	bl	80105a8 <USB_WritePMA>
 800f922:	e14c      	b.n	800fbbe <USB_EPStartXfer+0x95e>
 800f924:	40009800 	.word	0x40009800
 800f928:	07ff8e8f 	.word	0x07ff8e8f
 800f92c:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	6a1a      	ldr	r2, [r3, #32]
 800f934:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f936:	1ad2      	subs	r2, r2, r3
 800f938:	683b      	ldr	r3, [r7, #0]
 800f93a:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f93c:	687a      	ldr	r2, [r7, #4]
 800f93e:	683b      	ldr	r3, [r7, #0]
 800f940:	781b      	ldrb	r3, [r3, #0]
 800f942:	009b      	lsls	r3, r3, #2
 800f944:	18d3      	adds	r3, r2, r3
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	2240      	movs	r2, #64	@ 0x40
 800f94a:	4013      	ands	r3, r2
 800f94c:	d100      	bne.n	800f950 <USB_EPStartXfer+0x6f0>
 800f94e:	e09b      	b.n	800fa88 <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f950:	683b      	ldr	r3, [r7, #0]
 800f952:	785b      	ldrb	r3, [r3, #1]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d162      	bne.n	800fa1e <USB_EPStartXfer+0x7be>
 800f958:	683b      	ldr	r3, [r7, #0]
 800f95a:	781b      	ldrb	r3, [r3, #0]
 800f95c:	00db      	lsls	r3, r3, #3
 800f95e:	4ad6      	ldr	r2, [pc, #856]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800f960:	4694      	mov	ip, r2
 800f962:	4463      	add	r3, ip
 800f964:	685a      	ldr	r2, [r3, #4]
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	781b      	ldrb	r3, [r3, #0]
 800f96a:	00db      	lsls	r3, r3, #3
 800f96c:	49d2      	ldr	r1, [pc, #840]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800f96e:	468c      	mov	ip, r1
 800f970:	4463      	add	r3, ip
 800f972:	0192      	lsls	r2, r2, #6
 800f974:	0992      	lsrs	r2, r2, #6
 800f976:	605a      	str	r2, [r3, #4]
 800f978:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f97a:	2b3e      	cmp	r3, #62	@ 0x3e
 800f97c:	d91e      	bls.n	800f9bc <USB_EPStartXfer+0x75c>
 800f97e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f980:	095b      	lsrs	r3, r3, #5
 800f982:	643b      	str	r3, [r7, #64]	@ 0x40
 800f984:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f986:	221f      	movs	r2, #31
 800f988:	4013      	ands	r3, r2
 800f98a:	d102      	bne.n	800f992 <USB_EPStartXfer+0x732>
 800f98c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f98e:	3b01      	subs	r3, #1
 800f990:	643b      	str	r3, [r7, #64]	@ 0x40
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	781b      	ldrb	r3, [r3, #0]
 800f996:	00db      	lsls	r3, r3, #3
 800f998:	4ac7      	ldr	r2, [pc, #796]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800f99a:	4694      	mov	ip, r2
 800f99c:	4463      	add	r3, ip
 800f99e:	685a      	ldr	r2, [r3, #4]
 800f9a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f9a2:	069b      	lsls	r3, r3, #26
 800f9a4:	431a      	orrs	r2, r3
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	781b      	ldrb	r3, [r3, #0]
 800f9aa:	00db      	lsls	r3, r3, #3
 800f9ac:	49c2      	ldr	r1, [pc, #776]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800f9ae:	468c      	mov	ip, r1
 800f9b0:	4463      	add	r3, ip
 800f9b2:	2180      	movs	r1, #128	@ 0x80
 800f9b4:	0609      	lsls	r1, r1, #24
 800f9b6:	430a      	orrs	r2, r1
 800f9b8:	605a      	str	r2, [r3, #4]
 800f9ba:	e055      	b.n	800fa68 <USB_EPStartXfer+0x808>
 800f9bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d111      	bne.n	800f9e6 <USB_EPStartXfer+0x786>
 800f9c2:	683b      	ldr	r3, [r7, #0]
 800f9c4:	781b      	ldrb	r3, [r3, #0]
 800f9c6:	00db      	lsls	r3, r3, #3
 800f9c8:	4abb      	ldr	r2, [pc, #748]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800f9ca:	4694      	mov	ip, r2
 800f9cc:	4463      	add	r3, ip
 800f9ce:	685a      	ldr	r2, [r3, #4]
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	781b      	ldrb	r3, [r3, #0]
 800f9d4:	00db      	lsls	r3, r3, #3
 800f9d6:	49b8      	ldr	r1, [pc, #736]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800f9d8:	468c      	mov	ip, r1
 800f9da:	4463      	add	r3, ip
 800f9dc:	2180      	movs	r1, #128	@ 0x80
 800f9de:	0609      	lsls	r1, r1, #24
 800f9e0:	430a      	orrs	r2, r1
 800f9e2:	605a      	str	r2, [r3, #4]
 800f9e4:	e040      	b.n	800fa68 <USB_EPStartXfer+0x808>
 800f9e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f9e8:	085b      	lsrs	r3, r3, #1
 800f9ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800f9ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f9ee:	2201      	movs	r2, #1
 800f9f0:	4013      	ands	r3, r2
 800f9f2:	d002      	beq.n	800f9fa <USB_EPStartXfer+0x79a>
 800f9f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f9f6:	3301      	adds	r3, #1
 800f9f8:	643b      	str	r3, [r7, #64]	@ 0x40
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	781b      	ldrb	r3, [r3, #0]
 800f9fe:	00db      	lsls	r3, r3, #3
 800fa00:	4aad      	ldr	r2, [pc, #692]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fa02:	4694      	mov	ip, r2
 800fa04:	4463      	add	r3, ip
 800fa06:	6859      	ldr	r1, [r3, #4]
 800fa08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fa0a:	069a      	lsls	r2, r3, #26
 800fa0c:	683b      	ldr	r3, [r7, #0]
 800fa0e:	781b      	ldrb	r3, [r3, #0]
 800fa10:	00db      	lsls	r3, r3, #3
 800fa12:	48a9      	ldr	r0, [pc, #676]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fa14:	4684      	mov	ip, r0
 800fa16:	4463      	add	r3, ip
 800fa18:	430a      	orrs	r2, r1
 800fa1a:	605a      	str	r2, [r3, #4]
 800fa1c:	e024      	b.n	800fa68 <USB_EPStartXfer+0x808>
 800fa1e:	683b      	ldr	r3, [r7, #0]
 800fa20:	785b      	ldrb	r3, [r3, #1]
 800fa22:	2b01      	cmp	r3, #1
 800fa24:	d120      	bne.n	800fa68 <USB_EPStartXfer+0x808>
 800fa26:	683b      	ldr	r3, [r7, #0]
 800fa28:	781b      	ldrb	r3, [r3, #0]
 800fa2a:	00db      	lsls	r3, r3, #3
 800fa2c:	4aa2      	ldr	r2, [pc, #648]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fa2e:	4694      	mov	ip, r2
 800fa30:	4463      	add	r3, ip
 800fa32:	685a      	ldr	r2, [r3, #4]
 800fa34:	683b      	ldr	r3, [r7, #0]
 800fa36:	781b      	ldrb	r3, [r3, #0]
 800fa38:	00db      	lsls	r3, r3, #3
 800fa3a:	499f      	ldr	r1, [pc, #636]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fa3c:	468c      	mov	ip, r1
 800fa3e:	4463      	add	r3, ip
 800fa40:	0412      	lsls	r2, r2, #16
 800fa42:	0c12      	lsrs	r2, r2, #16
 800fa44:	605a      	str	r2, [r3, #4]
 800fa46:	683b      	ldr	r3, [r7, #0]
 800fa48:	781b      	ldrb	r3, [r3, #0]
 800fa4a:	00db      	lsls	r3, r3, #3
 800fa4c:	4a9a      	ldr	r2, [pc, #616]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fa4e:	4694      	mov	ip, r2
 800fa50:	4463      	add	r3, ip
 800fa52:	6859      	ldr	r1, [r3, #4]
 800fa54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fa56:	041a      	lsls	r2, r3, #16
 800fa58:	683b      	ldr	r3, [r7, #0]
 800fa5a:	781b      	ldrb	r3, [r3, #0]
 800fa5c:	00db      	lsls	r3, r3, #3
 800fa5e:	4896      	ldr	r0, [pc, #600]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fa60:	4684      	mov	ip, r0
 800fa62:	4463      	add	r3, ip
 800fa64:	430a      	orrs	r2, r1
 800fa66:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 800fa68:	201a      	movs	r0, #26
 800fa6a:	183b      	adds	r3, r7, r0
 800fa6c:	683a      	ldr	r2, [r7, #0]
 800fa6e:	8952      	ldrh	r2, [r2, #10]
 800fa70:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fa72:	683b      	ldr	r3, [r7, #0]
 800fa74:	6959      	ldr	r1, [r3, #20]
 800fa76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fa78:	b29c      	uxth	r4, r3
 800fa7a:	183b      	adds	r3, r7, r0
 800fa7c:	881a      	ldrh	r2, [r3, #0]
 800fa7e:	6878      	ldr	r0, [r7, #4]
 800fa80:	0023      	movs	r3, r4
 800fa82:	f000 fd91 	bl	80105a8 <USB_WritePMA>
 800fa86:	e09a      	b.n	800fbbe <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fa88:	683b      	ldr	r3, [r7, #0]
 800fa8a:	785b      	ldrb	r3, [r3, #1]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d162      	bne.n	800fb56 <USB_EPStartXfer+0x8f6>
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	781b      	ldrb	r3, [r3, #0]
 800fa94:	00db      	lsls	r3, r3, #3
 800fa96:	4a88      	ldr	r2, [pc, #544]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fa98:	4694      	mov	ip, r2
 800fa9a:	4463      	add	r3, ip
 800fa9c:	681a      	ldr	r2, [r3, #0]
 800fa9e:	683b      	ldr	r3, [r7, #0]
 800faa0:	781b      	ldrb	r3, [r3, #0]
 800faa2:	00db      	lsls	r3, r3, #3
 800faa4:	4984      	ldr	r1, [pc, #528]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800faa6:	468c      	mov	ip, r1
 800faa8:	4463      	add	r3, ip
 800faaa:	0192      	lsls	r2, r2, #6
 800faac:	0992      	lsrs	r2, r2, #6
 800faae:	601a      	str	r2, [r3, #0]
 800fab0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fab2:	2b3e      	cmp	r3, #62	@ 0x3e
 800fab4:	d91e      	bls.n	800faf4 <USB_EPStartXfer+0x894>
 800fab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fab8:	095b      	lsrs	r3, r3, #5
 800faba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fabc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fabe:	221f      	movs	r2, #31
 800fac0:	4013      	ands	r3, r2
 800fac2:	d102      	bne.n	800faca <USB_EPStartXfer+0x86a>
 800fac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fac6:	3b01      	subs	r3, #1
 800fac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800faca:	683b      	ldr	r3, [r7, #0]
 800facc:	781b      	ldrb	r3, [r3, #0]
 800face:	00db      	lsls	r3, r3, #3
 800fad0:	4a79      	ldr	r2, [pc, #484]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fad2:	4694      	mov	ip, r2
 800fad4:	4463      	add	r3, ip
 800fad6:	681a      	ldr	r2, [r3, #0]
 800fad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fada:	069b      	lsls	r3, r3, #26
 800fadc:	431a      	orrs	r2, r3
 800fade:	683b      	ldr	r3, [r7, #0]
 800fae0:	781b      	ldrb	r3, [r3, #0]
 800fae2:	00db      	lsls	r3, r3, #3
 800fae4:	4974      	ldr	r1, [pc, #464]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fae6:	468c      	mov	ip, r1
 800fae8:	4463      	add	r3, ip
 800faea:	2180      	movs	r1, #128	@ 0x80
 800faec:	0609      	lsls	r1, r1, #24
 800faee:	430a      	orrs	r2, r1
 800faf0:	601a      	str	r2, [r3, #0]
 800faf2:	e055      	b.n	800fba0 <USB_EPStartXfer+0x940>
 800faf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d111      	bne.n	800fb1e <USB_EPStartXfer+0x8be>
 800fafa:	683b      	ldr	r3, [r7, #0]
 800fafc:	781b      	ldrb	r3, [r3, #0]
 800fafe:	00db      	lsls	r3, r3, #3
 800fb00:	4a6d      	ldr	r2, [pc, #436]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fb02:	4694      	mov	ip, r2
 800fb04:	4463      	add	r3, ip
 800fb06:	681a      	ldr	r2, [r3, #0]
 800fb08:	683b      	ldr	r3, [r7, #0]
 800fb0a:	781b      	ldrb	r3, [r3, #0]
 800fb0c:	00db      	lsls	r3, r3, #3
 800fb0e:	496a      	ldr	r1, [pc, #424]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fb10:	468c      	mov	ip, r1
 800fb12:	4463      	add	r3, ip
 800fb14:	2180      	movs	r1, #128	@ 0x80
 800fb16:	0609      	lsls	r1, r1, #24
 800fb18:	430a      	orrs	r2, r1
 800fb1a:	601a      	str	r2, [r3, #0]
 800fb1c:	e040      	b.n	800fba0 <USB_EPStartXfer+0x940>
 800fb1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fb20:	085b      	lsrs	r3, r3, #1
 800fb22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fb24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fb26:	2201      	movs	r2, #1
 800fb28:	4013      	ands	r3, r2
 800fb2a:	d002      	beq.n	800fb32 <USB_EPStartXfer+0x8d2>
 800fb2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb2e:	3301      	adds	r3, #1
 800fb30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fb32:	683b      	ldr	r3, [r7, #0]
 800fb34:	781b      	ldrb	r3, [r3, #0]
 800fb36:	00db      	lsls	r3, r3, #3
 800fb38:	4a5f      	ldr	r2, [pc, #380]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fb3a:	4694      	mov	ip, r2
 800fb3c:	4463      	add	r3, ip
 800fb3e:	6819      	ldr	r1, [r3, #0]
 800fb40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb42:	069a      	lsls	r2, r3, #26
 800fb44:	683b      	ldr	r3, [r7, #0]
 800fb46:	781b      	ldrb	r3, [r3, #0]
 800fb48:	00db      	lsls	r3, r3, #3
 800fb4a:	485b      	ldr	r0, [pc, #364]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fb4c:	4684      	mov	ip, r0
 800fb4e:	4463      	add	r3, ip
 800fb50:	430a      	orrs	r2, r1
 800fb52:	601a      	str	r2, [r3, #0]
 800fb54:	e024      	b.n	800fba0 <USB_EPStartXfer+0x940>
 800fb56:	683b      	ldr	r3, [r7, #0]
 800fb58:	785b      	ldrb	r3, [r3, #1]
 800fb5a:	2b01      	cmp	r3, #1
 800fb5c:	d120      	bne.n	800fba0 <USB_EPStartXfer+0x940>
 800fb5e:	683b      	ldr	r3, [r7, #0]
 800fb60:	781b      	ldrb	r3, [r3, #0]
 800fb62:	00db      	lsls	r3, r3, #3
 800fb64:	4a54      	ldr	r2, [pc, #336]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fb66:	4694      	mov	ip, r2
 800fb68:	4463      	add	r3, ip
 800fb6a:	681a      	ldr	r2, [r3, #0]
 800fb6c:	683b      	ldr	r3, [r7, #0]
 800fb6e:	781b      	ldrb	r3, [r3, #0]
 800fb70:	00db      	lsls	r3, r3, #3
 800fb72:	4951      	ldr	r1, [pc, #324]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fb74:	468c      	mov	ip, r1
 800fb76:	4463      	add	r3, ip
 800fb78:	0412      	lsls	r2, r2, #16
 800fb7a:	0c12      	lsrs	r2, r2, #16
 800fb7c:	601a      	str	r2, [r3, #0]
 800fb7e:	683b      	ldr	r3, [r7, #0]
 800fb80:	781b      	ldrb	r3, [r3, #0]
 800fb82:	00db      	lsls	r3, r3, #3
 800fb84:	4a4c      	ldr	r2, [pc, #304]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fb86:	4694      	mov	ip, r2
 800fb88:	4463      	add	r3, ip
 800fb8a:	6819      	ldr	r1, [r3, #0]
 800fb8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fb8e:	041a      	lsls	r2, r3, #16
 800fb90:	683b      	ldr	r3, [r7, #0]
 800fb92:	781b      	ldrb	r3, [r3, #0]
 800fb94:	00db      	lsls	r3, r3, #3
 800fb96:	4848      	ldr	r0, [pc, #288]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fb98:	4684      	mov	ip, r0
 800fb9a:	4463      	add	r3, ip
 800fb9c:	430a      	orrs	r2, r1
 800fb9e:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800fba0:	201a      	movs	r0, #26
 800fba2:	183b      	adds	r3, r7, r0
 800fba4:	683a      	ldr	r2, [r7, #0]
 800fba6:	8912      	ldrh	r2, [r2, #8]
 800fba8:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fbaa:	683b      	ldr	r3, [r7, #0]
 800fbac:	6959      	ldr	r1, [r3, #20]
 800fbae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fbb0:	b29c      	uxth	r4, r3
 800fbb2:	183b      	adds	r3, r7, r0
 800fbb4:	881a      	ldrh	r2, [r3, #0]
 800fbb6:	6878      	ldr	r0, [r7, #4]
 800fbb8:	0023      	movs	r3, r4
 800fbba:	f000 fcf5 	bl	80105a8 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800fbbe:	687a      	ldr	r2, [r7, #4]
 800fbc0:	683b      	ldr	r3, [r7, #0]
 800fbc2:	781b      	ldrb	r3, [r3, #0]
 800fbc4:	009b      	lsls	r3, r3, #2
 800fbc6:	18d3      	adds	r3, r2, r3
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	4a3c      	ldr	r2, [pc, #240]	@ (800fcbc <USB_EPStartXfer+0xa5c>)
 800fbcc:	4013      	ands	r3, r2
 800fbce:	60fb      	str	r3, [r7, #12]
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	2210      	movs	r2, #16
 800fbd4:	4053      	eors	r3, r2
 800fbd6:	60fb      	str	r3, [r7, #12]
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	2220      	movs	r2, #32
 800fbdc:	4053      	eors	r3, r2
 800fbde:	60fb      	str	r3, [r7, #12]
 800fbe0:	687a      	ldr	r2, [r7, #4]
 800fbe2:	683b      	ldr	r3, [r7, #0]
 800fbe4:	781b      	ldrb	r3, [r3, #0]
 800fbe6:	009b      	lsls	r3, r3, #2
 800fbe8:	18d3      	adds	r3, r2, r3
 800fbea:	68fa      	ldr	r2, [r7, #12]
 800fbec:	4934      	ldr	r1, [pc, #208]	@ (800fcc0 <USB_EPStartXfer+0xa60>)
 800fbee:	430a      	orrs	r2, r1
 800fbf0:	601a      	str	r2, [r3, #0]
 800fbf2:	e340      	b.n	8010276 <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800fbf4:	683b      	ldr	r3, [r7, #0]
 800fbf6:	7b1b      	ldrb	r3, [r3, #12]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d000      	beq.n	800fbfe <USB_EPStartXfer+0x99e>
 800fbfc:	e07e      	b.n	800fcfc <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	699a      	ldr	r2, [r3, #24]
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	691b      	ldr	r3, [r3, #16]
 800fc06:	429a      	cmp	r2, r3
 800fc08:	d909      	bls.n	800fc1e <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	691b      	ldr	r3, [r3, #16]
 800fc0e:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 800fc10:	683b      	ldr	r3, [r7, #0]
 800fc12:	699a      	ldr	r2, [r3, #24]
 800fc14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fc16:	1ad2      	subs	r2, r2, r3
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	619a      	str	r2, [r3, #24]
 800fc1c:	e005      	b.n	800fc2a <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 800fc1e:	683b      	ldr	r3, [r7, #0]
 800fc20:	699b      	ldr	r3, [r3, #24]
 800fc22:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 800fc24:	683b      	ldr	r3, [r7, #0]
 800fc26:	2200      	movs	r2, #0
 800fc28:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800fc2a:	683b      	ldr	r3, [r7, #0]
 800fc2c:	781b      	ldrb	r3, [r3, #0]
 800fc2e:	00db      	lsls	r3, r3, #3
 800fc30:	4a21      	ldr	r2, [pc, #132]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fc32:	4694      	mov	ip, r2
 800fc34:	4463      	add	r3, ip
 800fc36:	685a      	ldr	r2, [r3, #4]
 800fc38:	683b      	ldr	r3, [r7, #0]
 800fc3a:	781b      	ldrb	r3, [r3, #0]
 800fc3c:	00db      	lsls	r3, r3, #3
 800fc3e:	491e      	ldr	r1, [pc, #120]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fc40:	468c      	mov	ip, r1
 800fc42:	4463      	add	r3, ip
 800fc44:	0192      	lsls	r2, r2, #6
 800fc46:	0992      	lsrs	r2, r2, #6
 800fc48:	605a      	str	r2, [r3, #4]
 800fc4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fc4c:	2b3e      	cmp	r3, #62	@ 0x3e
 800fc4e:	d91e      	bls.n	800fc8e <USB_EPStartXfer+0xa2e>
 800fc50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fc52:	095b      	lsrs	r3, r3, #5
 800fc54:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fc56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fc58:	221f      	movs	r2, #31
 800fc5a:	4013      	ands	r3, r2
 800fc5c:	d102      	bne.n	800fc64 <USB_EPStartXfer+0xa04>
 800fc5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc60:	3b01      	subs	r3, #1
 800fc62:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fc64:	683b      	ldr	r3, [r7, #0]
 800fc66:	781b      	ldrb	r3, [r3, #0]
 800fc68:	00db      	lsls	r3, r3, #3
 800fc6a:	4a13      	ldr	r2, [pc, #76]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fc6c:	4694      	mov	ip, r2
 800fc6e:	4463      	add	r3, ip
 800fc70:	685a      	ldr	r2, [r3, #4]
 800fc72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc74:	069b      	lsls	r3, r3, #26
 800fc76:	431a      	orrs	r2, r3
 800fc78:	683b      	ldr	r3, [r7, #0]
 800fc7a:	781b      	ldrb	r3, [r3, #0]
 800fc7c:	00db      	lsls	r3, r3, #3
 800fc7e:	490e      	ldr	r1, [pc, #56]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fc80:	468c      	mov	ip, r1
 800fc82:	4463      	add	r3, ip
 800fc84:	2180      	movs	r1, #128	@ 0x80
 800fc86:	0609      	lsls	r1, r1, #24
 800fc88:	430a      	orrs	r2, r1
 800fc8a:	605a      	str	r2, [r3, #4]
 800fc8c:	e2d7      	b.n	801023e <USB_EPStartXfer+0xfde>
 800fc8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d117      	bne.n	800fcc4 <USB_EPStartXfer+0xa64>
 800fc94:	683b      	ldr	r3, [r7, #0]
 800fc96:	781b      	ldrb	r3, [r3, #0]
 800fc98:	00db      	lsls	r3, r3, #3
 800fc9a:	4a07      	ldr	r2, [pc, #28]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fc9c:	4694      	mov	ip, r2
 800fc9e:	4463      	add	r3, ip
 800fca0:	685a      	ldr	r2, [r3, #4]
 800fca2:	683b      	ldr	r3, [r7, #0]
 800fca4:	781b      	ldrb	r3, [r3, #0]
 800fca6:	00db      	lsls	r3, r3, #3
 800fca8:	4903      	ldr	r1, [pc, #12]	@ (800fcb8 <USB_EPStartXfer+0xa58>)
 800fcaa:	468c      	mov	ip, r1
 800fcac:	4463      	add	r3, ip
 800fcae:	2180      	movs	r1, #128	@ 0x80
 800fcb0:	0609      	lsls	r1, r1, #24
 800fcb2:	430a      	orrs	r2, r1
 800fcb4:	605a      	str	r2, [r3, #4]
 800fcb6:	e2c2      	b.n	801023e <USB_EPStartXfer+0xfde>
 800fcb8:	40009800 	.word	0x40009800
 800fcbc:	07ff8fbf 	.word	0x07ff8fbf
 800fcc0:	00008080 	.word	0x00008080
 800fcc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fcc6:	085b      	lsrs	r3, r3, #1
 800fcc8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fcca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fccc:	2201      	movs	r2, #1
 800fcce:	4013      	ands	r3, r2
 800fcd0:	d002      	beq.n	800fcd8 <USB_EPStartXfer+0xa78>
 800fcd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcd4:	3301      	adds	r3, #1
 800fcd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	781b      	ldrb	r3, [r3, #0]
 800fcdc:	00db      	lsls	r3, r3, #3
 800fcde:	4ac4      	ldr	r2, [pc, #784]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fce0:	4694      	mov	ip, r2
 800fce2:	4463      	add	r3, ip
 800fce4:	6859      	ldr	r1, [r3, #4]
 800fce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fce8:	069a      	lsls	r2, r3, #26
 800fcea:	683b      	ldr	r3, [r7, #0]
 800fcec:	781b      	ldrb	r3, [r3, #0]
 800fcee:	00db      	lsls	r3, r3, #3
 800fcf0:	48bf      	ldr	r0, [pc, #764]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fcf2:	4684      	mov	ip, r0
 800fcf4:	4463      	add	r3, ip
 800fcf6:	430a      	orrs	r2, r1
 800fcf8:	605a      	str	r2, [r3, #4]
 800fcfa:	e2a0      	b.n	801023e <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	78db      	ldrb	r3, [r3, #3]
 800fd00:	2b02      	cmp	r3, #2
 800fd02:	d000      	beq.n	800fd06 <USB_EPStartXfer+0xaa6>
 800fd04:	e15f      	b.n	800ffc6 <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800fd06:	683b      	ldr	r3, [r7, #0]
 800fd08:	785b      	ldrb	r3, [r3, #1]
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d168      	bne.n	800fde0 <USB_EPStartXfer+0xb80>
 800fd0e:	683b      	ldr	r3, [r7, #0]
 800fd10:	781b      	ldrb	r3, [r3, #0]
 800fd12:	00db      	lsls	r3, r3, #3
 800fd14:	4ab6      	ldr	r2, [pc, #728]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fd16:	4694      	mov	ip, r2
 800fd18:	4463      	add	r3, ip
 800fd1a:	681a      	ldr	r2, [r3, #0]
 800fd1c:	683b      	ldr	r3, [r7, #0]
 800fd1e:	781b      	ldrb	r3, [r3, #0]
 800fd20:	00db      	lsls	r3, r3, #3
 800fd22:	49b3      	ldr	r1, [pc, #716]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fd24:	468c      	mov	ip, r1
 800fd26:	4463      	add	r3, ip
 800fd28:	0192      	lsls	r2, r2, #6
 800fd2a:	0992      	lsrs	r2, r2, #6
 800fd2c:	601a      	str	r2, [r3, #0]
 800fd2e:	683b      	ldr	r3, [r7, #0]
 800fd30:	691b      	ldr	r3, [r3, #16]
 800fd32:	2b3e      	cmp	r3, #62	@ 0x3e
 800fd34:	d920      	bls.n	800fd78 <USB_EPStartXfer+0xb18>
 800fd36:	683b      	ldr	r3, [r7, #0]
 800fd38:	691b      	ldr	r3, [r3, #16]
 800fd3a:	095b      	lsrs	r3, r3, #5
 800fd3c:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd3e:	683b      	ldr	r3, [r7, #0]
 800fd40:	691b      	ldr	r3, [r3, #16]
 800fd42:	221f      	movs	r2, #31
 800fd44:	4013      	ands	r3, r2
 800fd46:	d102      	bne.n	800fd4e <USB_EPStartXfer+0xaee>
 800fd48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd4a:	3b01      	subs	r3, #1
 800fd4c:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd4e:	683b      	ldr	r3, [r7, #0]
 800fd50:	781b      	ldrb	r3, [r3, #0]
 800fd52:	00db      	lsls	r3, r3, #3
 800fd54:	4aa6      	ldr	r2, [pc, #664]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fd56:	4694      	mov	ip, r2
 800fd58:	4463      	add	r3, ip
 800fd5a:	681a      	ldr	r2, [r3, #0]
 800fd5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd5e:	069b      	lsls	r3, r3, #26
 800fd60:	431a      	orrs	r2, r3
 800fd62:	683b      	ldr	r3, [r7, #0]
 800fd64:	781b      	ldrb	r3, [r3, #0]
 800fd66:	00db      	lsls	r3, r3, #3
 800fd68:	49a1      	ldr	r1, [pc, #644]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fd6a:	468c      	mov	ip, r1
 800fd6c:	4463      	add	r3, ip
 800fd6e:	2180      	movs	r1, #128	@ 0x80
 800fd70:	0609      	lsls	r1, r1, #24
 800fd72:	430a      	orrs	r2, r1
 800fd74:	601a      	str	r2, [r3, #0]
 800fd76:	e059      	b.n	800fe2c <USB_EPStartXfer+0xbcc>
 800fd78:	683b      	ldr	r3, [r7, #0]
 800fd7a:	691b      	ldr	r3, [r3, #16]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d111      	bne.n	800fda4 <USB_EPStartXfer+0xb44>
 800fd80:	683b      	ldr	r3, [r7, #0]
 800fd82:	781b      	ldrb	r3, [r3, #0]
 800fd84:	00db      	lsls	r3, r3, #3
 800fd86:	4a9a      	ldr	r2, [pc, #616]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fd88:	4694      	mov	ip, r2
 800fd8a:	4463      	add	r3, ip
 800fd8c:	681a      	ldr	r2, [r3, #0]
 800fd8e:	683b      	ldr	r3, [r7, #0]
 800fd90:	781b      	ldrb	r3, [r3, #0]
 800fd92:	00db      	lsls	r3, r3, #3
 800fd94:	4996      	ldr	r1, [pc, #600]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fd96:	468c      	mov	ip, r1
 800fd98:	4463      	add	r3, ip
 800fd9a:	2180      	movs	r1, #128	@ 0x80
 800fd9c:	0609      	lsls	r1, r1, #24
 800fd9e:	430a      	orrs	r2, r1
 800fda0:	601a      	str	r2, [r3, #0]
 800fda2:	e043      	b.n	800fe2c <USB_EPStartXfer+0xbcc>
 800fda4:	683b      	ldr	r3, [r7, #0]
 800fda6:	691b      	ldr	r3, [r3, #16]
 800fda8:	085b      	lsrs	r3, r3, #1
 800fdaa:	637b      	str	r3, [r7, #52]	@ 0x34
 800fdac:	683b      	ldr	r3, [r7, #0]
 800fdae:	691b      	ldr	r3, [r3, #16]
 800fdb0:	2201      	movs	r2, #1
 800fdb2:	4013      	ands	r3, r2
 800fdb4:	d002      	beq.n	800fdbc <USB_EPStartXfer+0xb5c>
 800fdb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdb8:	3301      	adds	r3, #1
 800fdba:	637b      	str	r3, [r7, #52]	@ 0x34
 800fdbc:	683b      	ldr	r3, [r7, #0]
 800fdbe:	781b      	ldrb	r3, [r3, #0]
 800fdc0:	00db      	lsls	r3, r3, #3
 800fdc2:	4a8b      	ldr	r2, [pc, #556]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fdc4:	4694      	mov	ip, r2
 800fdc6:	4463      	add	r3, ip
 800fdc8:	6819      	ldr	r1, [r3, #0]
 800fdca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdcc:	069a      	lsls	r2, r3, #26
 800fdce:	683b      	ldr	r3, [r7, #0]
 800fdd0:	781b      	ldrb	r3, [r3, #0]
 800fdd2:	00db      	lsls	r3, r3, #3
 800fdd4:	4886      	ldr	r0, [pc, #536]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fdd6:	4684      	mov	ip, r0
 800fdd8:	4463      	add	r3, ip
 800fdda:	430a      	orrs	r2, r1
 800fddc:	601a      	str	r2, [r3, #0]
 800fdde:	e025      	b.n	800fe2c <USB_EPStartXfer+0xbcc>
 800fde0:	683b      	ldr	r3, [r7, #0]
 800fde2:	785b      	ldrb	r3, [r3, #1]
 800fde4:	2b01      	cmp	r3, #1
 800fde6:	d121      	bne.n	800fe2c <USB_EPStartXfer+0xbcc>
 800fde8:	683b      	ldr	r3, [r7, #0]
 800fdea:	781b      	ldrb	r3, [r3, #0]
 800fdec:	00db      	lsls	r3, r3, #3
 800fdee:	4a80      	ldr	r2, [pc, #512]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fdf0:	4694      	mov	ip, r2
 800fdf2:	4463      	add	r3, ip
 800fdf4:	681a      	ldr	r2, [r3, #0]
 800fdf6:	683b      	ldr	r3, [r7, #0]
 800fdf8:	781b      	ldrb	r3, [r3, #0]
 800fdfa:	00db      	lsls	r3, r3, #3
 800fdfc:	497c      	ldr	r1, [pc, #496]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fdfe:	468c      	mov	ip, r1
 800fe00:	4463      	add	r3, ip
 800fe02:	0412      	lsls	r2, r2, #16
 800fe04:	0c12      	lsrs	r2, r2, #16
 800fe06:	601a      	str	r2, [r3, #0]
 800fe08:	683b      	ldr	r3, [r7, #0]
 800fe0a:	781b      	ldrb	r3, [r3, #0]
 800fe0c:	00db      	lsls	r3, r3, #3
 800fe0e:	4a78      	ldr	r2, [pc, #480]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fe10:	4694      	mov	ip, r2
 800fe12:	4463      	add	r3, ip
 800fe14:	6819      	ldr	r1, [r3, #0]
 800fe16:	683b      	ldr	r3, [r7, #0]
 800fe18:	691b      	ldr	r3, [r3, #16]
 800fe1a:	041a      	lsls	r2, r3, #16
 800fe1c:	683b      	ldr	r3, [r7, #0]
 800fe1e:	781b      	ldrb	r3, [r3, #0]
 800fe20:	00db      	lsls	r3, r3, #3
 800fe22:	4873      	ldr	r0, [pc, #460]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fe24:	4684      	mov	ip, r0
 800fe26:	4463      	add	r3, ip
 800fe28:	430a      	orrs	r2, r1
 800fe2a:	601a      	str	r2, [r3, #0]
 800fe2c:	683b      	ldr	r3, [r7, #0]
 800fe2e:	785b      	ldrb	r3, [r3, #1]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d168      	bne.n	800ff06 <USB_EPStartXfer+0xca6>
 800fe34:	683b      	ldr	r3, [r7, #0]
 800fe36:	781b      	ldrb	r3, [r3, #0]
 800fe38:	00db      	lsls	r3, r3, #3
 800fe3a:	4a6d      	ldr	r2, [pc, #436]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fe3c:	4694      	mov	ip, r2
 800fe3e:	4463      	add	r3, ip
 800fe40:	685a      	ldr	r2, [r3, #4]
 800fe42:	683b      	ldr	r3, [r7, #0]
 800fe44:	781b      	ldrb	r3, [r3, #0]
 800fe46:	00db      	lsls	r3, r3, #3
 800fe48:	4969      	ldr	r1, [pc, #420]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fe4a:	468c      	mov	ip, r1
 800fe4c:	4463      	add	r3, ip
 800fe4e:	0192      	lsls	r2, r2, #6
 800fe50:	0992      	lsrs	r2, r2, #6
 800fe52:	605a      	str	r2, [r3, #4]
 800fe54:	683b      	ldr	r3, [r7, #0]
 800fe56:	691b      	ldr	r3, [r3, #16]
 800fe58:	2b3e      	cmp	r3, #62	@ 0x3e
 800fe5a:	d920      	bls.n	800fe9e <USB_EPStartXfer+0xc3e>
 800fe5c:	683b      	ldr	r3, [r7, #0]
 800fe5e:	691b      	ldr	r3, [r3, #16]
 800fe60:	095b      	lsrs	r3, r3, #5
 800fe62:	633b      	str	r3, [r7, #48]	@ 0x30
 800fe64:	683b      	ldr	r3, [r7, #0]
 800fe66:	691b      	ldr	r3, [r3, #16]
 800fe68:	221f      	movs	r2, #31
 800fe6a:	4013      	ands	r3, r2
 800fe6c:	d102      	bne.n	800fe74 <USB_EPStartXfer+0xc14>
 800fe6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe70:	3b01      	subs	r3, #1
 800fe72:	633b      	str	r3, [r7, #48]	@ 0x30
 800fe74:	683b      	ldr	r3, [r7, #0]
 800fe76:	781b      	ldrb	r3, [r3, #0]
 800fe78:	00db      	lsls	r3, r3, #3
 800fe7a:	4a5d      	ldr	r2, [pc, #372]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fe7c:	4694      	mov	ip, r2
 800fe7e:	4463      	add	r3, ip
 800fe80:	685a      	ldr	r2, [r3, #4]
 800fe82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe84:	069b      	lsls	r3, r3, #26
 800fe86:	431a      	orrs	r2, r3
 800fe88:	683b      	ldr	r3, [r7, #0]
 800fe8a:	781b      	ldrb	r3, [r3, #0]
 800fe8c:	00db      	lsls	r3, r3, #3
 800fe8e:	4958      	ldr	r1, [pc, #352]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fe90:	468c      	mov	ip, r1
 800fe92:	4463      	add	r3, ip
 800fe94:	2180      	movs	r1, #128	@ 0x80
 800fe96:	0609      	lsls	r1, r1, #24
 800fe98:	430a      	orrs	r2, r1
 800fe9a:	605a      	str	r2, [r3, #4]
 800fe9c:	e059      	b.n	800ff52 <USB_EPStartXfer+0xcf2>
 800fe9e:	683b      	ldr	r3, [r7, #0]
 800fea0:	691b      	ldr	r3, [r3, #16]
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d111      	bne.n	800feca <USB_EPStartXfer+0xc6a>
 800fea6:	683b      	ldr	r3, [r7, #0]
 800fea8:	781b      	ldrb	r3, [r3, #0]
 800feaa:	00db      	lsls	r3, r3, #3
 800feac:	4a50      	ldr	r2, [pc, #320]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800feae:	4694      	mov	ip, r2
 800feb0:	4463      	add	r3, ip
 800feb2:	685a      	ldr	r2, [r3, #4]
 800feb4:	683b      	ldr	r3, [r7, #0]
 800feb6:	781b      	ldrb	r3, [r3, #0]
 800feb8:	00db      	lsls	r3, r3, #3
 800feba:	494d      	ldr	r1, [pc, #308]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800febc:	468c      	mov	ip, r1
 800febe:	4463      	add	r3, ip
 800fec0:	2180      	movs	r1, #128	@ 0x80
 800fec2:	0609      	lsls	r1, r1, #24
 800fec4:	430a      	orrs	r2, r1
 800fec6:	605a      	str	r2, [r3, #4]
 800fec8:	e043      	b.n	800ff52 <USB_EPStartXfer+0xcf2>
 800feca:	683b      	ldr	r3, [r7, #0]
 800fecc:	691b      	ldr	r3, [r3, #16]
 800fece:	085b      	lsrs	r3, r3, #1
 800fed0:	633b      	str	r3, [r7, #48]	@ 0x30
 800fed2:	683b      	ldr	r3, [r7, #0]
 800fed4:	691b      	ldr	r3, [r3, #16]
 800fed6:	2201      	movs	r2, #1
 800fed8:	4013      	ands	r3, r2
 800feda:	d002      	beq.n	800fee2 <USB_EPStartXfer+0xc82>
 800fedc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fede:	3301      	adds	r3, #1
 800fee0:	633b      	str	r3, [r7, #48]	@ 0x30
 800fee2:	683b      	ldr	r3, [r7, #0]
 800fee4:	781b      	ldrb	r3, [r3, #0]
 800fee6:	00db      	lsls	r3, r3, #3
 800fee8:	4a41      	ldr	r2, [pc, #260]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800feea:	4694      	mov	ip, r2
 800feec:	4463      	add	r3, ip
 800feee:	6859      	ldr	r1, [r3, #4]
 800fef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fef2:	069a      	lsls	r2, r3, #26
 800fef4:	683b      	ldr	r3, [r7, #0]
 800fef6:	781b      	ldrb	r3, [r3, #0]
 800fef8:	00db      	lsls	r3, r3, #3
 800fefa:	483d      	ldr	r0, [pc, #244]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800fefc:	4684      	mov	ip, r0
 800fefe:	4463      	add	r3, ip
 800ff00:	430a      	orrs	r2, r1
 800ff02:	605a      	str	r2, [r3, #4]
 800ff04:	e025      	b.n	800ff52 <USB_EPStartXfer+0xcf2>
 800ff06:	683b      	ldr	r3, [r7, #0]
 800ff08:	785b      	ldrb	r3, [r3, #1]
 800ff0a:	2b01      	cmp	r3, #1
 800ff0c:	d121      	bne.n	800ff52 <USB_EPStartXfer+0xcf2>
 800ff0e:	683b      	ldr	r3, [r7, #0]
 800ff10:	781b      	ldrb	r3, [r3, #0]
 800ff12:	00db      	lsls	r3, r3, #3
 800ff14:	4a36      	ldr	r2, [pc, #216]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800ff16:	4694      	mov	ip, r2
 800ff18:	4463      	add	r3, ip
 800ff1a:	685a      	ldr	r2, [r3, #4]
 800ff1c:	683b      	ldr	r3, [r7, #0]
 800ff1e:	781b      	ldrb	r3, [r3, #0]
 800ff20:	00db      	lsls	r3, r3, #3
 800ff22:	4933      	ldr	r1, [pc, #204]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800ff24:	468c      	mov	ip, r1
 800ff26:	4463      	add	r3, ip
 800ff28:	0412      	lsls	r2, r2, #16
 800ff2a:	0c12      	lsrs	r2, r2, #16
 800ff2c:	605a      	str	r2, [r3, #4]
 800ff2e:	683b      	ldr	r3, [r7, #0]
 800ff30:	781b      	ldrb	r3, [r3, #0]
 800ff32:	00db      	lsls	r3, r3, #3
 800ff34:	4a2e      	ldr	r2, [pc, #184]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800ff36:	4694      	mov	ip, r2
 800ff38:	4463      	add	r3, ip
 800ff3a:	6859      	ldr	r1, [r3, #4]
 800ff3c:	683b      	ldr	r3, [r7, #0]
 800ff3e:	691b      	ldr	r3, [r3, #16]
 800ff40:	041a      	lsls	r2, r3, #16
 800ff42:	683b      	ldr	r3, [r7, #0]
 800ff44:	781b      	ldrb	r3, [r3, #0]
 800ff46:	00db      	lsls	r3, r3, #3
 800ff48:	4829      	ldr	r0, [pc, #164]	@ (800fff0 <USB_EPStartXfer+0xd90>)
 800ff4a:	4684      	mov	ip, r0
 800ff4c:	4463      	add	r3, ip
 800ff4e:	430a      	orrs	r2, r1
 800ff50:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800ff52:	683b      	ldr	r3, [r7, #0]
 800ff54:	69db      	ldr	r3, [r3, #28]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d100      	bne.n	800ff5c <USB_EPStartXfer+0xcfc>
 800ff5a:	e170      	b.n	801023e <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800ff5c:	687a      	ldr	r2, [r7, #4]
 800ff5e:	683b      	ldr	r3, [r7, #0]
 800ff60:	781b      	ldrb	r3, [r3, #0]
 800ff62:	009b      	lsls	r3, r3, #2
 800ff64:	18d3      	adds	r3, r2, r3
 800ff66:	681a      	ldr	r2, [r3, #0]
 800ff68:	2126      	movs	r1, #38	@ 0x26
 800ff6a:	187b      	adds	r3, r7, r1
 800ff6c:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ff6e:	187b      	adds	r3, r7, r1
 800ff70:	881a      	ldrh	r2, [r3, #0]
 800ff72:	2380      	movs	r3, #128	@ 0x80
 800ff74:	01db      	lsls	r3, r3, #7
 800ff76:	4013      	ands	r3, r2
 800ff78:	d004      	beq.n	800ff84 <USB_EPStartXfer+0xd24>
 800ff7a:	187b      	adds	r3, r7, r1
 800ff7c:	881b      	ldrh	r3, [r3, #0]
 800ff7e:	2240      	movs	r2, #64	@ 0x40
 800ff80:	4013      	ands	r3, r2
 800ff82:	d10d      	bne.n	800ffa0 <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ff84:	2126      	movs	r1, #38	@ 0x26
 800ff86:	187b      	adds	r3, r7, r1
 800ff88:	881a      	ldrh	r2, [r3, #0]
 800ff8a:	2380      	movs	r3, #128	@ 0x80
 800ff8c:	01db      	lsls	r3, r3, #7
 800ff8e:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ff90:	d000      	beq.n	800ff94 <USB_EPStartXfer+0xd34>
 800ff92:	e154      	b.n	801023e <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ff94:	187b      	adds	r3, r7, r1
 800ff96:	881b      	ldrh	r3, [r3, #0]
 800ff98:	2240      	movs	r2, #64	@ 0x40
 800ff9a:	4013      	ands	r3, r2
 800ff9c:	d000      	beq.n	800ffa0 <USB_EPStartXfer+0xd40>
 800ff9e:	e14e      	b.n	801023e <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800ffa0:	687a      	ldr	r2, [r7, #4]
 800ffa2:	683b      	ldr	r3, [r7, #0]
 800ffa4:	781b      	ldrb	r3, [r3, #0]
 800ffa6:	009b      	lsls	r3, r3, #2
 800ffa8:	18d3      	adds	r3, r2, r3
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	4a11      	ldr	r2, [pc, #68]	@ (800fff4 <USB_EPStartXfer+0xd94>)
 800ffae:	4013      	ands	r3, r2
 800ffb0:	623b      	str	r3, [r7, #32]
 800ffb2:	687a      	ldr	r2, [r7, #4]
 800ffb4:	683b      	ldr	r3, [r7, #0]
 800ffb6:	781b      	ldrb	r3, [r3, #0]
 800ffb8:	009b      	lsls	r3, r3, #2
 800ffba:	18d3      	adds	r3, r2, r3
 800ffbc:	6a3a      	ldr	r2, [r7, #32]
 800ffbe:	490e      	ldr	r1, [pc, #56]	@ (800fff8 <USB_EPStartXfer+0xd98>)
 800ffc0:	430a      	orrs	r2, r1
 800ffc2:	601a      	str	r2, [r3, #0]
 800ffc4:	e13b      	b.n	801023e <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800ffc6:	683b      	ldr	r3, [r7, #0]
 800ffc8:	78db      	ldrb	r3, [r3, #3]
 800ffca:	2b01      	cmp	r3, #1
 800ffcc:	d000      	beq.n	800ffd0 <USB_EPStartXfer+0xd70>
 800ffce:	e134      	b.n	801023a <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800ffd0:	683b      	ldr	r3, [r7, #0]
 800ffd2:	699a      	ldr	r2, [r3, #24]
 800ffd4:	683b      	ldr	r3, [r7, #0]
 800ffd6:	691b      	ldr	r3, [r3, #16]
 800ffd8:	429a      	cmp	r2, r3
 800ffda:	d90f      	bls.n	800fffc <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	691b      	ldr	r3, [r3, #16]
 800ffe0:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 800ffe2:	683b      	ldr	r3, [r7, #0]
 800ffe4:	699a      	ldr	r2, [r3, #24]
 800ffe6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ffe8:	1ad2      	subs	r2, r2, r3
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	619a      	str	r2, [r3, #24]
 800ffee:	e00b      	b.n	8010008 <USB_EPStartXfer+0xda8>
 800fff0:	40009800 	.word	0x40009800
 800fff4:	07ff8f8f 	.word	0x07ff8f8f
 800fff8:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 800fffc:	683b      	ldr	r3, [r7, #0]
 800fffe:	699b      	ldr	r3, [r3, #24]
 8010000:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 8010002:	683b      	ldr	r3, [r7, #0]
 8010004:	2200      	movs	r2, #0
 8010006:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8010008:	683b      	ldr	r3, [r7, #0]
 801000a:	785b      	ldrb	r3, [r3, #1]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d162      	bne.n	80100d6 <USB_EPStartXfer+0xe76>
 8010010:	683b      	ldr	r3, [r7, #0]
 8010012:	781b      	ldrb	r3, [r3, #0]
 8010014:	00db      	lsls	r3, r3, #3
 8010016:	4a9a      	ldr	r2, [pc, #616]	@ (8010280 <USB_EPStartXfer+0x1020>)
 8010018:	4694      	mov	ip, r2
 801001a:	4463      	add	r3, ip
 801001c:	681a      	ldr	r2, [r3, #0]
 801001e:	683b      	ldr	r3, [r7, #0]
 8010020:	781b      	ldrb	r3, [r3, #0]
 8010022:	00db      	lsls	r3, r3, #3
 8010024:	4996      	ldr	r1, [pc, #600]	@ (8010280 <USB_EPStartXfer+0x1020>)
 8010026:	468c      	mov	ip, r1
 8010028:	4463      	add	r3, ip
 801002a:	0192      	lsls	r2, r2, #6
 801002c:	0992      	lsrs	r2, r2, #6
 801002e:	601a      	str	r2, [r3, #0]
 8010030:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010032:	2b3e      	cmp	r3, #62	@ 0x3e
 8010034:	d91e      	bls.n	8010074 <USB_EPStartXfer+0xe14>
 8010036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010038:	095b      	lsrs	r3, r3, #5
 801003a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801003c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801003e:	221f      	movs	r2, #31
 8010040:	4013      	ands	r3, r2
 8010042:	d102      	bne.n	801004a <USB_EPStartXfer+0xdea>
 8010044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010046:	3b01      	subs	r3, #1
 8010048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801004a:	683b      	ldr	r3, [r7, #0]
 801004c:	781b      	ldrb	r3, [r3, #0]
 801004e:	00db      	lsls	r3, r3, #3
 8010050:	4a8b      	ldr	r2, [pc, #556]	@ (8010280 <USB_EPStartXfer+0x1020>)
 8010052:	4694      	mov	ip, r2
 8010054:	4463      	add	r3, ip
 8010056:	681a      	ldr	r2, [r3, #0]
 8010058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801005a:	069b      	lsls	r3, r3, #26
 801005c:	431a      	orrs	r2, r3
 801005e:	683b      	ldr	r3, [r7, #0]
 8010060:	781b      	ldrb	r3, [r3, #0]
 8010062:	00db      	lsls	r3, r3, #3
 8010064:	4986      	ldr	r1, [pc, #536]	@ (8010280 <USB_EPStartXfer+0x1020>)
 8010066:	468c      	mov	ip, r1
 8010068:	4463      	add	r3, ip
 801006a:	2180      	movs	r1, #128	@ 0x80
 801006c:	0609      	lsls	r1, r1, #24
 801006e:	430a      	orrs	r2, r1
 8010070:	601a      	str	r2, [r3, #0]
 8010072:	e055      	b.n	8010120 <USB_EPStartXfer+0xec0>
 8010074:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010076:	2b00      	cmp	r3, #0
 8010078:	d111      	bne.n	801009e <USB_EPStartXfer+0xe3e>
 801007a:	683b      	ldr	r3, [r7, #0]
 801007c:	781b      	ldrb	r3, [r3, #0]
 801007e:	00db      	lsls	r3, r3, #3
 8010080:	4a7f      	ldr	r2, [pc, #508]	@ (8010280 <USB_EPStartXfer+0x1020>)
 8010082:	4694      	mov	ip, r2
 8010084:	4463      	add	r3, ip
 8010086:	681a      	ldr	r2, [r3, #0]
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	781b      	ldrb	r3, [r3, #0]
 801008c:	00db      	lsls	r3, r3, #3
 801008e:	497c      	ldr	r1, [pc, #496]	@ (8010280 <USB_EPStartXfer+0x1020>)
 8010090:	468c      	mov	ip, r1
 8010092:	4463      	add	r3, ip
 8010094:	2180      	movs	r1, #128	@ 0x80
 8010096:	0609      	lsls	r1, r1, #24
 8010098:	430a      	orrs	r2, r1
 801009a:	601a      	str	r2, [r3, #0]
 801009c:	e040      	b.n	8010120 <USB_EPStartXfer+0xec0>
 801009e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80100a0:	085b      	lsrs	r3, r3, #1
 80100a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80100a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80100a6:	2201      	movs	r2, #1
 80100a8:	4013      	ands	r3, r2
 80100aa:	d002      	beq.n	80100b2 <USB_EPStartXfer+0xe52>
 80100ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100ae:	3301      	adds	r3, #1
 80100b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80100b2:	683b      	ldr	r3, [r7, #0]
 80100b4:	781b      	ldrb	r3, [r3, #0]
 80100b6:	00db      	lsls	r3, r3, #3
 80100b8:	4a71      	ldr	r2, [pc, #452]	@ (8010280 <USB_EPStartXfer+0x1020>)
 80100ba:	4694      	mov	ip, r2
 80100bc:	4463      	add	r3, ip
 80100be:	6819      	ldr	r1, [r3, #0]
 80100c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100c2:	069a      	lsls	r2, r3, #26
 80100c4:	683b      	ldr	r3, [r7, #0]
 80100c6:	781b      	ldrb	r3, [r3, #0]
 80100c8:	00db      	lsls	r3, r3, #3
 80100ca:	486d      	ldr	r0, [pc, #436]	@ (8010280 <USB_EPStartXfer+0x1020>)
 80100cc:	4684      	mov	ip, r0
 80100ce:	4463      	add	r3, ip
 80100d0:	430a      	orrs	r2, r1
 80100d2:	601a      	str	r2, [r3, #0]
 80100d4:	e024      	b.n	8010120 <USB_EPStartXfer+0xec0>
 80100d6:	683b      	ldr	r3, [r7, #0]
 80100d8:	785b      	ldrb	r3, [r3, #1]
 80100da:	2b01      	cmp	r3, #1
 80100dc:	d120      	bne.n	8010120 <USB_EPStartXfer+0xec0>
 80100de:	683b      	ldr	r3, [r7, #0]
 80100e0:	781b      	ldrb	r3, [r3, #0]
 80100e2:	00db      	lsls	r3, r3, #3
 80100e4:	4a66      	ldr	r2, [pc, #408]	@ (8010280 <USB_EPStartXfer+0x1020>)
 80100e6:	4694      	mov	ip, r2
 80100e8:	4463      	add	r3, ip
 80100ea:	681a      	ldr	r2, [r3, #0]
 80100ec:	683b      	ldr	r3, [r7, #0]
 80100ee:	781b      	ldrb	r3, [r3, #0]
 80100f0:	00db      	lsls	r3, r3, #3
 80100f2:	4963      	ldr	r1, [pc, #396]	@ (8010280 <USB_EPStartXfer+0x1020>)
 80100f4:	468c      	mov	ip, r1
 80100f6:	4463      	add	r3, ip
 80100f8:	0412      	lsls	r2, r2, #16
 80100fa:	0c12      	lsrs	r2, r2, #16
 80100fc:	601a      	str	r2, [r3, #0]
 80100fe:	683b      	ldr	r3, [r7, #0]
 8010100:	781b      	ldrb	r3, [r3, #0]
 8010102:	00db      	lsls	r3, r3, #3
 8010104:	4a5e      	ldr	r2, [pc, #376]	@ (8010280 <USB_EPStartXfer+0x1020>)
 8010106:	4694      	mov	ip, r2
 8010108:	4463      	add	r3, ip
 801010a:	6819      	ldr	r1, [r3, #0]
 801010c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801010e:	041a      	lsls	r2, r3, #16
 8010110:	683b      	ldr	r3, [r7, #0]
 8010112:	781b      	ldrb	r3, [r3, #0]
 8010114:	00db      	lsls	r3, r3, #3
 8010116:	485a      	ldr	r0, [pc, #360]	@ (8010280 <USB_EPStartXfer+0x1020>)
 8010118:	4684      	mov	ip, r0
 801011a:	4463      	add	r3, ip
 801011c:	430a      	orrs	r2, r1
 801011e:	601a      	str	r2, [r3, #0]
 8010120:	683b      	ldr	r3, [r7, #0]
 8010122:	785b      	ldrb	r3, [r3, #1]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d162      	bne.n	80101ee <USB_EPStartXfer+0xf8e>
 8010128:	683b      	ldr	r3, [r7, #0]
 801012a:	781b      	ldrb	r3, [r3, #0]
 801012c:	00db      	lsls	r3, r3, #3
 801012e:	4a54      	ldr	r2, [pc, #336]	@ (8010280 <USB_EPStartXfer+0x1020>)
 8010130:	4694      	mov	ip, r2
 8010132:	4463      	add	r3, ip
 8010134:	685a      	ldr	r2, [r3, #4]
 8010136:	683b      	ldr	r3, [r7, #0]
 8010138:	781b      	ldrb	r3, [r3, #0]
 801013a:	00db      	lsls	r3, r3, #3
 801013c:	4950      	ldr	r1, [pc, #320]	@ (8010280 <USB_EPStartXfer+0x1020>)
 801013e:	468c      	mov	ip, r1
 8010140:	4463      	add	r3, ip
 8010142:	0192      	lsls	r2, r2, #6
 8010144:	0992      	lsrs	r2, r2, #6
 8010146:	605a      	str	r2, [r3, #4]
 8010148:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801014a:	2b3e      	cmp	r3, #62	@ 0x3e
 801014c:	d91e      	bls.n	801018c <USB_EPStartXfer+0xf2c>
 801014e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010150:	095b      	lsrs	r3, r3, #5
 8010152:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010154:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010156:	221f      	movs	r2, #31
 8010158:	4013      	ands	r3, r2
 801015a:	d102      	bne.n	8010162 <USB_EPStartXfer+0xf02>
 801015c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801015e:	3b01      	subs	r3, #1
 8010160:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010162:	683b      	ldr	r3, [r7, #0]
 8010164:	781b      	ldrb	r3, [r3, #0]
 8010166:	00db      	lsls	r3, r3, #3
 8010168:	4a45      	ldr	r2, [pc, #276]	@ (8010280 <USB_EPStartXfer+0x1020>)
 801016a:	4694      	mov	ip, r2
 801016c:	4463      	add	r3, ip
 801016e:	685a      	ldr	r2, [r3, #4]
 8010170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010172:	069b      	lsls	r3, r3, #26
 8010174:	431a      	orrs	r2, r3
 8010176:	683b      	ldr	r3, [r7, #0]
 8010178:	781b      	ldrb	r3, [r3, #0]
 801017a:	00db      	lsls	r3, r3, #3
 801017c:	4940      	ldr	r1, [pc, #256]	@ (8010280 <USB_EPStartXfer+0x1020>)
 801017e:	468c      	mov	ip, r1
 8010180:	4463      	add	r3, ip
 8010182:	2180      	movs	r1, #128	@ 0x80
 8010184:	0609      	lsls	r1, r1, #24
 8010186:	430a      	orrs	r2, r1
 8010188:	605a      	str	r2, [r3, #4]
 801018a:	e058      	b.n	801023e <USB_EPStartXfer+0xfde>
 801018c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801018e:	2b00      	cmp	r3, #0
 8010190:	d111      	bne.n	80101b6 <USB_EPStartXfer+0xf56>
 8010192:	683b      	ldr	r3, [r7, #0]
 8010194:	781b      	ldrb	r3, [r3, #0]
 8010196:	00db      	lsls	r3, r3, #3
 8010198:	4a39      	ldr	r2, [pc, #228]	@ (8010280 <USB_EPStartXfer+0x1020>)
 801019a:	4694      	mov	ip, r2
 801019c:	4463      	add	r3, ip
 801019e:	685a      	ldr	r2, [r3, #4]
 80101a0:	683b      	ldr	r3, [r7, #0]
 80101a2:	781b      	ldrb	r3, [r3, #0]
 80101a4:	00db      	lsls	r3, r3, #3
 80101a6:	4936      	ldr	r1, [pc, #216]	@ (8010280 <USB_EPStartXfer+0x1020>)
 80101a8:	468c      	mov	ip, r1
 80101aa:	4463      	add	r3, ip
 80101ac:	2180      	movs	r1, #128	@ 0x80
 80101ae:	0609      	lsls	r1, r1, #24
 80101b0:	430a      	orrs	r2, r1
 80101b2:	605a      	str	r2, [r3, #4]
 80101b4:	e043      	b.n	801023e <USB_EPStartXfer+0xfde>
 80101b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80101b8:	085b      	lsrs	r3, r3, #1
 80101ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80101bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80101be:	2201      	movs	r2, #1
 80101c0:	4013      	ands	r3, r2
 80101c2:	d002      	beq.n	80101ca <USB_EPStartXfer+0xf6a>
 80101c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101c6:	3301      	adds	r3, #1
 80101c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	781b      	ldrb	r3, [r3, #0]
 80101ce:	00db      	lsls	r3, r3, #3
 80101d0:	4a2b      	ldr	r2, [pc, #172]	@ (8010280 <USB_EPStartXfer+0x1020>)
 80101d2:	4694      	mov	ip, r2
 80101d4:	4463      	add	r3, ip
 80101d6:	6859      	ldr	r1, [r3, #4]
 80101d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101da:	069a      	lsls	r2, r3, #26
 80101dc:	683b      	ldr	r3, [r7, #0]
 80101de:	781b      	ldrb	r3, [r3, #0]
 80101e0:	00db      	lsls	r3, r3, #3
 80101e2:	4827      	ldr	r0, [pc, #156]	@ (8010280 <USB_EPStartXfer+0x1020>)
 80101e4:	4684      	mov	ip, r0
 80101e6:	4463      	add	r3, ip
 80101e8:	430a      	orrs	r2, r1
 80101ea:	605a      	str	r2, [r3, #4]
 80101ec:	e027      	b.n	801023e <USB_EPStartXfer+0xfde>
 80101ee:	683b      	ldr	r3, [r7, #0]
 80101f0:	785b      	ldrb	r3, [r3, #1]
 80101f2:	2b01      	cmp	r3, #1
 80101f4:	d123      	bne.n	801023e <USB_EPStartXfer+0xfde>
 80101f6:	683b      	ldr	r3, [r7, #0]
 80101f8:	781b      	ldrb	r3, [r3, #0]
 80101fa:	00db      	lsls	r3, r3, #3
 80101fc:	4a20      	ldr	r2, [pc, #128]	@ (8010280 <USB_EPStartXfer+0x1020>)
 80101fe:	4694      	mov	ip, r2
 8010200:	4463      	add	r3, ip
 8010202:	685a      	ldr	r2, [r3, #4]
 8010204:	683b      	ldr	r3, [r7, #0]
 8010206:	781b      	ldrb	r3, [r3, #0]
 8010208:	00db      	lsls	r3, r3, #3
 801020a:	491d      	ldr	r1, [pc, #116]	@ (8010280 <USB_EPStartXfer+0x1020>)
 801020c:	468c      	mov	ip, r1
 801020e:	4463      	add	r3, ip
 8010210:	0412      	lsls	r2, r2, #16
 8010212:	0c12      	lsrs	r2, r2, #16
 8010214:	605a      	str	r2, [r3, #4]
 8010216:	683b      	ldr	r3, [r7, #0]
 8010218:	781b      	ldrb	r3, [r3, #0]
 801021a:	00db      	lsls	r3, r3, #3
 801021c:	4a18      	ldr	r2, [pc, #96]	@ (8010280 <USB_EPStartXfer+0x1020>)
 801021e:	4694      	mov	ip, r2
 8010220:	4463      	add	r3, ip
 8010222:	6859      	ldr	r1, [r3, #4]
 8010224:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010226:	041a      	lsls	r2, r3, #16
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	781b      	ldrb	r3, [r3, #0]
 801022c:	00db      	lsls	r3, r3, #3
 801022e:	4814      	ldr	r0, [pc, #80]	@ (8010280 <USB_EPStartXfer+0x1020>)
 8010230:	4684      	mov	ip, r0
 8010232:	4463      	add	r3, ip
 8010234:	430a      	orrs	r2, r1
 8010236:	605a      	str	r2, [r3, #4]
 8010238:	e001      	b.n	801023e <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 801023a:	2301      	movs	r3, #1
 801023c:	e01c      	b.n	8010278 <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801023e:	687a      	ldr	r2, [r7, #4]
 8010240:	683b      	ldr	r3, [r7, #0]
 8010242:	781b      	ldrb	r3, [r3, #0]
 8010244:	009b      	lsls	r3, r3, #2
 8010246:	18d3      	adds	r3, r2, r3
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	4a0e      	ldr	r2, [pc, #56]	@ (8010284 <USB_EPStartXfer+0x1024>)
 801024c:	4013      	ands	r3, r2
 801024e:	61fb      	str	r3, [r7, #28]
 8010250:	69fb      	ldr	r3, [r7, #28]
 8010252:	2280      	movs	r2, #128	@ 0x80
 8010254:	0152      	lsls	r2, r2, #5
 8010256:	4053      	eors	r3, r2
 8010258:	61fb      	str	r3, [r7, #28]
 801025a:	69fb      	ldr	r3, [r7, #28]
 801025c:	2280      	movs	r2, #128	@ 0x80
 801025e:	0192      	lsls	r2, r2, #6
 8010260:	4053      	eors	r3, r2
 8010262:	61fb      	str	r3, [r7, #28]
 8010264:	687a      	ldr	r2, [r7, #4]
 8010266:	683b      	ldr	r3, [r7, #0]
 8010268:	781b      	ldrb	r3, [r3, #0]
 801026a:	009b      	lsls	r3, r3, #2
 801026c:	18d3      	adds	r3, r2, r3
 801026e:	69fa      	ldr	r2, [r7, #28]
 8010270:	4905      	ldr	r1, [pc, #20]	@ (8010288 <USB_EPStartXfer+0x1028>)
 8010272:	430a      	orrs	r2, r1
 8010274:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8010276:	2300      	movs	r3, #0
}
 8010278:	0018      	movs	r0, r3
 801027a:	46bd      	mov	sp, r7
 801027c:	b017      	add	sp, #92	@ 0x5c
 801027e:	bd90      	pop	{r4, r7, pc}
 8010280:	40009800 	.word	0x40009800
 8010284:	07ffbf8f 	.word	0x07ffbf8f
 8010288:	00008080 	.word	0x00008080

0801028c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801028c:	b580      	push	{r7, lr}
 801028e:	b084      	sub	sp, #16
 8010290:	af00      	add	r7, sp, #0
 8010292:	6078      	str	r0, [r7, #4]
 8010294:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8010296:	683b      	ldr	r3, [r7, #0]
 8010298:	785b      	ldrb	r3, [r3, #1]
 801029a:	2b00      	cmp	r3, #0
 801029c:	d016      	beq.n	80102cc <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801029e:	687a      	ldr	r2, [r7, #4]
 80102a0:	683b      	ldr	r3, [r7, #0]
 80102a2:	781b      	ldrb	r3, [r3, #0]
 80102a4:	009b      	lsls	r3, r3, #2
 80102a6:	18d3      	adds	r3, r2, r3
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	4a16      	ldr	r2, [pc, #88]	@ (8010304 <USB_EPSetStall+0x78>)
 80102ac:	4013      	ands	r3, r2
 80102ae:	60bb      	str	r3, [r7, #8]
 80102b0:	68bb      	ldr	r3, [r7, #8]
 80102b2:	2210      	movs	r2, #16
 80102b4:	4053      	eors	r3, r2
 80102b6:	60bb      	str	r3, [r7, #8]
 80102b8:	687a      	ldr	r2, [r7, #4]
 80102ba:	683b      	ldr	r3, [r7, #0]
 80102bc:	781b      	ldrb	r3, [r3, #0]
 80102be:	009b      	lsls	r3, r3, #2
 80102c0:	18d3      	adds	r3, r2, r3
 80102c2:	68ba      	ldr	r2, [r7, #8]
 80102c4:	4910      	ldr	r1, [pc, #64]	@ (8010308 <USB_EPSetStall+0x7c>)
 80102c6:	430a      	orrs	r2, r1
 80102c8:	601a      	str	r2, [r3, #0]
 80102ca:	e016      	b.n	80102fa <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80102cc:	687a      	ldr	r2, [r7, #4]
 80102ce:	683b      	ldr	r3, [r7, #0]
 80102d0:	781b      	ldrb	r3, [r3, #0]
 80102d2:	009b      	lsls	r3, r3, #2
 80102d4:	18d3      	adds	r3, r2, r3
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	4a0c      	ldr	r2, [pc, #48]	@ (801030c <USB_EPSetStall+0x80>)
 80102da:	4013      	ands	r3, r2
 80102dc:	60fb      	str	r3, [r7, #12]
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	2280      	movs	r2, #128	@ 0x80
 80102e2:	0152      	lsls	r2, r2, #5
 80102e4:	4053      	eors	r3, r2
 80102e6:	60fb      	str	r3, [r7, #12]
 80102e8:	687a      	ldr	r2, [r7, #4]
 80102ea:	683b      	ldr	r3, [r7, #0]
 80102ec:	781b      	ldrb	r3, [r3, #0]
 80102ee:	009b      	lsls	r3, r3, #2
 80102f0:	18d3      	adds	r3, r2, r3
 80102f2:	68fa      	ldr	r2, [r7, #12]
 80102f4:	4904      	ldr	r1, [pc, #16]	@ (8010308 <USB_EPSetStall+0x7c>)
 80102f6:	430a      	orrs	r2, r1
 80102f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80102fa:	2300      	movs	r3, #0
}
 80102fc:	0018      	movs	r0, r3
 80102fe:	46bd      	mov	sp, r7
 8010300:	b004      	add	sp, #16
 8010302:	bd80      	pop	{r7, pc}
 8010304:	07ff8fbf 	.word	0x07ff8fbf
 8010308:	00008080 	.word	0x00008080
 801030c:	07ffbf8f 	.word	0x07ffbf8f

08010310 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8010310:	b580      	push	{r7, lr}
 8010312:	b088      	sub	sp, #32
 8010314:	af00      	add	r7, sp, #0
 8010316:	6078      	str	r0, [r7, #4]
 8010318:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801031a:	683b      	ldr	r3, [r7, #0]
 801031c:	7b1b      	ldrb	r3, [r3, #12]
 801031e:	2b00      	cmp	r3, #0
 8010320:	d000      	beq.n	8010324 <USB_EPClearStall+0x14>
 8010322:	e075      	b.n	8010410 <USB_EPClearStall+0x100>
  {
    if (ep->is_in != 0U)
 8010324:	683b      	ldr	r3, [r7, #0]
 8010326:	785b      	ldrb	r3, [r3, #1]
 8010328:	2b00      	cmp	r3, #0
 801032a:	d037      	beq.n	801039c <USB_EPClearStall+0x8c>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801032c:	687a      	ldr	r2, [r7, #4]
 801032e:	683b      	ldr	r3, [r7, #0]
 8010330:	781b      	ldrb	r3, [r3, #0]
 8010332:	009b      	lsls	r3, r3, #2
 8010334:	18d3      	adds	r3, r2, r3
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	613b      	str	r3, [r7, #16]
 801033a:	693b      	ldr	r3, [r7, #16]
 801033c:	2240      	movs	r2, #64	@ 0x40
 801033e:	4013      	ands	r3, r2
 8010340:	d011      	beq.n	8010366 <USB_EPClearStall+0x56>
 8010342:	687a      	ldr	r2, [r7, #4]
 8010344:	683b      	ldr	r3, [r7, #0]
 8010346:	781b      	ldrb	r3, [r3, #0]
 8010348:	009b      	lsls	r3, r3, #2
 801034a:	18d3      	adds	r3, r2, r3
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	4a33      	ldr	r2, [pc, #204]	@ (801041c <USB_EPClearStall+0x10c>)
 8010350:	4013      	ands	r3, r2
 8010352:	60fb      	str	r3, [r7, #12]
 8010354:	687a      	ldr	r2, [r7, #4]
 8010356:	683b      	ldr	r3, [r7, #0]
 8010358:	781b      	ldrb	r3, [r3, #0]
 801035a:	009b      	lsls	r3, r3, #2
 801035c:	18d3      	adds	r3, r2, r3
 801035e:	68fa      	ldr	r2, [r7, #12]
 8010360:	492f      	ldr	r1, [pc, #188]	@ (8010420 <USB_EPClearStall+0x110>)
 8010362:	430a      	orrs	r2, r1
 8010364:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010366:	683b      	ldr	r3, [r7, #0]
 8010368:	78db      	ldrb	r3, [r3, #3]
 801036a:	2b01      	cmp	r3, #1
 801036c:	d050      	beq.n	8010410 <USB_EPClearStall+0x100>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801036e:	687a      	ldr	r2, [r7, #4]
 8010370:	683b      	ldr	r3, [r7, #0]
 8010372:	781b      	ldrb	r3, [r3, #0]
 8010374:	009b      	lsls	r3, r3, #2
 8010376:	18d3      	adds	r3, r2, r3
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	4a2a      	ldr	r2, [pc, #168]	@ (8010424 <USB_EPClearStall+0x114>)
 801037c:	4013      	ands	r3, r2
 801037e:	60bb      	str	r3, [r7, #8]
 8010380:	68bb      	ldr	r3, [r7, #8]
 8010382:	2220      	movs	r2, #32
 8010384:	4053      	eors	r3, r2
 8010386:	60bb      	str	r3, [r7, #8]
 8010388:	687a      	ldr	r2, [r7, #4]
 801038a:	683b      	ldr	r3, [r7, #0]
 801038c:	781b      	ldrb	r3, [r3, #0]
 801038e:	009b      	lsls	r3, r3, #2
 8010390:	18d3      	adds	r3, r2, r3
 8010392:	68ba      	ldr	r2, [r7, #8]
 8010394:	4924      	ldr	r1, [pc, #144]	@ (8010428 <USB_EPClearStall+0x118>)
 8010396:	430a      	orrs	r2, r1
 8010398:	601a      	str	r2, [r3, #0]
 801039a:	e039      	b.n	8010410 <USB_EPClearStall+0x100>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801039c:	687a      	ldr	r2, [r7, #4]
 801039e:	683b      	ldr	r3, [r7, #0]
 80103a0:	781b      	ldrb	r3, [r3, #0]
 80103a2:	009b      	lsls	r3, r3, #2
 80103a4:	18d3      	adds	r3, r2, r3
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	61fb      	str	r3, [r7, #28]
 80103aa:	69fa      	ldr	r2, [r7, #28]
 80103ac:	2380      	movs	r3, #128	@ 0x80
 80103ae:	01db      	lsls	r3, r3, #7
 80103b0:	4013      	ands	r3, r2
 80103b2:	d011      	beq.n	80103d8 <USB_EPClearStall+0xc8>
 80103b4:	687a      	ldr	r2, [r7, #4]
 80103b6:	683b      	ldr	r3, [r7, #0]
 80103b8:	781b      	ldrb	r3, [r3, #0]
 80103ba:	009b      	lsls	r3, r3, #2
 80103bc:	18d3      	adds	r3, r2, r3
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	4a16      	ldr	r2, [pc, #88]	@ (801041c <USB_EPClearStall+0x10c>)
 80103c2:	4013      	ands	r3, r2
 80103c4:	61bb      	str	r3, [r7, #24]
 80103c6:	687a      	ldr	r2, [r7, #4]
 80103c8:	683b      	ldr	r3, [r7, #0]
 80103ca:	781b      	ldrb	r3, [r3, #0]
 80103cc:	009b      	lsls	r3, r3, #2
 80103ce:	18d3      	adds	r3, r2, r3
 80103d0:	69ba      	ldr	r2, [r7, #24]
 80103d2:	4916      	ldr	r1, [pc, #88]	@ (801042c <USB_EPClearStall+0x11c>)
 80103d4:	430a      	orrs	r2, r1
 80103d6:	601a      	str	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80103d8:	687a      	ldr	r2, [r7, #4]
 80103da:	683b      	ldr	r3, [r7, #0]
 80103dc:	781b      	ldrb	r3, [r3, #0]
 80103de:	009b      	lsls	r3, r3, #2
 80103e0:	18d3      	adds	r3, r2, r3
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	4a12      	ldr	r2, [pc, #72]	@ (8010430 <USB_EPClearStall+0x120>)
 80103e6:	4013      	ands	r3, r2
 80103e8:	617b      	str	r3, [r7, #20]
 80103ea:	697b      	ldr	r3, [r7, #20]
 80103ec:	2280      	movs	r2, #128	@ 0x80
 80103ee:	0152      	lsls	r2, r2, #5
 80103f0:	4053      	eors	r3, r2
 80103f2:	617b      	str	r3, [r7, #20]
 80103f4:	697b      	ldr	r3, [r7, #20]
 80103f6:	2280      	movs	r2, #128	@ 0x80
 80103f8:	0192      	lsls	r2, r2, #6
 80103fa:	4053      	eors	r3, r2
 80103fc:	617b      	str	r3, [r7, #20]
 80103fe:	687a      	ldr	r2, [r7, #4]
 8010400:	683b      	ldr	r3, [r7, #0]
 8010402:	781b      	ldrb	r3, [r3, #0]
 8010404:	009b      	lsls	r3, r3, #2
 8010406:	18d3      	adds	r3, r2, r3
 8010408:	697a      	ldr	r2, [r7, #20]
 801040a:	4907      	ldr	r1, [pc, #28]	@ (8010428 <USB_EPClearStall+0x118>)
 801040c:	430a      	orrs	r2, r1
 801040e:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8010410:	2300      	movs	r3, #0
}
 8010412:	0018      	movs	r0, r3
 8010414:	46bd      	mov	sp, r7
 8010416:	b008      	add	sp, #32
 8010418:	bd80      	pop	{r7, pc}
 801041a:	46c0      	nop			@ (mov r8, r8)
 801041c:	07ff8f8f 	.word	0x07ff8f8f
 8010420:	000080c0 	.word	0x000080c0
 8010424:	07ff8fbf 	.word	0x07ff8fbf
 8010428:	00008080 	.word	0x00008080
 801042c:	0000c080 	.word	0x0000c080
 8010430:	07ffbf8f 	.word	0x07ffbf8f

08010434 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8010434:	b580      	push	{r7, lr}
 8010436:	b086      	sub	sp, #24
 8010438:	af00      	add	r7, sp, #0
 801043a:	6078      	str	r0, [r7, #4]
 801043c:	6039      	str	r1, [r7, #0]
  /* IN endpoint */
  if (ep->is_in == 1U)
 801043e:	683b      	ldr	r3, [r7, #0]
 8010440:	785b      	ldrb	r3, [r3, #1]
 8010442:	2b01      	cmp	r3, #1
 8010444:	d131      	bne.n	80104aa <USB_EPStopXfer+0x76>
  {
    if (ep->doublebuffer == 0U)
 8010446:	683b      	ldr	r3, [r7, #0]
 8010448:	7b1b      	ldrb	r3, [r3, #12]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d15f      	bne.n	801050e <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 801044e:	683b      	ldr	r3, [r7, #0]
 8010450:	78db      	ldrb	r3, [r3, #3]
 8010452:	2b01      	cmp	r3, #1
 8010454:	d016      	beq.n	8010484 <USB_EPStopXfer+0x50>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010456:	687a      	ldr	r2, [r7, #4]
 8010458:	683b      	ldr	r3, [r7, #0]
 801045a:	781b      	ldrb	r3, [r3, #0]
 801045c:	009b      	lsls	r3, r3, #2
 801045e:	18d3      	adds	r3, r2, r3
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	4a2d      	ldr	r2, [pc, #180]	@ (8010518 <USB_EPStopXfer+0xe4>)
 8010464:	4013      	ands	r3, r2
 8010466:	60bb      	str	r3, [r7, #8]
 8010468:	68bb      	ldr	r3, [r7, #8]
 801046a:	2220      	movs	r2, #32
 801046c:	4053      	eors	r3, r2
 801046e:	60bb      	str	r3, [r7, #8]
 8010470:	687a      	ldr	r2, [r7, #4]
 8010472:	683b      	ldr	r3, [r7, #0]
 8010474:	781b      	ldrb	r3, [r3, #0]
 8010476:	009b      	lsls	r3, r3, #2
 8010478:	18d3      	adds	r3, r2, r3
 801047a:	68ba      	ldr	r2, [r7, #8]
 801047c:	4927      	ldr	r1, [pc, #156]	@ (801051c <USB_EPStopXfer+0xe8>)
 801047e:	430a      	orrs	r2, r1
 8010480:	601a      	str	r2, [r3, #0]
 8010482:	e044      	b.n	801050e <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010484:	687a      	ldr	r2, [r7, #4]
 8010486:	683b      	ldr	r3, [r7, #0]
 8010488:	781b      	ldrb	r3, [r3, #0]
 801048a:	009b      	lsls	r3, r3, #2
 801048c:	18d3      	adds	r3, r2, r3
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	4a21      	ldr	r2, [pc, #132]	@ (8010518 <USB_EPStopXfer+0xe4>)
 8010492:	4013      	ands	r3, r2
 8010494:	60fb      	str	r3, [r7, #12]
 8010496:	687a      	ldr	r2, [r7, #4]
 8010498:	683b      	ldr	r3, [r7, #0]
 801049a:	781b      	ldrb	r3, [r3, #0]
 801049c:	009b      	lsls	r3, r3, #2
 801049e:	18d3      	adds	r3, r2, r3
 80104a0:	68fa      	ldr	r2, [r7, #12]
 80104a2:	491e      	ldr	r1, [pc, #120]	@ (801051c <USB_EPStopXfer+0xe8>)
 80104a4:	430a      	orrs	r2, r1
 80104a6:	601a      	str	r2, [r3, #0]
 80104a8:	e031      	b.n	801050e <USB_EPStopXfer+0xda>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80104aa:	683b      	ldr	r3, [r7, #0]
 80104ac:	7b1b      	ldrb	r3, [r3, #12]
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d12d      	bne.n	801050e <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 80104b2:	683b      	ldr	r3, [r7, #0]
 80104b4:	78db      	ldrb	r3, [r3, #3]
 80104b6:	2b01      	cmp	r3, #1
 80104b8:	d017      	beq.n	80104ea <USB_EPStopXfer+0xb6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80104ba:	687a      	ldr	r2, [r7, #4]
 80104bc:	683b      	ldr	r3, [r7, #0]
 80104be:	781b      	ldrb	r3, [r3, #0]
 80104c0:	009b      	lsls	r3, r3, #2
 80104c2:	18d3      	adds	r3, r2, r3
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	4a16      	ldr	r2, [pc, #88]	@ (8010520 <USB_EPStopXfer+0xec>)
 80104c8:	4013      	ands	r3, r2
 80104ca:	613b      	str	r3, [r7, #16]
 80104cc:	693b      	ldr	r3, [r7, #16]
 80104ce:	2280      	movs	r2, #128	@ 0x80
 80104d0:	0192      	lsls	r2, r2, #6
 80104d2:	4053      	eors	r3, r2
 80104d4:	613b      	str	r3, [r7, #16]
 80104d6:	687a      	ldr	r2, [r7, #4]
 80104d8:	683b      	ldr	r3, [r7, #0]
 80104da:	781b      	ldrb	r3, [r3, #0]
 80104dc:	009b      	lsls	r3, r3, #2
 80104de:	18d3      	adds	r3, r2, r3
 80104e0:	693a      	ldr	r2, [r7, #16]
 80104e2:	490e      	ldr	r1, [pc, #56]	@ (801051c <USB_EPStopXfer+0xe8>)
 80104e4:	430a      	orrs	r2, r1
 80104e6:	601a      	str	r2, [r3, #0]
 80104e8:	e011      	b.n	801050e <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure RX Endpoint to disabled state */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80104ea:	687a      	ldr	r2, [r7, #4]
 80104ec:	683b      	ldr	r3, [r7, #0]
 80104ee:	781b      	ldrb	r3, [r3, #0]
 80104f0:	009b      	lsls	r3, r3, #2
 80104f2:	18d3      	adds	r3, r2, r3
 80104f4:	681b      	ldr	r3, [r3, #0]
 80104f6:	4a0a      	ldr	r2, [pc, #40]	@ (8010520 <USB_EPStopXfer+0xec>)
 80104f8:	4013      	ands	r3, r2
 80104fa:	617b      	str	r3, [r7, #20]
 80104fc:	687a      	ldr	r2, [r7, #4]
 80104fe:	683b      	ldr	r3, [r7, #0]
 8010500:	781b      	ldrb	r3, [r3, #0]
 8010502:	009b      	lsls	r3, r3, #2
 8010504:	18d3      	adds	r3, r2, r3
 8010506:	697a      	ldr	r2, [r7, #20]
 8010508:	4904      	ldr	r1, [pc, #16]	@ (801051c <USB_EPStopXfer+0xe8>)
 801050a:	430a      	orrs	r2, r1
 801050c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return HAL_OK;
 801050e:	2300      	movs	r3, #0
}
 8010510:	0018      	movs	r0, r3
 8010512:	46bd      	mov	sp, r7
 8010514:	b006      	add	sp, #24
 8010516:	bd80      	pop	{r7, pc}
 8010518:	07ff8fbf 	.word	0x07ff8fbf
 801051c:	00008080 	.word	0x00008080
 8010520:	07ffbf8f 	.word	0x07ffbf8f

08010524 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 8010524:	b580      	push	{r7, lr}
 8010526:	b082      	sub	sp, #8
 8010528:	af00      	add	r7, sp, #0
 801052a:	6078      	str	r0, [r7, #4]
 801052c:	000a      	movs	r2, r1
 801052e:	1cfb      	adds	r3, r7, #3
 8010530:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 8010532:	1cfb      	adds	r3, r7, #3
 8010534:	781b      	ldrb	r3, [r3, #0]
 8010536:	2b00      	cmp	r3, #0
 8010538:	d102      	bne.n	8010540 <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	2280      	movs	r2, #128	@ 0x80
 801053e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8010540:	2300      	movs	r3, #0
}
 8010542:	0018      	movs	r0, r3
 8010544:	46bd      	mov	sp, r7
 8010546:	b002      	add	sp, #8
 8010548:	bd80      	pop	{r7, pc}

0801054a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 801054a:	b580      	push	{r7, lr}
 801054c:	b082      	sub	sp, #8
 801054e:	af00      	add	r7, sp, #0
 8010550:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010556:	2280      	movs	r2, #128	@ 0x80
 8010558:	0212      	lsls	r2, r2, #8
 801055a:	431a      	orrs	r2, r3
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8010560:	2300      	movs	r3, #0
}
 8010562:	0018      	movs	r0, r3
 8010564:	46bd      	mov	sp, r7
 8010566:	b002      	add	sp, #8
 8010568:	bd80      	pop	{r7, pc}
	...

0801056c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b082      	sub	sp, #8
 8010570:	af00      	add	r7, sp, #0
 8010572:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010578:	4a04      	ldr	r2, [pc, #16]	@ (801058c <USB_DevDisconnect+0x20>)
 801057a:	401a      	ands	r2, r3
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8010580:	2300      	movs	r3, #0
}
 8010582:	0018      	movs	r0, r3
 8010584:	46bd      	mov	sp, r7
 8010586:	b002      	add	sp, #8
 8010588:	bd80      	pop	{r7, pc}
 801058a:	46c0      	nop			@ (mov r8, r8)
 801058c:	ffff7fff 	.word	0xffff7fff

08010590 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 8010590:	b580      	push	{r7, lr}
 8010592:	b084      	sub	sp, #16
 8010594:	af00      	add	r7, sp, #0
 8010596:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801059c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 801059e:	68fb      	ldr	r3, [r7, #12]
}
 80105a0:	0018      	movs	r0, r3
 80105a2:	46bd      	mov	sp, r7
 80105a4:	b004      	add	sp, #16
 80105a6:	bd80      	pop	{r7, pc}

080105a8 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80105a8:	b580      	push	{r7, lr}
 80105aa:	b08a      	sub	sp, #40	@ 0x28
 80105ac:	af00      	add	r7, sp, #0
 80105ae:	60f8      	str	r0, [r7, #12]
 80105b0:	60b9      	str	r1, [r7, #8]
 80105b2:	0019      	movs	r1, r3
 80105b4:	1dbb      	adds	r3, r7, #6
 80105b6:	801a      	strh	r2, [r3, #0]
 80105b8:	1d3b      	adds	r3, r7, #4
 80105ba:	1c0a      	adds	r2, r1, #0
 80105bc:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 80105be:	1d3b      	adds	r3, r7, #4
 80105c0:	881b      	ldrh	r3, [r3, #0]
 80105c2:	3303      	adds	r3, #3
 80105c4:	089b      	lsrs	r3, r3, #2
 80105c6:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 80105c8:	2016      	movs	r0, #22
 80105ca:	183b      	adds	r3, r7, r0
 80105cc:	1d3a      	adds	r2, r7, #4
 80105ce:	8812      	ldrh	r2, [r2, #0]
 80105d0:	2103      	movs	r1, #3
 80105d2:	400a      	ands	r2, r1
 80105d4:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 80105d6:	68bb      	ldr	r3, [r7, #8]
 80105d8:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 80105da:	183b      	adds	r3, r7, r0
 80105dc:	881b      	ldrh	r3, [r3, #0]
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d002      	beq.n	80105e8 <USB_WritePMA+0x40>
  {
    NbWords--;
 80105e2:	69bb      	ldr	r3, [r7, #24]
 80105e4:	3b01      	subs	r3, #1
 80105e6:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 80105e8:	1dbb      	adds	r3, r7, #6
 80105ea:	881b      	ldrh	r3, [r3, #0]
 80105ec:	4a28      	ldr	r2, [pc, #160]	@ (8010690 <USB_WritePMA+0xe8>)
 80105ee:	4694      	mov	ip, r2
 80105f0:	4463      	add	r3, ip
 80105f2:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 80105f4:	69bb      	ldr	r3, [r7, #24]
 80105f6:	623b      	str	r3, [r7, #32]
 80105f8:	e01f      	b.n	801063a <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 80105fa:	693b      	ldr	r3, [r7, #16]
 80105fc:	781a      	ldrb	r2, [r3, #0]
 80105fe:	7859      	ldrb	r1, [r3, #1]
 8010600:	0209      	lsls	r1, r1, #8
 8010602:	430a      	orrs	r2, r1
 8010604:	7899      	ldrb	r1, [r3, #2]
 8010606:	0409      	lsls	r1, r1, #16
 8010608:	430a      	orrs	r2, r1
 801060a:	78db      	ldrb	r3, [r3, #3]
 801060c:	061b      	lsls	r3, r3, #24
 801060e:	4313      	orrs	r3, r2
 8010610:	001a      	movs	r2, r3
 8010612:	69fb      	ldr	r3, [r7, #28]
 8010614:	601a      	str	r2, [r3, #0]
    pdwVal++;
 8010616:	69fb      	ldr	r3, [r7, #28]
 8010618:	3304      	adds	r3, #4
 801061a:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 801061c:	693b      	ldr	r3, [r7, #16]
 801061e:	3301      	adds	r3, #1
 8010620:	613b      	str	r3, [r7, #16]
    pBuf++;
 8010622:	693b      	ldr	r3, [r7, #16]
 8010624:	3301      	adds	r3, #1
 8010626:	613b      	str	r3, [r7, #16]
    pBuf++;
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	3301      	adds	r3, #1
 801062c:	613b      	str	r3, [r7, #16]
    pBuf++;
 801062e:	693b      	ldr	r3, [r7, #16]
 8010630:	3301      	adds	r3, #1
 8010632:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 8010634:	6a3b      	ldr	r3, [r7, #32]
 8010636:	3b01      	subs	r3, #1
 8010638:	623b      	str	r3, [r7, #32]
 801063a:	6a3b      	ldr	r3, [r7, #32]
 801063c:	2b00      	cmp	r3, #0
 801063e:	d1dc      	bne.n	80105fa <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 8010640:	2316      	movs	r3, #22
 8010642:	18fb      	adds	r3, r7, r3
 8010644:	881b      	ldrh	r3, [r3, #0]
 8010646:	2b00      	cmp	r3, #0
 8010648:	d01e      	beq.n	8010688 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 801064a:	2300      	movs	r3, #0
 801064c:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 801064e:	693b      	ldr	r3, [r7, #16]
 8010650:	781b      	ldrb	r3, [r3, #0]
 8010652:	001a      	movs	r2, r3
 8010654:	6a3b      	ldr	r3, [r7, #32]
 8010656:	00db      	lsls	r3, r3, #3
 8010658:	409a      	lsls	r2, r3
 801065a:	0013      	movs	r3, r2
 801065c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801065e:	4313      	orrs	r3, r2
 8010660:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 8010662:	6a3b      	ldr	r3, [r7, #32]
 8010664:	3301      	adds	r3, #1
 8010666:	623b      	str	r3, [r7, #32]
      pBuf++;
 8010668:	693b      	ldr	r3, [r7, #16]
 801066a:	3301      	adds	r3, #1
 801066c:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 801066e:	2116      	movs	r1, #22
 8010670:	187b      	adds	r3, r7, r1
 8010672:	881a      	ldrh	r2, [r3, #0]
 8010674:	187b      	adds	r3, r7, r1
 8010676:	3a01      	subs	r2, #1
 8010678:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801067a:	187b      	adds	r3, r7, r1
 801067c:	881b      	ldrh	r3, [r3, #0]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d1e5      	bne.n	801064e <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 8010682:	69fb      	ldr	r3, [r7, #28]
 8010684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010686:	601a      	str	r2, [r3, #0]
  }
}
 8010688:	46c0      	nop			@ (mov r8, r8)
 801068a:	46bd      	mov	sp, r7
 801068c:	b00a      	add	sp, #40	@ 0x28
 801068e:	bd80      	pop	{r7, pc}
 8010690:	40009800 	.word	0x40009800

08010694 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8010694:	b590      	push	{r4, r7, lr}
 8010696:	b08b      	sub	sp, #44	@ 0x2c
 8010698:	af00      	add	r7, sp, #0
 801069a:	60f8      	str	r0, [r7, #12]
 801069c:	60b9      	str	r1, [r7, #8]
 801069e:	0019      	movs	r1, r3
 80106a0:	1dbb      	adds	r3, r7, #6
 80106a2:	801a      	strh	r2, [r3, #0]
 80106a4:	1d3b      	adds	r3, r7, #4
 80106a6:	1c0a      	adds	r2, r1, #0
 80106a8:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 80106aa:	1d3b      	adds	r3, r7, #4
 80106ac:	881b      	ldrh	r3, [r3, #0]
 80106ae:	3303      	adds	r3, #3
 80106b0:	089b      	lsrs	r3, r3, #2
 80106b2:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 80106b4:	201a      	movs	r0, #26
 80106b6:	183b      	adds	r3, r7, r0
 80106b8:	1d3a      	adds	r2, r7, #4
 80106ba:	8812      	ldrh	r2, [r2, #0]
 80106bc:	2103      	movs	r1, #3
 80106be:	400a      	ands	r2, r1
 80106c0:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 80106c2:	68bb      	ldr	r3, [r7, #8]
 80106c4:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 80106c6:	1dbb      	adds	r3, r7, #6
 80106c8:	881b      	ldrh	r3, [r3, #0]
 80106ca:	4a39      	ldr	r2, [pc, #228]	@ (80107b0 <USB_ReadPMA+0x11c>)
 80106cc:	4694      	mov	ip, r2
 80106ce:	4463      	add	r3, ip
 80106d0:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 80106d2:	183b      	adds	r3, r7, r0
 80106d4:	881b      	ldrh	r3, [r3, #0]
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d002      	beq.n	80106e0 <USB_ReadPMA+0x4c>
  {
    NbWords--;
 80106da:	69fb      	ldr	r3, [r7, #28]
 80106dc:	3b01      	subs	r3, #1
 80106de:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 80106e0:	69fb      	ldr	r3, [r7, #28]
 80106e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80106e4:	e03c      	b.n	8010760 <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 80106e6:	6a3b      	ldr	r3, [r7, #32]
 80106e8:	681a      	ldr	r2, [r3, #0]
 80106ea:	697b      	ldr	r3, [r7, #20]
 80106ec:	21ff      	movs	r1, #255	@ 0xff
 80106ee:	4011      	ands	r1, r2
 80106f0:	000c      	movs	r4, r1
 80106f2:	7819      	ldrb	r1, [r3, #0]
 80106f4:	2000      	movs	r0, #0
 80106f6:	4001      	ands	r1, r0
 80106f8:	1c08      	adds	r0, r1, #0
 80106fa:	1c21      	adds	r1, r4, #0
 80106fc:	4301      	orrs	r1, r0
 80106fe:	7019      	strb	r1, [r3, #0]
 8010700:	0a11      	lsrs	r1, r2, #8
 8010702:	20ff      	movs	r0, #255	@ 0xff
 8010704:	4001      	ands	r1, r0
 8010706:	000c      	movs	r4, r1
 8010708:	7859      	ldrb	r1, [r3, #1]
 801070a:	2000      	movs	r0, #0
 801070c:	4001      	ands	r1, r0
 801070e:	1c08      	adds	r0, r1, #0
 8010710:	1c21      	adds	r1, r4, #0
 8010712:	4301      	orrs	r1, r0
 8010714:	7059      	strb	r1, [r3, #1]
 8010716:	0c11      	lsrs	r1, r2, #16
 8010718:	20ff      	movs	r0, #255	@ 0xff
 801071a:	4001      	ands	r1, r0
 801071c:	000c      	movs	r4, r1
 801071e:	7899      	ldrb	r1, [r3, #2]
 8010720:	2000      	movs	r0, #0
 8010722:	4001      	ands	r1, r0
 8010724:	1c08      	adds	r0, r1, #0
 8010726:	1c21      	adds	r1, r4, #0
 8010728:	4301      	orrs	r1, r0
 801072a:	7099      	strb	r1, [r3, #2]
 801072c:	0e10      	lsrs	r0, r2, #24
 801072e:	78da      	ldrb	r2, [r3, #3]
 8010730:	2100      	movs	r1, #0
 8010732:	400a      	ands	r2, r1
 8010734:	1c11      	adds	r1, r2, #0
 8010736:	1c02      	adds	r2, r0, #0
 8010738:	430a      	orrs	r2, r1
 801073a:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 801073c:	6a3b      	ldr	r3, [r7, #32]
 801073e:	3304      	adds	r3, #4
 8010740:	623b      	str	r3, [r7, #32]
    pBuf++;
 8010742:	697b      	ldr	r3, [r7, #20]
 8010744:	3301      	adds	r3, #1
 8010746:	617b      	str	r3, [r7, #20]
    pBuf++;
 8010748:	697b      	ldr	r3, [r7, #20]
 801074a:	3301      	adds	r3, #1
 801074c:	617b      	str	r3, [r7, #20]
    pBuf++;
 801074e:	697b      	ldr	r3, [r7, #20]
 8010750:	3301      	adds	r3, #1
 8010752:	617b      	str	r3, [r7, #20]
    pBuf++;
 8010754:	697b      	ldr	r3, [r7, #20]
 8010756:	3301      	adds	r3, #1
 8010758:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 801075a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801075c:	3b01      	subs	r3, #1
 801075e:	627b      	str	r3, [r7, #36]	@ 0x24
 8010760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010762:	2b00      	cmp	r3, #0
 8010764:	d1bf      	bne.n	80106e6 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 8010766:	231a      	movs	r3, #26
 8010768:	18fb      	adds	r3, r7, r3
 801076a:	881b      	ldrh	r3, [r3, #0]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d01b      	beq.n	80107a8 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 8010770:	6a3b      	ldr	r3, [r7, #32]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 8010776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010778:	b2db      	uxtb	r3, r3
 801077a:	00db      	lsls	r3, r3, #3
 801077c:	693a      	ldr	r2, [r7, #16]
 801077e:	40da      	lsrs	r2, r3
 8010780:	0013      	movs	r3, r2
 8010782:	b2da      	uxtb	r2, r3
 8010784:	697b      	ldr	r3, [r7, #20]
 8010786:	701a      	strb	r2, [r3, #0]
      count++;
 8010788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801078a:	3301      	adds	r3, #1
 801078c:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 801078e:	697b      	ldr	r3, [r7, #20]
 8010790:	3301      	adds	r3, #1
 8010792:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 8010794:	211a      	movs	r1, #26
 8010796:	187b      	adds	r3, r7, r1
 8010798:	881a      	ldrh	r2, [r3, #0]
 801079a:	187b      	adds	r3, r7, r1
 801079c:	3a01      	subs	r2, #1
 801079e:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 80107a0:	187b      	adds	r3, r7, r1
 80107a2:	881b      	ldrh	r3, [r3, #0]
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d1e6      	bne.n	8010776 <USB_ReadPMA+0xe2>
  }
}
 80107a8:	46c0      	nop			@ (mov r8, r8)
 80107aa:	46bd      	mov	sp, r7
 80107ac:	b00b      	add	sp, #44	@ 0x2c
 80107ae:	bd90      	pop	{r4, r7, pc}
 80107b0:	40009800 	.word	0x40009800

080107b4 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b094      	sub	sp, #80	@ 0x50
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	60f8      	str	r0, [r7, #12]
 80107bc:	60b9      	str	r1, [r7, #8]
 80107be:	607a      	str	r2, [r7, #4]
 80107c0:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	3303      	adds	r3, #3
 80107c6:	2203      	movs	r2, #3
 80107c8:	4393      	bics	r3, r2
 80107ca:	607b      	str	r3, [r7, #4]
__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{

unsigned int  primask_value;

    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80107cc:	f3ef 8310 	mrs	r3, PRIMASK
 80107d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 80107d2:	b672      	cpsid	i
    return(primask_value);
 80107d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts.  */
    TX_DISABLE
 80107d6:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80107d8:	4b56      	ldr	r3, [pc, #344]	@ (8010934 <_tx_byte_allocate+0x180>)
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	643b      	str	r3, [r7, #64]	@ 0x40
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 80107de:	2300      	movs	r3, #0
 80107e0:	647b      	str	r3, [r7, #68]	@ 0x44
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80107e6:	621a      	str	r2, [r3, #32]
 80107e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107ea:	627b      	str	r3, [r7, #36]	@ 0x24
}

__attribute__( ( always_inline ) ) static inline void __restore_interrupts(unsigned int primask_value)
{

    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80107ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107ee:	f383 8810 	msr	PRIMASK, r3
}
 80107f2:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 80107f4:	687a      	ldr	r2, [r7, #4]
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	0011      	movs	r1, r2
 80107fa:	0018      	movs	r0, r3
 80107fc:	f000 f9c0 	bl	8010b80 <_tx_byte_pool_search>
 8010800:	0003      	movs	r3, r0
 8010802:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010804:	f3ef 8310 	mrs	r3, PRIMASK
 8010808:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 801080a:	b672      	cpsid	i
    return(primask_value);
 801080c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 801080e:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 8010810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010812:	2b00      	cmp	r3, #0
 8010814:	d002      	beq.n	801081c <_tx_byte_allocate+0x68>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8010816:	2301      	movs	r3, #1
 8010818:	647b      	str	r3, [r7, #68]	@ 0x44
 801081a:	e006      	b.n	801082a <_tx_byte_allocate+0x76>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	6a1b      	ldr	r3, [r3, #32]
 8010820:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010822:	429a      	cmp	r2, r3
 8010824:	d101      	bne.n	801082a <_tx_byte_allocate+0x76>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8010826:	2301      	movs	r3, #1
 8010828:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }

    } while (finished == TX_FALSE);
 801082a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801082c:	2b00      	cmp	r3, #0
 801082e:	d0d8      	beq.n	80107e2 <_tx_byte_allocate+0x2e>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 8010830:	68bb      	ldr	r3, [r7, #8]
 8010832:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010834:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8010836:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010838:	2b00      	cmp	r3, #0
 801083a:	d008      	beq.n	801084e <_tx_byte_allocate+0x9a>
 801083c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801083e:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010840:	6a3b      	ldr	r3, [r7, #32]
 8010842:	f383 8810 	msr	PRIMASK, r3
}
 8010846:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8010848:	2300      	movs	r3, #0
 801084a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801084c:	e06d      	b.n	801092a <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 801084e:	683b      	ldr	r3, [r7, #0]
 8010850:	2b00      	cmp	r3, #0
 8010852:	d062      	beq.n	801091a <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8010854:	4b38      	ldr	r3, [pc, #224]	@ (8010938 <_tx_byte_allocate+0x184>)
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	2b00      	cmp	r3, #0
 801085a:	d007      	beq.n	801086c <_tx_byte_allocate+0xb8>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 801085c:	2310      	movs	r3, #16
 801085e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010860:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010862:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010864:	69fb      	ldr	r3, [r7, #28]
 8010866:	f383 8810 	msr	PRIMASK, r3
}
 801086a:	e05e      	b.n	801092a <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 801086c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801086e:	4a33      	ldr	r2, [pc, #204]	@ (801093c <_tx_byte_allocate+0x188>)
 8010870:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 8010872:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010874:	68fa      	ldr	r2, [r7, #12]
 8010876:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8010878:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801087a:	68ba      	ldr	r2, [r7, #8]
 801087c:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 801087e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010880:	687a      	ldr	r2, [r7, #4]
 8010882:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8010884:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010886:	22ac      	movs	r2, #172	@ 0xac
 8010888:	589b      	ldr	r3, [r3, r2]
 801088a:	1c5a      	adds	r2, r3, #1
 801088c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801088e:	21ac      	movs	r1, #172	@ 0xac
 8010890:	505a      	str	r2, [r3, r1]
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010896:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801089c:	1c5a      	adds	r2, r3, #1
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 80108a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d109      	bne.n	80108bc <_tx_byte_allocate+0x108>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80108ac:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80108ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80108b2:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 80108b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80108b8:	675a      	str	r2, [r3, #116]	@ 0x74
 80108ba:	e011      	b.n	80108e0 <_tx_byte_allocate+0x12c>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108c0:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 80108c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80108c6:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80108c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80108cc:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80108ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80108d2:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80108d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80108d8:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 80108da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80108de:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 80108e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108e2:	2209      	movs	r2, #9
 80108e4:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80108e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108e8:	2201      	movs	r2, #1
 80108ea:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80108ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108ee:	683a      	ldr	r2, [r7, #0]
 80108f0:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 80108f2:	4b11      	ldr	r3, [pc, #68]	@ (8010938 <_tx_byte_allocate+0x184>)
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	1c5a      	adds	r2, r3, #1
 80108f8:	4b0f      	ldr	r3, [pc, #60]	@ (8010938 <_tx_byte_allocate+0x184>)
 80108fa:	601a      	str	r2, [r3, #0]
 80108fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108fe:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010900:	69bb      	ldr	r3, [r7, #24]
 8010902:	f383 8810 	msr	PRIMASK, r3
}
 8010906:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8010908:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801090a:	0018      	movs	r0, r3
 801090c:	f003 f84c 	bl	80139a8 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8010910:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010912:	2284      	movs	r2, #132	@ 0x84
 8010914:	589b      	ldr	r3, [r3, r2]
 8010916:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010918:	e007      	b.n	801092a <_tx_byte_allocate+0x176>
 801091a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801091c:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801091e:	697b      	ldr	r3, [r7, #20]
 8010920:	f383 8810 	msr	PRIMASK, r3
}
 8010924:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 8010926:	2310      	movs	r3, #16
 8010928:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }

    /* Return completion status.  */
    return(status);
 801092a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 801092c:	0018      	movs	r0, r3
 801092e:	46bd      	mov	sp, r7
 8010930:	b014      	add	sp, #80	@ 0x50
 8010932:	bd80      	pop	{r7, pc}
 8010934:	200115f0 	.word	0x200115f0
 8010938:	20011688 	.word	0x20011688
 801093c:	08010941 	.word	0x08010941

08010940 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b08c      	sub	sp, #48	@ 0x30
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
 8010948:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801094a:	f3ef 8310 	mrs	r3, PRIMASK
 801094e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010950:	b672      	cpsid	i
    return(primask_value);
 8010952:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8010954:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 801095a:	4b32      	ldr	r3, [pc, #200]	@ (8010a24 <_tx_byte_pool_cleanup+0xe4>)
 801095c:	429a      	cmp	r2, r3
 801095e:	d157      	bne.n	8010a10 <_tx_byte_pool_cleanup+0xd0>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	22ac      	movs	r2, #172	@ 0xac
 8010964:	589b      	ldr	r3, [r3, r2]
 8010966:	683a      	ldr	r2, [r7, #0]
 8010968:	429a      	cmp	r2, r3
 801096a:	d151      	bne.n	8010a10 <_tx_byte_pool_cleanup+0xd0>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010970:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 8010972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010974:	2b00      	cmp	r3, #0
 8010976:	d04b      	beq.n	8010a10 <_tx_byte_pool_cleanup+0xd0>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8010978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	4a2a      	ldr	r2, [pc, #168]	@ (8010a28 <_tx_byte_pool_cleanup+0xe8>)
 801097e:	4293      	cmp	r3, r2
 8010980:	d146      	bne.n	8010a10 <_tx_byte_pool_cleanup+0xd0>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8010982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010986:	2b00      	cmp	r3, #0
 8010988:	d042      	beq.n	8010a10 <_tx_byte_pool_cleanup+0xd0>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	2200      	movs	r2, #0
 801098e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 8010990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010994:	1e5a      	subs	r2, r3, #1
 8010996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010998:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 801099a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801099c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801099e:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 80109a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d103      	bne.n	80109ae <_tx_byte_pool_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 80109a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109a8:	2200      	movs	r2, #0
 80109aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80109ac:	e013      	b.n	80109d6 <_tx_byte_pool_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80109b2:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80109b8:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80109ba:	6a3b      	ldr	r3, [r7, #32]
 80109bc:	69fa      	ldr	r2, [r7, #28]
 80109be:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80109c0:	69fb      	ldr	r3, [r7, #28]
 80109c2:	6a3a      	ldr	r2, [r7, #32]
 80109c4:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 80109c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109ca:	687a      	ldr	r2, [r7, #4]
 80109cc:	429a      	cmp	r2, r3
 80109ce:	d102      	bne.n	80109d6 <_tx_byte_pool_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 80109d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109d2:	6a3a      	ldr	r2, [r7, #32]
 80109d4:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80109da:	2b09      	cmp	r3, #9
 80109dc:	d118      	bne.n	8010a10 <_tx_byte_pool_cleanup+0xd0>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	2284      	movs	r2, #132	@ 0x84
 80109e2:	2110      	movs	r1, #16
 80109e4:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80109e6:	4b11      	ldr	r3, [pc, #68]	@ (8010a2c <_tx_byte_pool_cleanup+0xec>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	1c5a      	adds	r2, r3, #1
 80109ec:	4b0f      	ldr	r3, [pc, #60]	@ (8010a2c <_tx_byte_pool_cleanup+0xec>)
 80109ee:	601a      	str	r2, [r3, #0]
 80109f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109f2:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80109f4:	693b      	ldr	r3, [r7, #16]
 80109f6:	f383 8810 	msr	PRIMASK, r3
}
 80109fa:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	0018      	movs	r0, r3
 8010a00:	f002 fed2 	bl	80137a8 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010a04:	f3ef 8310 	mrs	r3, PRIMASK
 8010a08:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010a0a:	b672      	cpsid	i
    return(primask_value);
 8010a0c:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8010a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a12:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	f383 8810 	msr	PRIMASK, r3
}
 8010a1a:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8010a1c:	46c0      	nop			@ (mov r8, r8)
 8010a1e:	46bd      	mov	sp, r7
 8010a20:	b00c      	add	sp, #48	@ 0x30
 8010a22:	bd80      	pop	{r7, pc}
 8010a24:	08010941 	.word	0x08010941
 8010a28:	42595445 	.word	0x42595445
 8010a2c:	20011688 	.word	0x20011688

08010a30 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b092      	sub	sp, #72	@ 0x48
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	60f8      	str	r0, [r7, #12]
 8010a38:	60b9      	str	r1, [r7, #8]
 8010a3a:	607a      	str	r2, [r7, #4]
 8010a3c:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	647b      	str	r3, [r7, #68]	@ 0x44
 8010a42:	233f      	movs	r3, #63	@ 0x3f
 8010a44:	18fb      	adds	r3, r7, r3
 8010a46:	2200      	movs	r2, #0
 8010a48:	701a      	strb	r2, [r3, #0]
 8010a4a:	2334      	movs	r3, #52	@ 0x34
 8010a4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010a4e:	2300      	movs	r3, #0
 8010a50:	643b      	str	r3, [r7, #64]	@ 0x40
 8010a52:	e009      	b.n	8010a68 <_tx_byte_pool_create+0x38>
 8010a54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010a56:	1c5a      	adds	r2, r3, #1
 8010a58:	647a      	str	r2, [r7, #68]	@ 0x44
 8010a5a:	223f      	movs	r2, #63	@ 0x3f
 8010a5c:	18ba      	adds	r2, r7, r2
 8010a5e:	7812      	ldrb	r2, [r2, #0]
 8010a60:	701a      	strb	r2, [r3, #0]
 8010a62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010a64:	3301      	adds	r3, #1
 8010a66:	643b      	str	r3, [r7, #64]	@ 0x40
 8010a68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a6c:	429a      	cmp	r2, r3
 8010a6e:	d3f1      	bcc.n	8010a54 <_tx_byte_pool_create+0x24>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8010a70:	683b      	ldr	r3, [r7, #0]
 8010a72:	2203      	movs	r2, #3
 8010a74:	4393      	bics	r3, r2
 8010a76:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8010a78:	68fb      	ldr	r3, [r7, #12]
 8010a7a:	68ba      	ldr	r2, [r7, #8]
 8010a7c:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	687a      	ldr	r2, [r7, #4]
 8010a82:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	683a      	ldr	r2, [r7, #0]
 8010a88:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	687a      	ldr	r2, [r7, #4]
 8010a8e:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	687a      	ldr	r2, [r7, #4]
 8010a94:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8010a96:	683b      	ldr	r3, [r7, #0]
 8010a98:	3b08      	subs	r3, #8
 8010a9a:	001a      	movs	r2, r3
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	2202      	movs	r2, #2
 8010aa4:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8010aaa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010aac:	683b      	ldr	r3, [r7, #0]
 8010aae:	18d3      	adds	r3, r2, r3
 8010ab0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8010ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ab4:	3b04      	subs	r3, #4
 8010ab6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8010abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 8010ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ac2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ac4:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8010ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ac8:	3b04      	subs	r3, #4
 8010aca:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8010acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ad2:	687a      	ldr	r2, [r7, #4]
 8010ad4:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8010ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 8010ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ae0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010ae2:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8010ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010aea:	3304      	adds	r3, #4
 8010aec:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8010aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010af0:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8010af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010af4:	4a1e      	ldr	r2, [pc, #120]	@ (8010b70 <_tx_byte_pool_create+0x140>)
 8010af6:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8010af8:	68fb      	ldr	r3, [r7, #12]
 8010afa:	2200      	movs	r2, #0
 8010afc:	621a      	str	r2, [r3, #32]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010afe:	f3ef 8310 	mrs	r3, PRIMASK
 8010b02:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010b04:	b672      	cpsid	i
    return(primask_value);
 8010b06:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8010b08:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	4a19      	ldr	r2, [pc, #100]	@ (8010b74 <_tx_byte_pool_create+0x144>)
 8010b0e:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8010b10:	4b19      	ldr	r3, [pc, #100]	@ (8010b78 <_tx_byte_pool_create+0x148>)
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d109      	bne.n	8010b2c <_tx_byte_pool_create+0xfc>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8010b18:	4b18      	ldr	r3, [pc, #96]	@ (8010b7c <_tx_byte_pool_create+0x14c>)
 8010b1a:	68fa      	ldr	r2, [r7, #12]
 8010b1c:	601a      	str	r2, [r3, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	68fa      	ldr	r2, [r7, #12]
 8010b22:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	68fa      	ldr	r2, [r7, #12]
 8010b28:	631a      	str	r2, [r3, #48]	@ 0x30
 8010b2a:	e011      	b.n	8010b50 <_tx_byte_pool_create+0x120>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8010b2c:	4b13      	ldr	r3, [pc, #76]	@ (8010b7c <_tx_byte_pool_create+0x14c>)
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8010b32:	6a3b      	ldr	r3, [r7, #32]
 8010b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b36:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8010b38:	6a3b      	ldr	r3, [r7, #32]
 8010b3a:	68fa      	ldr	r2, [r7, #12]
 8010b3c:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8010b3e:	69fb      	ldr	r3, [r7, #28]
 8010b40:	68fa      	ldr	r2, [r7, #12]
 8010b42:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	69fa      	ldr	r2, [r7, #28]
 8010b48:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	6a3a      	ldr	r2, [r7, #32]
 8010b4e:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8010b50:	4b09      	ldr	r3, [pc, #36]	@ (8010b78 <_tx_byte_pool_create+0x148>)
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	1c5a      	adds	r2, r3, #1
 8010b56:	4b08      	ldr	r3, [pc, #32]	@ (8010b78 <_tx_byte_pool_create+0x148>)
 8010b58:	601a      	str	r2, [r3, #0]
 8010b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b5c:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010b5e:	697b      	ldr	r3, [r7, #20]
 8010b60:	f383 8810 	msr	PRIMASK, r3
}
 8010b64:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8010b66:	2300      	movs	r3, #0
}
 8010b68:	0018      	movs	r0, r3
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	b012      	add	sp, #72	@ 0x48
 8010b6e:	bd80      	pop	{r7, pc}
 8010b70:	ffffeeee 	.word	0xffffeeee
 8010b74:	42595445 	.word	0x42595445
 8010b78:	200115e4 	.word	0x200115e4
 8010b7c:	200115e0 	.word	0x200115e0

08010b80 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8010b80:	b580      	push	{r7, lr}
 8010b82:	b094      	sub	sp, #80	@ 0x50
 8010b84:	af00      	add	r7, sp, #0
 8010b86:	6078      	str	r0, [r7, #4]
 8010b88:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010b8e:	f3ef 8310 	mrs	r3, PRIMASK
 8010b92:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010b94:	b672      	cpsid	i
    return(primask_value);
 8010b96:	69fb      	ldr	r3, [r7, #28]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8010b98:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	689a      	ldr	r2, [r3, #8]
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	68db      	ldr	r3, [r3, #12]
 8010ba2:	3b02      	subs	r3, #2
 8010ba4:	00db      	lsls	r3, r3, #3
 8010ba6:	18d3      	adds	r3, r2, r3
 8010ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (memory_size >= total_theoretical_available)
 8010baa:	683a      	ldr	r2, [r7, #0]
 8010bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bae:	429a      	cmp	r2, r3
 8010bb0:	d308      	bcc.n	8010bc4 <_tx_byte_pool_search+0x44>
 8010bb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010bb4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010bb6:	69bb      	ldr	r3, [r7, #24]
 8010bb8:	f383 8810 	msr	PRIMASK, r3
}
 8010bbc:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 8010bbe:	2300      	movs	r3, #0
 8010bc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010bc2:	e0db      	b.n	8010d7c <_tx_byte_pool_search+0x1fc>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8010bc4:	4b70      	ldr	r3, [pc, #448]	@ (8010d88 <_tx_byte_pool_search+0x208>)
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010bce:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	695b      	ldr	r3, [r3, #20]
 8010bd4:	64bb      	str	r3, [r7, #72]	@ 0x48
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	68db      	ldr	r3, [r3, #12]
 8010bda:	3301      	adds	r3, #1
 8010bdc:	643b      	str	r3, [r7, #64]	@ 0x40
        available_bytes =  ((ULONG) 0);
 8010bde:	2300      	movs	r3, #0
 8010be0:	647b      	str	r3, [r7, #68]	@ 0x44
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8010be2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010be4:	3304      	adds	r3, #4
 8010be6:	633b      	str	r3, [r7, #48]	@ 0x30
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8010be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8010bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	4a66      	ldr	r2, [pc, #408]	@ (8010d8c <_tx_byte_pool_search+0x20c>)
 8010bf2:	4293      	cmp	r3, r2
 8010bf4:	d143      	bne.n	8010c7e <_tx_byte_pool_search+0xfe>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 8010bf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d104      	bne.n	8010c06 <_tx_byte_pool_search+0x86>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010c00:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 8010c02:	2301      	movs	r3, #1
 8010c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8010c06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c08:	62bb      	str	r3, [r7, #40]	@ 0x28
                next_ptr =             *this_block_link_ptr;
 8010c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8010c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c14:	1ad3      	subs	r3, r2, r3
 8010c16:	647b      	str	r3, [r7, #68]	@ 0x44
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8010c18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010c1a:	3b08      	subs	r3, #8
 8010c1c:	647b      	str	r3, [r7, #68]	@ 0x44

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 8010c1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010c20:	683b      	ldr	r3, [r7, #0]
 8010c22:	429a      	cmp	r2, r3
 8010c24:	d255      	bcs.n	8010cd2 <_tx_byte_pool_search+0x152>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 8010c26:	2300      	movs	r3, #0
 8010c28:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8010c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c2c:	3304      	adds	r3, #4
 8010c2e:	633b      	str	r3, [r7, #48]	@ 0x30
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8010c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8010c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	4a54      	ldr	r2, [pc, #336]	@ (8010d8c <_tx_byte_pool_search+0x20c>)
 8010c3a:	4293      	cmp	r3, r2
 8010c3c:	d113      	bne.n	8010c66 <_tx_byte_pool_search+0xe6>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8010c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c40:	623b      	str	r3, [r7, #32]
                        *this_block_link_ptr =  *next_block_link_ptr;
 8010c42:	6a3b      	ldr	r3, [r7, #32]
 8010c44:	681a      	ldr	r2, [r3, #0]
 8010c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c48:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	68db      	ldr	r3, [r3, #12]
 8010c4e:	1e5a      	subs	r2, r3, #1
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	695b      	ldr	r3, [r3, #20]
 8010c58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c5a:	429a      	cmp	r2, r3
 8010c5c:	d114      	bne.n	8010c88 <_tx_byte_pool_search+0x108>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010c62:	615a      	str	r2, [r3, #20]
 8010c64:	e010      	b.n	8010c88 <_tx_byte_pool_search+0x108>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8010c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c68:	623b      	str	r3, [r7, #32]
                        current_ptr =  *next_block_link_ptr;
 8010c6a:	6a3b      	ldr	r3, [r7, #32]
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	64bb      	str	r3, [r7, #72]	@ 0x48

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8010c70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d008      	beq.n	8010c88 <_tx_byte_pool_search+0x108>
                        {
                            examine_blocks--;
 8010c76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c78:	3b01      	subs	r3, #1
 8010c7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8010c7c:	e004      	b.n	8010c88 <_tx_byte_pool_search+0x108>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8010c7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c80:	62bb      	str	r3, [r7, #40]	@ 0x28
                current_ptr =  *this_block_link_ptr;
 8010c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8010c88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d002      	beq.n	8010c94 <_tx_byte_pool_search+0x114>
            {

                examine_blocks--;
 8010c8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c90:	3b01      	subs	r3, #1
 8010c92:	643b      	str	r3, [r7, #64]	@ 0x40
 8010c94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c96:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010c98:	693b      	ldr	r3, [r7, #16]
 8010c9a:	f383 8810 	msr	PRIMASK, r3
}
 8010c9e:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010ca0:	f3ef 8310 	mrs	r3, PRIMASK
 8010ca4:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010ca6:	b672      	cpsid	i
    return(primask_value);
 8010ca8:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 8010caa:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	6a1b      	ldr	r3, [r3, #32]
 8010cb0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010cb2:	429a      	cmp	r2, r3
 8010cb4:	d009      	beq.n	8010cca <_tx_byte_pool_search+0x14a>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	695b      	ldr	r3, [r3, #20]
 8010cba:	64bb      	str	r3, [r7, #72]	@ 0x48
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	68db      	ldr	r3, [r3, #12]
 8010cc0:	3301      	adds	r3, #1
 8010cc2:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010cc8:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 8010cca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d188      	bne.n	8010be2 <_tx_byte_pool_search+0x62>
 8010cd0:	e000      	b.n	8010cd4 <_tx_byte_pool_search+0x154>
                    break;
 8010cd2:	46c0      	nop			@ (mov r8, r8)

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8010cd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d048      	beq.n	8010d6c <_tx_byte_pool_search+0x1ec>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 8010cda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010cdc:	683b      	ldr	r3, [r7, #0]
 8010cde:	1ad3      	subs	r3, r2, r3
 8010ce0:	2b13      	cmp	r3, #19
 8010ce2:	d91e      	bls.n	8010d22 <_tx_byte_pool_search+0x1a2>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8010ce4:	683b      	ldr	r3, [r7, #0]
 8010ce6:	3308      	adds	r3, #8
 8010ce8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010cea:	18d3      	adds	r3, r2, r3
 8010cec:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8010cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cf0:	623b      	str	r3, [r7, #32]
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8010cf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
                *next_block_link_ptr =  *this_block_link_ptr;
 8010cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cf8:	681a      	ldr	r2, [r3, #0]
 8010cfa:	6a3b      	ldr	r3, [r7, #32]
 8010cfc:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8010cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d00:	3304      	adds	r3, #4
 8010d02:	633b      	str	r3, [r7, #48]	@ 0x30
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8010d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 8010d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d0a:	4a20      	ldr	r2, [pc, #128]	@ (8010d8c <_tx_byte_pool_search+0x20c>)
 8010d0c:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	68db      	ldr	r3, [r3, #12]
 8010d12:	1c5a      	adds	r2, r3, #1
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 8010d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d1c:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 8010d1e:	683b      	ldr	r3, [r7, #0]
 8010d20:	647b      	str	r3, [r7, #68]	@ 0x44
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8010d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010d24:	3304      	adds	r3, #4
 8010d26:	633b      	str	r3, [r7, #48]	@ 0x30
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8010d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8010d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d2e:	687a      	ldr	r2, [r7, #4]
 8010d30:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	689a      	ldr	r2, [r3, #8]
 8010d36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d38:	1ad3      	subs	r3, r2, r3
 8010d3a:	3b08      	subs	r3, #8
 8010d3c:	001a      	movs	r2, r3
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	695b      	ldr	r3, [r3, #20]
 8010d46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010d48:	429a      	cmp	r2, r3
 8010d4a:	d105      	bne.n	8010d58 <_tx_byte_pool_search+0x1d8>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8010d4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8010d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d52:	681a      	ldr	r2, [r3, #0]
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	615a      	str	r2, [r3, #20]
 8010d58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d5a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	f383 8810 	msr	PRIMASK, r3
}
 8010d62:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8010d64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010d66:	3308      	adds	r3, #8
 8010d68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d6a:	e007      	b.n	8010d7c <_tx_byte_pool_search+0x1fc>
 8010d6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d6e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010d70:	68bb      	ldr	r3, [r7, #8]
 8010d72:	f383 8810 	msr	PRIMASK, r3
}
 8010d76:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 8010d78:	2300      	movs	r3, #0
 8010d7a:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8010d7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8010d7e:	0018      	movs	r0, r3
 8010d80:	46bd      	mov	sp, r7
 8010d82:	b014      	add	sp, #80	@ 0x50
 8010d84:	bd80      	pop	{r7, pc}
 8010d86:	46c0      	nop			@ (mov r8, r8)
 8010d88:	200115f0 	.word	0x200115f0
 8010d8c:	ffffeeee 	.word	0xffffeeee

08010d90 <_tx_event_flags_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_event_flags_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8010d90:	b580      	push	{r7, lr}
 8010d92:	b08c      	sub	sp, #48	@ 0x30
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	6078      	str	r0, [r7, #4]
 8010d98:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010d9a:	f3ef 8310 	mrs	r3, PRIMASK
 8010d9e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010da0:	b672      	cpsid	i
    return(primask_value);
 8010da2:	697b      	ldr	r3, [r7, #20]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the event flags group.  */
    TX_DISABLE
 8010da4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_event_flags_cleanup))
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8010daa:	4b37      	ldr	r3, [pc, #220]	@ (8010e88 <_tx_event_flags_cleanup+0xf8>)
 8010dac:	429a      	cmp	r2, r3
 8010dae:	d161      	bne.n	8010e74 <_tx_event_flags_cleanup+0xe4>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	22ac      	movs	r2, #172	@ 0xac
 8010db4:	589b      	ldr	r3, [r3, r2]
 8010db6:	683a      	ldr	r2, [r7, #0]
 8010db8:	429a      	cmp	r2, r3
 8010dba:	d15b      	bne.n	8010e74 <_tx_event_flags_cleanup+0xe4>
        {

            /* Setup pointer to event flags control block.  */
            group_ptr =  TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010dc0:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for a NULL event flags control block pointer.  */
            if (group_ptr != TX_NULL)
 8010dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d055      	beq.n	8010e74 <_tx_event_flags_cleanup+0xe4>
            {

                /* Is the group pointer ID valid?  */
                if (group_ptr -> tx_event_flags_group_id == TX_EVENT_FLAGS_ID)
 8010dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dca:	681b      	ldr	r3, [r3, #0]
 8010dcc:	4a2f      	ldr	r2, [pc, #188]	@ (8010e8c <_tx_event_flags_cleanup+0xfc>)
 8010dce:	4293      	cmp	r3, r2
 8010dd0:	d150      	bne.n	8010e74 <_tx_event_flags_cleanup+0xe4>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8010dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dd4:	695b      	ldr	r3, [r3, #20]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d04c      	beq.n	8010e74 <_tx_event_flags_cleanup+0xe4>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	2200      	movs	r2, #0
 8010dde:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Pickup the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8010de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010de2:	695b      	ldr	r3, [r3, #20]
 8010de4:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Pickup the suspension head.  */
                        suspension_head =  group_ptr -> tx_event_flags_group_suspension_list;
 8010de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010de8:	691b      	ldr	r3, [r3, #16]
 8010dea:	623b      	str	r3, [r7, #32]

                        /* Determine if the cleanup is being done while a set operation was interrupted.  If the
                           suspended count is non-zero and the suspension head is NULL, the list is being processed
                           and cannot be touched from here. The suspension list removal will instead take place
                           inside the event flag set code.  */
                        if (suspension_head != TX_NULL)
 8010dec:	6a3b      	ldr	r3, [r7, #32]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d020      	beq.n	8010e34 <_tx_event_flags_cleanup+0xa4>
                        {

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the local suspension count.  */
                            suspended_count--;
 8010df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010df4:	3b01      	subs	r3, #1
 8010df6:	627b      	str	r3, [r7, #36]	@ 0x24

                            /* Store the updated suspended count.  */
                            group_ptr -> tx_event_flags_group_suspended_count =  suspended_count;
 8010df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010dfc:	615a      	str	r2, [r3, #20]

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 8010dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	d103      	bne.n	8010e0c <_tx_event_flags_cleanup+0x7c>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 8010e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e06:	2200      	movs	r2, #0
 8010e08:	611a      	str	r2, [r3, #16]
 8010e0a:	e016      	b.n	8010e3a <_tx_event_flags_cleanup+0xaa>
                            {

                                /* At least one more thread is on the same suspension list.  */

                                /* Update the links of the adjacent threads.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010e10:	61fb      	str	r3, [r7, #28]
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e16:	61bb      	str	r3, [r7, #24]
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 8010e18:	69fb      	ldr	r3, [r7, #28]
 8010e1a:	69ba      	ldr	r2, [r7, #24]
 8010e1c:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8010e1e:	69bb      	ldr	r3, [r7, #24]
 8010e20:	69fa      	ldr	r2, [r7, #28]
 8010e22:	671a      	str	r2, [r3, #112]	@ 0x70

                                /* Determine if we need to update the head pointer.  */
                                if (suspension_head == thread_ptr)
 8010e24:	6a3a      	ldr	r2, [r7, #32]
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	429a      	cmp	r2, r3
 8010e2a:	d106      	bne.n	8010e3a <_tx_event_flags_cleanup+0xaa>
                                {

                                    /* Update the list head pointer.  */
                                    group_ptr -> tx_event_flags_group_suspension_list =  next_thread;
 8010e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e2e:	69fa      	ldr	r2, [r7, #28]
 8010e30:	611a      	str	r2, [r3, #16]
 8010e32:	e002      	b.n	8010e3a <_tx_event_flags_cleanup+0xaa>
                        }
                        else
                        {

                            /* In this case, the search pointer in an interrupted event flag set must be reset.  */
                            group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 8010e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e36:	2201      	movs	r2, #1
 8010e38:	60da      	str	r2, [r3, #12]
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010e3e:	2b07      	cmp	r3, #7
 8010e40:	d118      	bne.n	8010e74 <_tx_event_flags_cleanup+0xe4>
                            /* Increment the number of timeouts on this event flags group.  */
                            group_ptr -> tx_event_flags_group____performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_EVENTS;
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	2284      	movs	r2, #132	@ 0x84
 8010e46:	2107      	movs	r1, #7
 8010e48:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                           /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8010e4a:	4b11      	ldr	r3, [pc, #68]	@ (8010e90 <_tx_event_flags_cleanup+0x100>)
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	1c5a      	adds	r2, r3, #1
 8010e50:	4b0f      	ldr	r3, [pc, #60]	@ (8010e90 <_tx_event_flags_cleanup+0x100>)
 8010e52:	601a      	str	r2, [r3, #0]
 8010e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e56:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	f383 8810 	msr	PRIMASK, r3
}
 8010e5e:	46c0      	nop			@ (mov r8, r8)
                            TX_RESTORE

                            /* Resume the thread!  Check for preemption even though we are executing
                               from the system timer thread right now which normally executes at the
                               highest priority.  */
                            _tx_thread_system_resume(thread_ptr);
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	0018      	movs	r0, r3
 8010e64:	f002 fca0 	bl	80137a8 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010e68:	f3ef 8310 	mrs	r3, PRIMASK
 8010e6c:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010e6e:	b672      	cpsid	i
    return(primask_value);
 8010e70:	693b      	ldr	r3, [r7, #16]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8010e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e76:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010e78:	68bb      	ldr	r3, [r7, #8]
 8010e7a:	f383 8810 	msr	PRIMASK, r3
}
 8010e7e:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8010e80:	46c0      	nop			@ (mov r8, r8)
 8010e82:	46bd      	mov	sp, r7
 8010e84:	b00c      	add	sp, #48	@ 0x30
 8010e86:	bd80      	pop	{r7, pc}
 8010e88:	08010d91 	.word	0x08010d91
 8010e8c:	4456444e 	.word	0x4456444e
 8010e90:	20011688 	.word	0x20011688

08010e94 <_tx_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr)
{
 8010e94:	b580      	push	{r7, lr}
 8010e96:	b08c      	sub	sp, #48	@ 0x30
 8010e98:	af00      	add	r7, sp, #0
 8010e9a:	6078      	str	r0, [r7, #4]
 8010e9c:	6039      	str	r1, [r7, #0]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Initialize event flags control block to all zeros.  */
    TX_MEMSET(group_ptr, 0, (sizeof(TX_EVENT_FLAGS_GROUP)));
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010ea2:	2327      	movs	r3, #39	@ 0x27
 8010ea4:	18fb      	adds	r3, r7, r3
 8010ea6:	2200      	movs	r2, #0
 8010ea8:	701a      	strb	r2, [r3, #0]
 8010eaa:	2324      	movs	r3, #36	@ 0x24
 8010eac:	623b      	str	r3, [r7, #32]
 8010eae:	2300      	movs	r3, #0
 8010eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010eb2:	e009      	b.n	8010ec8 <_tx_event_flags_create+0x34>
 8010eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010eb6:	1c5a      	adds	r2, r3, #1
 8010eb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010eba:	2227      	movs	r2, #39	@ 0x27
 8010ebc:	18ba      	adds	r2, r7, r2
 8010ebe:	7812      	ldrb	r2, [r2, #0]
 8010ec0:	701a      	strb	r2, [r3, #0]
 8010ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ec4:	3301      	adds	r3, #1
 8010ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010ec8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010eca:	6a3b      	ldr	r3, [r7, #32]
 8010ecc:	429a      	cmp	r2, r3
 8010ece:	d3f1      	bcc.n	8010eb4 <_tx_event_flags_create+0x20>

    /* Setup the basic event flags group fields.  */
    group_ptr -> tx_event_flags_group_name =             name_ptr;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	683a      	ldr	r2, [r7, #0]
 8010ed4:	605a      	str	r2, [r3, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010ed6:	f3ef 8310 	mrs	r3, PRIMASK
 8010eda:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010edc:	b672      	cpsid	i
    return(primask_value);
 8010ede:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts to put the event flags group on the created list.  */
    TX_DISABLE
 8010ee0:	61fb      	str	r3, [r7, #28]

    /* Setup the event flags ID to make it valid.  */
    group_ptr -> tx_event_flags_group_id =  TX_EVENT_FLAGS_ID;
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	4a18      	ldr	r2, [pc, #96]	@ (8010f48 <_tx_event_flags_create+0xb4>)
 8010ee6:	601a      	str	r2, [r3, #0]

    /* Place the group on the list of created event flag groups.  First,
       check for an empty list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 8010ee8:	4b18      	ldr	r3, [pc, #96]	@ (8010f4c <_tx_event_flags_create+0xb8>)
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d109      	bne.n	8010f04 <_tx_event_flags_create+0x70>
    {

        /* The created event flags list is empty.  Add event flag group to empty list.  */
        _tx_event_flags_created_ptr =                         group_ptr;
 8010ef0:	4b17      	ldr	r3, [pc, #92]	@ (8010f50 <_tx_event_flags_create+0xbc>)
 8010ef2:	687a      	ldr	r2, [r7, #4]
 8010ef4:	601a      	str	r2, [r3, #0]
        group_ptr -> tx_event_flags_group_created_next =      group_ptr;
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	687a      	ldr	r2, [r7, #4]
 8010efa:	619a      	str	r2, [r3, #24]
        group_ptr -> tx_event_flags_group_created_previous =  group_ptr;
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	687a      	ldr	r2, [r7, #4]
 8010f00:	61da      	str	r2, [r3, #28]
 8010f02:	e011      	b.n	8010f28 <_tx_event_flags_create+0x94>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_group =      _tx_event_flags_created_ptr;
 8010f04:	4b12      	ldr	r3, [pc, #72]	@ (8010f50 <_tx_event_flags_create+0xbc>)
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	61bb      	str	r3, [r7, #24]
        previous_group =  next_group -> tx_event_flags_group_created_previous;
 8010f0a:	69bb      	ldr	r3, [r7, #24]
 8010f0c:	69db      	ldr	r3, [r3, #28]
 8010f0e:	617b      	str	r3, [r7, #20]

        /* Place the new event flag group in the list.  */
        next_group -> tx_event_flags_group_created_previous =  group_ptr;
 8010f10:	69bb      	ldr	r3, [r7, #24]
 8010f12:	687a      	ldr	r2, [r7, #4]
 8010f14:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  group_ptr;
 8010f16:	697b      	ldr	r3, [r7, #20]
 8010f18:	687a      	ldr	r2, [r7, #4]
 8010f1a:	619a      	str	r2, [r3, #24]

        /* Setup this group's created links.  */
        group_ptr -> tx_event_flags_group_created_previous =  previous_group;
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	697a      	ldr	r2, [r7, #20]
 8010f20:	61da      	str	r2, [r3, #28]
        group_ptr -> tx_event_flags_group_created_next =      next_group;
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	69ba      	ldr	r2, [r7, #24]
 8010f26:	619a      	str	r2, [r3, #24]
    }

    /* Increment the number of created event flag groups.  */
    _tx_event_flags_created_count++;
 8010f28:	4b08      	ldr	r3, [pc, #32]	@ (8010f4c <_tx_event_flags_create+0xb8>)
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	1c5a      	adds	r2, r3, #1
 8010f2e:	4b07      	ldr	r3, [pc, #28]	@ (8010f4c <_tx_event_flags_create+0xb8>)
 8010f30:	601a      	str	r2, [r3, #0]
 8010f32:	69fb      	ldr	r3, [r7, #28]
 8010f34:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	f383 8810 	msr	PRIMASK, r3
}
 8010f3c:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8010f3e:	2300      	movs	r3, #0
}
 8010f40:	0018      	movs	r0, r3
 8010f42:	46bd      	mov	sp, r7
 8010f44:	b00c      	add	sp, #48	@ 0x30
 8010f46:	bd80      	pop	{r7, pc}
 8010f48:	4456444e 	.word	0x4456444e
 8010f4c:	200115cc 	.word	0x200115cc
 8010f50:	200115c8 	.word	0x200115c8

08010f54 <_tx_event_flags_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr)
{
 8010f54:	b580      	push	{r7, lr}
 8010f56:	b08e      	sub	sp, #56	@ 0x38
 8010f58:	af00      	add	r7, sp, #0
 8010f5a:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010f5c:	f3ef 8310 	mrs	r3, PRIMASK
 8010f60:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010f62:	b672      	cpsid	i
    return(primask_value);
 8010f64:	69fb      	ldr	r3, [r7, #28]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Disable interrupts to remove the group from the created list.  */
    TX_DISABLE
 8010f66:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_DELETE_INSERT

    /* Clear the event flag group ID to make it invalid.  */
    group_ptr -> tx_event_flags_group_id =  TX_CLEAR_ID;
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	2200      	movs	r2, #0
 8010f6c:	601a      	str	r2, [r3, #0]

    /* Decrement the number of created event flag groups.  */
    _tx_event_flags_created_count--;
 8010f6e:	4b3c      	ldr	r3, [pc, #240]	@ (8011060 <_tx_event_flags_delete+0x10c>)
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	1e5a      	subs	r2, r3, #1
 8010f74:	4b3a      	ldr	r3, [pc, #232]	@ (8011060 <_tx_event_flags_delete+0x10c>)
 8010f76:	601a      	str	r2, [r3, #0]

    /* See if this group is the only one on the list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 8010f78:	4b39      	ldr	r3, [pc, #228]	@ (8011060 <_tx_event_flags_delete+0x10c>)
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d103      	bne.n	8010f88 <_tx_event_flags_delete+0x34>
    {

        /* Only created event flag group, just set the created list to NULL.  */
        _tx_event_flags_created_ptr =  TX_NULL;
 8010f80:	4b38      	ldr	r3, [pc, #224]	@ (8011064 <_tx_event_flags_delete+0x110>)
 8010f82:	2200      	movs	r2, #0
 8010f84:	601a      	str	r2, [r3, #0]
 8010f86:	e013      	b.n	8010fb0 <_tx_event_flags_delete+0x5c>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_group =                                           group_ptr -> tx_event_flags_group_created_next;
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	699b      	ldr	r3, [r3, #24]
 8010f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
        previous_group =                                       group_ptr -> tx_event_flags_group_created_previous;
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	69db      	ldr	r3, [r3, #28]
 8010f92:	627b      	str	r3, [r7, #36]	@ 0x24
        next_group -> tx_event_flags_group_created_previous =  previous_group;
 8010f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f98:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  next_group;
 8010f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010f9e:	619a      	str	r2, [r3, #24]

        /* See if we have to update the created list head pointer.  */
        if (_tx_event_flags_created_ptr == group_ptr)
 8010fa0:	4b30      	ldr	r3, [pc, #192]	@ (8011064 <_tx_event_flags_delete+0x110>)
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	687a      	ldr	r2, [r7, #4]
 8010fa6:	429a      	cmp	r2, r3
 8010fa8:	d102      	bne.n	8010fb0 <_tx_event_flags_delete+0x5c>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_event_flags_created_ptr =  next_group;
 8010faa:	4b2e      	ldr	r3, [pc, #184]	@ (8011064 <_tx_event_flags_delete+0x110>)
 8010fac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010fae:	601a      	str	r2, [r3, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8010fb0:	4b2d      	ldr	r3, [pc, #180]	@ (8011068 <_tx_event_flags_delete+0x114>)
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	1c5a      	adds	r2, r3, #1
 8010fb6:	4b2c      	ldr	r3, [pc, #176]	@ (8011068 <_tx_event_flags_delete+0x114>)
 8010fb8:	601a      	str	r2, [r3, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                         group_ptr -> tx_event_flags_group_suspension_list;
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	691b      	ldr	r3, [r3, #16]
 8010fbe:	637b      	str	r3, [r7, #52]	@ 0x34
    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	611a      	str	r2, [r3, #16]
    suspended_count =                                    group_ptr -> tx_event_flags_group_suspended_count;
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	695b      	ldr	r3, [r3, #20]
 8010fca:	633b      	str	r3, [r7, #48]	@ 0x30
    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	2200      	movs	r2, #0
 8010fd0:	615a      	str	r2, [r3, #20]
 8010fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fd4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010fd6:	69bb      	ldr	r3, [r7, #24]
 8010fd8:	f383 8810 	msr	PRIMASK, r3
}
 8010fdc:	46c0      	nop			@ (mov r8, r8)
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the event flag suspension list to resume any and all threads
       suspended on this group.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 8010fde:	e023      	b.n	8011028 <_tx_event_flags_delete+0xd4>
    {

        /* Decrement the number of suspended threads.  */
        suspended_count--;
 8010fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fe2:	3b01      	subs	r3, #1
 8010fe4:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010fe6:	f3ef 8310 	mrs	r3, PRIMASK
 8010fea:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010fec:	b672      	cpsid	i
    return(primask_value);
 8010fee:	693b      	ldr	r3, [r7, #16]

        /* Lockout interrupts.  */
        TX_DISABLE
 8010ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010ff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ff4:	2200      	movs	r2, #0
 8010ff6:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 8010ff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ffa:	2284      	movs	r2, #132	@ 0x84
 8010ffc:	2101      	movs	r1, #1
 8010ffe:	5099      	str	r1, [r3, r2]

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 8011000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011004:	623b      	str	r3, [r7, #32]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 8011006:	4b18      	ldr	r3, [pc, #96]	@ (8011068 <_tx_event_flags_delete+0x114>)
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	1c5a      	adds	r2, r3, #1
 801100c:	4b16      	ldr	r3, [pc, #88]	@ (8011068 <_tx_event_flags_delete+0x114>)
 801100e:	601a      	str	r2, [r3, #0]
 8011010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011012:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011014:	697b      	ldr	r3, [r7, #20]
 8011016:	f383 8810 	msr	PRIMASK, r3
}
 801101a:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 801101c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801101e:	0018      	movs	r0, r3
 8011020:	f002 fbc2 	bl	80137a8 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 8011024:	6a3b      	ldr	r3, [r7, #32]
 8011026:	637b      	str	r3, [r7, #52]	@ 0x34
    while (suspended_count != TX_NO_SUSPENSIONS)
 8011028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801102a:	2b00      	cmp	r3, #0
 801102c:	d1d8      	bne.n	8010fe0 <_tx_event_flags_delete+0x8c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801102e:	f3ef 8310 	mrs	r3, PRIMASK
 8011032:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011034:	b672      	cpsid	i
    return(primask_value);
 8011036:	68bb      	ldr	r3, [r7, #8]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_EVENT_FLAGS_GROUP_DELETE_PORT_COMPLETION(group_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 8011038:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 801103a:	4b0b      	ldr	r3, [pc, #44]	@ (8011068 <_tx_event_flags_delete+0x114>)
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	1e5a      	subs	r2, r3, #1
 8011040:	4b09      	ldr	r3, [pc, #36]	@ (8011068 <_tx_event_flags_delete+0x114>)
 8011042:	601a      	str	r2, [r3, #0]
 8011044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011046:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	f383 8810 	msr	PRIMASK, r3
}
 801104e:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 8011050:	f002 fb72 	bl	8013738 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8011054:	2300      	movs	r3, #0
}
 8011056:	0018      	movs	r0, r3
 8011058:	46bd      	mov	sp, r7
 801105a:	b00e      	add	sp, #56	@ 0x38
 801105c:	bd80      	pop	{r7, pc}
 801105e:	46c0      	nop			@ (mov r8, r8)
 8011060:	200115cc 	.word	0x200115cc
 8011064:	200115c8 	.word	0x200115c8
 8011068:	20011688 	.word	0x20011688

0801106c <_tx_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 801106c:	b580      	push	{r7, lr}
 801106e:	b094      	sub	sp, #80	@ 0x50
 8011070:	af00      	add	r7, sp, #0
 8011072:	60f8      	str	r0, [r7, #12]
 8011074:	60b9      	str	r1, [r7, #8]
 8011076:	607a      	str	r2, [r7, #4]
 8011078:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801107a:	f3ef 8310 	mrs	r3, PRIMASK
 801107e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011080:	b672      	cpsid	i
    return(primask_value);
 8011082:	69fb      	ldr	r3, [r7, #28]
UINT            interrupted_set_request;
#endif


    /* Disable interrupts to examine the event flags group.  */
    TX_DISABLE
 8011084:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_GET_INSERT

    /* Pickup current flags.  */
    current_flags =  group_ptr -> tx_event_flags_group_current;
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	689b      	ldr	r3, [r3, #8]
 801108a:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Apply the event flag option mask.  */
    and_request =  (get_option & TX_AND);
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	2202      	movs	r2, #2
 8011090:	4013      	ands	r3, r2
 8011092:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

#else

    /* Pickup delayed clear flags.  */
    delayed_clear_flags =  group_ptr -> tx_event_flags_group_delayed_clear;
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	6a1b      	ldr	r3, [r3, #32]
 8011098:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are any delayed clear operations pending.  */
    if (delayed_clear_flags != ((ULONG) 0))
 801109a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801109c:	2b00      	cmp	r3, #0
 801109e:	d004      	beq.n	80110aa <_tx_event_flags_get+0x3e>
    {

        /* Yes, apply them to the current flags.  */
        current_flags =  current_flags & (~delayed_clear_flags);
 80110a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110a2:	43da      	mvns	r2, r3
 80110a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110a6:	4013      	ands	r3, r2
 80110a8:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* Check for AND condition. All flags must be present to satisfy request.  */
    if (and_request == TX_AND)
 80110aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ac:	2b02      	cmp	r3, #2
 80110ae:	d10a      	bne.n	80110c6 <_tx_event_flags_get+0x5a>
    {

        /* AND request is present.  */

        /* Calculate the flags present.  */
        flags_satisfied =  (current_flags & requested_flags);
 80110b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110b2:	68ba      	ldr	r2, [r7, #8]
 80110b4:	4013      	ands	r3, r2
 80110b6:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Determine if they satisfy the AND request.  */
        if (flags_satisfied != requested_flags)
 80110b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80110ba:	68bb      	ldr	r3, [r7, #8]
 80110bc:	429a      	cmp	r2, r3
 80110be:	d006      	beq.n	80110ce <_tx_event_flags_get+0x62>
        {

            /* No, not all the requested flags are present. Clear the flags present variable.  */
            flags_satisfied =  ((ULONG) 0);
 80110c0:	2300      	movs	r3, #0
 80110c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80110c4:	e003      	b.n	80110ce <_tx_event_flags_get+0x62>
    else
    {

        /* OR request is present. Simply AND together the requested flags and the current flags
           to see if any are present.  */
        flags_satisfied =  (current_flags & requested_flags);
 80110c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110c8:	68ba      	ldr	r2, [r7, #8]
 80110ca:	4013      	ands	r3, r2
 80110cc:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Determine if the request is satisfied.  */
    if (flags_satisfied != ((ULONG) 0))
 80110ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d029      	beq.n	8011128 <_tx_event_flags_get+0xbc>
    {

        /* Yes, this request can be handled immediately.  */

        /* Return the actual event flags that satisfied the request.  */
        *actual_flags_ptr =  current_flags;
 80110d4:	683b      	ldr	r3, [r7, #0]
 80110d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80110d8:	601a      	str	r2, [r3, #0]

        /* Pickup the clear bit.  */
        clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	2201      	movs	r2, #1
 80110de:	4013      	ands	r3, r2
 80110e0:	623b      	str	r3, [r7, #32]

        /* Determine whether or not clearing needs to take place.  */
        if (clear_request == TX_TRUE)
 80110e2:	6a3b      	ldr	r3, [r7, #32]
 80110e4:	2b01      	cmp	r3, #1
 80110e6:	d11c      	bne.n	8011122 <_tx_event_flags_get+0xb6>
        {

            /* Set interrupted set request flag to false.  */
            interrupted_set_request =  TX_FALSE;
 80110e8:	2300      	movs	r3, #0
 80110ea:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Determine if the suspension list is being processed by an interrupted
               set request.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	695b      	ldr	r3, [r3, #20]
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d005      	beq.n	8011100 <_tx_event_flags_get+0x94>
            {

                if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	691b      	ldr	r3, [r3, #16]
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d101      	bne.n	8011100 <_tx_event_flags_get+0x94>
                {

                    /* Set the interrupted set request flag.  */
                    interrupted_set_request =  TX_TRUE;
 80110fc:	2301      	movs	r3, #1
 80110fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
                }
            }

            /* Was a set request interrupted?  */
            if (interrupted_set_request == TX_TRUE)
 8011100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011102:	2b01      	cmp	r3, #1
 8011104:	d106      	bne.n	8011114 <_tx_event_flags_get+0xa8>
                /* A previous set operation is was interrupted, we need to defer the
                   event clearing until the set operation is complete.  */

                /* Remember the events to clear.  */
                group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | requested_flags;
 8011106:	68fb      	ldr	r3, [r7, #12]
 8011108:	6a1a      	ldr	r2, [r3, #32]
 801110a:	68bb      	ldr	r3, [r7, #8]
 801110c:	431a      	orrs	r2, r3
                group_ptr -> tx_event_flags_group_delayed_clear =
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	621a      	str	r2, [r3, #32]
 8011112:	e006      	b.n	8011122 <_tx_event_flags_get+0xb6>
            else
            {

                /* Yes, clear the flags that satisfied this request.  */
                group_ptr -> tx_event_flags_group_current =
                                        group_ptr -> tx_event_flags_group_current & ~requested_flags;
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	689b      	ldr	r3, [r3, #8]
 8011118:	68ba      	ldr	r2, [r7, #8]
 801111a:	43d2      	mvns	r2, r2
 801111c:	401a      	ands	r2, r3
                group_ptr -> tx_event_flags_group_current =
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	609a      	str	r2, [r3, #8]
            }
        }

        /* Set status to success.  */
        status =  TX_SUCCESS;
 8011122:	2300      	movs	r3, #0
 8011124:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011126:	e06f      	b.n	8011208 <_tx_event_flags_get+0x19c>
#endif
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8011128:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801112a:	2b00      	cmp	r3, #0
 801112c:	d06a      	beq.n	8011204 <_tx_event_flags_get+0x198>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 801112e:	4b3c      	ldr	r3, [pc, #240]	@ (8011220 <_tx_event_flags_get+0x1b4>)
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d002      	beq.n	801113c <_tx_event_flags_get+0xd0>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point, return error completion.  */
                status =  TX_NO_EVENTS;
 8011136:	2307      	movs	r3, #7
 8011138:	64bb      	str	r3, [r7, #72]	@ 0x48
 801113a:	e065      	b.n	8011208 <_tx_event_flags_get+0x19c>
                /* Increment the number of event flags suspensions on this semaphore.  */
                group_ptr -> tx_event_flags_group___performance_suspension_count++;
#endif

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(thread_ptr)
 801113c:	4b39      	ldr	r3, [pc, #228]	@ (8011224 <_tx_event_flags_get+0x1b8>)
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	633b      	str	r3, [r7, #48]	@ 0x30

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_event_flags_cleanup);
 8011142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011144:	4a38      	ldr	r2, [pc, #224]	@ (8011228 <_tx_event_flags_get+0x1bc>)
 8011146:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Remember which event flags we are looking for.  */
                thread_ptr -> tx_thread_suspend_info =  requested_flags;
 8011148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801114a:	68ba      	ldr	r2, [r7, #8]
 801114c:	679a      	str	r2, [r3, #120]	@ 0x78

                /* Save the get option as well.  */
                thread_ptr -> tx_thread_suspend_option =  get_option;
 801114e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011150:	2180      	movs	r1, #128	@ 0x80
 8011152:	687a      	ldr	r2, [r7, #4]
 8011154:	505a      	str	r2, [r3, r1]

                /* Save the destination for the current events.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) actual_flags_ptr;
 8011156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011158:	683a      	ldr	r2, [r7, #0]
 801115a:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Setup cleanup information, i.e. this event flags group control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) group_ptr;
 801115c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801115e:	68fa      	ldr	r2, [r7, #12]
 8011160:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8011162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011164:	22ac      	movs	r2, #172	@ 0xac
 8011166:	589b      	ldr	r3, [r3, r2]
 8011168:	1c5a      	adds	r2, r3, #1
 801116a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801116c:	21ac      	movs	r1, #172	@ 0xac
 801116e:	505a      	str	r2, [r3, r1]
#endif

                /* Pickup the suspended count.  */
                suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	695b      	ldr	r3, [r3, #20]
 8011174:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8011176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011178:	2b00      	cmp	r3, #0
 801117a:	d109      	bne.n	8011190 <_tx_event_flags_get+0x124>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    group_ptr -> tx_event_flags_group_suspension_list =   thread_ptr;
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011180:	611a      	str	r2, [r3, #16]
                    thread_ptr -> tx_thread_suspended_next =              thread_ptr;
 8011182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011184:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011186:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =          thread_ptr;
 8011188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801118a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801118c:	675a      	str	r2, [r3, #116]	@ 0x74
 801118e:	e011      	b.n	80111b4 <_tx_event_flags_get+0x148>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   group_ptr -> tx_event_flags_group_suspension_list;
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	691b      	ldr	r3, [r3, #16]
 8011194:	62bb      	str	r3, [r7, #40]	@ 0x28
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8011196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011198:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801119a:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 801119c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801119e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80111a0:	627b      	str	r3, [r7, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80111a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80111a6:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80111a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80111ac:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 80111ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80111b2:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the number of threads suspended.  */
                group_ptr -> tx_event_flags_group_suspended_count++;
 80111b4:	68fb      	ldr	r3, [r7, #12]
 80111b6:	695b      	ldr	r3, [r3, #20]
 80111b8:	1c5a      	adds	r2, r3, #1
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	615a      	str	r2, [r3, #20]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_EVENT_FLAG;
 80111be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111c0:	2207      	movs	r2, #7
 80111c2:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80111c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111c6:	2201      	movs	r2, #1
 80111c8:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80111ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80111ce:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 80111d0:	4b13      	ldr	r3, [pc, #76]	@ (8011220 <_tx_event_flags_get+0x1b4>)
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	1c5a      	adds	r2, r3, #1
 80111d6:	4b12      	ldr	r3, [pc, #72]	@ (8011220 <_tx_event_flags_get+0x1b4>)
 80111d8:	601a      	str	r2, [r3, #0]
 80111da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80111dc:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80111de:	697b      	ldr	r3, [r7, #20]
 80111e0:	f383 8810 	msr	PRIMASK, r3
}
 80111e4:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80111e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111e8:	0018      	movs	r0, r3
 80111ea:	f002 fbdd 	bl	80139a8 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80111ee:	f3ef 8310 	mrs	r3, PRIMASK
 80111f2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80111f4:	b672      	cpsid	i
    return(primask_value);
 80111f6:	69bb      	ldr	r3, [r7, #24]

                /* Disable interrupts.  */
                TX_DISABLE
 80111f8:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 80111fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111fc:	2284      	movs	r2, #132	@ 0x84
 80111fe:	589b      	ldr	r3, [r3, r2]
 8011200:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011202:	e001      	b.n	8011208 <_tx_event_flags_get+0x19c>
        }
        else
        {

            /* Immediate return, return error completion.  */
            status =  TX_NO_EVENTS;
 8011204:	2307      	movs	r3, #7
 8011206:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801120a:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801120c:	693b      	ldr	r3, [r7, #16]
 801120e:	f383 8810 	msr	PRIMASK, r3
}
 8011212:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 8011214:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8011216:	0018      	movs	r0, r3
 8011218:	46bd      	mov	sp, r7
 801121a:	b014      	add	sp, #80	@ 0x50
 801121c:	bd80      	pop	{r7, pc}
 801121e:	46c0      	nop			@ (mov r8, r8)
 8011220:	20011688 	.word	0x20011688
 8011224:	200115f0 	.word	0x200115f0
 8011228:	08010d91 	.word	0x08010d91

0801122c <_tx_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 801122c:	b590      	push	{r4, r7, lr}
 801122e:	b0a3      	sub	sp, #140	@ 0x8c
 8011230:	af00      	add	r7, sp, #0
 8011232:	60f8      	str	r0, [r7, #12]
 8011234:	60b9      	str	r1, [r7, #8]
 8011236:	607a      	str	r2, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011238:	f3ef 8310 	mrs	r3, PRIMASK
 801123c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" CPSID i" : : : "memory" );
 801123e:	b672      	cpsid	i
    return(primask_value);
 8011240:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
VOID            (*events_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *notify_group_ptr);
#endif


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 8011242:	2284      	movs	r2, #132	@ 0x84
 8011244:	18ba      	adds	r2, r7, r2
 8011246:	6013      	str	r3, [r2, #0]

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_SET_INSERT

    /* Determine how to set this group's event flags.  */
    if ((set_option & TX_EVENT_FLAGS_AND_MASK) == TX_AND)
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	2202      	movs	r2, #2
 801124c:	4013      	ands	r3, r2
 801124e:	d024      	beq.n	801129a <_tx_event_flags_set+0x6e>
    {

#ifndef TX_NOT_INTERRUPTABLE

        /* Set interrupted set request flag to false.  */
        interrupted_set_request =  TX_FALSE;
 8011250:	2300      	movs	r3, #0
 8011252:	663b      	str	r3, [r7, #96]	@ 0x60

        /* Determine if the suspension list is being processed by an interrupted
           set request.  */
        if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	695b      	ldr	r3, [r3, #20]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d005      	beq.n	8011268 <_tx_event_flags_set+0x3c>
        {

            if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	691b      	ldr	r3, [r3, #16]
 8011260:	2b00      	cmp	r3, #0
 8011262:	d101      	bne.n	8011268 <_tx_event_flags_set+0x3c>
            {

                /* Set the interrupted set request flag.  */
                interrupted_set_request =  TX_TRUE;
 8011264:	2301      	movs	r3, #1
 8011266:	663b      	str	r3, [r7, #96]	@ 0x60
            }
        }

        /* Was a set request interrupted?  */
        if (interrupted_set_request == TX_TRUE)
 8011268:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801126a:	2b01      	cmp	r3, #1
 801126c:	d107      	bne.n	801127e <_tx_event_flags_set+0x52>
            /* A previous set operation was interrupted, we need to defer the
               event clearing until the set operation is complete.  */

            /* Remember the events to clear.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | ~flags_to_set;
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	6a1a      	ldr	r2, [r3, #32]
 8011272:	68bb      	ldr	r3, [r7, #8]
 8011274:	43db      	mvns	r3, r3
 8011276:	431a      	orrs	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	621a      	str	r2, [r3, #32]
 801127c:	e005      	b.n	801128a <_tx_event_flags_set+0x5e>

            /* Previous set operation was not interrupted, simply clear the
               specified flags by "ANDing" the flags into the current events
               of the group.  */
            group_ptr -> tx_event_flags_group_current =
                group_ptr -> tx_event_flags_group_current & flags_to_set;
 801127e:	68fb      	ldr	r3, [r7, #12]
 8011280:	689b      	ldr	r3, [r3, #8]
 8011282:	68ba      	ldr	r2, [r7, #8]
 8011284:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_current =
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	609a      	str	r2, [r3, #8]
 801128a:	2384      	movs	r3, #132	@ 0x84
 801128c:	18fb      	adds	r3, r7, r3
 801128e:	681b      	ldr	r3, [r3, #0]
 8011290:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011294:	f383 8810 	msr	PRIMASK, r3
}
 8011298:	e1ce      	b.n	8011638 <_tx_event_flags_set+0x40c>
        events_set_notify =  group_ptr -> tx_event_flags_group_set_notify;
#endif

        /* "OR" the flags into the current events of the group.  */
        group_ptr -> tx_event_flags_group_current =
            group_ptr -> tx_event_flags_group_current | flags_to_set;
 801129a:	68fb      	ldr	r3, [r7, #12]
 801129c:	689a      	ldr	r2, [r3, #8]
 801129e:	68bb      	ldr	r3, [r7, #8]
 80112a0:	431a      	orrs	r2, r3
        group_ptr -> tx_event_flags_group_current =
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	609a      	str	r2, [r3, #8]

#ifndef TX_NOT_INTERRUPTABLE

        /* Determine if there are any delayed flags to clear.  */
        if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	6a1b      	ldr	r3, [r3, #32]
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d006      	beq.n	80112bc <_tx_event_flags_set+0x90>
        {

            /* Yes, we need to neutralize the delayed clearing as well.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear & ~flags_to_set;
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	6a1b      	ldr	r3, [r3, #32]
 80112b2:	68ba      	ldr	r2, [r7, #8]
 80112b4:	43d2      	mvns	r2, r2
 80112b6:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	621a      	str	r2, [r3, #32]
        }
#endif

        /* Clear the preempt check flag.  */
        preempt_check =  TX_FALSE;
 80112bc:	2300      	movs	r3, #0
 80112be:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Pickup the thread suspended count.  */
        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 80112c0:	68fb      	ldr	r3, [r7, #12]
 80112c2:	695b      	ldr	r3, [r3, #20]
 80112c4:	673b      	str	r3, [r7, #112]	@ 0x70

        /* Determine if there are any threads suspended on the event flag group.  */
        if (group_ptr -> tx_event_flags_group_suspension_list != TX_NULL)
 80112c6:	68fb      	ldr	r3, [r7, #12]
 80112c8:	691b      	ldr	r3, [r3, #16]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d100      	bne.n	80112d0 <_tx_event_flags_set+0xa4>
 80112ce:	e19f      	b.n	8011610 <_tx_event_flags_set+0x3e4>
        {

            /* Determine if there is just a single thread waiting on the event
               flag group.  */
            if (suspended_count == ((UINT) 1))
 80112d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80112d2:	2b01      	cmp	r3, #1
 80112d4:	d16c      	bne.n	80113b0 <_tx_event_flags_set+0x184>

                /* Single thread waiting for event flags.  Bypass the multiple thread
                   logic.  */

                /* Setup thread pointer.  */
                thread_ptr =  group_ptr -> tx_event_flags_group_suspension_list;
 80112d6:	68fb      	ldr	r3, [r7, #12]
 80112d8:	691b      	ldr	r3, [r3, #16]
 80112da:	2280      	movs	r2, #128	@ 0x80
 80112dc:	18b9      	adds	r1, r7, r2
 80112de:	600b      	str	r3, [r1, #0]

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	689b      	ldr	r3, [r3, #8]
 80112e4:	66fb      	str	r3, [r7, #108]	@ 0x6c

                /* Pickup the suspend information.  */
                requested_flags =  thread_ptr -> tx_thread_suspend_info;
 80112e6:	18bb      	adds	r3, r7, r2
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80112ec:	65bb      	str	r3, [r7, #88]	@ 0x58

                /* Pickup the suspend option.  */
                get_option =  thread_ptr -> tx_thread_suspend_option;
 80112ee:	18bb      	adds	r3, r7, r2
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	2280      	movs	r2, #128	@ 0x80
 80112f4:	589b      	ldr	r3, [r3, r2]
 80112f6:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Isolate the AND selection.  */
                and_request =  (get_option & TX_AND);
 80112f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80112fa:	2202      	movs	r2, #2
 80112fc:	4013      	ands	r3, r2
 80112fe:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Check for AND condition. All flags must be present to satisfy request.  */
                if (and_request == TX_AND)
 8011300:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011302:	2b02      	cmp	r3, #2
 8011304:	d10a      	bne.n	801131c <_tx_event_flags_set+0xf0>
                {

                    /* AND request is present.  */

                    /* Calculate the flags present.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 8011306:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011308:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801130a:	4013      	ands	r3, r2
 801130c:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* Determine if they satisfy the AND request.  */
                    if (flags_satisfied != requested_flags)
 801130e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011310:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011312:	429a      	cmp	r2, r3
 8011314:	d006      	beq.n	8011324 <_tx_event_flags_set+0xf8>
                    {

                        /* No, not all the requested flags are present. Clear the flags present variable.  */
                        flags_satisfied =  ((ULONG) 0);
 8011316:	2300      	movs	r3, #0
 8011318:	66bb      	str	r3, [r7, #104]	@ 0x68
 801131a:	e003      	b.n	8011324 <_tx_event_flags_set+0xf8>
                }
                else
                {

                    /* OR request is present. Simply or the requested flags and the current flags.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 801131c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801131e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011320:	4013      	ands	r3, r2
 8011322:	66bb      	str	r3, [r7, #104]	@ 0x68
                }

                /* Determine if the request is satisfied.  */
                if (flags_satisfied != ((ULONG) 0))
 8011324:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011326:	2b00      	cmp	r3, #0
 8011328:	d100      	bne.n	801132c <_tx_event_flags_set+0x100>
 801132a:	e178      	b.n	801161e <_tx_event_flags_set+0x3f2>

                    /* Yes, resume the thread and apply any event flag
                       clearing.  */

                    /* Set the preempt check flag.  */
                    preempt_check =  TX_TRUE;
 801132c:	2301      	movs	r3, #1
 801132e:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* Return the actual event flags that satisfied the request.  */
                    suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8011330:	2380      	movs	r3, #128	@ 0x80
 8011332:	18fb      	adds	r3, r7, r3
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011338:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    *suspend_info_ptr =  current_event_flags;
 801133a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801133c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801133e:	601a      	str	r2, [r3, #0]

                    /* Pickup the clear bit.  */
                    clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 8011340:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011342:	2201      	movs	r2, #1
 8011344:	4013      	ands	r3, r2
 8011346:	64bb      	str	r3, [r7, #72]	@ 0x48

                    /* Determine whether or not clearing needs to take place.  */
                    if (clear_request == TX_TRUE)
 8011348:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801134a:	2b01      	cmp	r3, #1
 801134c:	d106      	bne.n	801135c <_tx_event_flags_set+0x130>
                    {

                        /* Yes, clear the flags that satisfied this request.  */
                        group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & (~requested_flags);
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	689b      	ldr	r3, [r3, #8]
 8011352:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011354:	43d2      	mvns	r2, r2
 8011356:	401a      	ands	r2, r3
 8011358:	68fb      	ldr	r3, [r7, #12]
 801135a:	609a      	str	r2, [r3, #8]
                    }

                    /* Clear the suspension information in the event flag group.  */
                    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	2200      	movs	r2, #0
 8011360:	611a      	str	r2, [r3, #16]
                    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 8011362:	68fb      	ldr	r3, [r7, #12]
 8011364:	2200      	movs	r2, #0
 8011366:	615a      	str	r2, [r3, #20]

                    /* Clear cleanup routine to avoid timeout.  */
                    thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011368:	2080      	movs	r0, #128	@ 0x80
 801136a:	183b      	adds	r3, r7, r0
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	2200      	movs	r2, #0
 8011370:	669a      	str	r2, [r3, #104]	@ 0x68

                    /* Put return status into the thread control block.  */
                    thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011372:	183b      	adds	r3, r7, r0
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	2284      	movs	r2, #132	@ 0x84
 8011378:	2100      	movs	r1, #0
 801137a:	5099      	str	r1, [r3, r2]
                    /* Resume the thread!  */
                    _tx_thread_system_ni_resume(thread_ptr);
#else

                    /* Temporarily disable preemption.  */
                    _tx_thread_preempt_disable++;
 801137c:	4bb1      	ldr	r3, [pc, #708]	@ (8011644 <_tx_event_flags_set+0x418>)
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	1c5a      	adds	r2, r3, #1
 8011382:	4bb0      	ldr	r3, [pc, #704]	@ (8011644 <_tx_event_flags_set+0x418>)
 8011384:	601a      	str	r2, [r3, #0]
 8011386:	2484      	movs	r4, #132	@ 0x84
 8011388:	193b      	adds	r3, r7, r4
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801138e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011390:	f383 8810 	msr	PRIMASK, r3
}
 8011394:	46c0      	nop			@ (mov r8, r8)

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Resume thread.  */
                    _tx_thread_system_resume(thread_ptr);
 8011396:	183b      	adds	r3, r7, r0
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	0018      	movs	r0, r3
 801139c:	f002 fa04 	bl	80137a8 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80113a0:	f3ef 8310 	mrs	r3, PRIMASK
 80113a4:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSID i" : : : "memory" );
 80113a6:	b672      	cpsid	i
    return(primask_value);
 80113a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

                    /* Disable interrupts to remove the semaphore from the created list.  */
                    TX_DISABLE
 80113aa:	193a      	adds	r2, r7, r4
 80113ac:	6013      	str	r3, [r2, #0]
 80113ae:	e136      	b.n	801161e <_tx_event_flags_set+0x3f2>

                /* Otherwise, the event flag requests of multiple threads must be
                   examined.  */

                /* Setup thread pointer, keep a local copy of the head pointer.  */
                suspended_list =  group_ptr -> tx_event_flags_group_suspension_list;
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	691b      	ldr	r3, [r3, #16]
 80113b4:	677b      	str	r3, [r7, #116]	@ 0x74
                thread_ptr =      suspended_list;
 80113b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80113b8:	2280      	movs	r2, #128	@ 0x80
 80113ba:	18ba      	adds	r2, r7, r2
 80113bc:	6013      	str	r3, [r2, #0]

                /* Clear the suspended list head pointer to thwart manipulation of
                   the list in ISR's while we are processing here.  */
                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	2200      	movs	r2, #0
 80113c2:	611a      	str	r2, [r3, #16]

                /* Setup the satisfied thread pointers.  */
                satisfied_list =  TX_NULL;
 80113c4:	2300      	movs	r3, #0
 80113c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
                last_satisfied =  TX_NULL;
 80113c8:	2300      	movs	r3, #0
 80113ca:	67bb      	str	r3, [r7, #120]	@ 0x78

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	689b      	ldr	r3, [r3, #8]
 80113d0:	66fb      	str	r3, [r7, #108]	@ 0x6c

                /* Disable preemption while we process the suspended list.  */
                _tx_thread_preempt_disable++;
 80113d2:	4b9c      	ldr	r3, [pc, #624]	@ (8011644 <_tx_event_flags_set+0x418>)
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	1c5a      	adds	r2, r3, #1
 80113d8:	4b9a      	ldr	r3, [pc, #616]	@ (8011644 <_tx_event_flags_set+0x418>)
 80113da:	601a      	str	r2, [r3, #0]
 80113dc:	2284      	movs	r2, #132	@ 0x84
 80113de:	18bb      	adds	r3, r7, r2
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80113e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e6:	f383 8810 	msr	PRIMASK, r3
}
 80113ea:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80113ec:	f3ef 8310 	mrs	r3, PRIMASK
 80113f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 80113f2:	b672      	cpsid	i
    return(primask_value);
 80113f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

                    /* Restore interrupts temporarily.  */
                    TX_RESTORE

                    /* Disable interrupts again.  */
                    TX_DISABLE
 80113f6:	18ba      	adds	r2, r7, r2
 80113f8:	6013      	str	r3, [r2, #0]
#endif

                    /* Determine if we need to reset the search.  */
                    if (group_ptr -> tx_event_flags_group_reset_search != TX_FALSE)
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	68db      	ldr	r3, [r3, #12]
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d00e      	beq.n	8011420 <_tx_event_flags_set+0x1f4>
                    {

                        /* Clear the reset search flag.  */
                        group_ptr -> tx_event_flags_group_reset_search =  TX_FALSE;
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	2200      	movs	r2, #0
 8011406:	60da      	str	r2, [r3, #12]

                        /* Move the thread pointer to the beginning of the search list.  */
                        thread_ptr =  suspended_list;
 8011408:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801140a:	2280      	movs	r2, #128	@ 0x80
 801140c:	18ba      	adds	r2, r7, r2
 801140e:	6013      	str	r3, [r2, #0]

                        /* Reset the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	695b      	ldr	r3, [r3, #20]
 8011414:	673b      	str	r3, [r7, #112]	@ 0x70

                        /* Update the current events with any new ones that might
                           have been set in a nested set events call from an ISR.  */
                        current_event_flags =  current_event_flags | group_ptr -> tx_event_flags_group_current;
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	689b      	ldr	r3, [r3, #8]
 801141a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801141c:	4313      	orrs	r3, r2
 801141e:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    }

                    /* Save next thread pointer.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8011420:	2280      	movs	r2, #128	@ 0x80
 8011422:	18bb      	adds	r3, r7, r2
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011428:	65fb      	str	r3, [r7, #92]	@ 0x5c

                    /* Pickup the suspend information.  */
                    requested_flags =  thread_ptr -> tx_thread_suspend_info;
 801142a:	18bb      	adds	r3, r7, r2
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011430:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Pickup this thread's suspension get option.  */
                    get_option =  thread_ptr -> tx_thread_suspend_option;
 8011432:	18bb      	adds	r3, r7, r2
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	2280      	movs	r2, #128	@ 0x80
 8011438:	589b      	ldr	r3, [r3, r2]
 801143a:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Isolate the AND selection.  */
                    and_request =  (get_option & TX_AND);
 801143c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801143e:	2202      	movs	r2, #2
 8011440:	4013      	ands	r3, r2
 8011442:	653b      	str	r3, [r7, #80]	@ 0x50

                    /* Check for AND condition. All flags must be present to satisfy request.  */
                    if (and_request == TX_AND)
 8011444:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011446:	2b02      	cmp	r3, #2
 8011448:	d10a      	bne.n	8011460 <_tx_event_flags_set+0x234>
                    {

                        /* AND request is present.  */

                        /* Calculate the flags present.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 801144a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801144c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801144e:	4013      	ands	r3, r2
 8011450:	66bb      	str	r3, [r7, #104]	@ 0x68

                        /* Determine if they satisfy the AND request.  */
                        if (flags_satisfied != requested_flags)
 8011452:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011454:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011456:	429a      	cmp	r2, r3
 8011458:	d006      	beq.n	8011468 <_tx_event_flags_set+0x23c>
                        {

                            /* No, not all the requested flags are present. Clear the flags present variable.  */
                            flags_satisfied =  ((ULONG) 0);
 801145a:	2300      	movs	r3, #0
 801145c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801145e:	e003      	b.n	8011468 <_tx_event_flags_set+0x23c>
                    }
                    else
                    {

                        /* OR request is present. Simply or the requested flags and the current flags.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 8011460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011462:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011464:	4013      	ands	r3, r2
 8011466:	66bb      	str	r3, [r7, #104]	@ 0x68
                    }

                    /* Check to see if the thread had a timeout or wait abort during the event search processing.
                       If so, just set the flags satisfied to ensure the processing here removes the thread from
                       the suspension list.  */
                    if (thread_ptr -> tx_thread_state != TX_EVENT_FLAG)
 8011468:	2380      	movs	r3, #128	@ 0x80
 801146a:	18fb      	adds	r3, r7, r3
 801146c:	681b      	ldr	r3, [r3, #0]
 801146e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011470:	2b07      	cmp	r3, #7
 8011472:	d001      	beq.n	8011478 <_tx_event_flags_set+0x24c>
                    {

                       /* Simply set the satisfied flags to 1 in order to remove the thread from the suspension list.  */
                        flags_satisfied =  ((ULONG) 1);
 8011474:	2301      	movs	r3, #1
 8011476:	66bb      	str	r3, [r7, #104]	@ 0x68
                    }

                    /* Determine if the request is satisfied.  */
                    if (flags_satisfied != ((ULONG) 0))
 8011478:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801147a:	2b00      	cmp	r3, #0
 801147c:	d069      	beq.n	8011552 <_tx_event_flags_set+0x326>
                    {

                        /* Yes, this request can be handled now.  */

                        /* Set the preempt check flag.  */
                        preempt_check =  TX_TRUE;
 801147e:	2301      	movs	r3, #1
 8011480:	667b      	str	r3, [r7, #100]	@ 0x64

                        /* Determine if the thread is still suspended on the event flag group. If not, a wait
                           abort must have been done from an ISR.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 8011482:	2280      	movs	r2, #128	@ 0x80
 8011484:	18bb      	adds	r3, r7, r2
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801148a:	2b07      	cmp	r3, #7
 801148c:	d11e      	bne.n	80114cc <_tx_event_flags_set+0x2a0>
                        {

                            /* Return the actual event flags that satisfied the request.  */
                            suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 801148e:	18bb      	adds	r3, r7, r2
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011494:	64fb      	str	r3, [r7, #76]	@ 0x4c
                            *suspend_info_ptr =  current_event_flags;
 8011496:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011498:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801149a:	601a      	str	r2, [r3, #0]

                            /* Pickup the clear bit.  */
                            clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 801149c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801149e:	2201      	movs	r2, #1
 80114a0:	4013      	ands	r3, r2
 80114a2:	64bb      	str	r3, [r7, #72]	@ 0x48

                            /* Determine whether or not clearing needs to take place.  */
                            if (clear_request == TX_TRUE)
 80114a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80114a6:	2b01      	cmp	r3, #1
 80114a8:	d106      	bne.n	80114b8 <_tx_event_flags_set+0x28c>
                            {

                                /* Yes, clear the flags that satisfied this request.  */
                                group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & ~requested_flags;
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	689b      	ldr	r3, [r3, #8]
 80114ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80114b0:	43d2      	mvns	r2, r2
 80114b2:	401a      	ands	r2, r3
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	609a      	str	r2, [r3, #8]
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80114b8:	2180      	movs	r1, #128	@ 0x80
 80114ba:	187b      	adds	r3, r7, r1
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	2200      	movs	r2, #0
 80114c0:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80114c2:	187b      	adds	r3, r7, r1
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	2284      	movs	r2, #132	@ 0x84
 80114c8:	2100      	movs	r1, #0
 80114ca:	5099      	str	r1, [r3, r2]

                        /* We need to remove the thread from the suspension list and place it in the
                           expired list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 80114cc:	2280      	movs	r2, #128	@ 0x80
 80114ce:	18bb      	adds	r3, r7, r2
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80114d4:	18ba      	adds	r2, r7, r2
 80114d6:	6812      	ldr	r2, [r2, #0]
 80114d8:	429a      	cmp	r2, r3
 80114da:	d102      	bne.n	80114e2 <_tx_event_flags_set+0x2b6>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            suspended_list =  TX_NULL;
 80114dc:	2300      	movs	r3, #0
 80114de:	677b      	str	r3, [r7, #116]	@ 0x74
 80114e0:	e017      	b.n	8011512 <_tx_event_flags_set+0x2e6>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 80114e2:	2180      	movs	r1, #128	@ 0x80
 80114e4:	187b      	adds	r3, r7, r1
 80114e6:	681b      	ldr	r3, [r3, #0]
 80114e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80114ea:	647b      	str	r3, [r7, #68]	@ 0x44
                            previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 80114ec:	187b      	adds	r3, r7, r1
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80114f2:	643b      	str	r3, [r7, #64]	@ 0x40
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 80114f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80114f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80114f8:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 80114fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80114fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80114fe:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Update the list head pointer, if removing the head of the
                               list.  */
                            if (suspended_list == thread_ptr)
 8011500:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8011502:	187b      	adds	r3, r7, r1
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	429a      	cmp	r2, r3
 8011508:	d103      	bne.n	8011512 <_tx_event_flags_set+0x2e6>
                            {

                                /* Yes, head pointer needs to be updated.  */
                                suspended_list =  thread_ptr -> tx_thread_suspended_next;
 801150a:	187b      	adds	r3, r7, r1
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011510:	677b      	str	r3, [r7, #116]	@ 0x74
                            }
                        }

                        /* Decrement the suspension count.  */
                        group_ptr -> tx_event_flags_group_suspended_count--;
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	695b      	ldr	r3, [r3, #20]
 8011516:	1e5a      	subs	r2, r3, #1
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	615a      	str	r2, [r3, #20]

                        /* Place this thread on the expired list.  */
                        if (satisfied_list == TX_NULL)
 801151c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801151e:	2b00      	cmp	r3, #0
 8011520:	d10b      	bne.n	801153a <_tx_event_flags_set+0x30e>
                        {

                            /* First thread on the satisfied list.  */
                            satisfied_list =  thread_ptr;
 8011522:	2280      	movs	r2, #128	@ 0x80
 8011524:	18bb      	adds	r3, r7, r2
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	67fb      	str	r3, [r7, #124]	@ 0x7c
                            last_satisfied =  thread_ptr;
 801152a:	18bb      	adds	r3, r7, r2
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	67bb      	str	r3, [r7, #120]	@ 0x78

                            /* Setup initial next pointer.  */
                            thread_ptr -> tx_thread_suspended_next =  TX_NULL;
 8011530:	18bb      	adds	r3, r7, r2
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	2200      	movs	r2, #0
 8011536:	671a      	str	r2, [r3, #112]	@ 0x70
 8011538:	e00b      	b.n	8011552 <_tx_event_flags_set+0x326>
                        {

                            /* Not the first thread on the satisfied list.  */

                            /* Link it up at the end.  */
                            last_satisfied -> tx_thread_suspended_next =  thread_ptr;
 801153a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801153c:	2180      	movs	r1, #128	@ 0x80
 801153e:	187a      	adds	r2, r7, r1
 8011540:	6812      	ldr	r2, [r2, #0]
 8011542:	671a      	str	r2, [r3, #112]	@ 0x70
                            thread_ptr -> tx_thread_suspended_next =      TX_NULL;
 8011544:	187b      	adds	r3, r7, r1
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	2200      	movs	r2, #0
 801154a:	671a      	str	r2, [r3, #112]	@ 0x70
                            last_satisfied =                              thread_ptr;
 801154c:	187b      	adds	r3, r7, r1
 801154e:	681b      	ldr	r3, [r3, #0]
 8011550:	67bb      	str	r3, [r7, #120]	@ 0x78
                        }
                    }

                    /* Copy next thread pointer to working thread ptr.  */
                    thread_ptr =  next_thread_ptr;
 8011552:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011554:	2280      	movs	r2, #128	@ 0x80
 8011556:	18ba      	adds	r2, r7, r2
 8011558:	6013      	str	r3, [r2, #0]

                    /* Decrement the suspension count.  */
                    suspended_count--;
 801155a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801155c:	3b01      	subs	r3, #1
 801155e:	673b      	str	r3, [r7, #112]	@ 0x70

                } while (suspended_count != TX_NO_SUSPENSIONS);
 8011560:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011562:	2b00      	cmp	r3, #0
 8011564:	d000      	beq.n	8011568 <_tx_event_flags_set+0x33c>
 8011566:	e739      	b.n	80113dc <_tx_event_flags_set+0x1b0>

                /* Setup the group's suspension list head again.  */
                group_ptr -> tx_event_flags_group_suspension_list =  suspended_list;
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801156c:	611a      	str	r2, [r3, #16]

#ifndef TX_NOT_INTERRUPTABLE

                /* Determine if there is any delayed event clearing to perform.  */
                if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	6a1b      	ldr	r3, [r3, #32]
 8011572:	2b00      	cmp	r3, #0
 8011574:	d00a      	beq.n	801158c <_tx_event_flags_set+0x360>
                {

                    /* Perform the delayed event clearing.  */
                    group_ptr -> tx_event_flags_group_current =
                        group_ptr -> tx_event_flags_group_current & ~(group_ptr -> tx_event_flags_group_delayed_clear);
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	689a      	ldr	r2, [r3, #8]
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	6a1b      	ldr	r3, [r3, #32]
 801157e:	43db      	mvns	r3, r3
 8011580:	401a      	ands	r2, r3
                    group_ptr -> tx_event_flags_group_current =
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	609a      	str	r2, [r3, #8]

                    /* Clear the delayed event flag clear value.  */
                    group_ptr -> tx_event_flags_group_delayed_clear =  ((ULONG) 0);
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	2200      	movs	r2, #0
 801158a:	621a      	str	r2, [r3, #32]
 801158c:	2384      	movs	r3, #132	@ 0x84
 801158e:	18fb      	adds	r3, r7, r3
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011596:	f383 8810 	msr	PRIMASK, r3
}
 801159a:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Walk through the satisfied list, setup initial thread pointer. */
                thread_ptr =  satisfied_list;
 801159c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801159e:	2280      	movs	r2, #128	@ 0x80
 80115a0:	18ba      	adds	r2, r7, r2
 80115a2:	6013      	str	r3, [r2, #0]
                while(thread_ptr != TX_NULL)
 80115a4:	e021      	b.n	80115ea <_tx_event_flags_set+0x3be>
                {

                    /* Get next pointer first.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 80115a6:	2180      	movs	r1, #128	@ 0x80
 80115a8:	187b      	adds	r3, r7, r1
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80115ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80115b0:	f3ef 8310 	mrs	r3, PRIMASK
 80115b4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80115b6:	b672      	cpsid	i
    return(primask_value);
 80115b8:	69fb      	ldr	r3, [r7, #28]

                    /* Disable interrupts.  */
                    TX_DISABLE
 80115ba:	2084      	movs	r0, #132	@ 0x84
 80115bc:	183a      	adds	r2, r7, r0
 80115be:	6013      	str	r3, [r2, #0]
                    /* Restore interrupts.  */
                    TX_RESTORE
#else

                    /* Disable preemption again.  */
                    _tx_thread_preempt_disable++;
 80115c0:	4b20      	ldr	r3, [pc, #128]	@ (8011644 <_tx_event_flags_set+0x418>)
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	1c5a      	adds	r2, r3, #1
 80115c6:	4b1f      	ldr	r3, [pc, #124]	@ (8011644 <_tx_event_flags_set+0x418>)
 80115c8:	601a      	str	r2, [r3, #0]
 80115ca:	183b      	adds	r3, r7, r0
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80115d0:	6a3b      	ldr	r3, [r7, #32]
 80115d2:	f383 8810 	msr	PRIMASK, r3
}
 80115d6:	46c0      	nop			@ (mov r8, r8)

                    /* Restore interrupt posture.  */
                    TX_RESTORE

                    /* Resume the thread.  */
                    _tx_thread_system_resume(thread_ptr);
 80115d8:	000c      	movs	r4, r1
 80115da:	187b      	adds	r3, r7, r1
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	0018      	movs	r0, r3
 80115e0:	f002 f8e2 	bl	80137a8 <_tx_thread_system_resume>
#endif

                    /* Move next thread to current.  */
                    thread_ptr =  next_thread_ptr;
 80115e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80115e6:	193a      	adds	r2, r7, r4
 80115e8:	6013      	str	r3, [r2, #0]
                while(thread_ptr != TX_NULL)
 80115ea:	2380      	movs	r3, #128	@ 0x80
 80115ec:	18fb      	adds	r3, r7, r3
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d1d8      	bne.n	80115a6 <_tx_event_flags_set+0x37a>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80115f4:	f3ef 8310 	mrs	r3, PRIMASK
 80115f8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80115fa:	b672      	cpsid	i
    return(primask_value);
 80115fc:	69bb      	ldr	r3, [r7, #24]
                }

                /* Disable interrupts.  */
                TX_DISABLE
 80115fe:	2284      	movs	r2, #132	@ 0x84
 8011600:	18ba      	adds	r2, r7, r2
 8011602:	6013      	str	r3, [r2, #0]

                /* Release thread preemption disable.  */
                _tx_thread_preempt_disable--;
 8011604:	4b0f      	ldr	r3, [pc, #60]	@ (8011644 <_tx_event_flags_set+0x418>)
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	1e5a      	subs	r2, r3, #1
 801160a:	4b0e      	ldr	r3, [pc, #56]	@ (8011644 <_tx_event_flags_set+0x418>)
 801160c:	601a      	str	r2, [r3, #0]
 801160e:	e006      	b.n	801161e <_tx_event_flags_set+0x3f2>
        }
        else
        {

            /* Determine if we need to set the reset search field.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	695b      	ldr	r3, [r3, #20]
 8011614:	2b00      	cmp	r3, #0
 8011616:	d002      	beq.n	801161e <_tx_event_flags_set+0x3f2>
            {

                /* We interrupted a search of an event flag group suspension
                   list.  Make sure we reset the search.  */
                group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 8011618:	68fb      	ldr	r3, [r7, #12]
 801161a:	2201      	movs	r2, #1
 801161c:	60da      	str	r2, [r3, #12]
 801161e:	2384      	movs	r3, #132	@ 0x84
 8011620:	18fb      	adds	r3, r7, r3
 8011622:	681b      	ldr	r3, [r3, #0]
 8011624:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011626:	697b      	ldr	r3, [r7, #20]
 8011628:	f383 8810 	msr	PRIMASK, r3
}
 801162c:	46c0      	nop			@ (mov r8, r8)
            (events_set_notify)(group_ptr);
        }
#endif

        /* Determine if a check for preemption is necessary.  */
        if (preempt_check == TX_TRUE)
 801162e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011630:	2b01      	cmp	r3, #1
 8011632:	d101      	bne.n	8011638 <_tx_event_flags_set+0x40c>
        {

            /* Yes, one or more threads were resumed, check for preemption.  */
            _tx_thread_system_preempt_check();
 8011634:	f002 f880 	bl	8013738 <_tx_thread_system_preempt_check>
        }
    }

    /* Return completion status.  */
    return(TX_SUCCESS);
 8011638:	2300      	movs	r3, #0
}
 801163a:	0018      	movs	r0, r3
 801163c:	46bd      	mov	sp, r7
 801163e:	b023      	add	sp, #140	@ 0x8c
 8011640:	bd90      	pop	{r4, r7, pc}
 8011642:	46c0      	nop			@ (mov r8, r8)
 8011644:	20011688 	.word	0x20011688

08011648 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 801164c:	f001 fe20 	bl	8013290 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8011650:	f002 fca2 	bl	8013f98 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8011654:	4b13      	ldr	r3, [pc, #76]	@ (80116a4 <_tx_initialize_high_level+0x5c>)
 8011656:	2200      	movs	r2, #0
 8011658:	601a      	str	r2, [r3, #0]
 801165a:	4b13      	ldr	r3, [pc, #76]	@ (80116a8 <_tx_initialize_high_level+0x60>)
 801165c:	2200      	movs	r2, #0
 801165e:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8011660:	4b12      	ldr	r3, [pc, #72]	@ (80116ac <_tx_initialize_high_level+0x64>)
 8011662:	2200      	movs	r2, #0
 8011664:	601a      	str	r2, [r3, #0]
 8011666:	4b12      	ldr	r3, [pc, #72]	@ (80116b0 <_tx_initialize_high_level+0x68>)
 8011668:	2200      	movs	r2, #0
 801166a:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 801166c:	4b11      	ldr	r3, [pc, #68]	@ (80116b4 <_tx_initialize_high_level+0x6c>)
 801166e:	2200      	movs	r2, #0
 8011670:	601a      	str	r2, [r3, #0]
 8011672:	4b11      	ldr	r3, [pc, #68]	@ (80116b8 <_tx_initialize_high_level+0x70>)
 8011674:	2200      	movs	r2, #0
 8011676:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8011678:	4b10      	ldr	r3, [pc, #64]	@ (80116bc <_tx_initialize_high_level+0x74>)
 801167a:	2200      	movs	r2, #0
 801167c:	601a      	str	r2, [r3, #0]
 801167e:	4b10      	ldr	r3, [pc, #64]	@ (80116c0 <_tx_initialize_high_level+0x78>)
 8011680:	2200      	movs	r2, #0
 8011682:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8011684:	4b0f      	ldr	r3, [pc, #60]	@ (80116c4 <_tx_initialize_high_level+0x7c>)
 8011686:	2200      	movs	r2, #0
 8011688:	601a      	str	r2, [r3, #0]
 801168a:	4b0f      	ldr	r3, [pc, #60]	@ (80116c8 <_tx_initialize_high_level+0x80>)
 801168c:	2200      	movs	r2, #0
 801168e:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8011690:	4b0e      	ldr	r3, [pc, #56]	@ (80116cc <_tx_initialize_high_level+0x84>)
 8011692:	2200      	movs	r2, #0
 8011694:	601a      	str	r2, [r3, #0]
 8011696:	4b0e      	ldr	r3, [pc, #56]	@ (80116d0 <_tx_initialize_high_level+0x88>)
 8011698:	2200      	movs	r2, #0
 801169a:	601a      	str	r2, [r3, #0]
#endif
}
 801169c:	46c0      	nop			@ (mov r8, r8)
 801169e:	46bd      	mov	sp, r7
 80116a0:	bd80      	pop	{r7, pc}
 80116a2:	46c0      	nop			@ (mov r8, r8)
 80116a4:	200115b8 	.word	0x200115b8
 80116a8:	200115bc 	.word	0x200115bc
 80116ac:	200115c0 	.word	0x200115c0
 80116b0:	200115c4 	.word	0x200115c4
 80116b4:	200115c8 	.word	0x200115c8
 80116b8:	200115cc 	.word	0x200115cc
 80116bc:	200115d8 	.word	0x200115d8
 80116c0:	200115dc 	.word	0x200115dc
 80116c4:	200115e0 	.word	0x200115e0
 80116c8:	200115e4 	.word	0x200115e4
 80116cc:	200115d0 	.word	0x200115d0
 80116d0:	200115d4 	.word	0x200115d4

080116d4 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 80116d4:	b580      	push	{r7, lr}
 80116d6:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 80116d8:	4b10      	ldr	r3, [pc, #64]	@ (801171c <_tx_initialize_kernel_enter+0x48>)
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	4a10      	ldr	r2, [pc, #64]	@ (8011720 <_tx_initialize_kernel_enter+0x4c>)
 80116de:	4293      	cmp	r3, r2
 80116e0:	d00b      	beq.n	80116fa <_tx_initialize_kernel_enter+0x26>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80116e2:	4b0e      	ldr	r3, [pc, #56]	@ (801171c <_tx_initialize_kernel_enter+0x48>)
 80116e4:	4a0f      	ldr	r2, [pc, #60]	@ (8011724 <_tx_initialize_kernel_enter+0x50>)
 80116e6:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 80116e8:	f7ee fd12 	bl	8000110 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 80116ec:	f7ff ffac 	bl	8011648 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 80116f0:	4b0d      	ldr	r3, [pc, #52]	@ (8011728 <_tx_initialize_kernel_enter+0x54>)
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	1c5a      	adds	r2, r3, #1
 80116f6:	4b0c      	ldr	r3, [pc, #48]	@ (8011728 <_tx_initialize_kernel_enter+0x54>)
 80116f8:	601a      	str	r2, [r3, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80116fa:	4b08      	ldr	r3, [pc, #32]	@ (801171c <_tx_initialize_kernel_enter+0x48>)
 80116fc:	4a09      	ldr	r2, [pc, #36]	@ (8011724 <_tx_initialize_kernel_enter+0x50>)
 80116fe:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8011700:	4b0a      	ldr	r3, [pc, #40]	@ (801172c <_tx_initialize_kernel_enter+0x58>)
 8011702:	681b      	ldr	r3, [r3, #0]
 8011704:	0018      	movs	r0, r3
 8011706:	f7f4 ff29 	bl	800655c <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 801170a:	4b04      	ldr	r3, [pc, #16]	@ (801171c <_tx_initialize_kernel_enter+0x48>)
 801170c:	2200      	movs	r2, #0
 801170e:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8011710:	f7ee fd46 	bl	80001a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8011714:	46c0      	nop			@ (mov r8, r8)
 8011716:	46bd      	mov	sp, r7
 8011718:	bd80      	pop	{r7, pc}
 801171a:	46c0      	nop			@ (mov r8, r8)
 801171c:	20000010 	.word	0x20000010
 8011720:	f0f0f0f1 	.word	0xf0f0f0f1
 8011724:	f0f0f0f0 	.word	0xf0f0f0f0
 8011728:	20011688 	.word	0x20011688
 801172c:	200115e8 	.word	0x200115e8

08011730 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8011730:	b580      	push	{r7, lr}
 8011732:	b08c      	sub	sp, #48	@ 0x30
 8011734:	af00      	add	r7, sp, #0
 8011736:	6078      	str	r0, [r7, #4]
 8011738:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801173a:	f3ef 8310 	mrs	r3, PRIMASK
 801173e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011740:	b672      	cpsid	i
    return(primask_value);
 8011742:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 8011744:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 801174a:	4b32      	ldr	r3, [pc, #200]	@ (8011814 <_tx_mutex_cleanup+0xe4>)
 801174c:	429a      	cmp	r2, r3
 801174e:	d157      	bne.n	8011800 <_tx_mutex_cleanup+0xd0>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	22ac      	movs	r2, #172	@ 0xac
 8011754:	589b      	ldr	r3, [r3, r2]
 8011756:	683a      	ldr	r2, [r7, #0]
 8011758:	429a      	cmp	r2, r3
 801175a:	d151      	bne.n	8011800 <_tx_mutex_cleanup+0xd0>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011760:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 8011762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011764:	2b00      	cmp	r3, #0
 8011766:	d04b      	beq.n	8011800 <_tx_mutex_cleanup+0xd0>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 8011768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	4a2a      	ldr	r2, [pc, #168]	@ (8011818 <_tx_mutex_cleanup+0xe8>)
 801176e:	4293      	cmp	r3, r2
 8011770:	d146      	bne.n	8011800 <_tx_mutex_cleanup+0xd0>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8011772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011774:	69db      	ldr	r3, [r3, #28]
 8011776:	2b00      	cmp	r3, #0
 8011778:	d042      	beq.n	8011800 <_tx_mutex_cleanup+0xd0>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	2200      	movs	r2, #0
 801177e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 8011780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011782:	69db      	ldr	r3, [r3, #28]
 8011784:	1e5a      	subs	r2, r3, #1
 8011786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011788:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 801178a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801178c:	69db      	ldr	r3, [r3, #28]
 801178e:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8011790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011792:	2b00      	cmp	r3, #0
 8011794:	d103      	bne.n	801179e <_tx_mutex_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8011796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011798:	2200      	movs	r2, #0
 801179a:	619a      	str	r2, [r3, #24]
 801179c:	e013      	b.n	80117c6 <_tx_mutex_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80117a2:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80117a8:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80117aa:	6a3b      	ldr	r3, [r7, #32]
 80117ac:	69fa      	ldr	r2, [r7, #28]
 80117ae:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80117b0:	69fb      	ldr	r3, [r7, #28]
 80117b2:	6a3a      	ldr	r2, [r7, #32]
 80117b4:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 80117b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117b8:	699b      	ldr	r3, [r3, #24]
 80117ba:	687a      	ldr	r2, [r7, #4]
 80117bc:	429a      	cmp	r2, r3
 80117be:	d102      	bne.n	80117c6 <_tx_mutex_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 80117c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117c2:	6a3a      	ldr	r2, [r7, #32]
 80117c4:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80117ca:	2b0d      	cmp	r3, #13
 80117cc:	d118      	bne.n	8011800 <_tx_mutex_cleanup+0xd0>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	2284      	movs	r2, #132	@ 0x84
 80117d2:	211d      	movs	r1, #29
 80117d4:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80117d6:	4b11      	ldr	r3, [pc, #68]	@ (801181c <_tx_mutex_cleanup+0xec>)
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	1c5a      	adds	r2, r3, #1
 80117dc:	4b0f      	ldr	r3, [pc, #60]	@ (801181c <_tx_mutex_cleanup+0xec>)
 80117de:	601a      	str	r2, [r3, #0]
 80117e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80117e2:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80117e4:	693b      	ldr	r3, [r7, #16]
 80117e6:	f383 8810 	msr	PRIMASK, r3
}
 80117ea:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	0018      	movs	r0, r3
 80117f0:	f001 ffda 	bl	80137a8 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80117f4:	f3ef 8310 	mrs	r3, PRIMASK
 80117f8:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80117fa:	b672      	cpsid	i
    return(primask_value);
 80117fc:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 80117fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011802:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	f383 8810 	msr	PRIMASK, r3
}
 801180a:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 801180c:	46c0      	nop			@ (mov r8, r8)
 801180e:	46bd      	mov	sp, r7
 8011810:	b00c      	add	sp, #48	@ 0x30
 8011812:	bd80      	pop	{r7, pc}
 8011814:	08011731 	.word	0x08011731
 8011818:	4d555445 	.word	0x4d555445
 801181c:	20011688 	.word	0x20011688

08011820 <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 8011820:	b580      	push	{r7, lr}
 8011822:	b088      	sub	sp, #32
 8011824:	af00      	add	r7, sp, #0
 8011826:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011828:	f3ef 8310 	mrs	r3, PRIMASK
 801182c:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801182e:	b672      	cpsid	i
    return(primask_value);
 8011830:	697b      	ldr	r3, [r7, #20]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8011832:	61fb      	str	r3, [r7, #28]

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8011834:	4b1a      	ldr	r3, [pc, #104]	@ (80118a0 <_tx_mutex_thread_release+0x80>)
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	1c5a      	adds	r2, r3, #1
 801183a:	4b19      	ldr	r3, [pc, #100]	@ (80118a0 <_tx_mutex_thread_release+0x80>)
 801183c:	601a      	str	r2, [r3, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	22a4      	movs	r2, #164	@ 0xa4
 8011842:	589b      	ldr	r3, [r3, r2]
 8011844:	61bb      	str	r3, [r7, #24]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 8011846:	69bb      	ldr	r3, [r7, #24]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d016      	beq.n	801187a <_tx_mutex_thread_release+0x5a>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 801184c:	69bb      	ldr	r3, [r7, #24]
 801184e:	2201      	movs	r2, #1
 8011850:	609a      	str	r2, [r3, #8]
 8011852:	69fb      	ldr	r3, [r7, #28]
 8011854:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011856:	68fb      	ldr	r3, [r7, #12]
 8011858:	f383 8810 	msr	PRIMASK, r3
}
 801185c:	46c0      	nop			@ (mov r8, r8)
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 801185e:	69bb      	ldr	r3, [r7, #24]
 8011860:	0018      	movs	r0, r3
 8011862:	f000 fafb 	bl	8011e5c <_tx_mutex_put>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011866:	f3ef 8310 	mrs	r3, PRIMASK
 801186a:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801186c:	b672      	cpsid	i
    return(primask_value);
 801186e:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 8011870:	61fb      	str	r3, [r7, #28]

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	22a4      	movs	r2, #164	@ 0xa4
 8011876:	589b      	ldr	r3, [r3, r2]
 8011878:	61bb      	str	r3, [r7, #24]
        }
    } while (mutex_ptr != TX_NULL);
 801187a:	69bb      	ldr	r3, [r7, #24]
 801187c:	2b00      	cmp	r3, #0
 801187e:	d1de      	bne.n	801183e <_tx_mutex_thread_release+0x1e>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 8011880:	4b07      	ldr	r3, [pc, #28]	@ (80118a0 <_tx_mutex_thread_release+0x80>)
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	1e5a      	subs	r2, r3, #1
 8011886:	4b06      	ldr	r3, [pc, #24]	@ (80118a0 <_tx_mutex_thread_release+0x80>)
 8011888:	601a      	str	r2, [r3, #0]
 801188a:	69fb      	ldr	r3, [r7, #28]
 801188c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801188e:	68bb      	ldr	r3, [r7, #8]
 8011890:	f383 8810 	msr	PRIMASK, r3
}
 8011894:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE
}
 8011896:	46c0      	nop			@ (mov r8, r8)
 8011898:	46bd      	mov	sp, r7
 801189a:	b008      	add	sp, #32
 801189c:	bd80      	pop	{r7, pc}
 801189e:	46c0      	nop			@ (mov r8, r8)
 80118a0:	20011688 	.word	0x20011688

080118a4 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 80118a4:	b580      	push	{r7, lr}
 80118a6:	b08e      	sub	sp, #56	@ 0x38
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	60f8      	str	r0, [r7, #12]
 80118ac:	60b9      	str	r1, [r7, #8]
 80118ae:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80118b4:	232f      	movs	r3, #47	@ 0x2f
 80118b6:	18fb      	adds	r3, r7, r3
 80118b8:	2200      	movs	r2, #0
 80118ba:	701a      	strb	r2, [r3, #0]
 80118bc:	2334      	movs	r3, #52	@ 0x34
 80118be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80118c0:	2300      	movs	r3, #0
 80118c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80118c4:	e009      	b.n	80118da <_tx_mutex_create+0x36>
 80118c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118c8:	1c5a      	adds	r2, r3, #1
 80118ca:	637a      	str	r2, [r7, #52]	@ 0x34
 80118cc:	222f      	movs	r2, #47	@ 0x2f
 80118ce:	18ba      	adds	r2, r7, r2
 80118d0:	7812      	ldrb	r2, [r2, #0]
 80118d2:	701a      	strb	r2, [r3, #0]
 80118d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118d6:	3301      	adds	r3, #1
 80118d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80118da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118de:	429a      	cmp	r2, r3
 80118e0:	d3f1      	bcc.n	80118c6 <_tx_mutex_create+0x22>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	68ba      	ldr	r2, [r7, #8]
 80118e6:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	687a      	ldr	r2, [r7, #4]
 80118ec:	611a      	str	r2, [r3, #16]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80118ee:	f3ef 8310 	mrs	r3, PRIMASK
 80118f2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80118f4:	b672      	cpsid	i
    return(primask_value);
 80118f6:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 80118f8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	4a1a      	ldr	r2, [pc, #104]	@ (8011968 <_tx_mutex_create+0xc4>)
 80118fe:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 8011900:	4b1a      	ldr	r3, [pc, #104]	@ (801196c <_tx_mutex_create+0xc8>)
 8011902:	4a1b      	ldr	r2, [pc, #108]	@ (8011970 <_tx_mutex_create+0xcc>)
 8011904:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 8011906:	4b1b      	ldr	r3, [pc, #108]	@ (8011974 <_tx_mutex_create+0xd0>)
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d109      	bne.n	8011922 <_tx_mutex_create+0x7e>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 801190e:	4b1a      	ldr	r3, [pc, #104]	@ (8011978 <_tx_mutex_create+0xd4>)
 8011910:	68fa      	ldr	r2, [r7, #12]
 8011912:	601a      	str	r2, [r3, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	68fa      	ldr	r2, [r7, #12]
 8011918:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	68fa      	ldr	r2, [r7, #12]
 801191e:	625a      	str	r2, [r3, #36]	@ 0x24
 8011920:	e011      	b.n	8011946 <_tx_mutex_create+0xa2>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 8011922:	4b15      	ldr	r3, [pc, #84]	@ (8011978 <_tx_mutex_create+0xd4>)
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 8011928:	6a3b      	ldr	r3, [r7, #32]
 801192a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801192c:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 801192e:	6a3b      	ldr	r3, [r7, #32]
 8011930:	68fa      	ldr	r2, [r7, #12]
 8011932:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 8011934:	69fb      	ldr	r3, [r7, #28]
 8011936:	68fa      	ldr	r2, [r7, #12]
 8011938:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 801193a:	68fb      	ldr	r3, [r7, #12]
 801193c:	69fa      	ldr	r2, [r7, #28]
 801193e:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	6a3a      	ldr	r2, [r7, #32]
 8011944:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 8011946:	4b0b      	ldr	r3, [pc, #44]	@ (8011974 <_tx_mutex_create+0xd0>)
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	1c5a      	adds	r2, r3, #1
 801194c:	4b09      	ldr	r3, [pc, #36]	@ (8011974 <_tx_mutex_create+0xd0>)
 801194e:	601a      	str	r2, [r3, #0]
 8011950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011952:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011954:	697b      	ldr	r3, [r7, #20]
 8011956:	f383 8810 	msr	PRIMASK, r3
}
 801195a:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 801195c:	2300      	movs	r3, #0
}
 801195e:	0018      	movs	r0, r3
 8011960:	46bd      	mov	sp, r7
 8011962:	b00e      	add	sp, #56	@ 0x38
 8011964:	bd80      	pop	{r7, pc}
 8011966:	46c0      	nop			@ (mov r8, r8)
 8011968:	4d555445 	.word	0x4d555445
 801196c:	2001168c 	.word	0x2001168c
 8011970:	08011821 	.word	0x08011821
 8011974:	200115d4 	.word	0x200115d4
 8011978:	200115d0 	.word	0x200115d0

0801197c <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 801197c:	b580      	push	{r7, lr}
 801197e:	b090      	sub	sp, #64	@ 0x40
 8011980:	af00      	add	r7, sp, #0
 8011982:	6078      	str	r0, [r7, #4]
 8011984:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011986:	f3ef 8310 	mrs	r3, PRIMASK
 801198a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801198c:	b672      	cpsid	i
    return(primask_value);
 801198e:	69fb      	ldr	r3, [r7, #28]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 8011990:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8011992:	4b7b      	ldr	r3, [pc, #492]	@ (8011b80 <_tx_mutex_get+0x204>)
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	689b      	ldr	r3, [r3, #8]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d144      	bne.n	8011a2a <_tx_mutex_get+0xae>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	2201      	movs	r2, #1
 80119a4:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80119aa:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 80119ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d032      	beq.n	8011a18 <_tx_mutex_get+0x9c>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	691b      	ldr	r3, [r3, #16]
 80119b6:	2b01      	cmp	r3, #1
 80119b8:	d106      	bne.n	80119c8 <_tx_mutex_get+0x4c>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 80119ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80119bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	2220      	movs	r2, #32
 80119c6:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 80119c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80119ca:	22a4      	movs	r2, #164	@ 0xa4
 80119cc:	589b      	ldr	r3, [r3, r2]
 80119ce:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 80119d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d00f      	beq.n	80119f6 <_tx_mutex_get+0x7a>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 80119d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80119da:	623b      	str	r3, [r7, #32]

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 80119dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119de:	687a      	ldr	r2, [r7, #4]
 80119e0:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 80119e2:	6a3b      	ldr	r3, [r7, #32]
 80119e4:	687a      	ldr	r2, [r7, #4]
 80119e6:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	6a3a      	ldr	r2, [r7, #32]
 80119ec:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80119f2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80119f4:	e009      	b.n	8011a0a <_tx_mutex_get+0x8e>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 80119f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80119f8:	21a4      	movs	r1, #164	@ 0xa4
 80119fa:	687a      	ldr	r2, [r7, #4]
 80119fc:	505a      	str	r2, [r3, r1]
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	687a      	ldr	r2, [r7, #4]
 8011a02:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	687a      	ldr	r2, [r7, #4]
 8011a08:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 8011a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a0c:	22a0      	movs	r2, #160	@ 0xa0
 8011a0e:	589b      	ldr	r3, [r3, r2]
 8011a10:	1c5a      	adds	r2, r3, #1
 8011a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a14:	21a0      	movs	r1, #160	@ 0xa0
 8011a16:	505a      	str	r2, [r3, r1]
 8011a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a1a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011a1c:	69bb      	ldr	r3, [r7, #24]
 8011a1e:	f383 8810 	msr	PRIMASK, r3
}
 8011a22:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8011a24:	2300      	movs	r3, #0
 8011a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011a28:	e0a4      	b.n	8011b74 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	68db      	ldr	r3, [r3, #12]
 8011a2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011a30:	429a      	cmp	r2, r3
 8011a32:	d10d      	bne.n	8011a50 <_tx_mutex_get+0xd4>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	689b      	ldr	r3, [r3, #8]
 8011a38:	1c5a      	adds	r2, r3, #1
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	609a      	str	r2, [r3, #8]
 8011a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a40:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011a42:	697b      	ldr	r3, [r7, #20]
 8011a44:	f383 8810 	msr	PRIMASK, r3
}
 8011a48:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011a4e:	e091      	b.n	8011b74 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8011a50:	683b      	ldr	r3, [r7, #0]
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d100      	bne.n	8011a58 <_tx_mutex_get+0xdc>
 8011a56:	e085      	b.n	8011b64 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8011a58:	4b4a      	ldr	r3, [pc, #296]	@ (8011b84 <_tx_mutex_get+0x208>)
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d008      	beq.n	8011a72 <_tx_mutex_get+0xf6>
 8011a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a62:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011a64:	693b      	ldr	r3, [r7, #16]
 8011a66:	f383 8810 	msr	PRIMASK, r3
}
 8011a6a:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 8011a6c:	231d      	movs	r3, #29
 8011a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011a70:	e080      	b.n	8011b74 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	68db      	ldr	r3, [r3, #12]
 8011a76:	633b      	str	r3, [r7, #48]	@ 0x30
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 8011a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a7a:	4a43      	ldr	r2, [pc, #268]	@ (8011b88 <_tx_mutex_get+0x20c>)
 8011a7c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 8011a7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a80:	687a      	ldr	r2, [r7, #4]
 8011a82:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8011a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a86:	22ac      	movs	r2, #172	@ 0xac
 8011a88:	589b      	ldr	r3, [r3, r2]
 8011a8a:	1c5a      	adds	r2, r3, #1
 8011a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a8e:	21ac      	movs	r1, #172	@ 0xac
 8011a90:	505a      	str	r2, [r3, r1]
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	69db      	ldr	r3, [r3, #28]
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d109      	bne.n	8011aae <_tx_mutex_get+0x132>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011a9e:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8011aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011aa2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011aa4:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8011aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011aa8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011aaa:	675a      	str	r2, [r3, #116]	@ 0x74
 8011aac:	e011      	b.n	8011ad2 <_tx_mutex_get+0x156>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	699b      	ldr	r3, [r3, #24]
 8011ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8011ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011ab8:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8011aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011abc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011abe:	62bb      	str	r3, [r7, #40]	@ 0x28
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8011ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ac2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011ac4:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8011ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ac8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011aca:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8011acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ace:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011ad0:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	69db      	ldr	r3, [r3, #28]
 8011ad6:	1c5a      	adds	r2, r3, #1
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 8011adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ade:	220d      	movs	r2, #13
 8011ae0:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8011ae2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ae4:	2201      	movs	r2, #1
 8011ae6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8011ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011aea:	683a      	ldr	r2, [r7, #0]
 8011aec:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8011aee:	4b25      	ldr	r3, [pc, #148]	@ (8011b84 <_tx_mutex_get+0x208>)
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	1c5a      	adds	r2, r3, #1
 8011af4:	4b23      	ldr	r3, [pc, #140]	@ (8011b84 <_tx_mutex_get+0x208>)
 8011af6:	601a      	str	r2, [r3, #0]
 8011af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011afa:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	f383 8810 	msr	PRIMASK, r3
}
 8011b02:	46c0      	nop			@ (mov r8, r8)
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	691b      	ldr	r3, [r3, #16]
 8011b08:	2b01      	cmp	r3, #1
 8011b0a:	d122      	bne.n	8011b52 <_tx_mutex_get+0x1d6>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b14:	429a      	cmp	r2, r3
 8011b16:	d903      	bls.n	8011b20 <_tx_mutex_get+0x1a4>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 8011b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 8011b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b26:	219c      	movs	r1, #156	@ 0x9c
 8011b28:	585b      	ldr	r3, [r3, r1]
 8011b2a:	429a      	cmp	r2, r3
 8011b2c:	d204      	bcs.n	8011b38 <_tx_mutex_get+0x1bc>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 8011b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b34:	219c      	movs	r1, #156	@ 0x9c
 8011b36:	505a      	str	r2, [r3, r1]
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 8011b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b40:	429a      	cmp	r2, r3
 8011b42:	d906      	bls.n	8011b52 <_tx_mutex_get+0x1d6>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 8011b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b4a:	0011      	movs	r1, r2
 8011b4c:	0018      	movs	r0, r3
 8011b4e:	f000 f8cb 	bl	8011ce8 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8011b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b54:	0018      	movs	r0, r3
 8011b56:	f001 ff27 	bl	80139a8 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8011b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b5c:	2284      	movs	r2, #132	@ 0x84
 8011b5e:	589b      	ldr	r3, [r3, r2]
 8011b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011b62:	e007      	b.n	8011b74 <_tx_mutex_get+0x1f8>
 8011b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b66:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011b68:	68bb      	ldr	r3, [r7, #8]
 8011b6a:	f383 8810 	msr	PRIMASK, r3
}
 8011b6e:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 8011b70:	231d      	movs	r3, #29
 8011b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
    }

    /* Return completion status.  */
    return(status);
 8011b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011b76:	0018      	movs	r0, r3
 8011b78:	46bd      	mov	sp, r7
 8011b7a:	b010      	add	sp, #64	@ 0x40
 8011b7c:	bd80      	pop	{r7, pc}
 8011b7e:	46c0      	nop			@ (mov r8, r8)
 8011b80:	200115f0 	.word	0x200115f0
 8011b84:	20011688 	.word	0x20011688
 8011b88:	08011731 	.word	0x08011731

08011b8c <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8011b8c:	b580      	push	{r7, lr}
 8011b8e:	b090      	sub	sp, #64	@ 0x40
 8011b90:	af00      	add	r7, sp, #0
 8011b92:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011b94:	f3ef 8310 	mrs	r3, PRIMASK
 8011b98:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011b9a:	b672      	cpsid	i
    return(primask_value);
 8011b9c:	69fb      	ldr	r3, [r7, #28]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8011b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	69db      	ldr	r3, [r3, #28]
 8011ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 8011ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ba8:	2b01      	cmp	r3, #1
 8011baa:	d805      	bhi.n	8011bb8 <_tx_mutex_prioritize+0x2c>
 8011bac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011bae:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011bb0:	69bb      	ldr	r3, [r7, #24]
 8011bb2:	f383 8810 	msr	PRIMASK, r3
}
 8011bb6:	e090      	b.n	8011cda <_tx_mutex_prioritize+0x14e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8011bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011bba:	2b02      	cmp	r3, #2
 8011bbc:	d114      	bne.n	8011be8 <_tx_mutex_prioritize+0x5c>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	699b      	ldr	r3, [r3, #24]
 8011bc2:	633b      	str	r3, [r7, #48]	@ 0x30
        next_thread =  head_ptr -> tx_thread_suspended_next;
 8011bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011bc8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 8011bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011bd2:	429a      	cmp	r2, r3
 8011bd4:	d202      	bcs.n	8011bdc <_tx_mutex_prioritize+0x50>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011bda:	619a      	str	r2, [r3, #24]
 8011bdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011bde:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011be0:	697b      	ldr	r3, [r7, #20]
 8011be2:	f383 8810 	msr	PRIMASK, r3
}
 8011be6:	e078      	b.n	8011cda <_tx_mutex_prioritize+0x14e>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	699b      	ldr	r3, [r3, #24]
 8011bec:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 8011bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bf0:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8011bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011bf6:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8011bf8:	4b3a      	ldr	r3, [pc, #232]	@ (8011ce4 <_tx_mutex_prioritize+0x158>)
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	1c5a      	adds	r2, r3, #1
 8011bfe:	4b39      	ldr	r3, [pc, #228]	@ (8011ce4 <_tx_mutex_prioritize+0x158>)
 8011c00:	601a      	str	r2, [r3, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 8011c02:	2300      	movs	r3, #0
 8011c04:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 8011c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c0e:	429a      	cmp	r2, r3
 8011c10:	d201      	bcs.n	8011c16 <_tx_mutex_prioritize+0x8a>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 8011c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c14:	637b      	str	r3, [r7, #52]	@ 0x34
 8011c16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011c18:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011c1a:	68fb      	ldr	r3, [r7, #12]
 8011c1c:	f383 8810 	msr	PRIMASK, r3
}
 8011c20:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011c22:	f3ef 8310 	mrs	r3, PRIMASK
 8011c26:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011c28:	b672      	cpsid	i
    return(primask_value);
 8011c2a:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8011c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	699b      	ldr	r3, [r3, #24]
 8011c32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c34:	429a      	cmp	r2, r3
 8011c36:	d002      	beq.n	8011c3e <_tx_mutex_prioritize+0xb2>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 8011c38:	2301      	movs	r3, #1
 8011c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011c3c:	e006      	b.n	8011c4c <_tx_mutex_prioritize+0xc0>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	69db      	ldr	r3, [r3, #28]
 8011c42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011c44:	429a      	cmp	r2, r3
 8011c46:	d001      	beq.n	8011c4c <_tx_mutex_prioritize+0xc0>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 8011c48:	2301      	movs	r3, #1
 8011c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 8011c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d103      	bne.n	8011c5a <_tx_mutex_prioritize+0xce>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8011c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011c56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011c58:	e00c      	b.n	8011c74 <_tx_mutex_prioritize+0xe8>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	699b      	ldr	r3, [r3, #24]
 8011c5e:	633b      	str	r3, [r7, #48]	@ 0x30
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	69db      	ldr	r3, [r3, #28]
 8011c64:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 8011c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c68:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8011c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011c6e:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 8011c70:	2300      	movs	r3, #0
 8011c72:	62bb      	str	r3, [r7, #40]	@ 0x28
            }

        } while (thread_ptr != head_ptr);
 8011c74:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c78:	429a      	cmp	r2, r3
 8011c7a:	d1c4      	bne.n	8011c06 <_tx_mutex_prioritize+0x7a>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 8011c7c:	4b19      	ldr	r3, [pc, #100]	@ (8011ce4 <_tx_mutex_prioritize+0x158>)
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	1e5a      	subs	r2, r3, #1
 8011c82:	4b18      	ldr	r3, [pc, #96]	@ (8011ce4 <_tx_mutex_prioritize+0x158>)
 8011c84:	601a      	str	r2, [r3, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 8011c86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c8a:	429a      	cmp	r2, r3
 8011c8c:	d01d      	beq.n	8011cca <_tx_mutex_prioritize+0x13e>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 8011c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011c92:	627b      	str	r3, [r7, #36]	@ 0x24
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8011c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011c98:	623b      	str	r3, [r7, #32]
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8011c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c9c:	6a3a      	ldr	r2, [r7, #32]
 8011c9e:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 8011ca0:	6a3b      	ldr	r3, [r7, #32]
 8011ca2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011ca4:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8011ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011caa:	623b      	str	r3, [r7, #32]
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 8011cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011cb0:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 8011cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cb4:	6a3a      	ldr	r2, [r7, #32]
 8011cb6:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8011cb8:	6a3b      	ldr	r3, [r7, #32]
 8011cba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cbc:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 8011cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cc2:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cc8:	619a      	str	r2, [r3, #24]
 8011cca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011ccc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011cce:	68bb      	ldr	r3, [r7, #8]
 8011cd0:	f383 8810 	msr	PRIMASK, r3
}
 8011cd4:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8011cd6:	f001 fd2f 	bl	8013738 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8011cda:	2300      	movs	r3, #0
#endif
}
 8011cdc:	0018      	movs	r0, r3
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	b010      	add	sp, #64	@ 0x40
 8011ce2:	bd80      	pop	{r7, pc}
 8011ce4:	20011688 	.word	0x20011688

08011ce8 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 8011ce8:	b580      	push	{r7, lr}
 8011cea:	b08e      	sub	sp, #56	@ 0x38
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	6078      	str	r0, [r7, #4]
 8011cf0:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011cf2:	f3ef 8310 	mrs	r3, PRIMASK
 8011cf6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011cf8:	b672      	cpsid	i
    return(primask_value);
 8011cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8011cfc:	637b      	str	r3, [r7, #52]	@ 0x34
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d017      	beq.n	8011d36 <_tx_mutex_priority_change+0x4e>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	683a      	ldr	r2, [r7, #0]
 8011d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2298      	movs	r2, #152	@ 0x98
 8011d10:	589b      	ldr	r3, [r3, r2]
 8011d12:	683a      	ldr	r2, [r7, #0]
 8011d14:	429a      	cmp	r2, r3
 8011d16:	d905      	bls.n	8011d24 <_tx_mutex_priority_change+0x3c>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	2298      	movs	r2, #152	@ 0x98
 8011d1c:	589a      	ldr	r2, [r3, r2]
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	63da      	str	r2, [r3, #60]	@ 0x3c
 8011d22:	e002      	b.n	8011d2a <_tx_mutex_priority_change+0x42>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	683a      	ldr	r2, [r7, #0]
 8011d28:	63da      	str	r2, [r3, #60]	@ 0x3c
 8011d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d2c:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011d2e:	6a3b      	ldr	r3, [r7, #32]
 8011d30:	f383 8810 	msr	PRIMASK, r3
}
 8011d34:	e087      	b.n	8011e46 <_tx_mutex_priority_change+0x15e>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 8011d36:	4b46      	ldr	r3, [pc, #280]	@ (8011e50 <_tx_mutex_priority_change+0x168>)
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 8011d42:	4b44      	ldr	r3, [pc, #272]	@ (8011e54 <_tx_mutex_priority_change+0x16c>)
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	1c9a      	adds	r2, r3, #2
 8011d48:	4b42      	ldr	r3, [pc, #264]	@ (8011e54 <_tx_mutex_priority_change+0x16c>)
 8011d4a:	601a      	str	r2, [r3, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	220e      	movs	r2, #14
 8011d50:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	2201      	movs	r2, #1
 8011d56:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8011d5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d60:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011d62:	69bb      	ldr	r3, [r7, #24]
 8011d64:	f383 8810 	msr	PRIMASK, r3
}
 8011d68:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	0018      	movs	r0, r3
 8011d6e:	f001 fe1b 	bl	80139a8 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011d72:	f3ef 8310 	mrs	r3, PRIMASK
 8011d76:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011d78:	b672      	cpsid	i
    return(primask_value);
 8011d7a:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8011d7c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	683a      	ldr	r2, [r7, #0]
 8011d82:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	2298      	movs	r2, #152	@ 0x98
 8011d88:	589b      	ldr	r3, [r3, r2]
 8011d8a:	683a      	ldr	r2, [r7, #0]
 8011d8c:	429a      	cmp	r2, r3
 8011d8e:	d905      	bls.n	8011d9c <_tx_mutex_priority_change+0xb4>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	2298      	movs	r2, #152	@ 0x98
 8011d94:	589a      	ldr	r2, [r3, r2]
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8011d9a:	e002      	b.n	8011da2 <_tx_mutex_priority_change+0xba>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	683a      	ldr	r2, [r7, #0]
 8011da0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8011da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011da4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011da6:	693b      	ldr	r3, [r7, #16]
 8011da8:	f383 8810 	msr	PRIMASK, r3
}
 8011dac:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	0018      	movs	r0, r3
 8011db2:	f001 fcf9 	bl	80137a8 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011db6:	f3ef 8310 	mrs	r3, PRIMASK
 8011dba:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011dbc:	b672      	cpsid	i
    return(primask_value);
 8011dbe:	697b      	ldr	r3, [r7, #20]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8011dc0:	637b      	str	r3, [r7, #52]	@ 0x34
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 8011dc2:	4b23      	ldr	r3, [pc, #140]	@ (8011e50 <_tx_mutex_priority_change+0x168>)
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 8011dc8:	687a      	ldr	r2, [r7, #4]
 8011dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dcc:	429a      	cmp	r2, r3
 8011dce:	d034      	beq.n	8011e3a <_tx_mutex_priority_change+0x152>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d130      	bne.n	8011e3a <_tx_mutex_priority_change+0x152>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011de0:	429a      	cmp	r2, r3
 8011de2:	d811      	bhi.n	8011e08 <_tx_mutex_priority_change+0x120>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 8011de4:	687a      	ldr	r2, [r7, #4]
 8011de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011de8:	429a      	cmp	r2, r3
 8011dea:	d126      	bne.n	8011e3a <_tx_mutex_priority_change+0x152>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 8011dec:	4b18      	ldr	r3, [pc, #96]	@ (8011e50 <_tx_mutex_priority_change+0x168>)
 8011dee:	687a      	ldr	r2, [r7, #4]
 8011df0:	601a      	str	r2, [r3, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 8011df2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011df4:	683b      	ldr	r3, [r7, #0]
 8011df6:	429a      	cmp	r2, r3
 8011df8:	d21f      	bcs.n	8011e3a <_tx_mutex_priority_change+0x152>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011dfe:	4b16      	ldr	r3, [pc, #88]	@ (8011e58 <_tx_mutex_priority_change+0x170>)
 8011e00:	0092      	lsls	r2, r2, #2
 8011e02:	6879      	ldr	r1, [r7, #4]
 8011e04:	50d1      	str	r1, [r2, r3]
 8011e06:	e018      	b.n	8011e3a <_tx_mutex_priority_change+0x152>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e10:	429a      	cmp	r2, r3
 8011e12:	d212      	bcs.n	8011e3a <_tx_mutex_priority_change+0x152>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e1c:	429a      	cmp	r2, r3
 8011e1e:	d80c      	bhi.n	8011e3a <_tx_mutex_priority_change+0x152>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8011e20:	4b0b      	ldr	r3, [pc, #44]	@ (8011e50 <_tx_mutex_priority_change+0x168>)
 8011e22:	687a      	ldr	r2, [r7, #4]
 8011e24:	601a      	str	r2, [r3, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 8011e26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011e28:	683b      	ldr	r3, [r7, #0]
 8011e2a:	429a      	cmp	r2, r3
 8011e2c:	d205      	bcs.n	8011e3a <_tx_mutex_priority_change+0x152>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011e32:	4b09      	ldr	r3, [pc, #36]	@ (8011e58 <_tx_mutex_priority_change+0x170>)
 8011e34:	0092      	lsls	r2, r2, #2
 8011e36:	6879      	ldr	r1, [r7, #4]
 8011e38:	50d1      	str	r1, [r2, r3]
 8011e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e3c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	f383 8810 	msr	PRIMASK, r3
}
 8011e44:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8011e46:	46c0      	nop			@ (mov r8, r8)
 8011e48:	46bd      	mov	sp, r7
 8011e4a:	b00e      	add	sp, #56	@ 0x38
 8011e4c:	bd80      	pop	{r7, pc}
 8011e4e:	46c0      	nop			@ (mov r8, r8)
 8011e50:	200115f4 	.word	0x200115f4
 8011e54:	20011688 	.word	0x20011688
 8011e58:	20011608 	.word	0x20011608

08011e5c <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 8011e5c:	b580      	push	{r7, lr}
 8011e5e:	b0a0      	sub	sp, #128	@ 0x80
 8011e60:	af00      	add	r7, sp, #0
 8011e62:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 8011e64:	2320      	movs	r3, #32
 8011e66:	673b      	str	r3, [r7, #112]	@ 0x70
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011e68:	f3ef 8310 	mrs	r3, PRIMASK
 8011e6c:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011e6e:	b672      	cpsid	i
    return(primask_value);
 8011e70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 8011e72:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	689b      	ldr	r3, [r3, #8]
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d100      	bne.n	8011e7e <_tx_mutex_put+0x22>
 8011e7c:	e1c5      	b.n	801220a <_tx_mutex_put+0x3ae>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	68db      	ldr	r3, [r3, #12]
 8011e82:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8011e84:	4bb4      	ldr	r3, [pc, #720]	@ (8012158 <_tx_mutex_put+0x2fc>)
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	663b      	str	r3, [r7, #96]	@ 0x60

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	68db      	ldr	r3, [r3, #12]
 8011e8e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011e90:	429a      	cmp	r2, r3
 8011e92:	d00b      	beq.n	8011eac <_tx_mutex_put+0x50>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8011e94:	4bb1      	ldr	r3, [pc, #708]	@ (801215c <_tx_mutex_put+0x300>)
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d107      	bne.n	8011eac <_tx_mutex_put+0x50>
 8011e9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011e9e:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011ea0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011ea2:	f383 8810 	msr	PRIMASK, r3
}
 8011ea6:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 8011ea8:	231e      	movs	r3, #30
 8011eaa:	673b      	str	r3, [r7, #112]	@ 0x70
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 8011eac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011eae:	2b20      	cmp	r3, #32
 8011eb0:	d000      	beq.n	8011eb4 <_tx_mutex_put+0x58>
 8011eb2:	e1b2      	b.n	801221a <_tx_mutex_put+0x3be>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	689b      	ldr	r3, [r3, #8]
 8011eb8:	1e5a      	subs	r2, r3, #1
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	689b      	ldr	r3, [r3, #8]
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	d008      	beq.n	8011ed8 <_tx_mutex_put+0x7c>
 8011ec6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011eca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011ecc:	f383 8810 	msr	PRIMASK, r3
}
 8011ed0:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 8011ed2:	2300      	movs	r3, #0
 8011ed4:	673b      	str	r3, [r7, #112]	@ 0x70
 8011ed6:	e1a0      	b.n	801221a <_tx_mutex_put+0x3be>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8011ed8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d108      	bne.n	8011ef0 <_tx_mutex_put+0x94>
 8011ede:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ee4:	f383 8810 	msr	PRIMASK, r3
}
 8011ee8:	46c0      	nop			@ (mov r8, r8)

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 8011eea:	2300      	movs	r3, #0
 8011eec:	673b      	str	r3, [r7, #112]	@ 0x70
 8011eee:	e194      	b.n	801221a <_tx_mutex_put+0x3be>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 8011ef0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011ef2:	22a0      	movs	r2, #160	@ 0xa0
 8011ef4:	589b      	ldr	r3, [r3, r2]
 8011ef6:	1e5a      	subs	r2, r3, #1
 8011ef8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011efa:	21a0      	movs	r1, #160	@ 0xa0
 8011efc:	505a      	str	r2, [r3, r1]

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 8011efe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f00:	22a0      	movs	r2, #160	@ 0xa0
 8011f02:	589b      	ldr	r3, [r3, r2]
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d104      	bne.n	8011f12 <_tx_mutex_put+0xb6>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 8011f08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f0a:	22a4      	movs	r2, #164	@ 0xa4
 8011f0c:	2100      	movs	r1, #0
 8011f0e:	5099      	str	r1, [r3, r2]
 8011f10:	e015      	b.n	8011f3e <_tx_mutex_put+0xe2>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f16:	66fb      	str	r3, [r7, #108]	@ 0x6c
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011f1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 8011f1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011f20:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011f22:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 8011f24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011f26:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011f28:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 8011f2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f2c:	22a4      	movs	r2, #164	@ 0xa4
 8011f2e:	589b      	ldr	r3, [r3, r2]
 8011f30:	687a      	ldr	r2, [r7, #4]
 8011f32:	429a      	cmp	r2, r3
 8011f34:	d103      	bne.n	8011f3e <_tx_mutex_put+0xe2>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 8011f36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f38:	21a4      	movs	r1, #164	@ 0xa4
 8011f3a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011f3c:	505a      	str	r2, [r3, r1]
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	699b      	ldr	r3, [r3, #24]
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d10e      	bne.n	8011f64 <_tx_mutex_put+0x108>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	691b      	ldr	r3, [r3, #16]
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d10a      	bne.n	8011f64 <_tx_mutex_put+0x108>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	2200      	movs	r2, #0
 8011f52:	60da      	str	r2, [r3, #12]
 8011f54:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011f56:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f5a:	f383 8810 	msr	PRIMASK, r3
}
 8011f5e:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 8011f60:	2300      	movs	r3, #0
 8011f62:	673b      	str	r3, [r7, #112]	@ 0x70
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 8011f64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011f66:	2b20      	cmp	r3, #32
 8011f68:	d000      	beq.n	8011f6c <_tx_mutex_put+0x110>
 8011f6a:	e156      	b.n	801221a <_tx_mutex_put+0x3be>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 8011f6c:	2300      	movs	r3, #0
 8011f6e:	67bb      	str	r3, [r7, #120]	@ 0x78
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 8011f70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f72:	2294      	movs	r2, #148	@ 0x94
 8011f74:	589b      	ldr	r3, [r3, r2]
 8011f76:	677b      	str	r3, [r7, #116]	@ 0x74

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	691b      	ldr	r3, [r3, #16]
 8011f7c:	2b01      	cmp	r3, #1
 8011f7e:	d140      	bne.n	8012002 <_tx_mutex_put+0x1a6>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8011f80:	4b76      	ldr	r3, [pc, #472]	@ (801215c <_tx_mutex_put+0x300>)
 8011f82:	681b      	ldr	r3, [r3, #0]
 8011f84:	1c5a      	adds	r2, r3, #1
 8011f86:	4b75      	ldr	r3, [pc, #468]	@ (801215c <_tx_mutex_put+0x300>)
 8011f88:	601a      	str	r2, [r3, #0]
 8011f8a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011f8c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f90:	f383 8810 	msr	PRIMASK, r3
}
 8011f94:	46c0      	nop			@ (mov r8, r8)
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8011f96:	2320      	movs	r3, #32
 8011f98:	66bb      	str	r3, [r7, #104]	@ 0x68

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8011f9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f9c:	22a4      	movs	r2, #164	@ 0xa4
 8011f9e:	589b      	ldr	r3, [r3, r2]
 8011fa0:	66fb      	str	r3, [r7, #108]	@ 0x6c
                            while (next_mutex != TX_NULL)
 8011fa2:	e016      	b.n	8011fd2 <_tx_mutex_put+0x176>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8011fa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011fa6:	691b      	ldr	r3, [r3, #16]
 8011fa8:	2b01      	cmp	r3, #1
 8011faa:	d107      	bne.n	8011fbc <_tx_mutex_put+0x160>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 8011fac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fb0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011fb2:	429a      	cmp	r2, r3
 8011fb4:	d902      	bls.n	8011fbc <_tx_mutex_put+0x160>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 8011fb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fba:	66bb      	str	r3, [r7, #104]	@ 0x68
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8011fbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fc0:	66fb      	str	r3, [r7, #108]	@ 0x6c

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 8011fc2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011fc4:	22a4      	movs	r2, #164	@ 0xa4
 8011fc6:	589b      	ldr	r3, [r3, r2]
 8011fc8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011fca:	429a      	cmp	r2, r3
 8011fcc:	d101      	bne.n	8011fd2 <_tx_mutex_put+0x176>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 8011fce:	2300      	movs	r3, #0
 8011fd0:	66fb      	str	r3, [r7, #108]	@ 0x6c
                            while (next_mutex != TX_NULL)
 8011fd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d1e5      	bne.n	8011fa4 <_tx_mutex_put+0x148>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011fd8:	f3ef 8310 	mrs	r3, PRIMASK
 8011fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011fde:	b672      	cpsid	i
    return(primask_value);
 8011fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 8011fe2:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 8011fe4:	4b5d      	ldr	r3, [pc, #372]	@ (801215c <_tx_mutex_put+0x300>)
 8011fe6:	681b      	ldr	r3, [r3, #0]
 8011fe8:	1e5a      	subs	r2, r3, #1
 8011fea:	4b5c      	ldr	r3, [pc, #368]	@ (801215c <_tx_mutex_put+0x300>)
 8011fec:	601a      	str	r2, [r3, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 8011fee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011ff0:	219c      	movs	r1, #156	@ 0x9c
 8011ff2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011ff4:	505a      	str	r2, [r3, r1]

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 8011ff6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011ff8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011ffa:	429a      	cmp	r2, r3
 8011ffc:	d201      	bcs.n	8012002 <_tx_mutex_put+0x1a6>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 8011ffe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012000:	677b      	str	r3, [r7, #116]	@ 0x74
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	69db      	ldr	r3, [r3, #28]
 8012006:	2b01      	cmp	r3, #1
 8012008:	d91d      	bls.n	8012046 <_tx_mutex_put+0x1ea>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	691b      	ldr	r3, [r3, #16]
 801200e:	2b01      	cmp	r3, #1
 8012010:	d119      	bne.n	8012046 <_tx_mutex_put+0x1ea>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 8012012:	4b52      	ldr	r3, [pc, #328]	@ (801215c <_tx_mutex_put+0x300>)
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	1c5a      	adds	r2, r3, #1
 8012018:	4b50      	ldr	r3, [pc, #320]	@ (801215c <_tx_mutex_put+0x300>)
 801201a:	601a      	str	r2, [r3, #0]
 801201c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801201e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012022:	f383 8810 	msr	PRIMASK, r3
}
 8012026:	46c0      	nop			@ (mov r8, r8)
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	0018      	movs	r0, r3
 801202c:	f7ff fdae 	bl	8011b8c <_tx_mutex_prioritize>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012030:	f3ef 8310 	mrs	r3, PRIMASK
 8012034:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012036:	b672      	cpsid	i
    return(primask_value);
 8012038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 801203a:	67fb      	str	r3, [r7, #124]	@ 0x7c

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 801203c:	4b47      	ldr	r3, [pc, #284]	@ (801215c <_tx_mutex_put+0x300>)
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	1e5a      	subs	r2, r3, #1
 8012042:	4b46      	ldr	r3, [pc, #280]	@ (801215c <_tx_mutex_put+0x300>)
 8012044:	601a      	str	r2, [r3, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	699b      	ldr	r3, [r3, #24]
 801204a:	2b00      	cmp	r3, #0
 801204c:	d133      	bne.n	80120b6 <_tx_mutex_put+0x25a>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 801204e:	4b43      	ldr	r3, [pc, #268]	@ (801215c <_tx_mutex_put+0x300>)
 8012050:	681b      	ldr	r3, [r3, #0]
 8012052:	1c5a      	adds	r2, r3, #1
 8012054:	4b41      	ldr	r3, [pc, #260]	@ (801215c <_tx_mutex_put+0x300>)
 8012056:	601a      	str	r2, [r3, #0]
 8012058:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801205a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801205c:	6a3b      	ldr	r3, [r7, #32]
 801205e:	f383 8810 	msr	PRIMASK, r3
}
 8012062:	46c0      	nop			@ (mov r8, r8)
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	2220      	movs	r2, #32
 8012068:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	68db      	ldr	r3, [r3, #12]
 801206e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012070:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8012072:	429a      	cmp	r2, r3
 8012074:	d006      	beq.n	8012084 <_tx_mutex_put+0x228>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	68db      	ldr	r3, [r3, #12]
 801207a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801207c:	0011      	movs	r1, r2
 801207e:	0018      	movs	r0, r3
 8012080:	f7ff fe32 	bl	8011ce8 <_tx_mutex_priority_change>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012084:	f3ef 8310 	mrs	r3, PRIMASK
 8012088:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801208a:	b672      	cpsid	i
    return(primask_value);
 801208c:	69bb      	ldr	r3, [r7, #24]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 801208e:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 8012090:	4b32      	ldr	r3, [pc, #200]	@ (801215c <_tx_mutex_put+0x300>)
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	1e5a      	subs	r2, r3, #1
 8012096:	4b31      	ldr	r3, [pc, #196]	@ (801215c <_tx_mutex_put+0x300>)
 8012098:	601a      	str	r2, [r3, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	2200      	movs	r2, #0
 801209e:	60da      	str	r2, [r3, #12]
 80120a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80120a2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80120a4:	69fb      	ldr	r3, [r7, #28]
 80120a6:	f383 8810 	msr	PRIMASK, r3
}
 80120aa:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 80120ac:	f001 fb44 	bl	8013738 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 80120b0:	2300      	movs	r3, #0
 80120b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80120b4:	e0b1      	b.n	801221a <_tx_mutex_put+0x3be>
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	699b      	ldr	r3, [r3, #24]
 80120ba:	667b      	str	r3, [r7, #100]	@ 0x64

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	691b      	ldr	r3, [r3, #16]
 80120c0:	2b01      	cmp	r3, #1
 80120c2:	d109      	bne.n	80120d8 <_tx_mutex_put+0x27c>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	68db      	ldr	r3, [r3, #12]
 80120c8:	67bb      	str	r3, [r7, #120]	@ 0x78

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 80120ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80120cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	2220      	movs	r2, #32
 80120d6:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 80120d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80120da:	22a0      	movs	r2, #160	@ 0xa0
 80120dc:	589b      	ldr	r3, [r3, r2]
 80120de:	65bb      	str	r3, [r7, #88]	@ 0x58

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 80120e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d10a      	bne.n	80120fc <_tx_mutex_put+0x2a0>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 80120e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80120e8:	21a4      	movs	r1, #164	@ 0xa4
 80120ea:	687a      	ldr	r2, [r7, #4]
 80120ec:	505a      	str	r2, [r3, r1]
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	687a      	ldr	r2, [r7, #4]
 80120f2:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	687a      	ldr	r2, [r7, #4]
 80120f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80120fa:	e012      	b.n	8012122 <_tx_mutex_put+0x2c6>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 80120fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80120fe:	22a4      	movs	r2, #164	@ 0xa4
 8012100:	589b      	ldr	r3, [r3, r2]
 8012102:	66fb      	str	r3, [r7, #108]	@ 0x6c
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 8012104:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012108:	65fb      	str	r3, [r7, #92]	@ 0x5c

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 801210a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801210c:	687a      	ldr	r2, [r7, #4]
 801210e:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8012110:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012112:	687a      	ldr	r2, [r7, #4]
 8012114:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801211a:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012120:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 8012122:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012124:	1c5a      	adds	r2, r3, #1
 8012126:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012128:	21a0      	movs	r1, #160	@ 0xa0
 801212a:	505a      	str	r2, [r3, r1]

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	2201      	movs	r2, #1
 8012130:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012136:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	69db      	ldr	r3, [r3, #28]
 801213c:	1e5a      	subs	r2, r3, #1
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	69db      	ldr	r3, [r3, #28]
 8012146:	657b      	str	r3, [r7, #84]	@ 0x54

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 8012148:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801214a:	2b00      	cmp	r3, #0
 801214c:	d108      	bne.n	8012160 <_tx_mutex_put+0x304>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	2200      	movs	r2, #0
 8012152:	619a      	str	r2, [r3, #24]
 8012154:	e013      	b.n	801217e <_tx_mutex_put+0x322>
 8012156:	46c0      	nop			@ (mov r8, r8)
 8012158:	200115f0 	.word	0x200115f0
 801215c:	20011688 	.word	0x20011688
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8012160:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012164:	653b      	str	r3, [r7, #80]	@ 0x50
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801216a:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 801216c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801216e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012170:	64fb      	str	r3, [r7, #76]	@ 0x4c
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 8012172:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012174:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012176:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8012178:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801217a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801217c:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 801217e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012180:	2200      	movs	r2, #0
 8012182:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8012184:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012186:	2284      	movs	r2, #132	@ 0x84
 8012188:	2100      	movs	r1, #0
 801218a:	5099      	str	r1, [r3, r2]
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 801218c:	4b25      	ldr	r3, [pc, #148]	@ (8012224 <_tx_mutex_put+0x3c8>)
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	1c5a      	adds	r2, r3, #1
 8012192:	4b24      	ldr	r3, [pc, #144]	@ (8012224 <_tx_mutex_put+0x3c8>)
 8012194:	601a      	str	r2, [r3, #0]
 8012196:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012198:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801219a:	697b      	ldr	r3, [r7, #20]
 801219c:	f383 8810 	msr	PRIMASK, r3
}
 80121a0:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	691b      	ldr	r3, [r3, #16]
 80121a6:	2b01      	cmp	r3, #1
 80121a8:	d128      	bne.n	80121fc <_tx_mutex_put+0x3a0>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	69db      	ldr	r3, [r3, #28]
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d019      	beq.n	80121e6 <_tx_mutex_put+0x38a>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	0018      	movs	r0, r3
 80121b6:	f7ff fce9 	bl	8011b8c <_tx_mutex_prioritize>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80121ba:	f3ef 8310 	mrs	r3, PRIMASK
 80121be:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80121c0:	b672      	cpsid	i
    return(primask_value);
 80121c2:	693b      	ldr	r3, [r7, #16]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 80121c4:	67fb      	str	r3, [r7, #124]	@ 0x7c

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	699b      	ldr	r3, [r3, #24]
 80121ca:	64bb      	str	r3, [r7, #72]	@ 0x48
                                    if (suspended_thread != TX_NULL)
 80121cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d003      	beq.n	80121da <_tx_mutex_put+0x37e>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 80121d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80121d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80121da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80121dc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80121de:	68fb      	ldr	r3, [r7, #12]
 80121e0:	f383 8810 	msr	PRIMASK, r3
}
 80121e4:	46c0      	nop			@ (mov r8, r8)

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 80121e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80121e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121ea:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80121ec:	429a      	cmp	r2, r3
 80121ee:	d005      	beq.n	80121fc <_tx_mutex_put+0x3a0>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 80121f0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80121f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80121f4:	0011      	movs	r1, r2
 80121f6:	0018      	movs	r0, r3
 80121f8:	f7ff fd76 	bl	8011ce8 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 80121fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80121fe:	0018      	movs	r0, r3
 8012200:	f001 fad2 	bl	80137a8 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 8012204:	2300      	movs	r3, #0
 8012206:	673b      	str	r3, [r7, #112]	@ 0x70
 8012208:	e007      	b.n	801221a <_tx_mutex_put+0x3be>
 801220a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801220c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801220e:	68bb      	ldr	r3, [r7, #8]
 8012210:	f383 8810 	msr	PRIMASK, r3
}
 8012214:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 8012216:	231e      	movs	r3, #30
 8012218:	673b      	str	r3, [r7, #112]	@ 0x70
    }

    /* Return the completion status.  */
    return(status);
 801221a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 801221c:	0018      	movs	r0, r3
 801221e:	46bd      	mov	sp, r7
 8012220:	b020      	add	sp, #128	@ 0x80
 8012222:	bd80      	pop	{r7, pc}
 8012224:	20011688 	.word	0x20011688

08012228 <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8012228:	b580      	push	{r7, lr}
 801222a:	b08c      	sub	sp, #48	@ 0x30
 801222c:	af00      	add	r7, sp, #0
 801222e:	6078      	str	r0, [r7, #4]
 8012230:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012232:	f3ef 8310 	mrs	r3, PRIMASK
 8012236:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012238:	b672      	cpsid	i
    return(primask_value);
 801223a:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 801223c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8012242:	4b37      	ldr	r3, [pc, #220]	@ (8012320 <_tx_queue_cleanup+0xf8>)
 8012244:	429a      	cmp	r2, r3
 8012246:	d160      	bne.n	801230a <_tx_queue_cleanup+0xe2>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	22ac      	movs	r2, #172	@ 0xac
 801224c:	589b      	ldr	r3, [r3, r2]
 801224e:	683a      	ldr	r2, [r7, #0]
 8012250:	429a      	cmp	r2, r3
 8012252:	d15a      	bne.n	801230a <_tx_queue_cleanup+0xe2>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012258:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 801225a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801225c:	2b00      	cmp	r3, #0
 801225e:	d054      	beq.n	801230a <_tx_queue_cleanup+0xe2>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 8012260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012262:	681b      	ldr	r3, [r3, #0]
 8012264:	4a2f      	ldr	r2, [pc, #188]	@ (8012324 <_tx_queue_cleanup+0xfc>)
 8012266:	4293      	cmp	r3, r2
 8012268:	d14f      	bne.n	801230a <_tx_queue_cleanup+0xe2>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 801226a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801226c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801226e:	2b00      	cmp	r3, #0
 8012270:	d04b      	beq.n	801230a <_tx_queue_cleanup+0xe2>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	2200      	movs	r2, #0
 8012276:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 8012278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801227a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801227c:	1e5a      	subs	r2, r3, #1
 801227e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012280:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8012282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012286:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8012288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801228a:	2b00      	cmp	r3, #0
 801228c:	d103      	bne.n	8012296 <_tx_queue_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 801228e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012290:	2200      	movs	r2, #0
 8012292:	629a      	str	r2, [r3, #40]	@ 0x28
 8012294:	e013      	b.n	80122be <_tx_queue_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801229a:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80122a0:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80122a2:	6a3b      	ldr	r3, [r7, #32]
 80122a4:	69fa      	ldr	r2, [r7, #28]
 80122a6:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80122a8:	69fb      	ldr	r3, [r7, #28]
 80122aa:	6a3a      	ldr	r2, [r7, #32]
 80122ac:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 80122ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80122b2:	687a      	ldr	r2, [r7, #4]
 80122b4:	429a      	cmp	r2, r3
 80122b6:	d102      	bne.n	80122be <_tx_queue_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 80122b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122ba:	6a3a      	ldr	r2, [r7, #32]
 80122bc:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80122c2:	2b05      	cmp	r3, #5
 80122c4:	d121      	bne.n	801230a <_tx_queue_cleanup+0xe2>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 80122c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122c8:	691b      	ldr	r3, [r3, #16]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d004      	beq.n	80122d8 <_tx_queue_cleanup+0xb0>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	2284      	movs	r2, #132	@ 0x84
 80122d2:	210b      	movs	r1, #11
 80122d4:	5099      	str	r1, [r3, r2]
 80122d6:	e003      	b.n	80122e0 <_tx_queue_cleanup+0xb8>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	2284      	movs	r2, #132	@ 0x84
 80122dc:	210a      	movs	r1, #10
 80122de:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80122e0:	4b11      	ldr	r3, [pc, #68]	@ (8012328 <_tx_queue_cleanup+0x100>)
 80122e2:	681b      	ldr	r3, [r3, #0]
 80122e4:	1c5a      	adds	r2, r3, #1
 80122e6:	4b10      	ldr	r3, [pc, #64]	@ (8012328 <_tx_queue_cleanup+0x100>)
 80122e8:	601a      	str	r2, [r3, #0]
 80122ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122ec:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80122ee:	693b      	ldr	r3, [r7, #16]
 80122f0:	f383 8810 	msr	PRIMASK, r3
}
 80122f4:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	0018      	movs	r0, r3
 80122fa:	f001 fa55 	bl	80137a8 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80122fe:	f3ef 8310 	mrs	r3, PRIMASK
 8012302:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012304:	b672      	cpsid	i
    return(primask_value);
 8012306:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8012308:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801230a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801230c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801230e:	68fb      	ldr	r3, [r7, #12]
 8012310:	f383 8810 	msr	PRIMASK, r3
}
 8012314:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8012316:	46c0      	nop			@ (mov r8, r8)
 8012318:	46bd      	mov	sp, r7
 801231a:	b00c      	add	sp, #48	@ 0x30
 801231c:	bd80      	pop	{r7, pc}
 801231e:	46c0      	nop			@ (mov r8, r8)
 8012320:	08012229 	.word	0x08012229
 8012324:	51554555 	.word	0x51554555
 8012328:	20011688 	.word	0x20011688

0801232c <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 801232c:	b580      	push	{r7, lr}
 801232e:	b090      	sub	sp, #64	@ 0x40
 8012330:	af00      	add	r7, sp, #0
 8012332:	60f8      	str	r0, [r7, #12]
 8012334:	60b9      	str	r1, [r7, #8]
 8012336:	607a      	str	r2, [r7, #4]
 8012338:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 801233a:	68fb      	ldr	r3, [r7, #12]
 801233c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801233e:	2337      	movs	r3, #55	@ 0x37
 8012340:	18fb      	adds	r3, r7, r3
 8012342:	2200      	movs	r2, #0
 8012344:	701a      	strb	r2, [r3, #0]
 8012346:	2338      	movs	r3, #56	@ 0x38
 8012348:	633b      	str	r3, [r7, #48]	@ 0x30
 801234a:	2300      	movs	r3, #0
 801234c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801234e:	e009      	b.n	8012364 <_tx_queue_create+0x38>
 8012350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012352:	1c5a      	adds	r2, r3, #1
 8012354:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8012356:	2237      	movs	r2, #55	@ 0x37
 8012358:	18ba      	adds	r2, r7, r2
 801235a:	7812      	ldrb	r2, [r2, #0]
 801235c:	701a      	strb	r2, [r3, #0]
 801235e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012360:	3301      	adds	r3, #1
 8012362:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012364:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012368:	429a      	cmp	r2, r3
 801236a:	d3f1      	bcc.n	8012350 <_tx_queue_create+0x24>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	68ba      	ldr	r2, [r7, #8]
 8012370:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	687a      	ldr	r2, [r7, #4]
 8012376:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	009b      	lsls	r3, r3, #2
 801237c:	0019      	movs	r1, r3
 801237e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8012380:	f7f4 f860 	bl	8006444 <__udivsi3>
 8012384:	0003      	movs	r3, r0
 8012386:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 8012388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801238a:	687a      	ldr	r2, [r7, #4]
 801238c:	4353      	muls	r3, r2
 801238e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	683a      	ldr	r2, [r7, #0]
 8012394:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	699a      	ldr	r2, [r3, #24]
 801239a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801239c:	009b      	lsls	r3, r3, #2
 801239e:	18d2      	adds	r2, r2, r3
 80123a0:	68fb      	ldr	r3, [r7, #12]
 80123a2:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 80123a4:	68fb      	ldr	r3, [r7, #12]
 80123a6:	683a      	ldr	r2, [r7, #0]
 80123a8:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 80123aa:	68fb      	ldr	r3, [r7, #12]
 80123ac:	683a      	ldr	r2, [r7, #0]
 80123ae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 80123b0:	68fb      	ldr	r3, [r7, #12]
 80123b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80123b4:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80123ba:	60da      	str	r2, [r3, #12]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80123bc:	f3ef 8310 	mrs	r3, PRIMASK
 80123c0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80123c2:	b672      	cpsid	i
    return(primask_value);
 80123c4:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 80123c6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 80123c8:	68fb      	ldr	r3, [r7, #12]
 80123ca:	4a19      	ldr	r2, [pc, #100]	@ (8012430 <_tx_queue_create+0x104>)
 80123cc:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 80123ce:	4b19      	ldr	r3, [pc, #100]	@ (8012434 <_tx_queue_create+0x108>)
 80123d0:	681b      	ldr	r3, [r3, #0]
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d109      	bne.n	80123ea <_tx_queue_create+0xbe>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 80123d6:	4b18      	ldr	r3, [pc, #96]	@ (8012438 <_tx_queue_create+0x10c>)
 80123d8:	68fa      	ldr	r2, [r7, #12]
 80123da:	601a      	str	r2, [r3, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	68fa      	ldr	r2, [r7, #12]
 80123e0:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 80123e2:	68fb      	ldr	r3, [r7, #12]
 80123e4:	68fa      	ldr	r2, [r7, #12]
 80123e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80123e8:	e011      	b.n	801240e <_tx_queue_create+0xe2>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 80123ea:	4b13      	ldr	r3, [pc, #76]	@ (8012438 <_tx_queue_create+0x10c>)
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 80123f0:	6a3b      	ldr	r3, [r7, #32]
 80123f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80123f4:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 80123f6:	6a3b      	ldr	r3, [r7, #32]
 80123f8:	68fa      	ldr	r2, [r7, #12]
 80123fa:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 80123fc:	69fb      	ldr	r3, [r7, #28]
 80123fe:	68fa      	ldr	r2, [r7, #12]
 8012400:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 8012402:	68fb      	ldr	r3, [r7, #12]
 8012404:	69fa      	ldr	r2, [r7, #28]
 8012406:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	6a3a      	ldr	r2, [r7, #32]
 801240c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 801240e:	4b09      	ldr	r3, [pc, #36]	@ (8012434 <_tx_queue_create+0x108>)
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	1c5a      	adds	r2, r3, #1
 8012414:	4b07      	ldr	r3, [pc, #28]	@ (8012434 <_tx_queue_create+0x108>)
 8012416:	601a      	str	r2, [r3, #0]
 8012418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801241a:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801241c:	697b      	ldr	r3, [r7, #20]
 801241e:	f383 8810 	msr	PRIMASK, r3
}
 8012422:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8012424:	2300      	movs	r3, #0
}
 8012426:	0018      	movs	r0, r3
 8012428:	46bd      	mov	sp, r7
 801242a:	b010      	add	sp, #64	@ 0x40
 801242c:	bd80      	pop	{r7, pc}
 801242e:	46c0      	nop			@ (mov r8, r8)
 8012430:	51554555 	.word	0x51554555
 8012434:	200115c4 	.word	0x200115c4
 8012438:	200115c0 	.word	0x200115c0

0801243c <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 801243c:	b580      	push	{r7, lr}
 801243e:	b094      	sub	sp, #80	@ 0x50
 8012440:	af00      	add	r7, sp, #0
 8012442:	60f8      	str	r0, [r7, #12]
 8012444:	60b9      	str	r1, [r7, #8]
 8012446:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8012448:	2300      	movs	r3, #0
 801244a:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801244c:	f3ef 8310 	mrs	r3, PRIMASK
 8012450:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012452:	b672      	cpsid	i
    return(primask_value);
 8012454:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 8012456:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801245c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	691b      	ldr	r3, [r3, #16]
 8012462:	2b00      	cmp	r3, #0
 8012464:	d100      	bne.n	8012468 <_tx_queue_receive+0x2c>
 8012466:	e137      	b.n	80126d8 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 8012468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801246a:	2b00      	cmp	r3, #0
 801246c:	d13c      	bne.n	80124e8 <_tx_queue_receive+0xac>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 801246e:	68fb      	ldr	r3, [r7, #12]
 8012470:	6a1b      	ldr	r3, [r3, #32]
 8012472:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8012474:	68bb      	ldr	r3, [r7, #8]
 8012476:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8012478:	68fb      	ldr	r3, [r7, #12]
 801247a:	689b      	ldr	r3, [r3, #8]
 801247c:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 801247e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012480:	1d13      	adds	r3, r2, #4
 8012482:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012484:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012486:	1d19      	adds	r1, r3, #4
 8012488:	64b9      	str	r1, [r7, #72]	@ 0x48
 801248a:	6812      	ldr	r2, [r2, #0]
 801248c:	601a      	str	r2, [r3, #0]
 801248e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012490:	2b01      	cmp	r3, #1
 8012492:	d90e      	bls.n	80124b2 <_tx_queue_receive+0x76>
 8012494:	e007      	b.n	80124a6 <_tx_queue_receive+0x6a>
 8012496:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012498:	1d13      	adds	r3, r2, #4
 801249a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801249c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801249e:	1d19      	adds	r1, r3, #4
 80124a0:	64b9      	str	r1, [r7, #72]	@ 0x48
 80124a2:	6812      	ldr	r2, [r2, #0]
 80124a4:	601a      	str	r2, [r3, #0]
 80124a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80124a8:	3b01      	subs	r3, #1
 80124aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80124ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d1f1      	bne.n	8012496 <_tx_queue_receive+0x5a>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 80124b2:	68fb      	ldr	r3, [r7, #12]
 80124b4:	69db      	ldr	r3, [r3, #28]
 80124b6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80124b8:	429a      	cmp	r2, r3
 80124ba:	d102      	bne.n	80124c2 <_tx_queue_receive+0x86>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	699b      	ldr	r3, [r3, #24]
 80124c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80124c6:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 80124c8:	68fb      	ldr	r3, [r7, #12]
 80124ca:	695b      	ldr	r3, [r3, #20]
 80124cc:	1c5a      	adds	r2, r3, #1
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	691b      	ldr	r3, [r3, #16]
 80124d6:	1e5a      	subs	r2, r3, #1
 80124d8:	68fb      	ldr	r3, [r7, #12]
 80124da:	611a      	str	r2, [r3, #16]
 80124dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80124de:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80124e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124e2:	f383 8810 	msr	PRIMASK, r3
}
 80124e6:	e166      	b.n	80127b6 <_tx_queue_receive+0x37a>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 80124e8:	68fb      	ldr	r3, [r7, #12]
 80124ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80124ec:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 80124ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124f0:	2280      	movs	r2, #128	@ 0x80
 80124f2:	589b      	ldr	r3, [r3, r2]
 80124f4:	2b01      	cmp	r3, #1
 80124f6:	d154      	bne.n	80125a2 <_tx_queue_receive+0x166>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 80124f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80124fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 80124fe:	68bb      	ldr	r3, [r7, #8]
 8012500:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 8012502:	68fb      	ldr	r3, [r7, #12]
 8012504:	689b      	ldr	r3, [r3, #8]
 8012506:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8012508:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801250a:	1d13      	adds	r3, r2, #4
 801250c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801250e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012510:	1d19      	adds	r1, r3, #4
 8012512:	64b9      	str	r1, [r7, #72]	@ 0x48
 8012514:	6812      	ldr	r2, [r2, #0]
 8012516:	601a      	str	r2, [r3, #0]
 8012518:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801251a:	2b01      	cmp	r3, #1
 801251c:	d90e      	bls.n	801253c <_tx_queue_receive+0x100>
 801251e:	e007      	b.n	8012530 <_tx_queue_receive+0xf4>
 8012520:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012522:	1d13      	adds	r3, r2, #4
 8012524:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012526:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012528:	1d19      	adds	r1, r3, #4
 801252a:	64b9      	str	r1, [r7, #72]	@ 0x48
 801252c:	6812      	ldr	r2, [r2, #0]
 801252e:	601a      	str	r2, [r3, #0]
 8012530:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012532:	3b01      	subs	r3, #1
 8012534:	647b      	str	r3, [r7, #68]	@ 0x44
 8012536:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012538:	2b00      	cmp	r3, #0
 801253a:	d1f1      	bne.n	8012520 <_tx_queue_receive+0xe4>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 801253c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801253e:	3b01      	subs	r3, #1
 8012540:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (suspended_count == TX_NO_SUSPENSIONS)
 8012542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012544:	2b00      	cmp	r3, #0
 8012546:	d103      	bne.n	8012550 <_tx_queue_receive+0x114>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	2200      	movs	r2, #0
 801254c:	629a      	str	r2, [r3, #40]	@ 0x28
 801254e:	e00e      	b.n	801256e <_tx_queue_receive+0x132>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8012550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012554:	633b      	str	r3, [r7, #48]	@ 0x30
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8012556:	68fb      	ldr	r3, [r7, #12]
 8012558:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801255a:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 801255c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801255e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012560:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 8012562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012564:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012566:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 8012568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801256a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801256c:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012572:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8012574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012576:	2200      	movs	r2, #0
 8012578:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 801257a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801257c:	2284      	movs	r2, #132	@ 0x84
 801257e:	2100      	movs	r1, #0
 8012580:	5099      	str	r1, [r3, r2]
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8012582:	4b8f      	ldr	r3, [pc, #572]	@ (80127c0 <_tx_queue_receive+0x384>)
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	1c5a      	adds	r2, r3, #1
 8012588:	4b8d      	ldr	r3, [pc, #564]	@ (80127c0 <_tx_queue_receive+0x384>)
 801258a:	601a      	str	r2, [r3, #0]
 801258c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801258e:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012590:	6a3b      	ldr	r3, [r7, #32]
 8012592:	f383 8810 	msr	PRIMASK, r3
}
 8012596:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8012598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801259a:	0018      	movs	r0, r3
 801259c:	f001 f904 	bl	80137a8 <_tx_thread_system_resume>
 80125a0:	e109      	b.n	80127b6 <_tx_queue_receive+0x37a>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	6a1b      	ldr	r3, [r3, #32]
 80125a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 80125a8:	68bb      	ldr	r3, [r7, #8]
 80125aa:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 80125ac:	68fb      	ldr	r3, [r7, #12]
 80125ae:	689b      	ldr	r3, [r3, #8]
 80125b0:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80125b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80125b4:	1d13      	adds	r3, r2, #4
 80125b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80125b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80125ba:	1d19      	adds	r1, r3, #4
 80125bc:	64b9      	str	r1, [r7, #72]	@ 0x48
 80125be:	6812      	ldr	r2, [r2, #0]
 80125c0:	601a      	str	r2, [r3, #0]
 80125c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125c4:	2b01      	cmp	r3, #1
 80125c6:	d90e      	bls.n	80125e6 <_tx_queue_receive+0x1aa>
 80125c8:	e007      	b.n	80125da <_tx_queue_receive+0x19e>
 80125ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80125cc:	1d13      	adds	r3, r2, #4
 80125ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80125d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80125d2:	1d19      	adds	r1, r3, #4
 80125d4:	64b9      	str	r1, [r7, #72]	@ 0x48
 80125d6:	6812      	ldr	r2, [r2, #0]
 80125d8:	601a      	str	r2, [r3, #0]
 80125da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125dc:	3b01      	subs	r3, #1
 80125de:	647b      	str	r3, [r7, #68]	@ 0x44
 80125e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d1f1      	bne.n	80125ca <_tx_queue_receive+0x18e>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	69db      	ldr	r3, [r3, #28]
 80125ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80125ec:	429a      	cmp	r2, r3
 80125ee:	d102      	bne.n	80125f6 <_tx_queue_receive+0x1ba>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 80125f0:	68fb      	ldr	r3, [r7, #12]
 80125f2:	699b      	ldr	r3, [r3, #24]
 80125f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80125fa:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 80125fc:	4b70      	ldr	r3, [pc, #448]	@ (80127c0 <_tx_queue_receive+0x384>)
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	1c5a      	adds	r2, r3, #1
 8012602:	4b6f      	ldr	r3, [pc, #444]	@ (80127c0 <_tx_queue_receive+0x384>)
 8012604:	601a      	str	r2, [r3, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 8012606:	4b6e      	ldr	r3, [pc, #440]	@ (80127c0 <_tx_queue_receive+0x384>)
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	1e5a      	subs	r2, r3, #1
 801260c:	4b6c      	ldr	r3, [pc, #432]	@ (80127c0 <_tx_queue_receive+0x384>)
 801260e:	601a      	str	r2, [r3, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8012610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012612:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012614:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  queue_ptr -> tx_queue_write;
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801261a:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	689b      	ldr	r3, [r3, #8]
 8012620:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8012622:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012624:	1d13      	adds	r3, r2, #4
 8012626:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012628:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801262a:	1d19      	adds	r1, r3, #4
 801262c:	64b9      	str	r1, [r7, #72]	@ 0x48
 801262e:	6812      	ldr	r2, [r2, #0]
 8012630:	601a      	str	r2, [r3, #0]
 8012632:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012634:	2b01      	cmp	r3, #1
 8012636:	d90e      	bls.n	8012656 <_tx_queue_receive+0x21a>
 8012638:	e007      	b.n	801264a <_tx_queue_receive+0x20e>
 801263a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801263c:	1d13      	adds	r3, r2, #4
 801263e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012640:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012642:	1d19      	adds	r1, r3, #4
 8012644:	64b9      	str	r1, [r7, #72]	@ 0x48
 8012646:	6812      	ldr	r2, [r2, #0]
 8012648:	601a      	str	r2, [r3, #0]
 801264a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801264c:	3b01      	subs	r3, #1
 801264e:	647b      	str	r3, [r7, #68]	@ 0x44
 8012650:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012652:	2b00      	cmp	r3, #0
 8012654:	d1f1      	bne.n	801263a <_tx_queue_receive+0x1fe>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	69db      	ldr	r3, [r3, #28]
 801265a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801265c:	429a      	cmp	r2, r3
 801265e:	d102      	bne.n	8012666 <_tx_queue_receive+0x22a>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 8012660:	68fb      	ldr	r3, [r7, #12]
 8012662:	699b      	ldr	r3, [r3, #24]
 8012664:	64bb      	str	r3, [r7, #72]	@ 0x48
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801266a:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012670:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8012672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012674:	3b01      	subs	r3, #1
 8012676:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (suspended_count == TX_NO_SUSPENSIONS)
 8012678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801267a:	2b00      	cmp	r3, #0
 801267c:	d103      	bne.n	8012686 <_tx_queue_receive+0x24a>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	2200      	movs	r2, #0
 8012682:	629a      	str	r2, [r3, #40]	@ 0x28
 8012684:	e00e      	b.n	80126a4 <_tx_queue_receive+0x268>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8012686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012688:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801268a:	633b      	str	r3, [r7, #48]	@ 0x30
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012690:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8012692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012696:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 8012698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801269a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801269c:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 801269e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80126a2:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 80126a4:	68fb      	ldr	r3, [r7, #12]
 80126a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80126a8:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80126aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126ac:	2200      	movs	r2, #0
 80126ae:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80126b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126b2:	2284      	movs	r2, #132	@ 0x84
 80126b4:	2100      	movs	r1, #0
 80126b6:	5099      	str	r1, [r3, r2]
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 80126b8:	4b41      	ldr	r3, [pc, #260]	@ (80127c0 <_tx_queue_receive+0x384>)
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	1c5a      	adds	r2, r3, #1
 80126be:	4b40      	ldr	r3, [pc, #256]	@ (80127c0 <_tx_queue_receive+0x384>)
 80126c0:	601a      	str	r2, [r3, #0]
 80126c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80126c4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80126c6:	69fb      	ldr	r3, [r7, #28]
 80126c8:	f383 8810 	msr	PRIMASK, r3
}
 80126cc:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 80126ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126d0:	0018      	movs	r0, r3
 80126d2:	f001 f869 	bl	80137a8 <_tx_thread_system_resume>
 80126d6:	e06e      	b.n	80127b6 <_tx_queue_receive+0x37a>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d063      	beq.n	80127a6 <_tx_queue_receive+0x36a>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 80126de:	4b38      	ldr	r3, [pc, #224]	@ (80127c0 <_tx_queue_receive+0x384>)
 80126e0:	681b      	ldr	r3, [r3, #0]
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d008      	beq.n	80126f8 <_tx_queue_receive+0x2bc>
 80126e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80126e8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80126ea:	69bb      	ldr	r3, [r7, #24]
 80126ec:	f383 8810 	msr	PRIMASK, r3
}
 80126f0:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 80126f2:	230a      	movs	r3, #10
 80126f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80126f6:	e05e      	b.n	80127b6 <_tx_queue_receive+0x37a>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80126f8:	4b32      	ldr	r3, [pc, #200]	@ (80127c4 <_tx_queue_receive+0x388>)
 80126fa:	681b      	ldr	r3, [r3, #0]
 80126fc:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 80126fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012700:	4a31      	ldr	r2, [pc, #196]	@ (80127c8 <_tx_queue_receive+0x38c>)
 8012702:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8012704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012706:	68fa      	ldr	r2, [r7, #12]
 8012708:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 801270a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801270c:	68ba      	ldr	r2, [r7, #8]
 801270e:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8012710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012712:	2280      	movs	r2, #128	@ 0x80
 8012714:	2100      	movs	r1, #0
 8012716:	5099      	str	r1, [r3, r2]

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8012718:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801271a:	22ac      	movs	r2, #172	@ 0xac
 801271c:	589b      	ldr	r3, [r3, r2]
 801271e:	1c5a      	adds	r2, r3, #1
 8012720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012722:	21ac      	movs	r1, #172	@ 0xac
 8012724:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 8012726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012728:	2b00      	cmp	r3, #0
 801272a:	d109      	bne.n	8012740 <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 801272c:	68fb      	ldr	r3, [r7, #12]
 801272e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012730:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8012732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012734:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012736:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8012738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801273a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801273c:	675a      	str	r2, [r3, #116]	@ 0x74
 801273e:	e011      	b.n	8012764 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012744:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8012746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012748:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801274a:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 801274c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801274e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012750:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8012752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012756:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8012758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801275a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801275c:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 801275e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012760:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012762:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 8012764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012766:	1c5a      	adds	r2, r3, #1
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 801276c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801276e:	2205      	movs	r2, #5
 8012770:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012774:	2201      	movs	r2, #1
 8012776:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8012778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801277a:	687a      	ldr	r2, [r7, #4]
 801277c:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 801277e:	4b10      	ldr	r3, [pc, #64]	@ (80127c0 <_tx_queue_receive+0x384>)
 8012780:	681b      	ldr	r3, [r3, #0]
 8012782:	1c5a      	adds	r2, r3, #1
 8012784:	4b0e      	ldr	r3, [pc, #56]	@ (80127c0 <_tx_queue_receive+0x384>)
 8012786:	601a      	str	r2, [r3, #0]
 8012788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801278a:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801278c:	697b      	ldr	r3, [r7, #20]
 801278e:	f383 8810 	msr	PRIMASK, r3
}
 8012792:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8012794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012796:	0018      	movs	r0, r3
 8012798:	f001 f906 	bl	80139a8 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 801279c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801279e:	2284      	movs	r2, #132	@ 0x84
 80127a0:	589b      	ldr	r3, [r3, r2]
 80127a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80127a4:	e007      	b.n	80127b6 <_tx_queue_receive+0x37a>
 80127a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80127a8:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80127aa:	693b      	ldr	r3, [r7, #16]
 80127ac:	f383 8810 	msr	PRIMASK, r3
}
 80127b0:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 80127b2:	230a      	movs	r3, #10
 80127b4:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 80127b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 80127b8:	0018      	movs	r0, r3
 80127ba:	46bd      	mov	sp, r7
 80127bc:	b014      	add	sp, #80	@ 0x50
 80127be:	bd80      	pop	{r7, pc}
 80127c0:	20011688 	.word	0x20011688
 80127c4:	200115f0 	.word	0x200115f0
 80127c8:	08012229 	.word	0x08012229

080127cc <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 80127cc:	b580      	push	{r7, lr}
 80127ce:	b094      	sub	sp, #80	@ 0x50
 80127d0:	af00      	add	r7, sp, #0
 80127d2:	60f8      	str	r0, [r7, #12]
 80127d4:	60b9      	str	r1, [r7, #8]
 80127d6:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 80127d8:	2300      	movs	r3, #0
 80127da:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80127dc:	f3ef 8310 	mrs	r3, PRIMASK
 80127e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 80127e2:	b672      	cpsid	i
    return(primask_value);
 80127e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 80127e6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127ec:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	695b      	ldr	r3, [r3, #20]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d100      	bne.n	80127f8 <_tx_queue_send+0x2c>
 80127f6:	e09b      	b.n	8012930 <_tx_queue_send+0x164>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 80127f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d13c      	bne.n	8012878 <_tx_queue_send+0xac>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	695b      	ldr	r3, [r3, #20]
 8012802:	1e5a      	subs	r2, r3, #1
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	691b      	ldr	r3, [r3, #16]
 801280c:	1c5a      	adds	r2, r3, #1
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 8012812:	68bb      	ldr	r3, [r7, #8]
 8012814:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 8012816:	68fb      	ldr	r3, [r7, #12]
 8012818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801281a:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	689b      	ldr	r3, [r3, #8]
 8012820:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8012822:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012824:	1d13      	adds	r3, r2, #4
 8012826:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012828:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801282a:	1d19      	adds	r1, r3, #4
 801282c:	64b9      	str	r1, [r7, #72]	@ 0x48
 801282e:	6812      	ldr	r2, [r2, #0]
 8012830:	601a      	str	r2, [r3, #0]
 8012832:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012834:	2b01      	cmp	r3, #1
 8012836:	d90e      	bls.n	8012856 <_tx_queue_send+0x8a>
 8012838:	e007      	b.n	801284a <_tx_queue_send+0x7e>
 801283a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801283c:	1d13      	adds	r3, r2, #4
 801283e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012840:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012842:	1d19      	adds	r1, r3, #4
 8012844:	64b9      	str	r1, [r7, #72]	@ 0x48
 8012846:	6812      	ldr	r2, [r2, #0]
 8012848:	601a      	str	r2, [r3, #0]
 801284a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801284c:	3b01      	subs	r3, #1
 801284e:	647b      	str	r3, [r7, #68]	@ 0x44
 8012850:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012852:	2b00      	cmp	r3, #0
 8012854:	d1f1      	bne.n	801283a <_tx_queue_send+0x6e>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 8012856:	68fb      	ldr	r3, [r7, #12]
 8012858:	69db      	ldr	r3, [r3, #28]
 801285a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801285c:	429a      	cmp	r2, r3
 801285e:	d102      	bne.n	8012866 <_tx_queue_send+0x9a>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 8012860:	68fb      	ldr	r3, [r7, #12]
 8012862:	699b      	ldr	r3, [r3, #24]
 8012864:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801286a:	625a      	str	r2, [r3, #36]	@ 0x24
 801286c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801286e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012872:	f383 8810 	msr	PRIMASK, r3
}
 8012876:	e0ca      	b.n	8012a0e <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801287c:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 801287e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012880:	3b01      	subs	r3, #1
 8012882:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 8012884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012886:	2b00      	cmp	r3, #0
 8012888:	d103      	bne.n	8012892 <_tx_queue_send+0xc6>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	2200      	movs	r2, #0
 801288e:	629a      	str	r2, [r3, #40]	@ 0x28
 8012890:	e012      	b.n	80128b8 <_tx_queue_send+0xec>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 8012892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012894:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8012896:	68fb      	ldr	r3, [r7, #12]
 8012898:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 801289a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801289c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801289e:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 80128a0:	68fb      	ldr	r3, [r7, #12]
 80128a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80128a4:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80128a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80128aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 80128ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80128b0:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 80128b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80128b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80128b6:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80128bc:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80128be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128c0:	2200      	movs	r2, #0
 80128c2:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 80128c4:	68bb      	ldr	r3, [r7, #8]
 80128c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 80128c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80128cc:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	689b      	ldr	r3, [r3, #8]
 80128d2:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80128d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80128d6:	1d13      	adds	r3, r2, #4
 80128d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80128da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80128dc:	1d19      	adds	r1, r3, #4
 80128de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80128e0:	6812      	ldr	r2, [r2, #0]
 80128e2:	601a      	str	r2, [r3, #0]
 80128e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80128e6:	2b01      	cmp	r3, #1
 80128e8:	d90e      	bls.n	8012908 <_tx_queue_send+0x13c>
 80128ea:	e007      	b.n	80128fc <_tx_queue_send+0x130>
 80128ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80128ee:	1d13      	adds	r3, r2, #4
 80128f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80128f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80128f4:	1d19      	adds	r1, r3, #4
 80128f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80128f8:	6812      	ldr	r2, [r2, #0]
 80128fa:	601a      	str	r2, [r3, #0]
 80128fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80128fe:	3b01      	subs	r3, #1
 8012900:	647b      	str	r3, [r7, #68]	@ 0x44
 8012902:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012904:	2b00      	cmp	r3, #0
 8012906:	d1f1      	bne.n	80128ec <_tx_queue_send+0x120>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8012908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801290a:	2284      	movs	r2, #132	@ 0x84
 801290c:	2100      	movs	r1, #0
 801290e:	5099      	str	r1, [r3, r2]
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8012910:	4b41      	ldr	r3, [pc, #260]	@ (8012a18 <_tx_queue_send+0x24c>)
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	1c5a      	adds	r2, r3, #1
 8012916:	4b40      	ldr	r3, [pc, #256]	@ (8012a18 <_tx_queue_send+0x24c>)
 8012918:	601a      	str	r2, [r3, #0]
 801291a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801291c:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801291e:	6a3b      	ldr	r3, [r7, #32]
 8012920:	f383 8810 	msr	PRIMASK, r3
}
 8012924:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 8012926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012928:	0018      	movs	r0, r3
 801292a:	f000 ff3d 	bl	80137a8 <_tx_thread_system_resume>
 801292e:	e06e      	b.n	8012a0e <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	2b00      	cmp	r3, #0
 8012934:	d063      	beq.n	80129fe <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8012936:	4b38      	ldr	r3, [pc, #224]	@ (8012a18 <_tx_queue_send+0x24c>)
 8012938:	681b      	ldr	r3, [r3, #0]
 801293a:	2b00      	cmp	r3, #0
 801293c:	d008      	beq.n	8012950 <_tx_queue_send+0x184>
 801293e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012940:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012942:	69fb      	ldr	r3, [r7, #28]
 8012944:	f383 8810 	msr	PRIMASK, r3
}
 8012948:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 801294a:	230b      	movs	r3, #11
 801294c:	643b      	str	r3, [r7, #64]	@ 0x40
 801294e:	e05e      	b.n	8012a0e <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8012950:	4b32      	ldr	r3, [pc, #200]	@ (8012a1c <_tx_queue_send+0x250>)
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8012956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012958:	4a31      	ldr	r2, [pc, #196]	@ (8012a20 <_tx_queue_send+0x254>)
 801295a:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 801295c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801295e:	68fa      	ldr	r2, [r7, #12]
 8012960:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 8012962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012964:	68ba      	ldr	r2, [r7, #8]
 8012966:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8012968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801296a:	2280      	movs	r2, #128	@ 0x80
 801296c:	2100      	movs	r1, #0
 801296e:	5099      	str	r1, [r3, r2]

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8012970:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012972:	22ac      	movs	r2, #172	@ 0xac
 8012974:	589b      	ldr	r3, [r3, r2]
 8012976:	1c5a      	adds	r2, r3, #1
 8012978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801297a:	21ac      	movs	r1, #172	@ 0xac
 801297c:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 801297e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012980:	2b00      	cmp	r3, #0
 8012982:	d109      	bne.n	8012998 <_tx_queue_send+0x1cc>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012988:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 801298a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801298c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801298e:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8012990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012992:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012994:	675a      	str	r2, [r3, #116]	@ 0x74
 8012996:	e011      	b.n	80129bc <_tx_queue_send+0x1f0>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801299c:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 801299e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80129a2:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80129a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80129a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80129aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80129ae:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80129b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80129b4:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 80129b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80129ba:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 80129bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129be:	1c5a      	adds	r2, r3, #1
 80129c0:	68fb      	ldr	r3, [r7, #12]
 80129c2:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 80129c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129c6:	2205      	movs	r2, #5
 80129c8:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80129ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129cc:	2201      	movs	r2, #1
 80129ce:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80129d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129d2:	687a      	ldr	r2, [r7, #4]
 80129d4:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80129d6:	4b10      	ldr	r3, [pc, #64]	@ (8012a18 <_tx_queue_send+0x24c>)
 80129d8:	681b      	ldr	r3, [r3, #0]
 80129da:	1c5a      	adds	r2, r3, #1
 80129dc:	4b0e      	ldr	r3, [pc, #56]	@ (8012a18 <_tx_queue_send+0x24c>)
 80129de:	601a      	str	r2, [r3, #0]
 80129e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80129e2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80129e4:	69bb      	ldr	r3, [r7, #24]
 80129e6:	f383 8810 	msr	PRIMASK, r3
}
 80129ea:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80129ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129ee:	0018      	movs	r0, r3
 80129f0:	f000 ffda 	bl	80139a8 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 80129f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129f6:	2284      	movs	r2, #132	@ 0x84
 80129f8:	589b      	ldr	r3, [r3, r2]
 80129fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80129fc:	e007      	b.n	8012a0e <_tx_queue_send+0x242>
 80129fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a00:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012a02:	697b      	ldr	r3, [r7, #20]
 8012a04:	f383 8810 	msr	PRIMASK, r3
}
 8012a08:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 8012a0a:	230b      	movs	r3, #11
 8012a0c:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 8012a0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8012a10:	0018      	movs	r0, r3
 8012a12:	46bd      	mov	sp, r7
 8012a14:	b014      	add	sp, #80	@ 0x50
 8012a16:	bd80      	pop	{r7, pc}
 8012a18:	20011688 	.word	0x20011688
 8012a1c:	200115f0 	.word	0x200115f0
 8012a20:	08012229 	.word	0x08012229

08012a24 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8012a24:	b580      	push	{r7, lr}
 8012a26:	b08c      	sub	sp, #48	@ 0x30
 8012a28:	af00      	add	r7, sp, #0
 8012a2a:	6078      	str	r0, [r7, #4]
 8012a2c:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012a2e:	f3ef 8310 	mrs	r3, PRIMASK
 8012a32:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012a34:	b672      	cpsid	i
    return(primask_value);
 8012a36:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 8012a38:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8012a3e:	4b32      	ldr	r3, [pc, #200]	@ (8012b08 <_tx_semaphore_cleanup+0xe4>)
 8012a40:	429a      	cmp	r2, r3
 8012a42:	d157      	bne.n	8012af4 <_tx_semaphore_cleanup+0xd0>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	22ac      	movs	r2, #172	@ 0xac
 8012a48:	589b      	ldr	r3, [r3, r2]
 8012a4a:	683a      	ldr	r2, [r7, #0]
 8012a4c:	429a      	cmp	r2, r3
 8012a4e:	d151      	bne.n	8012af4 <_tx_semaphore_cleanup+0xd0>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012a54:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 8012a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d04b      	beq.n	8012af4 <_tx_semaphore_cleanup+0xd0>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 8012a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a5e:	681b      	ldr	r3, [r3, #0]
 8012a60:	4a2a      	ldr	r2, [pc, #168]	@ (8012b0c <_tx_semaphore_cleanup+0xe8>)
 8012a62:	4293      	cmp	r3, r2
 8012a64:	d146      	bne.n	8012af4 <_tx_semaphore_cleanup+0xd0>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 8012a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a68:	691b      	ldr	r3, [r3, #16]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d042      	beq.n	8012af4 <_tx_semaphore_cleanup+0xd0>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	2200      	movs	r2, #0
 8012a72:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 8012a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a76:	691b      	ldr	r3, [r3, #16]
 8012a78:	1e5a      	subs	r2, r3, #1
 8012a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a7c:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 8012a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a80:	691b      	ldr	r3, [r3, #16]
 8012a82:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8012a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	d103      	bne.n	8012a92 <_tx_semaphore_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8012a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a8c:	2200      	movs	r2, #0
 8012a8e:	60da      	str	r2, [r3, #12]
 8012a90:	e013      	b.n	8012aba <_tx_semaphore_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012a96:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012a9c:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8012a9e:	6a3b      	ldr	r3, [r7, #32]
 8012aa0:	69fa      	ldr	r2, [r7, #28]
 8012aa2:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8012aa4:	69fb      	ldr	r3, [r7, #28]
 8012aa6:	6a3a      	ldr	r2, [r7, #32]
 8012aa8:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 8012aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012aac:	68db      	ldr	r3, [r3, #12]
 8012aae:	687a      	ldr	r2, [r7, #4]
 8012ab0:	429a      	cmp	r2, r3
 8012ab2:	d102      	bne.n	8012aba <_tx_semaphore_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 8012ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ab6:	6a3a      	ldr	r2, [r7, #32]
 8012ab8:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012abe:	2b06      	cmp	r3, #6
 8012ac0:	d118      	bne.n	8012af4 <_tx_semaphore_cleanup+0xd0>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	2284      	movs	r2, #132	@ 0x84
 8012ac6:	210d      	movs	r1, #13
 8012ac8:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8012aca:	4b11      	ldr	r3, [pc, #68]	@ (8012b10 <_tx_semaphore_cleanup+0xec>)
 8012acc:	681b      	ldr	r3, [r3, #0]
 8012ace:	1c5a      	adds	r2, r3, #1
 8012ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8012b10 <_tx_semaphore_cleanup+0xec>)
 8012ad2:	601a      	str	r2, [r3, #0]
 8012ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ad6:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012ad8:	693b      	ldr	r3, [r7, #16]
 8012ada:	f383 8810 	msr	PRIMASK, r3
}
 8012ade:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	0018      	movs	r0, r3
 8012ae4:	f000 fe60 	bl	80137a8 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8012aec:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012aee:	b672      	cpsid	i
    return(primask_value);
 8012af0:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8012af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012af6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012af8:	68fb      	ldr	r3, [r7, #12]
 8012afa:	f383 8810 	msr	PRIMASK, r3
}
 8012afe:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8012b00:	46c0      	nop			@ (mov r8, r8)
 8012b02:	46bd      	mov	sp, r7
 8012b04:	b00c      	add	sp, #48	@ 0x30
 8012b06:	bd80      	pop	{r7, pc}
 8012b08:	08012a25 	.word	0x08012a25
 8012b0c:	53454d41 	.word	0x53454d41
 8012b10:	20011688 	.word	0x20011688

08012b14 <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 8012b14:	b580      	push	{r7, lr}
 8012b16:	b08e      	sub	sp, #56	@ 0x38
 8012b18:	af00      	add	r7, sp, #0
 8012b1a:	60f8      	str	r0, [r7, #12]
 8012b1c:	60b9      	str	r1, [r7, #8]
 8012b1e:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 8012b20:	68fb      	ldr	r3, [r7, #12]
 8012b22:	637b      	str	r3, [r7, #52]	@ 0x34
 8012b24:	232f      	movs	r3, #47	@ 0x2f
 8012b26:	18fb      	adds	r3, r7, r3
 8012b28:	2200      	movs	r2, #0
 8012b2a:	701a      	strb	r2, [r3, #0]
 8012b2c:	231c      	movs	r3, #28
 8012b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012b30:	2300      	movs	r3, #0
 8012b32:	633b      	str	r3, [r7, #48]	@ 0x30
 8012b34:	e009      	b.n	8012b4a <_tx_semaphore_create+0x36>
 8012b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012b38:	1c5a      	adds	r2, r3, #1
 8012b3a:	637a      	str	r2, [r7, #52]	@ 0x34
 8012b3c:	222f      	movs	r2, #47	@ 0x2f
 8012b3e:	18ba      	adds	r2, r7, r2
 8012b40:	7812      	ldrb	r2, [r2, #0]
 8012b42:	701a      	strb	r2, [r3, #0]
 8012b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b46:	3301      	adds	r3, #1
 8012b48:	633b      	str	r3, [r7, #48]	@ 0x30
 8012b4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b4e:	429a      	cmp	r2, r3
 8012b50:	d3f1      	bcc.n	8012b36 <_tx_semaphore_create+0x22>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	68ba      	ldr	r2, [r7, #8]
 8012b56:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 8012b58:	68fb      	ldr	r3, [r7, #12]
 8012b5a:	687a      	ldr	r2, [r7, #4]
 8012b5c:	609a      	str	r2, [r3, #8]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012b5e:	f3ef 8310 	mrs	r3, PRIMASK
 8012b62:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012b64:	b672      	cpsid	i
    return(primask_value);
 8012b66:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 8012b68:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 8012b6a:	68fb      	ldr	r3, [r7, #12]
 8012b6c:	4a18      	ldr	r2, [pc, #96]	@ (8012bd0 <_tx_semaphore_create+0xbc>)
 8012b6e:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 8012b70:	4b18      	ldr	r3, [pc, #96]	@ (8012bd4 <_tx_semaphore_create+0xc0>)
 8012b72:	681b      	ldr	r3, [r3, #0]
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d109      	bne.n	8012b8c <_tx_semaphore_create+0x78>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 8012b78:	4b17      	ldr	r3, [pc, #92]	@ (8012bd8 <_tx_semaphore_create+0xc4>)
 8012b7a:	68fa      	ldr	r2, [r7, #12]
 8012b7c:	601a      	str	r2, [r3, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	68fa      	ldr	r2, [r7, #12]
 8012b82:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 8012b84:	68fb      	ldr	r3, [r7, #12]
 8012b86:	68fa      	ldr	r2, [r7, #12]
 8012b88:	619a      	str	r2, [r3, #24]
 8012b8a:	e011      	b.n	8012bb0 <_tx_semaphore_create+0x9c>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 8012b8c:	4b12      	ldr	r3, [pc, #72]	@ (8012bd8 <_tx_semaphore_create+0xc4>)
 8012b8e:	681b      	ldr	r3, [r3, #0]
 8012b90:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 8012b92:	6a3b      	ldr	r3, [r7, #32]
 8012b94:	699b      	ldr	r3, [r3, #24]
 8012b96:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 8012b98:	6a3b      	ldr	r3, [r7, #32]
 8012b9a:	68fa      	ldr	r2, [r7, #12]
 8012b9c:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 8012b9e:	69fb      	ldr	r3, [r7, #28]
 8012ba0:	68fa      	ldr	r2, [r7, #12]
 8012ba2:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 8012ba4:	68fb      	ldr	r3, [r7, #12]
 8012ba6:	69fa      	ldr	r2, [r7, #28]
 8012ba8:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	6a3a      	ldr	r2, [r7, #32]
 8012bae:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 8012bb0:	4b08      	ldr	r3, [pc, #32]	@ (8012bd4 <_tx_semaphore_create+0xc0>)
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	1c5a      	adds	r2, r3, #1
 8012bb6:	4b07      	ldr	r3, [pc, #28]	@ (8012bd4 <_tx_semaphore_create+0xc0>)
 8012bb8:	601a      	str	r2, [r3, #0]
 8012bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bbc:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012bbe:	697b      	ldr	r3, [r7, #20]
 8012bc0:	f383 8810 	msr	PRIMASK, r3
}
 8012bc4:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8012bc6:	2300      	movs	r3, #0
}
 8012bc8:	0018      	movs	r0, r3
 8012bca:	46bd      	mov	sp, r7
 8012bcc:	b00e      	add	sp, #56	@ 0x38
 8012bce:	bd80      	pop	{r7, pc}
 8012bd0:	53454d41 	.word	0x53454d41
 8012bd4:	200115bc 	.word	0x200115bc
 8012bd8:	200115b8 	.word	0x200115b8

08012bdc <_tx_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 8012bdc:	b580      	push	{r7, lr}
 8012bde:	b08e      	sub	sp, #56	@ 0x38
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012be4:	f3ef 8310 	mrs	r3, PRIMASK
 8012be8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012bea:	b672      	cpsid	i
    return(primask_value);
 8012bec:	69fb      	ldr	r3, [r7, #28]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 8012bee:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_DELETE_INSERT

    /* Clear the semaphore ID to make it invalid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	2200      	movs	r2, #0
 8012bf4:	601a      	str	r2, [r3, #0]

    /* Decrement the number of semaphores.  */
    _tx_semaphore_created_count--;
 8012bf6:	4b3c      	ldr	r3, [pc, #240]	@ (8012ce8 <_tx_semaphore_delete+0x10c>)
 8012bf8:	681b      	ldr	r3, [r3, #0]
 8012bfa:	1e5a      	subs	r2, r3, #1
 8012bfc:	4b3a      	ldr	r3, [pc, #232]	@ (8012ce8 <_tx_semaphore_delete+0x10c>)
 8012bfe:	601a      	str	r2, [r3, #0]

    /* See if the semaphore is the only one on the list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 8012c00:	4b39      	ldr	r3, [pc, #228]	@ (8012ce8 <_tx_semaphore_delete+0x10c>)
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d103      	bne.n	8012c10 <_tx_semaphore_delete+0x34>
    {

        /* Only created semaphore, just set the created list to NULL.  */
        _tx_semaphore_created_ptr =  TX_NULL;
 8012c08:	4b38      	ldr	r3, [pc, #224]	@ (8012cec <_tx_semaphore_delete+0x110>)
 8012c0a:	2200      	movs	r2, #0
 8012c0c:	601a      	str	r2, [r3, #0]
 8012c0e:	e013      	b.n	8012c38 <_tx_semaphore_delete+0x5c>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_semaphore =                                   semaphore_ptr -> tx_semaphore_created_next;
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	695b      	ldr	r3, [r3, #20]
 8012c14:	62bb      	str	r3, [r7, #40]	@ 0x28
        previous_semaphore =                               semaphore_ptr -> tx_semaphore_created_previous;
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	699b      	ldr	r3, [r3, #24]
 8012c1a:	627b      	str	r3, [r7, #36]	@ 0x24
        next_semaphore -> tx_semaphore_created_previous =  previous_semaphore;
 8012c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012c20:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  next_semaphore;
 8012c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012c26:	615a      	str	r2, [r3, #20]

        /* See if we have to update the created list head pointer.  */
        if (_tx_semaphore_created_ptr == semaphore_ptr)
 8012c28:	4b30      	ldr	r3, [pc, #192]	@ (8012cec <_tx_semaphore_delete+0x110>)
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	687a      	ldr	r2, [r7, #4]
 8012c2e:	429a      	cmp	r2, r3
 8012c30:	d102      	bne.n	8012c38 <_tx_semaphore_delete+0x5c>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_semaphore_created_ptr =  next_semaphore;
 8012c32:	4b2e      	ldr	r3, [pc, #184]	@ (8012cec <_tx_semaphore_delete+0x110>)
 8012c34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012c36:	601a      	str	r2, [r3, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8012c38:	4b2d      	ldr	r3, [pc, #180]	@ (8012cf0 <_tx_semaphore_delete+0x114>)
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	1c5a      	adds	r2, r3, #1
 8012c3e:	4b2c      	ldr	r3, [pc, #176]	@ (8012cf0 <_tx_semaphore_delete+0x114>)
 8012c40:	601a      	str	r2, [r3, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                     semaphore_ptr -> tx_semaphore_suspension_list;
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	68db      	ldr	r3, [r3, #12]
 8012c46:	637b      	str	r3, [r7, #52]	@ 0x34
    semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	2200      	movs	r2, #0
 8012c4c:	60da      	str	r2, [r3, #12]
    suspended_count =                                semaphore_ptr -> tx_semaphore_suspended_count;
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	691b      	ldr	r3, [r3, #16]
 8012c52:	633b      	str	r3, [r7, #48]	@ 0x30
    semaphore_ptr -> tx_semaphore_suspended_count =  TX_NO_SUSPENSIONS;
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	2200      	movs	r2, #0
 8012c58:	611a      	str	r2, [r3, #16]
 8012c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c5c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012c5e:	69bb      	ldr	r3, [r7, #24]
 8012c60:	f383 8810 	msr	PRIMASK, r3
}
 8012c64:	46c0      	nop			@ (mov r8, r8)
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the semaphore list to resume any and all threads suspended
       on this semaphore.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 8012c66:	e023      	b.n	8012cb0 <_tx_semaphore_delete+0xd4>
    {

        /* Decrement the suspension count.  */
        suspended_count--;
 8012c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c6a:	3b01      	subs	r3, #1
 8012c6c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012c6e:	f3ef 8310 	mrs	r3, PRIMASK
 8012c72:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012c74:	b672      	cpsid	i
    return(primask_value);
 8012c76:	693b      	ldr	r3, [r7, #16]

        /* Lockout interrupts.  */
        TX_DISABLE
 8012c78:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8012c7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c7c:	2200      	movs	r2, #0
 8012c7e:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 8012c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c82:	2284      	movs	r2, #132	@ 0x84
 8012c84:	2101      	movs	r1, #1
 8012c86:	5099      	str	r1, [r3, r2]

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 8012c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012c8c:	623b      	str	r3, [r7, #32]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 8012c8e:	4b18      	ldr	r3, [pc, #96]	@ (8012cf0 <_tx_semaphore_delete+0x114>)
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	1c5a      	adds	r2, r3, #1
 8012c94:	4b16      	ldr	r3, [pc, #88]	@ (8012cf0 <_tx_semaphore_delete+0x114>)
 8012c96:	601a      	str	r2, [r3, #0]
 8012c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c9a:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012c9c:	697b      	ldr	r3, [r7, #20]
 8012c9e:	f383 8810 	msr	PRIMASK, r3
}
 8012ca2:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 8012ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ca6:	0018      	movs	r0, r3
 8012ca8:	f000 fd7e 	bl	80137a8 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 8012cac:	6a3b      	ldr	r3, [r7, #32]
 8012cae:	637b      	str	r3, [r7, #52]	@ 0x34
    while (suspended_count != TX_NO_SUSPENSIONS)
 8012cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d1d8      	bne.n	8012c68 <_tx_semaphore_delete+0x8c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012cb6:	f3ef 8310 	mrs	r3, PRIMASK
 8012cba:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012cbc:	b672      	cpsid	i
    return(primask_value);
 8012cbe:	68bb      	ldr	r3, [r7, #8]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_SEMAPHORE_DELETE_PORT_COMPLETION(semaphore_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 8012cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 8012cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8012cf0 <_tx_semaphore_delete+0x114>)
 8012cc4:	681b      	ldr	r3, [r3, #0]
 8012cc6:	1e5a      	subs	r2, r3, #1
 8012cc8:	4b09      	ldr	r3, [pc, #36]	@ (8012cf0 <_tx_semaphore_delete+0x114>)
 8012cca:	601a      	str	r2, [r3, #0]
 8012ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cce:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012cd0:	68fb      	ldr	r3, [r7, #12]
 8012cd2:	f383 8810 	msr	PRIMASK, r3
}
 8012cd6:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 8012cd8:	f000 fd2e 	bl	8013738 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8012cdc:	2300      	movs	r3, #0
}
 8012cde:	0018      	movs	r0, r3
 8012ce0:	46bd      	mov	sp, r7
 8012ce2:	b00e      	add	sp, #56	@ 0x38
 8012ce4:	bd80      	pop	{r7, pc}
 8012ce6:	46c0      	nop			@ (mov r8, r8)
 8012ce8:	200115bc 	.word	0x200115bc
 8012cec:	200115b8 	.word	0x200115b8
 8012cf0:	20011688 	.word	0x20011688

08012cf4 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 8012cf4:	b580      	push	{r7, lr}
 8012cf6:	b08c      	sub	sp, #48	@ 0x30
 8012cf8:	af00      	add	r7, sp, #0
 8012cfa:	6078      	str	r0, [r7, #4]
 8012cfc:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8012cfe:	2300      	movs	r3, #0
 8012d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012d02:	f3ef 8310 	mrs	r3, PRIMASK
 8012d06:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012d08:	b672      	cpsid	i
    return(primask_value);
 8012d0a:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 8012d0c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	689b      	ldr	r3, [r3, #8]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d00a      	beq.n	8012d2c <_tx_semaphore_get+0x38>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	689b      	ldr	r3, [r3, #8]
 8012d1a:	1e5a      	subs	r2, r3, #1
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	609a      	str	r2, [r3, #8]
 8012d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d22:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012d24:	697b      	ldr	r3, [r7, #20]
 8012d26:	f383 8810 	msr	PRIMASK, r3
}
 8012d2a:	e069      	b.n	8012e00 <_tx_semaphore_get+0x10c>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 8012d2c:	683b      	ldr	r3, [r7, #0]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d05e      	beq.n	8012df0 <_tx_semaphore_get+0xfc>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8012d32:	4b36      	ldr	r3, [pc, #216]	@ (8012e0c <_tx_semaphore_get+0x118>)
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	d008      	beq.n	8012d4c <_tx_semaphore_get+0x58>
 8012d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d3c:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012d3e:	693b      	ldr	r3, [r7, #16]
 8012d40:	f383 8810 	msr	PRIMASK, r3
}
 8012d44:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 8012d46:	230d      	movs	r3, #13
 8012d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012d4a:	e059      	b.n	8012e00 <_tx_semaphore_get+0x10c>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8012d4c:	4b30      	ldr	r3, [pc, #192]	@ (8012e10 <_tx_semaphore_get+0x11c>)
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 8012d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d54:	4a2f      	ldr	r2, [pc, #188]	@ (8012e14 <_tx_semaphore_get+0x120>)
 8012d56:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 8012d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d5a:	687a      	ldr	r2, [r7, #4]
 8012d5c:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8012d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d60:	22ac      	movs	r2, #172	@ 0xac
 8012d62:	589b      	ldr	r3, [r3, r2]
 8012d64:	1c5a      	adds	r2, r3, #1
 8012d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d68:	21ac      	movs	r1, #172	@ 0xac
 8012d6a:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	691b      	ldr	r3, [r3, #16]
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d109      	bne.n	8012d88 <_tx_semaphore_get+0x94>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d78:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 8012d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d7e:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 8012d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d84:	675a      	str	r2, [r3, #116]	@ 0x74
 8012d86:	e011      	b.n	8012dac <_tx_semaphore_get+0xb8>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	68db      	ldr	r3, [r3, #12]
 8012d8c:	623b      	str	r3, [r7, #32]
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8012d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d90:	6a3a      	ldr	r2, [r7, #32]
 8012d92:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8012d94:	6a3b      	ldr	r3, [r7, #32]
 8012d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012d98:	61fb      	str	r3, [r7, #28]
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8012d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d9c:	69fa      	ldr	r2, [r7, #28]
 8012d9e:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8012da0:	69fb      	ldr	r3, [r7, #28]
 8012da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012da4:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8012da6:	6a3b      	ldr	r3, [r7, #32]
 8012da8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012daa:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	691b      	ldr	r3, [r3, #16]
 8012db0:	1c5a      	adds	r2, r3, #1
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 8012db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012db8:	2206      	movs	r2, #6
 8012dba:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dbe:	2201      	movs	r2, #1
 8012dc0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8012dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dc4:	683a      	ldr	r2, [r7, #0]
 8012dc6:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8012dc8:	4b10      	ldr	r3, [pc, #64]	@ (8012e0c <_tx_semaphore_get+0x118>)
 8012dca:	681b      	ldr	r3, [r3, #0]
 8012dcc:	1c5a      	adds	r2, r3, #1
 8012dce:	4b0f      	ldr	r3, [pc, #60]	@ (8012e0c <_tx_semaphore_get+0x118>)
 8012dd0:	601a      	str	r2, [r3, #0]
 8012dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dd4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	f383 8810 	msr	PRIMASK, r3
}
 8012ddc:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8012dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012de0:	0018      	movs	r0, r3
 8012de2:	f000 fde1 	bl	80139a8 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8012de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012de8:	2284      	movs	r2, #132	@ 0x84
 8012dea:	589b      	ldr	r3, [r3, r2]
 8012dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012dee:	e007      	b.n	8012e00 <_tx_semaphore_get+0x10c>
 8012df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012df2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012df4:	68bb      	ldr	r3, [r7, #8]
 8012df6:	f383 8810 	msr	PRIMASK, r3
}
 8012dfa:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 8012dfc:	230d      	movs	r3, #13
 8012dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Return completion status.  */
    return(status);
 8012e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8012e02:	0018      	movs	r0, r3
 8012e04:	46bd      	mov	sp, r7
 8012e06:	b00c      	add	sp, #48	@ 0x30
 8012e08:	bd80      	pop	{r7, pc}
 8012e0a:	46c0      	nop			@ (mov r8, r8)
 8012e0c:	20011688 	.word	0x20011688
 8012e10:	200115f0 	.word	0x200115f0
 8012e14:	08012a25 	.word	0x08012a25

08012e18 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8012e18:	b580      	push	{r7, lr}
 8012e1a:	b08a      	sub	sp, #40	@ 0x28
 8012e1c:	af00      	add	r7, sp, #0
 8012e1e:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012e20:	f3ef 8310 	mrs	r3, PRIMASK
 8012e24:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012e26:	b672      	cpsid	i
    return(primask_value);
 8012e28:	693b      	ldr	r3, [r7, #16]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 8012e2a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	691b      	ldr	r3, [r3, #16]
 8012e30:	623b      	str	r3, [r7, #32]

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 8012e32:	6a3b      	ldr	r3, [r7, #32]
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d10a      	bne.n	8012e4e <_tx_semaphore_put+0x36>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	689b      	ldr	r3, [r3, #8]
 8012e3c:	1c5a      	adds	r2, r3, #1
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	609a      	str	r2, [r3, #8]
 8012e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e44:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012e46:	68fb      	ldr	r3, [r7, #12]
 8012e48:	f383 8810 	msr	PRIMASK, r3
}
 8012e4c:	e034      	b.n	8012eb8 <_tx_semaphore_put+0xa0>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	68db      	ldr	r3, [r3, #12]
 8012e52:	61fb      	str	r3, [r7, #28]

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 8012e54:	6a3b      	ldr	r3, [r7, #32]
 8012e56:	3b01      	subs	r3, #1
 8012e58:	623b      	str	r3, [r7, #32]
        if (suspended_count == TX_NO_SUSPENSIONS)
 8012e5a:	6a3b      	ldr	r3, [r7, #32]
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d103      	bne.n	8012e68 <_tx_semaphore_put+0x50>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8012e60:	687b      	ldr	r3, [r7, #4]
 8012e62:	2200      	movs	r2, #0
 8012e64:	60da      	str	r2, [r3, #12]
 8012e66:	e00e      	b.n	8012e86 <_tx_semaphore_put+0x6e>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 8012e68:	69fb      	ldr	r3, [r7, #28]
 8012e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012e6c:	61bb      	str	r3, [r7, #24]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	69ba      	ldr	r2, [r7, #24]
 8012e72:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8012e74:	69fb      	ldr	r3, [r7, #28]
 8012e76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012e78:	617b      	str	r3, [r7, #20]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8012e7a:	69bb      	ldr	r3, [r7, #24]
 8012e7c:	697a      	ldr	r2, [r7, #20]
 8012e7e:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 8012e80:	697b      	ldr	r3, [r7, #20]
 8012e82:	69ba      	ldr	r2, [r7, #24]
 8012e84:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	6a3a      	ldr	r2, [r7, #32]
 8012e8a:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8012e8c:	69fb      	ldr	r3, [r7, #28]
 8012e8e:	2200      	movs	r2, #0
 8012e90:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8012e92:	69fb      	ldr	r3, [r7, #28]
 8012e94:	2284      	movs	r2, #132	@ 0x84
 8012e96:	2100      	movs	r1, #0
 8012e98:	5099      	str	r1, [r3, r2]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8012e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8012ec4 <_tx_semaphore_put+0xac>)
 8012e9c:	681b      	ldr	r3, [r3, #0]
 8012e9e:	1c5a      	adds	r2, r3, #1
 8012ea0:	4b08      	ldr	r3, [pc, #32]	@ (8012ec4 <_tx_semaphore_put+0xac>)
 8012ea2:	601a      	str	r2, [r3, #0]
 8012ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ea6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012ea8:	68bb      	ldr	r3, [r7, #8]
 8012eaa:	f383 8810 	msr	PRIMASK, r3
}
 8012eae:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 8012eb0:	69fb      	ldr	r3, [r7, #28]
 8012eb2:	0018      	movs	r0, r3
 8012eb4:	f000 fc78 	bl	80137a8 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8012eb8:	2300      	movs	r3, #0
}
 8012eba:	0018      	movs	r0, r3
 8012ebc:	46bd      	mov	sp, r7
 8012ebe:	b00a      	add	sp, #40	@ 0x28
 8012ec0:	bd80      	pop	{r7, pc}
 8012ec2:	46c0      	nop			@ (mov r8, r8)
 8012ec4:	20011688 	.word	0x20011688

08012ec8 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8012ec8:	b580      	push	{r7, lr}
 8012eca:	b098      	sub	sp, #96	@ 0x60
 8012ecc:	af00      	add	r7, sp, #0
 8012ece:	60f8      	str	r0, [r7, #12]
 8012ed0:	60b9      	str	r1, [r7, #8]
 8012ed2:	607a      	str	r2, [r7, #4]
 8012ed4:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8012ed6:	2300      	movs	r3, #0
 8012ed8:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8012eda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012edc:	657b      	str	r3, [r7, #84]	@ 0x54
 8012ede:	2347      	movs	r3, #71	@ 0x47
 8012ee0:	18fb      	adds	r3, r7, r3
 8012ee2:	22ef      	movs	r2, #239	@ 0xef
 8012ee4:	701a      	strb	r2, [r3, #0]
 8012ee6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ee8:	643b      	str	r3, [r7, #64]	@ 0x40
 8012eea:	2300      	movs	r3, #0
 8012eec:	653b      	str	r3, [r7, #80]	@ 0x50
 8012eee:	e009      	b.n	8012f04 <_tx_thread_create+0x3c>
 8012ef0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012ef2:	1c5a      	adds	r2, r3, #1
 8012ef4:	657a      	str	r2, [r7, #84]	@ 0x54
 8012ef6:	2247      	movs	r2, #71	@ 0x47
 8012ef8:	18ba      	adds	r2, r7, r2
 8012efa:	7812      	ldrb	r2, [r2, #0]
 8012efc:	701a      	strb	r2, [r3, #0]
 8012efe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012f00:	3301      	adds	r3, #1
 8012f02:	653b      	str	r3, [r7, #80]	@ 0x50
 8012f04:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012f06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012f08:	429a      	cmp	r2, r3
 8012f0a:	d3f1      	bcc.n	8012ef0 <_tx_thread_create+0x28>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8012f0c:	68fb      	ldr	r3, [r7, #12]
 8012f0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012f10:	233f      	movs	r3, #63	@ 0x3f
 8012f12:	18fb      	adds	r3, r7, r3
 8012f14:	2200      	movs	r2, #0
 8012f16:	701a      	strb	r2, [r3, #0]
 8012f18:	23b0      	movs	r3, #176	@ 0xb0
 8012f1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012f1c:	2300      	movs	r3, #0
 8012f1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012f20:	e009      	b.n	8012f36 <_tx_thread_create+0x6e>
 8012f22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012f24:	1c5a      	adds	r2, r3, #1
 8012f26:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8012f28:	223f      	movs	r2, #63	@ 0x3f
 8012f2a:	18ba      	adds	r2, r7, r2
 8012f2c:	7812      	ldrb	r2, [r2, #0]
 8012f2e:	701a      	strb	r2, [r3, #0]
 8012f30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012f32:	3301      	adds	r3, #1
 8012f34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012f36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012f3a:	429a      	cmp	r2, r3
 8012f3c:	d3f1      	bcc.n	8012f22 <_tx_thread_create+0x5a>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	68ba      	ldr	r2, [r7, #8]
 8012f42:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8012f44:	68fb      	ldr	r3, [r7, #12]
 8012f46:	687a      	ldr	r2, [r7, #4]
 8012f48:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8012f4a:	68fb      	ldr	r3, [r7, #12]
 8012f4c:	683a      	ldr	r2, [r7, #0]
 8012f4e:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8012f50:	68fb      	ldr	r3, [r7, #12]
 8012f52:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012f54:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8012f56:	68fb      	ldr	r3, [r7, #12]
 8012f58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012f5a:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8012f5c:	68fb      	ldr	r3, [r7, #12]
 8012f5e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012f60:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8012f62:	68fb      	ldr	r3, [r7, #12]
 8012f64:	2194      	movs	r1, #148	@ 0x94
 8012f66:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012f68:	505a      	str	r2, [r3, r1]
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8012f6e:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8012f74:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8012f76:	68fb      	ldr	r3, [r7, #12]
 8012f78:	229c      	movs	r2, #156	@ 0x9c
 8012f7a:	2120      	movs	r1, #32
 8012f7c:	5099      	str	r1, [r3, r2]

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8012f7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012f80:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8012f82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f84:	3b01      	subs	r3, #1
 8012f86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012f88:	18d3      	adds	r3, r2, r3
 8012f8a:	637b      	str	r3, [r7, #52]	@ 0x34
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8012f8c:	68fb      	ldr	r3, [r7, #12]
 8012f8e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012f90:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8012f92:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012f94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012f96:	429a      	cmp	r2, r3
 8012f98:	d007      	beq.n	8012faa <_tx_thread_create+0xe2>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	2200      	movs	r2, #0
 8012f9e:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8012fa0:	68fb      	ldr	r3, [r7, #12]
 8012fa2:	2298      	movs	r2, #152	@ 0x98
 8012fa4:	2100      	movs	r1, #0
 8012fa6:	5099      	str	r1, [r3, r2]
 8012fa8:	e006      	b.n	8012fb8 <_tx_thread_create+0xf0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8012faa:	68fb      	ldr	r3, [r7, #12]
 8012fac:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012fae:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	2198      	movs	r1, #152	@ 0x98
 8012fb4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012fb6:	505a      	str	r2, [r3, r1]
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8012fb8:	68fb      	ldr	r3, [r7, #12]
 8012fba:	2203      	movs	r2, #3
 8012fbc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	4a48      	ldr	r2, [pc, #288]	@ (80130e4 <_tx_thread_create+0x21c>)
 8012fc2:	655a      	str	r2, [r3, #84]	@ 0x54
 8012fc4:	68fa      	ldr	r2, [r7, #12]
 8012fc6:	68fb      	ldr	r3, [r7, #12]
 8012fc8:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8012fca:	4a47      	ldr	r2, [pc, #284]	@ (80130e8 <_tx_thread_create+0x220>)
 8012fcc:	68fb      	ldr	r3, [r7, #12]
 8012fce:	0011      	movs	r1, r2
 8012fd0:	0018      	movs	r0, r3
 8012fd2:	f7ed f945 	bl	8000260 <_tx_thread_stack_build>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8012fda:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012fdc:	b672      	cpsid	i
    return(primask_value);
 8012fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8012fe0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	4a41      	ldr	r2, [pc, #260]	@ (80130ec <_tx_thread_create+0x224>)
 8012fe6:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8012fe8:	4b41      	ldr	r3, [pc, #260]	@ (80130f0 <_tx_thread_create+0x228>)
 8012fea:	681b      	ldr	r3, [r3, #0]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d10b      	bne.n	8013008 <_tx_thread_create+0x140>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8012ff0:	4b40      	ldr	r3, [pc, #256]	@ (80130f4 <_tx_thread_create+0x22c>)
 8012ff2:	68fa      	ldr	r2, [r7, #12]
 8012ff4:	601a      	str	r2, [r3, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8012ff6:	68fb      	ldr	r3, [r7, #12]
 8012ff8:	2188      	movs	r1, #136	@ 0x88
 8012ffa:	68fa      	ldr	r2, [r7, #12]
 8012ffc:	505a      	str	r2, [r3, r1]
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8012ffe:	68fb      	ldr	r3, [r7, #12]
 8013000:	218c      	movs	r1, #140	@ 0x8c
 8013002:	68fa      	ldr	r2, [r7, #12]
 8013004:	505a      	str	r2, [r3, r1]
 8013006:	e016      	b.n	8013036 <_tx_thread_create+0x16e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8013008:	4b3a      	ldr	r3, [pc, #232]	@ (80130f4 <_tx_thread_create+0x22c>)
 801300a:	681b      	ldr	r3, [r3, #0]
 801300c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        previous_thread =  next_thread -> tx_thread_created_previous;
 801300e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013010:	228c      	movs	r2, #140	@ 0x8c
 8013012:	589b      	ldr	r3, [r3, r2]
 8013014:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8013016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013018:	218c      	movs	r1, #140	@ 0x8c
 801301a:	68fa      	ldr	r2, [r7, #12]
 801301c:	505a      	str	r2, [r3, r1]
        previous_thread -> tx_thread_created_next =  thread_ptr;
 801301e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013020:	2188      	movs	r1, #136	@ 0x88
 8013022:	68fa      	ldr	r2, [r7, #12]
 8013024:	505a      	str	r2, [r3, r1]

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8013026:	68fb      	ldr	r3, [r7, #12]
 8013028:	218c      	movs	r1, #140	@ 0x8c
 801302a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801302c:	505a      	str	r2, [r3, r1]
        thread_ptr -> tx_thread_created_next =      next_thread;
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	2188      	movs	r1, #136	@ 0x88
 8013032:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013034:	505a      	str	r2, [r3, r1]
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8013036:	4b2e      	ldr	r3, [pc, #184]	@ (80130f0 <_tx_thread_create+0x228>)
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	1c5a      	adds	r2, r3, #1
 801303c:	4b2c      	ldr	r3, [pc, #176]	@ (80130f0 <_tx_thread_create+0x228>)
 801303e:	601a      	str	r2, [r3, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8013040:	4b2d      	ldr	r3, [pc, #180]	@ (80130f8 <_tx_thread_create+0x230>)
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	1c5a      	adds	r2, r3, #1
 8013046:	4b2c      	ldr	r3, [pc, #176]	@ (80130f8 <_tx_thread_create+0x230>)
 8013048:	601a      	str	r2, [r3, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 801304a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801304c:	2b01      	cmp	r3, #1
 801304e:	d12a      	bne.n	80130a6 <_tx_thread_create+0x1de>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013050:	f3ef 8305 	mrs	r3, IPSR
 8013054:	623b      	str	r3, [r7, #32]
    return(ipsr_value);
 8013056:	6a3a      	ldr	r2, [r7, #32]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8013058:	4b28      	ldr	r3, [pc, #160]	@ (80130fc <_tx_thread_create+0x234>)
 801305a:	681b      	ldr	r3, [r3, #0]
 801305c:	4313      	orrs	r3, r2
 801305e:	4a28      	ldr	r2, [pc, #160]	@ (8013100 <_tx_thread_create+0x238>)
 8013060:	4293      	cmp	r3, r2
 8013062:	d90d      	bls.n	8013080 <_tx_thread_create+0x1b8>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8013064:	4b27      	ldr	r3, [pc, #156]	@ (8013104 <_tx_thread_create+0x23c>)
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 801306a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801306c:	2b00      	cmp	r3, #0
 801306e:	d009      	beq.n	8013084 <_tx_thread_create+0x1bc>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8013070:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013074:	65bb      	str	r3, [r7, #88]	@ 0x58

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8013076:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801307a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801307c:	63da      	str	r2, [r3, #60]	@ 0x3c
 801307e:	e001      	b.n	8013084 <_tx_thread_create+0x1bc>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8013080:	2300      	movs	r3, #0
 8013082:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013086:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013088:	69fb      	ldr	r3, [r7, #28]
 801308a:	f383 8810 	msr	PRIMASK, r3
}
 801308e:	46c0      	nop			@ (mov r8, r8)

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	0018      	movs	r0, r3
 8013094:	f000 fb88 	bl	80137a8 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8013098:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801309a:	2b00      	cmp	r3, #0
 801309c:	d01c      	beq.n	80130d8 <_tx_thread_create+0x210>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 801309e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80130a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80130a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80130a4:	e018      	b.n	80130d8 <_tx_thread_create+0x210>
 80130a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130a8:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80130aa:	693b      	ldr	r3, [r7, #16]
 80130ac:	f383 8810 	msr	PRIMASK, r3
}
 80130b0:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80130b2:	f3ef 8310 	mrs	r3, PRIMASK
 80130b6:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80130b8:	b672      	cpsid	i
    return(primask_value);
 80130ba:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 80130bc:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 80130be:	4b0e      	ldr	r3, [pc, #56]	@ (80130f8 <_tx_thread_create+0x230>)
 80130c0:	681b      	ldr	r3, [r3, #0]
 80130c2:	1e5a      	subs	r2, r3, #1
 80130c4:	4b0c      	ldr	r3, [pc, #48]	@ (80130f8 <_tx_thread_create+0x230>)
 80130c6:	601a      	str	r2, [r3, #0]
 80130c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130ca:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80130cc:	69bb      	ldr	r3, [r7, #24]
 80130ce:	f383 8810 	msr	PRIMASK, r3
}
 80130d2:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80130d4:	f000 fb30 	bl	8013738 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 80130d8:	2300      	movs	r3, #0
}
 80130da:	0018      	movs	r0, r3
 80130dc:	46bd      	mov	sp, r7
 80130de:	b018      	add	sp, #96	@ 0x60
 80130e0:	bd80      	pop	{r7, pc}
 80130e2:	46c0      	nop			@ (mov r8, r8)
 80130e4:	08013ead 	.word	0x08013ead
 80130e8:	080134e5 	.word	0x080134e5
 80130ec:	54485244 	.word	0x54485244
 80130f0:	200115fc 	.word	0x200115fc
 80130f4:	200115f8 	.word	0x200115f8
 80130f8:	20011688 	.word	0x20011688
 80130fc:	20000010 	.word	0x20000010
 8013100:	f0f0f0ef 	.word	0xf0f0f0ef
 8013104:	200115f4 	.word	0x200115f4

08013108 <_tx_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_delete(TX_THREAD *thread_ptr)
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b08a      	sub	sp, #40	@ 0x28
 801310c:	af00      	add	r7, sp, #0
 801310e:	6078      	str	r0, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013110:	2300      	movs	r3, #0
 8013112:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013114:	f3ef 8310 	mrs	r3, PRIMASK
 8013118:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801311a:	b672      	cpsid	i
    return(primask_value);
 801311c:	697b      	ldr	r3, [r7, #20]

    /* Lockout interrupts while the thread is being deleted.  */
    TX_DISABLE
 801311e:	623b      	str	r3, [r7, #32]

    /* Check for proper status of this thread to delete.  */
    if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013124:	2b01      	cmp	r3, #1
 8013126:	d00b      	beq.n	8013140 <_tx_thread_delete+0x38>
    {

        /* Now check for terminated state.  */
        if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801312c:	2b02      	cmp	r3, #2
 801312e:	d007      	beq.n	8013140 <_tx_thread_delete+0x38>
 8013130:	6a3b      	ldr	r3, [r7, #32]
 8013132:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013134:	693b      	ldr	r3, [r7, #16]
 8013136:	f383 8810 	msr	PRIMASK, r3
}
 801313a:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Thread not completed or terminated - return an error!  */
            status =  TX_DELETE_ERROR;
 801313c:	2311      	movs	r3, #17
 801313e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }

    /* Determine if the delete operation is okay.  */
    if (status == TX_SUCCESS)
 8013140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013142:	2b00      	cmp	r3, #0
 8013144:	d12d      	bne.n	80131a2 <_tx_thread_delete+0x9a>

        /* Unregister thread in the thread array structure.  */
        TX_EL_THREAD_UNREGISTER(thread_ptr)

        /* Clear the thread ID to make it invalid.  */
        thread_ptr -> tx_thread_id =  TX_CLEAR_ID;
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	2200      	movs	r2, #0
 801314a:	601a      	str	r2, [r3, #0]

        /* Decrement the number of created threads.  */
        _tx_thread_created_count--;
 801314c:	4b17      	ldr	r3, [pc, #92]	@ (80131ac <_tx_thread_delete+0xa4>)
 801314e:	681b      	ldr	r3, [r3, #0]
 8013150:	1e5a      	subs	r2, r3, #1
 8013152:	4b16      	ldr	r3, [pc, #88]	@ (80131ac <_tx_thread_delete+0xa4>)
 8013154:	601a      	str	r2, [r3, #0]

        /* See if the thread is the only one on the list.  */
        if (_tx_thread_created_count == TX_EMPTY)
 8013156:	4b15      	ldr	r3, [pc, #84]	@ (80131ac <_tx_thread_delete+0xa4>)
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	2b00      	cmp	r3, #0
 801315c:	d103      	bne.n	8013166 <_tx_thread_delete+0x5e>
        {

            /* Only created thread, just set the created list to NULL.  */
            _tx_thread_created_ptr =  TX_NULL;
 801315e:	4b14      	ldr	r3, [pc, #80]	@ (80131b0 <_tx_thread_delete+0xa8>)
 8013160:	2200      	movs	r2, #0
 8013162:	601a      	str	r2, [r3, #0]
 8013164:	e017      	b.n	8013196 <_tx_thread_delete+0x8e>
        }
        else
        {

            /* Otherwise, not the only created thread, link-up the neighbors.  */
            next_thread =                                thread_ptr -> tx_thread_created_next;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	2288      	movs	r2, #136	@ 0x88
 801316a:	589b      	ldr	r3, [r3, r2]
 801316c:	61fb      	str	r3, [r7, #28]
            previous_thread =                            thread_ptr -> tx_thread_created_previous;
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	228c      	movs	r2, #140	@ 0x8c
 8013172:	589b      	ldr	r3, [r3, r2]
 8013174:	61bb      	str	r3, [r7, #24]
            next_thread -> tx_thread_created_previous =  previous_thread;
 8013176:	69fb      	ldr	r3, [r7, #28]
 8013178:	218c      	movs	r1, #140	@ 0x8c
 801317a:	69ba      	ldr	r2, [r7, #24]
 801317c:	505a      	str	r2, [r3, r1]
            previous_thread -> tx_thread_created_next =  next_thread;
 801317e:	69bb      	ldr	r3, [r7, #24]
 8013180:	2188      	movs	r1, #136	@ 0x88
 8013182:	69fa      	ldr	r2, [r7, #28]
 8013184:	505a      	str	r2, [r3, r1]

            /* See if we have to update the created list head pointer.  */
            if (_tx_thread_created_ptr == thread_ptr)
 8013186:	4b0a      	ldr	r3, [pc, #40]	@ (80131b0 <_tx_thread_delete+0xa8>)
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	687a      	ldr	r2, [r7, #4]
 801318c:	429a      	cmp	r2, r3
 801318e:	d102      	bne.n	8013196 <_tx_thread_delete+0x8e>
            {

                /* Yes, move the head pointer to the next link. */
                _tx_thread_created_ptr =  next_thread;
 8013190:	4b07      	ldr	r3, [pc, #28]	@ (80131b0 <_tx_thread_delete+0xa8>)
 8013192:	69fa      	ldr	r2, [r7, #28]
 8013194:	601a      	str	r2, [r3, #0]
 8013196:	6a3b      	ldr	r3, [r7, #32]
 8013198:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	f383 8810 	msr	PRIMASK, r3
}
 80131a0:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Return completion status.  */
    return(status);
 80131a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80131a4:	0018      	movs	r0, r3
 80131a6:	46bd      	mov	sp, r7
 80131a8:	b00a      	add	sp, #40	@ 0x28
 80131aa:	bd80      	pop	{r7, pc}
 80131ac:	200115fc 	.word	0x200115fc
 80131b0:	200115f8 	.word	0x200115f8

080131b4 <_tx_thread_identify>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
TX_THREAD  *_tx_thread_identify(VOID)
{
 80131b4:	b580      	push	{r7, lr}
 80131b6:	b084      	sub	sp, #16
 80131b8:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80131ba:	f3ef 8310 	mrs	r3, PRIMASK
 80131be:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80131c0:	b672      	cpsid	i
    return(primask_value);
 80131c2:	683b      	ldr	r3, [r7, #0]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 80131c4:	60fb      	str	r3, [r7, #12]

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80131c6:	4b07      	ldr	r3, [pc, #28]	@ (80131e4 <_tx_thread_identify+0x30>)
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	60bb      	str	r3, [r7, #8]
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	f383 8810 	msr	PRIMASK, r3
}
 80131d6:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
 80131d8:	68bb      	ldr	r3, [r7, #8]
}
 80131da:	0018      	movs	r0, r3
 80131dc:	46bd      	mov	sp, r7
 80131de:	b004      	add	sp, #16
 80131e0:	bd80      	pop	{r7, pc}
 80131e2:	46c0      	nop			@ (mov r8, r8)
 80131e4:	200115f0 	.word	0x200115f0

080131e8 <_tx_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	b088      	sub	sp, #32
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	60f8      	str	r0, [r7, #12]
 80131f0:	60b9      	str	r1, [r7, #8]
 80131f2:	607a      	str	r2, [r7, #4]
 80131f4:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80131f6:	f3ef 8310 	mrs	r3, PRIMASK
 80131fa:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80131fc:	b672      	cpsid	i
    return(primask_value);
 80131fe:	69bb      	ldr	r3, [r7, #24]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 8013200:	61fb      	str	r3, [r7, #28]

    /* Retrieve all the pertinent information and return it in the supplied
       destinations.  */

    /* Retrieve the name of the thread.  */
    if (name != TX_NULL)
 8013202:	68bb      	ldr	r3, [r7, #8]
 8013204:	2b00      	cmp	r3, #0
 8013206:	d003      	beq.n	8013210 <_tx_thread_info_get+0x28>
    {

        *name =  thread_ptr -> tx_thread_name;
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801320c:	68bb      	ldr	r3, [r7, #8]
 801320e:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current state.  */
    if (state != TX_NULL)
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	2b00      	cmp	r3, #0
 8013214:	d003      	beq.n	801321e <_tx_thread_info_get+0x36>
    {

        *state =  thread_ptr -> tx_thread_state;
 8013216:	68fb      	ldr	r3, [r7, #12]
 8013218:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the number of times the thread has been scheduled.  */
    if (run_count != TX_NULL)
 801321e:	683b      	ldr	r3, [r7, #0]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d003      	beq.n	801322c <_tx_thread_info_get+0x44>
    {

        *run_count =  thread_ptr -> tx_thread_run_count;
 8013224:	68fb      	ldr	r3, [r7, #12]
 8013226:	685a      	ldr	r2, [r3, #4]
 8013228:	683b      	ldr	r3, [r7, #0]
 801322a:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's priority.  */
    if (priority != TX_NULL)
 801322c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801322e:	2b00      	cmp	r3, #0
 8013230:	d004      	beq.n	801323c <_tx_thread_info_get+0x54>
    {

        *priority =  thread_ptr -> tx_thread_user_priority;
 8013232:	68fb      	ldr	r3, [r7, #12]
 8013234:	2294      	movs	r2, #148	@ 0x94
 8013236:	589a      	ldr	r2, [r3, r2]
 8013238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801323a:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's preemption-threshold.  */
    if (preemption_threshold != TX_NULL)
 801323c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801323e:	2b00      	cmp	r3, #0
 8013240:	d004      	beq.n	801324c <_tx_thread_info_get+0x64>
    {

        *preemption_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8013242:	68fb      	ldr	r3, [r7, #12]
 8013244:	2298      	movs	r2, #152	@ 0x98
 8013246:	589a      	ldr	r2, [r3, r2]
 8013248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801324a:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current time-slice.  */
    if (time_slice != TX_NULL)
 801324c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801324e:	2b00      	cmp	r3, #0
 8013250:	d003      	beq.n	801325a <_tx_thread_info_get+0x72>
    {

        *time_slice =  thread_ptr -> tx_thread_time_slice;
 8013252:	68fb      	ldr	r3, [r7, #12]
 8013254:	699a      	ldr	r2, [r3, #24]
 8013256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013258:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next created thread.  */
    if (next_thread != TX_NULL)
 801325a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801325c:	2b00      	cmp	r3, #0
 801325e:	d004      	beq.n	801326a <_tx_thread_info_get+0x82>
    {

        *next_thread =  thread_ptr -> tx_thread_created_next;
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	2288      	movs	r2, #136	@ 0x88
 8013264:	589a      	ldr	r2, [r3, r2]
 8013266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013268:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next thread suspended.  */
    if (next_suspended_thread != TX_NULL)
 801326a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801326c:	2b00      	cmp	r3, #0
 801326e:	d003      	beq.n	8013278 <_tx_thread_info_get+0x90>
    {

        *next_suspended_thread =  thread_ptr -> tx_thread_suspended_next;
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8013274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013276:	601a      	str	r2, [r3, #0]
 8013278:	69fb      	ldr	r3, [r7, #28]
 801327a:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801327c:	697b      	ldr	r3, [r7, #20]
 801327e:	f383 8810 	msr	PRIMASK, r3
}
 8013282:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(TX_SUCCESS);
 8013284:	2300      	movs	r3, #0
}
 8013286:	0018      	movs	r0, r3
 8013288:	46bd      	mov	sp, r7
 801328a:	b008      	add	sp, #32
 801328c:	bd80      	pop	{r7, pc}
	...

08013290 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8013290:	b580      	push	{r7, lr}
 8013292:	b088      	sub	sp, #32
 8013294:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8013296:	4b28      	ldr	r3, [pc, #160]	@ (8013338 <_tx_thread_initialize+0xa8>)
 8013298:	2200      	movs	r2, #0
 801329a:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 801329c:	4b27      	ldr	r3, [pc, #156]	@ (801333c <_tx_thread_initialize+0xac>)
 801329e:	2200      	movs	r2, #0
 80132a0:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 80132a2:	4b27      	ldr	r3, [pc, #156]	@ (8013340 <_tx_thread_initialize+0xb0>)
 80132a4:	61fb      	str	r3, [r7, #28]
 80132a6:	230f      	movs	r3, #15
 80132a8:	18fb      	adds	r3, r7, r3
 80132aa:	2200      	movs	r2, #0
 80132ac:	701a      	strb	r2, [r3, #0]
 80132ae:	2304      	movs	r3, #4
 80132b0:	60bb      	str	r3, [r7, #8]
 80132b2:	2300      	movs	r3, #0
 80132b4:	61bb      	str	r3, [r7, #24]
 80132b6:	e009      	b.n	80132cc <_tx_thread_initialize+0x3c>
 80132b8:	69fb      	ldr	r3, [r7, #28]
 80132ba:	1c5a      	adds	r2, r3, #1
 80132bc:	61fa      	str	r2, [r7, #28]
 80132be:	220f      	movs	r2, #15
 80132c0:	18ba      	adds	r2, r7, r2
 80132c2:	7812      	ldrb	r2, [r2, #0]
 80132c4:	701a      	strb	r2, [r3, #0]
 80132c6:	69bb      	ldr	r3, [r7, #24]
 80132c8:	3301      	adds	r3, #1
 80132ca:	61bb      	str	r3, [r7, #24]
 80132cc:	69ba      	ldr	r2, [r7, #24]
 80132ce:	68bb      	ldr	r3, [r7, #8]
 80132d0:	429a      	cmp	r2, r3
 80132d2:	d3f1      	bcc.n	80132b8 <_tx_thread_initialize+0x28>
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80132d4:	4b1b      	ldr	r3, [pc, #108]	@ (8013344 <_tx_thread_initialize+0xb4>)
 80132d6:	2220      	movs	r2, #32
 80132d8:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 80132da:	4b1b      	ldr	r3, [pc, #108]	@ (8013348 <_tx_thread_initialize+0xb8>)
 80132dc:	617b      	str	r3, [r7, #20]
 80132de:	1dfb      	adds	r3, r7, #7
 80132e0:	2200      	movs	r2, #0
 80132e2:	701a      	strb	r2, [r3, #0]
 80132e4:	2380      	movs	r3, #128	@ 0x80
 80132e6:	603b      	str	r3, [r7, #0]
 80132e8:	2300      	movs	r3, #0
 80132ea:	613b      	str	r3, [r7, #16]
 80132ec:	e008      	b.n	8013300 <_tx_thread_initialize+0x70>
 80132ee:	697b      	ldr	r3, [r7, #20]
 80132f0:	1c5a      	adds	r2, r3, #1
 80132f2:	617a      	str	r2, [r7, #20]
 80132f4:	1dfa      	adds	r2, r7, #7
 80132f6:	7812      	ldrb	r2, [r2, #0]
 80132f8:	701a      	strb	r2, [r3, #0]
 80132fa:	693b      	ldr	r3, [r7, #16]
 80132fc:	3301      	adds	r3, #1
 80132fe:	613b      	str	r3, [r7, #16]
 8013300:	693a      	ldr	r2, [r7, #16]
 8013302:	683b      	ldr	r3, [r7, #0]
 8013304:	429a      	cmp	r2, r3
 8013306:	d3f2      	bcc.n	80132ee <_tx_thread_initialize+0x5e>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8013308:	4b10      	ldr	r3, [pc, #64]	@ (801334c <_tx_thread_initialize+0xbc>)
 801330a:	2200      	movs	r2, #0
 801330c:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 801330e:	4b10      	ldr	r3, [pc, #64]	@ (8013350 <_tx_thread_initialize+0xc0>)
 8013310:	2200      	movs	r2, #0
 8013312:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8013314:	4b0f      	ldr	r3, [pc, #60]	@ (8013354 <_tx_thread_initialize+0xc4>)
 8013316:	2200      	movs	r2, #0
 8013318:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 801331a:	4b0f      	ldr	r3, [pc, #60]	@ (8013358 <_tx_thread_initialize+0xc8>)
 801331c:	2200      	movs	r2, #0
 801331e:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8013320:	4b0e      	ldr	r3, [pc, #56]	@ (801335c <_tx_thread_initialize+0xcc>)
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	2285      	movs	r2, #133	@ 0x85
 8013326:	0452      	lsls	r2, r2, #17
 8013328:	431a      	orrs	r2, r3
    _tx_build_options =  _tx_build_options 
 801332a:	4b0c      	ldr	r3, [pc, #48]	@ (801335c <_tx_thread_initialize+0xcc>)
 801332c:	601a      	str	r2, [r3, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 801332e:	46c0      	nop			@ (mov r8, r8)
 8013330:	46bd      	mov	sp, r7
 8013332:	b008      	add	sp, #32
 8013334:	bd80      	pop	{r7, pc}
 8013336:	46c0      	nop			@ (mov r8, r8)
 8013338:	200115f0 	.word	0x200115f0
 801333c:	200115f4 	.word	0x200115f4
 8013340:	20011600 	.word	0x20011600
 8013344:	20011604 	.word	0x20011604
 8013348:	20011608 	.word	0x20011608
 801334c:	200115f8 	.word	0x200115f8
 8013350:	200115fc 	.word	0x200115fc
 8013354:	20011688 	.word	0x20011688
 8013358:	2001168c 	.word	0x2001168c
 801335c:	20011690 	.word	0x20011690

08013360 <_tx_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_relinquish(VOID)
{
 8013360:	b580      	push	{r7, lr}
 8013362:	b08a      	sub	sp, #40	@ 0x28
 8013364:	af00      	add	r7, sp, #0
UINT            priority;
TX_THREAD       *thread_ptr;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8013366:	4b29      	ldr	r3, [pc, #164]	@ (801340c <_tx_thread_relinquish+0xac>)
 8013368:	681b      	ldr	r3, [r3, #0]
 801336a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801336c:	f3ef 8310 	mrs	r3, PRIMASK
 8013370:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013372:	b672      	cpsid	i
    return(primask_value);
 8013374:	69bb      	ldr	r3, [r7, #24]
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Disable interrupts.  */
    TX_DISABLE
 8013376:	623b      	str	r3, [r7, #32]

#ifndef TX_NO_TIMER

    /* Reset time slice for current thread.  */
    _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8013378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801337a:	69da      	ldr	r2, [r3, #28]
 801337c:	4b24      	ldr	r3, [pc, #144]	@ (8013410 <_tx_thread_relinquish+0xb0>)
 801337e:	601a      	str	r2, [r3, #0]
#endif

    /* Pickup the thread's priority.  */
    priority =  thread_ptr -> tx_thread_priority;
 8013380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013384:	61fb      	str	r3, [r7, #28]

    /* Determine if there is another thread at the same priority.  */
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8013386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013388:	6a1b      	ldr	r3, [r3, #32]
 801338a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801338c:	429a      	cmp	r2, r3
 801338e:	d009      	beq.n	80133a4 <_tx_thread_relinquish+0x44>
    {

        /* Yes, there is another thread at this priority, make it the highest at
           this priority level.  */
        _tx_thread_priority_list[priority] =  thread_ptr -> tx_thread_ready_next;
 8013390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013392:	6a19      	ldr	r1, [r3, #32]
 8013394:	4b1f      	ldr	r3, [pc, #124]	@ (8013414 <_tx_thread_relinquish+0xb4>)
 8013396:	69fa      	ldr	r2, [r7, #28]
 8013398:	0092      	lsls	r2, r2, #2
 801339a:	50d1      	str	r1, [r2, r3]

        /* Mark the new thread as the one to execute.  */
        _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next;
 801339c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801339e:	6a1a      	ldr	r2, [r3, #32]
 80133a0:	4b1d      	ldr	r3, [pc, #116]	@ (8013418 <_tx_thread_relinquish+0xb8>)
 80133a2:	601a      	str	r2, [r3, #0]
    }

    /* Determine if there is a higher-priority thread ready.  */
    if (_tx_thread_highest_priority < priority)
 80133a4:	4b1d      	ldr	r3, [pc, #116]	@ (801341c <_tx_thread_relinquish+0xbc>)
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	69fa      	ldr	r2, [r7, #28]
 80133aa:	429a      	cmp	r2, r3
 80133ac:	d906      	bls.n	80133bc <_tx_thread_relinquish+0x5c>
    {

        /* Yes, there is a higher priority thread ready to execute.  Make
           it visible to the thread scheduler.  */
        _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80133ae:	4b1b      	ldr	r3, [pc, #108]	@ (801341c <_tx_thread_relinquish+0xbc>)
 80133b0:	681a      	ldr	r2, [r3, #0]
 80133b2:	4b18      	ldr	r3, [pc, #96]	@ (8013414 <_tx_thread_relinquish+0xb4>)
 80133b4:	0092      	lsls	r2, r2, #2
 80133b6:	58d2      	ldr	r2, [r2, r3]
 80133b8:	4b17      	ldr	r3, [pc, #92]	@ (8013418 <_tx_thread_relinquish+0xb8>)
 80133ba:	601a      	str	r2, [r3, #0]
 80133bc:	6a3b      	ldr	r3, [r7, #32]
 80133be:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80133c0:	697b      	ldr	r3, [r7, #20]
 80133c2:	f383 8810 	msr	PRIMASK, r3
}
 80133c6:	46c0      	nop			@ (mov r8, r8)

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Determine if this thread needs to return to the system.  */
    if (_tx_thread_execute_ptr != thread_ptr)
 80133c8:	4b13      	ldr	r3, [pc, #76]	@ (8013418 <_tx_thread_relinquish+0xb8>)
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80133ce:	429a      	cmp	r2, r3
 80133d0:	d017      	beq.n	8013402 <_tx_thread_relinquish+0xa2>

__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80133d2:	4b13      	ldr	r3, [pc, #76]	@ (8013420 <_tx_thread_relinquish+0xc0>)
 80133d4:	2280      	movs	r2, #128	@ 0x80
 80133d6:	0552      	lsls	r2, r2, #21
 80133d8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80133da:	f3ef 8305 	mrs	r3, IPSR
 80133de:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80133e0:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d10c      	bne.n	8013400 <_tx_thread_relinquish+0xa0>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80133e6:	f3ef 8310 	mrs	r3, PRIMASK
 80133ea:	60fb      	str	r3, [r7, #12]
    return(primask_value);
 80133ec:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_primask_value();
 80133ee:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 80133f0:	b662      	cpsie	i
}
 80133f2:	46c0      	nop			@ (mov r8, r8)
 80133f4:	68bb      	ldr	r3, [r7, #8]
 80133f6:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	f383 8810 	msr	PRIMASK, r3
}
 80133fe:	46c0      	nop			@ (mov r8, r8)
        __enable_interrupts();
        __restore_interrupts(interrupt_save);
    }   
}
 8013400:	46c0      	nop			@ (mov r8, r8)

        /* Transfer control to the system so the scheduler can execute
           the next thread.  */
        _tx_thread_system_return();
    }
}
 8013402:	46c0      	nop			@ (mov r8, r8)
 8013404:	46bd      	mov	sp, r7
 8013406:	b00a      	add	sp, #40	@ 0x28
 8013408:	bd80      	pop	{r7, pc}
 801340a:	46c0      	nop			@ (mov r8, r8)
 801340c:	200115f0 	.word	0x200115f0
 8013410:	20011bf4 	.word	0x20011bf4
 8013414:	20011608 	.word	0x20011608
 8013418:	200115f4 	.word	0x200115f4
 801341c:	20011604 	.word	0x20011604
 8013420:	e000ed04 	.word	0xe000ed04

08013424 <_tx_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_resume(TX_THREAD *thread_ptr)
{
 8013424:	b580      	push	{r7, lr}
 8013426:	b08a      	sub	sp, #40	@ 0x28
 8013428:	af00      	add	r7, sp, #0
 801342a:	6078      	str	r0, [r7, #4]

TX_INTERRUPT_SAVE_AREA

UINT        status;
TX_THREAD   *saved_thread_ptr;
UINT        saved_threshold =  ((UINT) 0);
 801342c:	2300      	movs	r3, #0
 801342e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013430:	f3ef 8310 	mrs	r3, PRIMASK
 8013434:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013436:	b672      	cpsid	i
    return(primask_value);
 8013438:	697b      	ldr	r3, [r7, #20]
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 801343a:	61bb      	str	r3, [r7, #24]
    /* Log this kernel call.  */
    TX_EL_THREAD_RESUME_INSERT

    /* Determine if the thread is suspended or in the process of suspending.
       If so, call the thread resume processing.  */
    if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013440:	2b03      	cmp	r3, #3
 8013442:	d130      	bne.n	80134a6 <_tx_thread_resume+0x82>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013444:	f3ef 8305 	mrs	r3, IPSR
 8013448:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 801344a:	693a      	ldr	r2, [r7, #16]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 801344c:	4b21      	ldr	r3, [pc, #132]	@ (80134d4 <_tx_thread_resume+0xb0>)
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	4313      	orrs	r3, r2
 8013452:	4a21      	ldr	r2, [pc, #132]	@ (80134d8 <_tx_thread_resume+0xb4>)
 8013454:	4293      	cmp	r3, r2
 8013456:	d90d      	bls.n	8013474 <_tx_thread_resume+0x50>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8013458:	4b20      	ldr	r3, [pc, #128]	@ (80134dc <_tx_thread_resume+0xb8>)
 801345a:	681b      	ldr	r3, [r3, #0]
 801345c:	623b      	str	r3, [r7, #32]

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 801345e:	6a3b      	ldr	r3, [r7, #32]
 8013460:	2b00      	cmp	r3, #0
 8013462:	d009      	beq.n	8013478 <_tx_thread_resume+0x54>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8013464:	6a3b      	ldr	r3, [r7, #32]
 8013466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013468:	61fb      	str	r3, [r7, #28]

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 801346a:	6a3b      	ldr	r3, [r7, #32]
 801346c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801346e:	6a3b      	ldr	r3, [r7, #32]
 8013470:	63da      	str	r2, [r3, #60]	@ 0x3c
 8013472:	e001      	b.n	8013478 <_tx_thread_resume+0x54>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8013474:	2300      	movs	r3, #0
 8013476:	623b      	str	r3, [r7, #32]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8013478:	4b19      	ldr	r3, [pc, #100]	@ (80134e0 <_tx_thread_resume+0xbc>)
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	1c5a      	adds	r2, r3, #1
 801347e:	4b18      	ldr	r3, [pc, #96]	@ (80134e0 <_tx_thread_resume+0xbc>)
 8013480:	601a      	str	r2, [r3, #0]
 8013482:	69bb      	ldr	r3, [r7, #24]
 8013484:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	f383 8810 	msr	PRIMASK, r3
}
 801348c:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual resume service to resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	0018      	movs	r0, r3
 8013492:	f000 f989 	bl	80137a8 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8013496:	6a3b      	ldr	r3, [r7, #32]
 8013498:	2b00      	cmp	r3, #0
 801349a:	d002      	beq.n	80134a2 <_tx_thread_resume+0x7e>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 801349c:	6a3b      	ldr	r3, [r7, #32]
 801349e:	69fa      	ldr	r2, [r7, #28]
 80134a0:	63da      	str	r2, [r3, #60]	@ 0x3c
        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#else

        /* Return successful completion.  */
        return(TX_SUCCESS);
 80134a2:	2300      	movs	r3, #0
 80134a4:	e012      	b.n	80134cc <_tx_thread_resume+0xa8>

        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#endif
    }
    else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE)
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80134aa:	2b01      	cmp	r3, #1
 80134ac:	d105      	bne.n	80134ba <_tx_thread_resume+0x96>
    {

        /* Clear the delayed suspension.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	2200      	movs	r2, #0
 80134b2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Setup delayed suspend lifted return status.  */
        status =  TX_SUSPEND_LIFTED;
 80134b4:	2319      	movs	r3, #25
 80134b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80134b8:	e001      	b.n	80134be <_tx_thread_resume+0x9a>
    }
    else
    {

        /* Setup invalid resume return status.  */
        status =  TX_RESUME_ERROR;
 80134ba:	2312      	movs	r3, #18
 80134bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80134be:	69bb      	ldr	r3, [r7, #24]
 80134c0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80134c2:	68bb      	ldr	r3, [r7, #8]
 80134c4:	f383 8810 	msr	PRIMASK, r3
}
 80134c8:	46c0      	nop			@ (mov r8, r8)
        }
    }
#endif

    /* Return completion status. */
    return(status);
 80134ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80134cc:	0018      	movs	r0, r3
 80134ce:	46bd      	mov	sp, r7
 80134d0:	b00a      	add	sp, #40	@ 0x28
 80134d2:	bd80      	pop	{r7, pc}
 80134d4:	20000010 	.word	0x20000010
 80134d8:	f0f0f0ef 	.word	0xf0f0f0ef
 80134dc:	200115f4 	.word	0x200115f4
 80134e0:	20011688 	.word	0x20011688

080134e4 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 80134e4:	b580      	push	{r7, lr}
 80134e6:	b084      	sub	sp, #16
 80134e8:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80134ea:	4b1a      	ldr	r3, [pc, #104]	@ (8013554 <_tx_thread_shell_entry+0x70>)
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	60fb      	str	r3, [r7, #12]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 80134f0:	68fb      	ldr	r3, [r7, #12]
 80134f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80134f4:	68fb      	ldr	r3, [r7, #12]
 80134f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80134f8:	0018      	movs	r0, r3
 80134fa:	4790      	blx	r2

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 80134fc:	4b16      	ldr	r3, [pc, #88]	@ (8013558 <_tx_thread_shell_entry+0x74>)
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	2b00      	cmp	r3, #0
 8013502:	d004      	beq.n	801350e <_tx_thread_shell_entry+0x2a>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8013504:	4b14      	ldr	r3, [pc, #80]	@ (8013558 <_tx_thread_shell_entry+0x74>)
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	68fa      	ldr	r2, [r7, #12]
 801350a:	0010      	movs	r0, r2
 801350c:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801350e:	f3ef 8310 	mrs	r3, PRIMASK
 8013512:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013514:	b672      	cpsid	i
    return(primask_value);
 8013516:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8013518:	60bb      	str	r3, [r7, #8]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 801351a:	68fb      	ldr	r3, [r7, #12]
 801351c:	2201      	movs	r2, #1
 801351e:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8013520:	68fb      	ldr	r3, [r7, #12]
 8013522:	2201      	movs	r2, #1
 8013524:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	2200      	movs	r2, #0
 801352a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 801352c:	4b0b      	ldr	r3, [pc, #44]	@ (801355c <_tx_thread_shell_entry+0x78>)
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	1c5a      	adds	r2, r3, #1
 8013532:	4b0a      	ldr	r3, [pc, #40]	@ (801355c <_tx_thread_shell_entry+0x78>)
 8013534:	601a      	str	r2, [r3, #0]
 8013536:	68bb      	ldr	r3, [r7, #8]
 8013538:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	f383 8810 	msr	PRIMASK, r3
}
 8013540:	46c0      	nop			@ (mov r8, r8)
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	0018      	movs	r0, r3
 8013546:	f000 fa2f 	bl	80139a8 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 801354a:	46c0      	nop			@ (mov r8, r8)
 801354c:	46bd      	mov	sp, r7
 801354e:	b004      	add	sp, #16
 8013550:	bd80      	pop	{r7, pc}
 8013552:	46c0      	nop			@ (mov r8, r8)
 8013554:	200115f0 	.word	0x200115f0
 8013558:	2001168c 	.word	0x2001168c
 801355c:	20011688 	.word	0x20011688

08013560 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b08e      	sub	sp, #56	@ 0x38
 8013564:	af00      	add	r7, sp, #0
 8013566:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013568:	f3ef 8310 	mrs	r3, PRIMASK
 801356c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 801356e:	b672      	cpsid	i
    return(primask_value);
 8013570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8013572:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8013574:	4b35      	ldr	r3, [pc, #212]	@ (801364c <_tx_thread_sleep+0xec>)
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 801357a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801357c:	2b00      	cmp	r3, #0
 801357e:	d108      	bne.n	8013592 <_tx_thread_sleep+0x32>
 8013580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013582:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013586:	f383 8810 	msr	PRIMASK, r3
}
 801358a:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 801358c:	2313      	movs	r3, #19
 801358e:	637b      	str	r3, [r7, #52]	@ 0x34
 8013590:	e056      	b.n	8013640 <_tx_thread_sleep+0xe0>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013592:	f3ef 8305 	mrs	r3, IPSR
 8013596:	623b      	str	r3, [r7, #32]
    return(ipsr_value);
 8013598:	6a3a      	ldr	r2, [r7, #32]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801359a:	4b2d      	ldr	r3, [pc, #180]	@ (8013650 <_tx_thread_sleep+0xf0>)
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	4313      	orrs	r3, r2
 80135a0:	d008      	beq.n	80135b4 <_tx_thread_sleep+0x54>
 80135a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135a4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80135a6:	69fb      	ldr	r3, [r7, #28]
 80135a8:	f383 8810 	msr	PRIMASK, r3
}
 80135ac:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80135ae:	2313      	movs	r3, #19
 80135b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80135b2:	e045      	b.n	8013640 <_tx_thread_sleep+0xe0>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 80135b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80135b6:	4b27      	ldr	r3, [pc, #156]	@ (8013654 <_tx_thread_sleep+0xf4>)
 80135b8:	429a      	cmp	r2, r3
 80135ba:	d108      	bne.n	80135ce <_tx_thread_sleep+0x6e>
 80135bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135be:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80135c0:	69bb      	ldr	r3, [r7, #24]
 80135c2:	f383 8810 	msr	PRIMASK, r3
}
 80135c6:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80135c8:	2313      	movs	r3, #19
 80135ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80135cc:	e038      	b.n	8013640 <_tx_thread_sleep+0xe0>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	2b00      	cmp	r3, #0
 80135d2:	d108      	bne.n	80135e6 <_tx_thread_sleep+0x86>
 80135d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135d6:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80135d8:	697b      	ldr	r3, [r7, #20]
 80135da:	f383 8810 	msr	PRIMASK, r3
}
 80135de:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 80135e0:	2300      	movs	r3, #0
 80135e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80135e4:	e02c      	b.n	8013640 <_tx_thread_sleep+0xe0>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 80135e6:	4b1c      	ldr	r3, [pc, #112]	@ (8013658 <_tx_thread_sleep+0xf8>)
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d008      	beq.n	8013600 <_tx_thread_sleep+0xa0>
 80135ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135f0:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80135f2:	693b      	ldr	r3, [r7, #16]
 80135f4:	f383 8810 	msr	PRIMASK, r3
}
 80135f8:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 80135fa:	2313      	movs	r3, #19
 80135fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80135fe:	e01f      	b.n	8013640 <_tx_thread_sleep+0xe0>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 8013600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013602:	2204      	movs	r2, #4
 8013604:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8013606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013608:	2201      	movs	r2, #1
 801360a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 801360c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801360e:	2284      	movs	r2, #132	@ 0x84
 8013610:	2100      	movs	r1, #0
 8013612:	5099      	str	r1, [r3, r2]

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 8013614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013616:	687a      	ldr	r2, [r7, #4]
 8013618:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 801361a:	4b0f      	ldr	r3, [pc, #60]	@ (8013658 <_tx_thread_sleep+0xf8>)
 801361c:	681b      	ldr	r3, [r3, #0]
 801361e:	1c5a      	adds	r2, r3, #1
 8013620:	4b0d      	ldr	r3, [pc, #52]	@ (8013658 <_tx_thread_sleep+0xf8>)
 8013622:	601a      	str	r2, [r3, #0]
 8013624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013626:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013628:	68fb      	ldr	r3, [r7, #12]
 801362a:	f383 8810 	msr	PRIMASK, r3
}
 801362e:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8013630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013632:	0018      	movs	r0, r3
 8013634:	f000 f9b8 	bl	80139a8 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8013638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801363a:	2284      	movs	r2, #132	@ 0x84
 801363c:	589b      	ldr	r3, [r3, r2]
 801363e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 8013640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8013642:	0018      	movs	r0, r3
 8013644:	46bd      	mov	sp, r7
 8013646:	b00e      	add	sp, #56	@ 0x38
 8013648:	bd80      	pop	{r7, pc}
 801364a:	46c0      	nop			@ (mov r8, r8)
 801364c:	200115f0 	.word	0x200115f0
 8013650:	20000010 	.word	0x20000010
 8013654:	20011738 	.word	0x20011738
 8013658:	20011688 	.word	0x20011688

0801365c <_tx_thread_suspend>:
/*                                            a MISRA compliance issue,   */
/*                                            resulting in version 6.1.1  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_suspend(TX_THREAD *thread_ptr)
{
 801365c:	b580      	push	{r7, lr}
 801365e:	b08a      	sub	sp, #40	@ 0x28
 8013660:	af00      	add	r7, sp, #0
 8013662:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013664:	f3ef 8310 	mrs	r3, PRIMASK
 8013668:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801366a:	b672      	cpsid	i
    return(primask_value);
 801366c:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_INLINE_THREAD_RESUME_SUSPEND

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 801366e:	623b      	str	r3, [r7, #32]

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8013670:	4b2e      	ldr	r3, [pc, #184]	@ (801372c <_tx_thread_suspend+0xd0>)
 8013672:	681b      	ldr	r3, [r3, #0]
 8013674:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_THREAD_SUSPEND_INSERT

    /* Check the specified thread's current status.  */
    if (thread_ptr -> tx_thread_state == TX_READY)
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801367a:	2b00      	cmp	r3, #0
 801367c:	d130      	bne.n	80136e0 <_tx_thread_suspend+0x84>
    {

        /* Initialize status to success.  */
        status =  TX_SUCCESS;
 801367e:	2300      	movs	r3, #0
 8013680:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013682:	f3ef 8305 	mrs	r3, IPSR
 8013686:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013688:	697a      	ldr	r2, [r7, #20]

        /* Determine if we are in a thread context.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 801368a:	4b29      	ldr	r3, [pc, #164]	@ (8013730 <_tx_thread_suspend+0xd4>)
 801368c:	681b      	ldr	r3, [r3, #0]
 801368e:	4313      	orrs	r3, r2
 8013690:	d109      	bne.n	80136a6 <_tx_thread_suspend+0x4a>
        {

            /* Yes, we are in a thread context.  */

            /* Determine if the current thread is also the suspending thread.  */
            if (current_thread == thread_ptr)
 8013692:	69fa      	ldr	r2, [r7, #28]
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	429a      	cmp	r2, r3
 8013698:	d105      	bne.n	80136a6 <_tx_thread_suspend+0x4a>
            {

                /* Now determine if the preempt disable flag is non-zero.  */
                if (_tx_thread_preempt_disable != ((UINT) 0))
 801369a:	4b26      	ldr	r3, [pc, #152]	@ (8013734 <_tx_thread_suspend+0xd8>)
 801369c:	681b      	ldr	r3, [r3, #0]
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d001      	beq.n	80136a6 <_tx_thread_suspend+0x4a>
                {

                    /* Current thread cannot suspend when the preempt disable flag is non-zero,
                       return an error.  */
                    status =  TX_SUSPEND_ERROR;
 80136a2:	2314      	movs	r3, #20
 80136a4:	627b      	str	r3, [r7, #36]	@ 0x24
                }
            }
        }

        /* Determine if the status is still successful.  */
        if (status == TX_SUCCESS)
 80136a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d133      	bne.n	8013714 <_tx_thread_suspend+0xb8>
        {

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	2203      	movs	r2, #3
 80136b0:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	2201      	movs	r2, #1
 80136b6:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	2200      	movs	r2, #0
 80136bc:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80136be:	4b1d      	ldr	r3, [pc, #116]	@ (8013734 <_tx_thread_suspend+0xd8>)
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	1c5a      	adds	r2, r3, #1
 80136c4:	4b1b      	ldr	r3, [pc, #108]	@ (8013734 <_tx_thread_suspend+0xd8>)
 80136c6:	601a      	str	r2, [r3, #0]
 80136c8:	6a3b      	ldr	r3, [r7, #32]
 80136ca:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80136cc:	693b      	ldr	r3, [r7, #16]
 80136ce:	f383 8810 	msr	PRIMASK, r3
}
 80136d2:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	0018      	movs	r0, r3
 80136d8:	f000 f966 	bl	80139a8 <_tx_thread_system_suspend>
            /* Return success.  */
            status =  TX_SUCCESS;
#else

            /* If MISRA is not enabled, return directly.  */
            return(TX_SUCCESS);
 80136dc:	2300      	movs	r3, #0
 80136de:	e020      	b.n	8013722 <_tx_thread_suspend+0xc6>
#endif
        }
    }
    else if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80136e4:	2b02      	cmp	r3, #2
 80136e6:	d102      	bne.n	80136ee <_tx_thread_suspend+0x92>
    {

        /* Thread is terminated.  */
        status =  TX_SUSPEND_ERROR;
 80136e8:	2314      	movs	r3, #20
 80136ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80136ec:	e012      	b.n	8013714 <_tx_thread_suspend+0xb8>
    }
    else if (thread_ptr -> tx_thread_state == TX_COMPLETED)
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80136f2:	2b01      	cmp	r3, #1
 80136f4:	d102      	bne.n	80136fc <_tx_thread_suspend+0xa0>
    {

        /* Thread is completed.  */
        status =  TX_SUSPEND_ERROR;
 80136f6:	2314      	movs	r3, #20
 80136f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80136fa:	e00b      	b.n	8013714 <_tx_thread_suspend+0xb8>
    }
    else if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013700:	2b03      	cmp	r3, #3
 8013702:	d102      	bne.n	801370a <_tx_thread_suspend+0xae>
    {

        /* Already suspended, just set status to success.  */
        status =  TX_SUCCESS;
 8013704:	2300      	movs	r3, #0
 8013706:	627b      	str	r3, [r7, #36]	@ 0x24
 8013708:	e004      	b.n	8013714 <_tx_thread_suspend+0xb8>
    }
    else
    {

        /* Just set the delayed suspension flag.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	2201      	movs	r2, #1
 801370e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set status to success.  */
        status =  TX_SUCCESS;
 8013710:	2300      	movs	r3, #0
 8013712:	627b      	str	r3, [r7, #36]	@ 0x24
 8013714:	6a3b      	ldr	r3, [r7, #32]
 8013716:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013718:	68fb      	ldr	r3, [r7, #12]
 801371a:	f383 8810 	msr	PRIMASK, r3
}
 801371e:	46c0      	nop			@ (mov r8, r8)
    /* Restore interrupts.  */
    TX_RESTORE

    /* Always return success, since this function does not perform error
       checking.  */
    return(status);
 8013720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    TX_RESTORE

    /* Return completion status.  */
    return(status);
#endif
}
 8013722:	0018      	movs	r0, r3
 8013724:	46bd      	mov	sp, r7
 8013726:	b00a      	add	sp, #40	@ 0x28
 8013728:	bd80      	pop	{r7, pc}
 801372a:	46c0      	nop			@ (mov r8, r8)
 801372c:	200115f0 	.word	0x200115f0
 8013730:	20000010 	.word	0x20000010
 8013734:	20011688 	.word	0x20011688

08013738 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8013738:	b580      	push	{r7, lr}
 801373a:	b088      	sub	sp, #32
 801373c:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 801373e:	4b16      	ldr	r3, [pc, #88]	@ (8013798 <_tx_thread_system_preempt_check+0x60>)
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8013744:	69fb      	ldr	r3, [r7, #28]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d121      	bne.n	801378e <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 801374a:	4b14      	ldr	r3, [pc, #80]	@ (801379c <_tx_thread_system_preempt_check+0x64>)
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8013750:	4b13      	ldr	r3, [pc, #76]	@ (80137a0 <_tx_thread_system_preempt_check+0x68>)
 8013752:	681b      	ldr	r3, [r3, #0]
 8013754:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8013756:	69ba      	ldr	r2, [r7, #24]
 8013758:	697b      	ldr	r3, [r7, #20]
 801375a:	429a      	cmp	r2, r3
 801375c:	d017      	beq.n	801378e <_tx_thread_system_preempt_check+0x56>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 801375e:	4b11      	ldr	r3, [pc, #68]	@ (80137a4 <_tx_thread_system_preempt_check+0x6c>)
 8013760:	2280      	movs	r2, #128	@ 0x80
 8013762:	0552      	lsls	r2, r2, #21
 8013764:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013766:	f3ef 8305 	mrs	r3, IPSR
 801376a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 801376c:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 801376e:	2b00      	cmp	r3, #0
 8013770:	d10c      	bne.n	801378c <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013772:	f3ef 8310 	mrs	r3, PRIMASK
 8013776:	60fb      	str	r3, [r7, #12]
    return(primask_value);
 8013778:	68fb      	ldr	r3, [r7, #12]
        interrupt_save = __get_primask_value();
 801377a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 801377c:	b662      	cpsie	i
}
 801377e:	46c0      	nop			@ (mov r8, r8)
 8013780:	68bb      	ldr	r3, [r7, #8]
 8013782:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	f383 8810 	msr	PRIMASK, r3
}
 801378a:	46c0      	nop			@ (mov r8, r8)
}
 801378c:	46c0      	nop			@ (mov r8, r8)

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 801378e:	46c0      	nop			@ (mov r8, r8)
 8013790:	46bd      	mov	sp, r7
 8013792:	b008      	add	sp, #32
 8013794:	bd80      	pop	{r7, pc}
 8013796:	46c0      	nop			@ (mov r8, r8)
 8013798:	20011688 	.word	0x20011688
 801379c:	200115f0 	.word	0x200115f0
 80137a0:	200115f4 	.word	0x200115f4
 80137a4:	e000ed04 	.word	0xe000ed04

080137a8 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80137a8:	b580      	push	{r7, lr}
 80137aa:	b096      	sub	sp, #88	@ 0x58
 80137ac:	af00      	add	r7, sp, #0
 80137ae:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80137b0:	f3ef 8310 	mrs	r3, PRIMASK
 80137b4:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSID i" : : : "memory" );
 80137b6:	b672      	cpsid	i
    return(primask_value);
 80137b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80137ba:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d005      	beq.n	80137d0 <_tx_thread_system_resume+0x28>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	334c      	adds	r3, #76	@ 0x4c
 80137c8:	0018      	movs	r0, r3
 80137ca:	f000 fce5 	bl	8014198 <_tx_timer_system_deactivate>
 80137ce:	e002      	b.n	80137d6 <_tx_thread_system_resume+0x2e>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	2200      	movs	r2, #0
 80137d4:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80137d6:	4b6d      	ldr	r3, [pc, #436]	@ (801398c <_tx_thread_system_resume+0x1e4>)
 80137d8:	681b      	ldr	r3, [r3, #0]
 80137da:	1e5a      	subs	r2, r3, #1
 80137dc:	4b6b      	ldr	r3, [pc, #428]	@ (801398c <_tx_thread_system_resume+0x1e4>)
 80137de:	601a      	str	r2, [r3, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d000      	beq.n	80137ea <_tx_thread_system_resume+0x42>
 80137e8:	e084      	b.n	80138f4 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d100      	bne.n	80137f4 <_tx_thread_system_resume+0x4c>
 80137f2:	e098      	b.n	8013926 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80137f8:	2b00      	cmp	r3, #0
 80137fa:	d000      	beq.n	80137fe <_tx_thread_system_resume+0x56>
 80137fc:	e073      	b.n	80138e6 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	2200      	movs	r2, #0
 8013802:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013808:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 801380a:	4b61      	ldr	r3, [pc, #388]	@ (8013990 <_tx_thread_system_resume+0x1e8>)
 801380c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801380e:	0092      	lsls	r2, r2, #2
 8013810:	58d3      	ldr	r3, [r2, r3]
 8013812:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 8013814:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013816:	2b00      	cmp	r3, #0
 8013818:	d155      	bne.n	80138c6 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 801381a:	4b5d      	ldr	r3, [pc, #372]	@ (8013990 <_tx_thread_system_resume+0x1e8>)
 801381c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801381e:	0092      	lsls	r2, r2, #2
 8013820:	6879      	ldr	r1, [r7, #4]
 8013822:	50d1      	str	r1, [r2, r3]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	687a      	ldr	r2, [r7, #4]
 8013828:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	687a      	ldr	r2, [r7, #4]
 801382e:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8013830:	2201      	movs	r2, #1
 8013832:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013834:	409a      	lsls	r2, r3
 8013836:	0013      	movs	r3, r2
 8013838:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 801383a:	4b56      	ldr	r3, [pc, #344]	@ (8013994 <_tx_thread_system_resume+0x1ec>)
 801383c:	681a      	ldr	r2, [r3, #0]
 801383e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013840:	431a      	orrs	r2, r3
 8013842:	4b54      	ldr	r3, [pc, #336]	@ (8013994 <_tx_thread_system_resume+0x1ec>)
 8013844:	601a      	str	r2, [r3, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8013846:	4b54      	ldr	r3, [pc, #336]	@ (8013998 <_tx_thread_system_resume+0x1f0>)
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801384c:	429a      	cmp	r2, r3
 801384e:	d26a      	bcs.n	8013926 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8013850:	4b51      	ldr	r3, [pc, #324]	@ (8013998 <_tx_thread_system_resume+0x1f0>)
 8013852:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8013854:	601a      	str	r2, [r3, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8013856:	4b51      	ldr	r3, [pc, #324]	@ (801399c <_tx_thread_system_resume+0x1f4>)
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 801385c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801385e:	2b00      	cmp	r3, #0
 8013860:	d103      	bne.n	801386a <_tx_thread_system_resume+0xc2>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8013862:	4b4e      	ldr	r3, [pc, #312]	@ (801399c <_tx_thread_system_resume+0x1f4>)
 8013864:	687a      	ldr	r2, [r7, #4]
 8013866:	601a      	str	r2, [r3, #0]
 8013868:	e05d      	b.n	8013926 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 801386a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801386c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801386e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8013870:	429a      	cmp	r2, r3
 8013872:	d258      	bcs.n	8013926 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8013874:	4b49      	ldr	r3, [pc, #292]	@ (801399c <_tx_thread_system_resume+0x1f4>)
 8013876:	687a      	ldr	r2, [r7, #4]
 8013878:	601a      	str	r2, [r3, #0]
 801387a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801387c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801387e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013880:	f383 8810 	msr	PRIMASK, r3
}
 8013884:	46c0      	nop			@ (mov r8, r8)
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8013886:	4b41      	ldr	r3, [pc, #260]	@ (801398c <_tx_thread_system_resume+0x1e4>)
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 801388c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801388e:	2b00      	cmp	r3, #0
 8013890:	d000      	beq.n	8013894 <_tx_thread_system_resume+0xec>
 8013892:	e074      	b.n	801397e <_tx_thread_system_resume+0x1d6>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8013894:	4b42      	ldr	r3, [pc, #264]	@ (80139a0 <_tx_thread_system_resume+0x1f8>)
 8013896:	2280      	movs	r2, #128	@ 0x80
 8013898:	0552      	lsls	r2, r2, #21
 801389a:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801389c:	f3ef 8305 	mrs	r3, IPSR
 80138a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 80138a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d10c      	bne.n	80138c2 <_tx_thread_system_resume+0x11a>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80138a8:	f3ef 8310 	mrs	r3, PRIMASK
 80138ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(primask_value);
 80138ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_primask_value();
 80138b0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSIE  i": : : "memory" );
 80138b2:	b662      	cpsie	i
}
 80138b4:	46c0      	nop			@ (mov r8, r8)
 80138b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138b8:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80138ba:	6a3b      	ldr	r3, [r7, #32]
 80138bc:	f383 8810 	msr	PRIMASK, r3
}
 80138c0:	46c0      	nop			@ (mov r8, r8)
}
 80138c2:	46c0      	nop			@ (mov r8, r8)
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 80138c4:	e05b      	b.n	801397e <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 80138c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138ca:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 80138cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80138ce:	687a      	ldr	r2, [r7, #4]
 80138d0:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 80138d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138d4:	687a      	ldr	r2, [r7, #4]
 80138d6:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80138dc:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80138e2:	621a      	str	r2, [r3, #32]
 80138e4:	e01f      	b.n	8013926 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	2200      	movs	r2, #0
 80138ea:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	2203      	movs	r2, #3
 80138f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80138f2:	e018      	b.n	8013926 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80138f8:	2b01      	cmp	r3, #1
 80138fa:	d014      	beq.n	8013926 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013900:	2b02      	cmp	r3, #2
 8013902:	d010      	beq.n	8013926 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013908:	2b00      	cmp	r3, #0
 801390a:	d106      	bne.n	801391a <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	2200      	movs	r2, #0
 8013910:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	2200      	movs	r2, #0
 8013916:	631a      	str	r2, [r3, #48]	@ 0x30
 8013918:	e005      	b.n	8013926 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	2200      	movs	r2, #0
 801391e:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	2203      	movs	r2, #3
 8013924:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8013926:	4b1f      	ldr	r3, [pc, #124]	@ (80139a4 <_tx_thread_system_resume+0x1fc>)
 8013928:	681b      	ldr	r3, [r3, #0]
 801392a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801392c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801392e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013930:	69fb      	ldr	r3, [r7, #28]
 8013932:	f383 8810 	msr	PRIMASK, r3
}
 8013936:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8013938:	4b18      	ldr	r3, [pc, #96]	@ (801399c <_tx_thread_system_resume+0x1f4>)
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801393e:	429a      	cmp	r2, r3
 8013940:	d020      	beq.n	8013984 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8013942:	4b12      	ldr	r3, [pc, #72]	@ (801398c <_tx_thread_system_resume+0x1e4>)
 8013944:	681b      	ldr	r3, [r3, #0]
 8013946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8013948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801394a:	2b00      	cmp	r3, #0
 801394c:	d11a      	bne.n	8013984 <_tx_thread_system_resume+0x1dc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 801394e:	4b14      	ldr	r3, [pc, #80]	@ (80139a0 <_tx_thread_system_resume+0x1f8>)
 8013950:	2280      	movs	r2, #128	@ 0x80
 8013952:	0552      	lsls	r2, r2, #21
 8013954:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013956:	f3ef 8305 	mrs	r3, IPSR
 801395a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 801395c:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 801395e:	2b00      	cmp	r3, #0
 8013960:	d10f      	bne.n	8013982 <_tx_thread_system_resume+0x1da>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013962:	f3ef 8310 	mrs	r3, PRIMASK
 8013966:	617b      	str	r3, [r7, #20]
    return(primask_value);
 8013968:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_primask_value();
 801396a:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 801396c:	b662      	cpsie	i
}
 801396e:	46c0      	nop			@ (mov r8, r8)
 8013970:	693b      	ldr	r3, [r7, #16]
 8013972:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013974:	68fb      	ldr	r3, [r7, #12]
 8013976:	f383 8810 	msr	PRIMASK, r3
}
 801397a:	46c0      	nop			@ (mov r8, r8)
}
 801397c:	e001      	b.n	8013982 <_tx_thread_system_resume+0x1da>
                                return;
 801397e:	46c0      	nop			@ (mov r8, r8)
 8013980:	e000      	b.n	8013984 <_tx_thread_system_resume+0x1dc>
 8013982:	46c0      	nop			@ (mov r8, r8)

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8013984:	46bd      	mov	sp, r7
 8013986:	b016      	add	sp, #88	@ 0x58
 8013988:	bd80      	pop	{r7, pc}
 801398a:	46c0      	nop			@ (mov r8, r8)
 801398c:	20011688 	.word	0x20011688
 8013990:	20011608 	.word	0x20011608
 8013994:	20011600 	.word	0x20011600
 8013998:	20011604 	.word	0x20011604
 801399c:	200115f4 	.word	0x200115f4
 80139a0:	e000ed04 	.word	0xe000ed04
 80139a4:	200115f0 	.word	0x200115f0

080139a8 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80139a8:	b580      	push	{r7, lr}
 80139aa:	b09c      	sub	sp, #112	@ 0x70
 80139ac:	af00      	add	r7, sp, #0
 80139ae:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80139b0:	4bb9      	ldr	r3, [pc, #740]	@ (8013c98 <_tx_thread_system_suspend+0x2f0>)
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	667b      	str	r3, [r7, #100]	@ 0x64
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80139b6:	f3ef 8310 	mrs	r3, PRIMASK
 80139ba:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" CPSID i" : : : "memory" );
 80139bc:	b672      	cpsid	i
    return(primask_value);
 80139be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80139c0:	663b      	str	r3, [r7, #96]	@ 0x60

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 80139c2:	687a      	ldr	r2, [r7, #4]
 80139c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80139c6:	429a      	cmp	r2, r3
 80139c8:	d111      	bne.n	80139ee <_tx_thread_system_suspend+0x46>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80139ce:	65fb      	str	r3, [r7, #92]	@ 0x5c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 80139d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d007      	beq.n	80139e6 <_tx_thread_system_suspend+0x3e>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 80139d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80139d8:	3301      	adds	r3, #1
 80139da:	d004      	beq.n	80139e6 <_tx_thread_system_suspend+0x3e>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	334c      	adds	r3, #76	@ 0x4c
 80139e0:	0018      	movs	r0, r3
 80139e2:	f000 fb7b 	bl	80140dc <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	69da      	ldr	r2, [r3, #28]
 80139ea:	4bac      	ldr	r3, [pc, #688]	@ (8013c9c <_tx_thread_system_suspend+0x2f4>)
 80139ec:	601a      	str	r2, [r3, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80139ee:	4bac      	ldr	r3, [pc, #688]	@ (8013ca0 <_tx_thread_system_suspend+0x2f8>)
 80139f0:	681b      	ldr	r3, [r3, #0]
 80139f2:	1e5a      	subs	r2, r3, #1
 80139f4:	4baa      	ldr	r3, [pc, #680]	@ (8013ca0 <_tx_thread_system_suspend+0x2f8>)
 80139f6:	601a      	str	r2, [r3, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139fc:	2b01      	cmp	r3, #1
 80139fe:	d000      	beq.n	8013a02 <_tx_thread_system_suspend+0x5a>
 8013a00:	e118      	b.n	8013c34 <_tx_thread_system_suspend+0x28c>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	2200      	movs	r2, #0
 8013a06:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a0c:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	6a1b      	ldr	r3, [r3, #32]
 8013a12:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8013a14:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	429a      	cmp	r2, r3
 8013a1a:	d016      	beq.n	8013a4a <_tx_thread_system_suspend+0xa2>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a20:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8013a22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013a24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013a26:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8013a28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013a2a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013a2c:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8013a2e:	4b9d      	ldr	r3, [pc, #628]	@ (8013ca4 <_tx_thread_system_suspend+0x2fc>)
 8013a30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013a32:	0092      	lsls	r2, r2, #2
 8013a34:	58d3      	ldr	r3, [r2, r3]
 8013a36:	687a      	ldr	r2, [r7, #4]
 8013a38:	429a      	cmp	r2, r3
 8013a3a:	d000      	beq.n	8013a3e <_tx_thread_system_suspend+0x96>
 8013a3c:	e0c9      	b.n	8013bd2 <_tx_thread_system_suspend+0x22a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8013a3e:	4b99      	ldr	r3, [pc, #612]	@ (8013ca4 <_tx_thread_system_suspend+0x2fc>)
 8013a40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013a42:	0092      	lsls	r2, r2, #2
 8013a44:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013a46:	50d1      	str	r1, [r2, r3]
 8013a48:	e0c3      	b.n	8013bd2 <_tx_thread_system_suspend+0x22a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8013a4a:	4b96      	ldr	r3, [pc, #600]	@ (8013ca4 <_tx_thread_system_suspend+0x2fc>)
 8013a4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013a4e:	0092      	lsls	r2, r2, #2
 8013a50:	2100      	movs	r1, #0
 8013a52:	50d1      	str	r1, [r2, r3]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8013a54:	2201      	movs	r2, #1
 8013a56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013a58:	409a      	lsls	r2, r3
 8013a5a:	0013      	movs	r3, r2
 8013a5c:	66bb      	str	r3, [r7, #104]	@ 0x68
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8013a5e:	4b92      	ldr	r3, [pc, #584]	@ (8013ca8 <_tx_thread_system_suspend+0x300>)
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8013a64:	43d2      	mvns	r2, r2
 8013a66:	401a      	ands	r2, r3
 8013a68:	4b8f      	ldr	r3, [pc, #572]	@ (8013ca8 <_tx_thread_system_suspend+0x300>)
 8013a6a:	601a      	str	r2, [r3, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8013a6c:	2300      	movs	r3, #0
 8013a6e:	653b      	str	r3, [r7, #80]	@ 0x50
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8013a70:	4b8d      	ldr	r3, [pc, #564]	@ (8013ca8 <_tx_thread_system_suspend+0x300>)
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 8013a76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d12b      	bne.n	8013ad4 <_tx_thread_system_suspend+0x12c>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8013a7c:	4b8b      	ldr	r3, [pc, #556]	@ (8013cac <_tx_thread_system_suspend+0x304>)
 8013a7e:	2220      	movs	r2, #32
 8013a80:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8013a82:	4b8b      	ldr	r3, [pc, #556]	@ (8013cb0 <_tx_thread_system_suspend+0x308>)
 8013a84:	2200      	movs	r2, #0
 8013a86:	601a      	str	r2, [r3, #0]
 8013a88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013a8a:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013a8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013a8e:	f383 8810 	msr	PRIMASK, r3
}
 8013a92:	46c0      	nop			@ (mov r8, r8)
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8013a94:	4b82      	ldr	r3, [pc, #520]	@ (8013ca0 <_tx_thread_system_suspend+0x2f8>)
 8013a96:	681b      	ldr	r3, [r3, #0]
 8013a98:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (combined_flags == ((ULONG) 0))
 8013a9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d000      	beq.n	8013aa2 <_tx_thread_system_suspend+0xfa>
 8013aa0:	e0f2      	b.n	8013c88 <_tx_thread_system_suspend+0x2e0>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8013aa2:	4b84      	ldr	r3, [pc, #528]	@ (8013cb4 <_tx_thread_system_suspend+0x30c>)
 8013aa4:	2280      	movs	r2, #128	@ 0x80
 8013aa6:	0552      	lsls	r2, r2, #21
 8013aa8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013aaa:	f3ef 8305 	mrs	r3, IPSR
 8013aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(ipsr_value);
 8013ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if (__get_ipsr_value() == 0)
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d10c      	bne.n	8013ad0 <_tx_thread_system_suspend+0x128>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013ab6:	f3ef 8310 	mrs	r3, PRIMASK
 8013aba:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(primask_value);
 8013abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        interrupt_save = __get_primask_value();
 8013abe:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8013ac0:	b662      	cpsie	i
}
 8013ac2:	46c0      	nop			@ (mov r8, r8)
 8013ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ac6:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013aca:	f383 8810 	msr	PRIMASK, r3
}
 8013ace:	46c0      	nop			@ (mov r8, r8)
}
 8013ad0:	46c0      	nop			@ (mov r8, r8)
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8013ad2:	e0d9      	b.n	8013c88 <_tx_thread_system_suspend+0x2e0>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8013ad4:	2300      	movs	r3, #0
 8013ad6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013ad8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013ada:	425a      	negs	r2, r3
 8013adc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013ade:	4013      	ands	r3, r2
 8013ae0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013ae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013ae4:	2b0f      	cmp	r3, #15
 8013ae6:	d80e      	bhi.n	8013b06 <_tx_thread_system_suspend+0x15e>
 8013ae8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013aea:	2b03      	cmp	r3, #3
 8013aec:	d905      	bls.n	8013afa <_tx_thread_system_suspend+0x152>
 8013aee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013af0:	089b      	lsrs	r3, r3, #2
 8013af2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013af4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013af6:	3302      	adds	r3, #2
 8013af8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013afa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013afc:	085b      	lsrs	r3, r3, #1
 8013afe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8013b00:	18d3      	adds	r3, r2, r3
 8013b02:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013b04:	e060      	b.n	8013bc8 <_tx_thread_system_suspend+0x220>
 8013b06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b08:	2bff      	cmp	r3, #255	@ 0xff
 8013b0a:	d814      	bhi.n	8013b36 <_tx_thread_system_suspend+0x18e>
 8013b0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b0e:	091b      	lsrs	r3, r3, #4
 8013b10:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013b12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013b14:	3304      	adds	r3, #4
 8013b16:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013b18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b1a:	2b03      	cmp	r3, #3
 8013b1c:	d905      	bls.n	8013b2a <_tx_thread_system_suspend+0x182>
 8013b1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b20:	089b      	lsrs	r3, r3, #2
 8013b22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013b24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013b26:	3302      	adds	r3, #2
 8013b28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013b2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b2c:	085b      	lsrs	r3, r3, #1
 8013b2e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8013b30:	18d3      	adds	r3, r2, r3
 8013b32:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013b34:	e048      	b.n	8013bc8 <_tx_thread_system_suspend+0x220>
 8013b36:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013b38:	2380      	movs	r3, #128	@ 0x80
 8013b3a:	025b      	lsls	r3, r3, #9
 8013b3c:	429a      	cmp	r2, r3
 8013b3e:	d21d      	bcs.n	8013b7c <_tx_thread_system_suspend+0x1d4>
 8013b40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b42:	0a1b      	lsrs	r3, r3, #8
 8013b44:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013b46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013b48:	3308      	adds	r3, #8
 8013b4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013b4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b4e:	2b0f      	cmp	r3, #15
 8013b50:	d905      	bls.n	8013b5e <_tx_thread_system_suspend+0x1b6>
 8013b52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b54:	091b      	lsrs	r3, r3, #4
 8013b56:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013b58:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013b5a:	3304      	adds	r3, #4
 8013b5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013b5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b60:	2b03      	cmp	r3, #3
 8013b62:	d905      	bls.n	8013b70 <_tx_thread_system_suspend+0x1c8>
 8013b64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b66:	089b      	lsrs	r3, r3, #2
 8013b68:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013b6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013b6c:	3302      	adds	r3, #2
 8013b6e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013b70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b72:	085b      	lsrs	r3, r3, #1
 8013b74:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8013b76:	18d3      	adds	r3, r2, r3
 8013b78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013b7a:	e025      	b.n	8013bc8 <_tx_thread_system_suspend+0x220>
 8013b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b7e:	0c1b      	lsrs	r3, r3, #16
 8013b80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013b82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013b84:	3310      	adds	r3, #16
 8013b86:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013b88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b8a:	2bff      	cmp	r3, #255	@ 0xff
 8013b8c:	d905      	bls.n	8013b9a <_tx_thread_system_suspend+0x1f2>
 8013b8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b90:	0a1b      	lsrs	r3, r3, #8
 8013b92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013b94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013b96:	3308      	adds	r3, #8
 8013b98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013b9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b9c:	2b0f      	cmp	r3, #15
 8013b9e:	d905      	bls.n	8013bac <_tx_thread_system_suspend+0x204>
 8013ba0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013ba2:	091b      	lsrs	r3, r3, #4
 8013ba4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013ba6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013ba8:	3304      	adds	r3, #4
 8013baa:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013bac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013bae:	2b03      	cmp	r3, #3
 8013bb0:	d905      	bls.n	8013bbe <_tx_thread_system_suspend+0x216>
 8013bb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013bb4:	089b      	lsrs	r3, r3, #2
 8013bb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013bb8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013bba:	3302      	adds	r3, #2
 8013bbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013bbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013bc0:	085b      	lsrs	r3, r3, #1
 8013bc2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8013bc4:	18d3      	adds	r3, r2, r3
 8013bc6:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8013bc8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8013bca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013bcc:	18d2      	adds	r2, r2, r3
 8013bce:	4b37      	ldr	r3, [pc, #220]	@ (8013cac <_tx_thread_system_suspend+0x304>)
 8013bd0:	601a      	str	r2, [r3, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8013bd2:	4b37      	ldr	r3, [pc, #220]	@ (8013cb0 <_tx_thread_system_suspend+0x308>)
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	687a      	ldr	r2, [r7, #4]
 8013bd8:	429a      	cmp	r2, r3
 8013bda:	d12b      	bne.n	8013c34 <_tx_thread_system_suspend+0x28c>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8013bdc:	4b33      	ldr	r3, [pc, #204]	@ (8013cac <_tx_thread_system_suspend+0x304>)
 8013bde:	681a      	ldr	r2, [r3, #0]
 8013be0:	4b30      	ldr	r3, [pc, #192]	@ (8013ca4 <_tx_thread_system_suspend+0x2fc>)
 8013be2:	0092      	lsls	r2, r2, #2
 8013be4:	58d2      	ldr	r2, [r2, r3]
 8013be6:	4b32      	ldr	r3, [pc, #200]	@ (8013cb0 <_tx_thread_system_suspend+0x308>)
 8013be8:	601a      	str	r2, [r3, #0]
 8013bea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013bf0:	f383 8810 	msr	PRIMASK, r3
}
 8013bf4:	46c0      	nop			@ (mov r8, r8)
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8013bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8013ca0 <_tx_thread_system_suspend+0x2f8>)
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if (combined_flags == ((ULONG) 0))
 8013bfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	d144      	bne.n	8013c8c <_tx_thread_system_suspend+0x2e4>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8013c02:	4b2c      	ldr	r3, [pc, #176]	@ (8013cb4 <_tx_thread_system_suspend+0x30c>)
 8013c04:	2280      	movs	r2, #128	@ 0x80
 8013c06:	0552      	lsls	r2, r2, #21
 8013c08:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013c0a:	f3ef 8305 	mrs	r3, IPSR
 8013c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8013c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	d10c      	bne.n	8013c30 <_tx_thread_system_suspend+0x288>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013c16:	f3ef 8310 	mrs	r3, PRIMASK
 8013c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    return(primask_value);
 8013c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_primask_value();
 8013c1e:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8013c20:	b662      	cpsie	i
}
 8013c22:	46c0      	nop			@ (mov r8, r8)
 8013c24:	6a3b      	ldr	r3, [r7, #32]
 8013c26:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013c28:	69fb      	ldr	r3, [r7, #28]
 8013c2a:	f383 8810 	msr	PRIMASK, r3
}
 8013c2e:	46c0      	nop			@ (mov r8, r8)
}
 8013c30:	46c0      	nop			@ (mov r8, r8)
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8013c32:	e02b      	b.n	8013c8c <_tx_thread_system_suspend+0x2e4>
 8013c34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013c36:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013c38:	69bb      	ldr	r3, [r7, #24]
 8013c3a:	f383 8810 	msr	PRIMASK, r3
}
 8013c3e:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8013c40:	4b1b      	ldr	r3, [pc, #108]	@ (8013cb0 <_tx_thread_system_suspend+0x308>)
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013c46:	429a      	cmp	r2, r3
 8013c48:	d022      	beq.n	8013c90 <_tx_thread_system_suspend+0x2e8>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8013c4a:	4b15      	ldr	r3, [pc, #84]	@ (8013ca0 <_tx_thread_system_suspend+0x2f8>)
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (combined_flags == ((ULONG) 0))
 8013c50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d11c      	bne.n	8013c90 <_tx_thread_system_suspend+0x2e8>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8013c56:	4b17      	ldr	r3, [pc, #92]	@ (8013cb4 <_tx_thread_system_suspend+0x30c>)
 8013c58:	2280      	movs	r2, #128	@ 0x80
 8013c5a:	0552      	lsls	r2, r2, #21
 8013c5c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013c5e:	f3ef 8305 	mrs	r3, IPSR
 8013c62:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013c64:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d10c      	bne.n	8013c84 <_tx_thread_system_suspend+0x2dc>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013c6a:	f3ef 8310 	mrs	r3, PRIMASK
 8013c6e:	613b      	str	r3, [r7, #16]
    return(primask_value);
 8013c70:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_primask_value();
 8013c72:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8013c74:	b662      	cpsie	i
}
 8013c76:	46c0      	nop			@ (mov r8, r8)
 8013c78:	68fb      	ldr	r3, [r7, #12]
 8013c7a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013c7c:	68bb      	ldr	r3, [r7, #8]
 8013c7e:	f383 8810 	msr	PRIMASK, r3
}
 8013c82:	46c0      	nop			@ (mov r8, r8)
}
 8013c84:	46c0      	nop			@ (mov r8, r8)
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8013c86:	e003      	b.n	8013c90 <_tx_thread_system_suspend+0x2e8>
                return;
 8013c88:	46c0      	nop			@ (mov r8, r8)
 8013c8a:	e002      	b.n	8013c92 <_tx_thread_system_suspend+0x2ea>
            return;
 8013c8c:	46c0      	nop			@ (mov r8, r8)
 8013c8e:	e000      	b.n	8013c92 <_tx_thread_system_suspend+0x2ea>
    return;
 8013c90:	46c0      	nop			@ (mov r8, r8)
}
 8013c92:	46bd      	mov	sp, r7
 8013c94:	b01c      	add	sp, #112	@ 0x70
 8013c96:	bd80      	pop	{r7, pc}
 8013c98:	200115f0 	.word	0x200115f0
 8013c9c:	20011bf4 	.word	0x20011bf4
 8013ca0:	20011688 	.word	0x20011688
 8013ca4:	20011608 	.word	0x20011608
 8013ca8:	20011600 	.word	0x20011600
 8013cac:	20011604 	.word	0x20011604
 8013cb0:	200115f4 	.word	0x200115f4
 8013cb4:	e000ed04 	.word	0xe000ed04

08013cb8 <_tx_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_terminate(TX_THREAD *thread_ptr)
{
 8013cb8:	b580      	push	{r7, lr}
 8013cba:	b092      	sub	sp, #72	@ 0x48
 8013cbc:	af00      	add	r7, sp, #0
 8013cbe:	6078      	str	r0, [r7, #4]
UINT        status;
ULONG       suspension_sequence;


    /* Default to successful completion.  */
    status =  TX_SUCCESS;
 8013cc0:	2300      	movs	r3, #0
 8013cc2:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013cc4:	f3ef 8310 	mrs	r3, PRIMASK
 8013cc8:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013cca:	b672      	cpsid	i
    return(primask_value);
 8013ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    /* Lockout interrupts while the thread is being terminated.  */
    TX_DISABLE
 8013cce:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Deactivate thread timer, if active.  */
    _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer);
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	334c      	adds	r3, #76	@ 0x4c
 8013cd4:	0018      	movs	r0, r3
 8013cd6:	f000 fa5f 	bl	8014198 <_tx_timer_system_deactivate>

    /* Log this kernel call.  */
    TX_EL_THREAD_TERMINATE_INSERT

    /* Is the thread already terminated?  */
    if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013cde:	2b02      	cmp	r3, #2
 8013ce0:	d108      	bne.n	8013cf4 <_tx_thread_terminate+0x3c>
 8013ce2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013ce4:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ce8:	f383 8810 	msr	PRIMASK, r3
}
 8013cec:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success since thread is already terminated.  */
        status =  TX_SUCCESS;
 8013cee:	2300      	movs	r3, #0
 8013cf0:	643b      	str	r3, [r7, #64]	@ 0x40
 8013cf2:	e082      	b.n	8013dfa <_tx_thread_terminate+0x142>
    }

    /* Check the specified thread's current status.  */
    else if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013cf8:	2b01      	cmp	r3, #1
 8013cfa:	d100      	bne.n	8013cfe <_tx_thread_terminate+0x46>
 8013cfc:	e077      	b.n	8013dee <_tx_thread_terminate+0x136>
    {

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8013cfe:	4b42      	ldr	r3, [pc, #264]	@ (8013e08 <_tx_thread_terminate+0x150>)
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	1c5a      	adds	r2, r3, #1
 8013d04:	4b40      	ldr	r3, [pc, #256]	@ (8013e08 <_tx_thread_terminate+0x150>)
 8013d06:	601a      	str	r2, [r3, #0]
        /* Pickup the entry/exit application callback routine.  */
        entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

        /* Check to see if the thread is currently ready.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	d11e      	bne.n	8013d4e <_tx_thread_terminate+0x96>
        {

            /* Set the state to terminated.  */
            thread_ptr -> tx_thread_state =  TX_TERMINATED;
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	2202      	movs	r2, #2
 8013d14:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Call actual non-interruptable thread suspension routine.  */
            _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0));
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	2201      	movs	r2, #1
 8013d1a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	2200      	movs	r2, #0
 8013d20:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Disable preemption.  */
            _tx_thread_preempt_disable++;
 8013d22:	4b39      	ldr	r3, [pc, #228]	@ (8013e08 <_tx_thread_terminate+0x150>)
 8013d24:	681b      	ldr	r3, [r3, #0]
 8013d26:	1c5a      	adds	r2, r3, #1
 8013d28:	4b37      	ldr	r3, [pc, #220]	@ (8013e08 <_tx_thread_terminate+0x150>)
 8013d2a:	601a      	str	r2, [r3, #0]
 8013d2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d32:	f383 8810 	msr	PRIMASK, r3
}
 8013d36:	46c0      	nop			@ (mov r8, r8)
                (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
            }
#endif

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	0018      	movs	r0, r3
 8013d3c:	f7ff fe34 	bl	80139a8 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013d40:	f3ef 8310 	mrs	r3, PRIMASK
 8013d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013d46:	b672      	cpsid	i
    return(primask_value);
 8013d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

            /* Disable interrupts.  */
            TX_DISABLE
 8013d4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8013d4c:	e02f      	b.n	8013dae <_tx_thread_terminate+0xf6>
        }
        else
        {

            /* Change the state to terminated.  */
            thread_ptr -> tx_thread_state =    TX_TERMINATED;
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	2202      	movs	r2, #2
 8013d52:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Thread state change.  */
            TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)

            /* Set the suspending flag.  This prevents the thread from being
               resumed before the cleanup routine is executed.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	2201      	movs	r2, #1
 8013d58:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Pickup the cleanup routine address.  */
            suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8013d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c

#ifndef TX_NOT_INTERRUPTABLE

            /* Pickup the suspension sequence number that is used later to verify that the
               cleanup is still necessary.  */
            suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	22ac      	movs	r2, #172	@ 0xac
 8013d64:	589b      	ldr	r3, [r3, r2]
 8013d66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013d68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013d6a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d6e:	f383 8810 	msr	PRIMASK, r3
}
 8013d72:	46c0      	nop			@ (mov r8, r8)
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Call any cleanup routines.  */
            if (suspend_cleanup != TX_NULL)
 8013d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d004      	beq.n	8013d84 <_tx_thread_terminate+0xcc>
            {

                /* Yes, there is a function to call.  */
                (suspend_cleanup)(thread_ptr, suspension_sequence);
 8013d7a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8013d7c:	687a      	ldr	r2, [r7, #4]
 8013d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d80:	0010      	movs	r0, r2
 8013d82:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013d84:	f3ef 8310 	mrs	r3, PRIMASK
 8013d88:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013d8a:	b672      	cpsid	i
    return(primask_value);
 8013d8c:	69bb      	ldr	r3, [r7, #24]
            }

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 8013d8e:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

            /* Clear the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	2200      	movs	r2, #0
 8013d94:	639a      	str	r2, [r3, #56]	@ 0x38
 8013d96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013d98:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013d9a:	69fb      	ldr	r3, [r7, #28]
 8013d9c:	f383 8810 	msr	PRIMASK, r3
}
 8013da0:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013da2:	f3ef 8310 	mrs	r3, PRIMASK
 8013da6:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013da8:	b672      	cpsid	i
    return(primask_value);
 8013daa:	6a3b      	ldr	r3, [r7, #32]
#endif

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 8013dac:	647b      	str	r3, [r7, #68]	@ 0x44
 8013dae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013db0:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013db2:	697b      	ldr	r3, [r7, #20]
 8013db4:	f383 8810 	msr	PRIMASK, r3
}
 8013db8:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE
#endif

        /* Determine if the application is using mutexes.  */
        if (_tx_thread_mutex_release != TX_NULL)
 8013dba:	4b14      	ldr	r3, [pc, #80]	@ (8013e0c <_tx_thread_terminate+0x154>)
 8013dbc:	681b      	ldr	r3, [r3, #0]
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d004      	beq.n	8013dcc <_tx_thread_terminate+0x114>
        {

            /* Yes, call the mutex release function via a function pointer that
               is setup during initialization.  */
            (_tx_thread_mutex_release)(thread_ptr);
 8013dc2:	4b12      	ldr	r3, [pc, #72]	@ (8013e0c <_tx_thread_terminate+0x154>)
 8013dc4:	681b      	ldr	r3, [r3, #0]
 8013dc6:	687a      	ldr	r2, [r7, #4]
 8013dc8:	0010      	movs	r0, r2
 8013dca:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013dcc:	f3ef 8310 	mrs	r3, PRIMASK
 8013dd0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013dd2:	b672      	cpsid	i
    return(primask_value);
 8013dd4:	68fb      	ldr	r3, [r7, #12]
        }

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8013dd6:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

        /* Enable preemption.  */
        _tx_thread_preempt_disable--;
 8013dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8013e08 <_tx_thread_terminate+0x150>)
 8013dda:	681b      	ldr	r3, [r3, #0]
 8013ddc:	1e5a      	subs	r2, r3, #1
 8013dde:	4b0a      	ldr	r3, [pc, #40]	@ (8013e08 <_tx_thread_terminate+0x150>)
 8013de0:	601a      	str	r2, [r3, #0]
 8013de2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013de4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013de6:	693b      	ldr	r3, [r7, #16]
 8013de8:	f383 8810 	msr	PRIMASK, r3
}
 8013dec:	e005      	b.n	8013dfa <_tx_thread_terminate+0x142>
 8013dee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013df0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013df2:	68bb      	ldr	r3, [r7, #8]
 8013df4:	f383 8810 	msr	PRIMASK, r3
}
 8013df8:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 8013dfa:	f7ff fc9d 	bl	8013738 <_tx_thread_system_preempt_check>

    /* Return completion status.  */
    return(status);
 8013dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8013e00:	0018      	movs	r0, r3
 8013e02:	46bd      	mov	sp, r7
 8013e04:	b012      	add	sp, #72	@ 0x48
 8013e06:	bd80      	pop	{r7, pc}
 8013e08:	20011688 	.word	0x20011688
 8013e0c:	2001168c 	.word	0x2001168c

08013e10 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8013e10:	b580      	push	{r7, lr}
 8013e12:	b084      	sub	sp, #16
 8013e14:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8013e16:	4b1f      	ldr	r3, [pc, #124]	@ (8013e94 <_tx_thread_time_slice+0x84>)
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013e1c:	f3ef 8310 	mrs	r3, PRIMASK
 8013e20:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013e22:	b672      	cpsid	i
    return(primask_value);
 8013e24:	687b      	ldr	r3, [r7, #4]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8013e26:	60bb      	str	r3, [r7, #8]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8013e28:	4b1b      	ldr	r3, [pc, #108]	@ (8013e98 <_tx_thread_time_slice+0x88>)
 8013e2a:	2200      	movs	r2, #0
 8013e2c:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8013e2e:	68fb      	ldr	r3, [r7, #12]
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	d024      	beq.n	8013e7e <_tx_thread_time_slice+0x6e>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8013e34:	68fb      	ldr	r3, [r7, #12]
 8013e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d120      	bne.n	8013e7e <_tx_thread_time_slice+0x6e>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8013e3c:	68fb      	ldr	r3, [r7, #12]
 8013e3e:	69da      	ldr	r2, [r3, #28]
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8013e44:	68fb      	ldr	r3, [r7, #12]
 8013e46:	699a      	ldr	r2, [r3, #24]
 8013e48:	4b14      	ldr	r3, [pc, #80]	@ (8013e9c <_tx_thread_time_slice+0x8c>)
 8013e4a:	601a      	str	r2, [r3, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8013e4c:	68fb      	ldr	r3, [r7, #12]
 8013e4e:	6a1b      	ldr	r3, [r3, #32]
 8013e50:	68fa      	ldr	r2, [r7, #12]
 8013e52:	429a      	cmp	r2, r3
 8013e54:	d013      	beq.n	8013e7e <_tx_thread_time_slice+0x6e>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8013e56:	68fb      	ldr	r3, [r7, #12]
 8013e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e5a:	68fb      	ldr	r3, [r7, #12]
 8013e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013e5e:	429a      	cmp	r2, r3
 8013e60:	d10d      	bne.n	8013e7e <_tx_thread_time_slice+0x6e>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 8013e62:	68fb      	ldr	r3, [r7, #12]
 8013e64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e66:	68fb      	ldr	r3, [r7, #12]
 8013e68:	6a19      	ldr	r1, [r3, #32]
 8013e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8013ea0 <_tx_thread_time_slice+0x90>)
 8013e6c:	0092      	lsls	r2, r2, #2
 8013e6e:	50d1      	str	r1, [r2, r3]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8013e70:	4b0c      	ldr	r3, [pc, #48]	@ (8013ea4 <_tx_thread_time_slice+0x94>)
 8013e72:	681a      	ldr	r2, [r3, #0]
 8013e74:	4b0a      	ldr	r3, [pc, #40]	@ (8013ea0 <_tx_thread_time_slice+0x90>)
 8013e76:	0092      	lsls	r2, r2, #2
 8013e78:	58d2      	ldr	r2, [r2, r3]
 8013e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8013ea8 <_tx_thread_time_slice+0x98>)
 8013e7c:	601a      	str	r2, [r3, #0]
 8013e7e:	68bb      	ldr	r3, [r7, #8]
 8013e80:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013e82:	683b      	ldr	r3, [r7, #0]
 8013e84:	f383 8810 	msr	PRIMASK, r3
}
 8013e88:	46c0      	nop			@ (mov r8, r8)

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8013e8a:	46c0      	nop			@ (mov r8, r8)
 8013e8c:	46bd      	mov	sp, r7
 8013e8e:	b004      	add	sp, #16
 8013e90:	bd80      	pop	{r7, pc}
 8013e92:	46c0      	nop			@ (mov r8, r8)
 8013e94:	200115f0 	.word	0x200115f0
 8013e98:	20011698 	.word	0x20011698
 8013e9c:	20011bf4 	.word	0x20011bf4
 8013ea0:	20011608 	.word	0x20011608
 8013ea4:	20011604 	.word	0x20011604
 8013ea8:	200115f4 	.word	0x200115f4

08013eac <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8013eac:	b580      	push	{r7, lr}
 8013eae:	b08a      	sub	sp, #40	@ 0x28
 8013eb0:	af00      	add	r7, sp, #0
 8013eb2:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013eb8:	f3ef 8310 	mrs	r3, PRIMASK
 8013ebc:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013ebe:	b672      	cpsid	i
    return(primask_value);
 8013ec0:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts.  */
    TX_DISABLE
 8013ec2:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8013ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013ec8:	2b04      	cmp	r3, #4
 8013eca:	d10f      	bne.n	8013eec <_tx_thread_timeout+0x40>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8013ecc:	4b14      	ldr	r3, [pc, #80]	@ (8013f20 <_tx_thread_timeout+0x74>)
 8013ece:	681b      	ldr	r3, [r3, #0]
 8013ed0:	1c5a      	adds	r2, r3, #1
 8013ed2:	4b13      	ldr	r3, [pc, #76]	@ (8013f20 <_tx_thread_timeout+0x74>)
 8013ed4:	601a      	str	r2, [r3, #0]
 8013ed6:	6a3b      	ldr	r3, [r7, #32]
 8013ed8:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013eda:	693b      	ldr	r3, [r7, #16]
 8013edc:	f383 8810 	msr	PRIMASK, r3
}
 8013ee0:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8013ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ee4:	0018      	movs	r0, r3
 8013ee6:	f7ff fc5f 	bl	80137a8 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8013eea:	e014      	b.n	8013f16 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8013eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013eee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8013ef0:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8013ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ef4:	22ac      	movs	r2, #172	@ 0xac
 8013ef6:	589b      	ldr	r3, [r3, r2]
 8013ef8:	61bb      	str	r3, [r7, #24]
 8013efa:	6a3b      	ldr	r3, [r7, #32]
 8013efc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	f383 8810 	msr	PRIMASK, r3
}
 8013f04:	46c0      	nop			@ (mov r8, r8)
        if (suspend_cleanup != TX_NULL)
 8013f06:	69fb      	ldr	r3, [r7, #28]
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	d004      	beq.n	8013f16 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8013f0c:	69b9      	ldr	r1, [r7, #24]
 8013f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013f10:	69fb      	ldr	r3, [r7, #28]
 8013f12:	0010      	movs	r0, r2
 8013f14:	4798      	blx	r3
}
 8013f16:	46c0      	nop			@ (mov r8, r8)
 8013f18:	46bd      	mov	sp, r7
 8013f1a:	b00a      	add	sp, #40	@ 0x28
 8013f1c:	bd80      	pop	{r7, pc}
 8013f1e:	46c0      	nop			@ (mov r8, r8)
 8013f20:	20011688 	.word	0x20011688

08013f24 <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 8013f24:	b580      	push	{r7, lr}
 8013f26:	b084      	sub	sp, #16
 8013f28:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013f2a:	f3ef 8310 	mrs	r3, PRIMASK
 8013f2e:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013f30:	b672      	cpsid	i
    return(primask_value);
 8013f32:	683b      	ldr	r3, [r7, #0]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 8013f34:	60fb      	str	r3, [r7, #12]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 8013f36:	4b07      	ldr	r3, [pc, #28]	@ (8013f54 <_tx_time_get+0x30>)
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	60bb      	str	r3, [r7, #8]
 8013f3c:	68fb      	ldr	r3, [r7, #12]
 8013f3e:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	f383 8810 	msr	PRIMASK, r3
}
 8013f46:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 8013f48:	68bb      	ldr	r3, [r7, #8]
}
 8013f4a:	0018      	movs	r0, r3
 8013f4c:	46bd      	mov	sp, r7
 8013f4e:	b004      	add	sp, #16
 8013f50:	bd80      	pop	{r7, pc}
 8013f52:	46c0      	nop			@ (mov r8, r8)
 8013f54:	20011694 	.word	0x20011694

08013f58 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8013f58:	b580      	push	{r7, lr}
 8013f5a:	b084      	sub	sp, #16
 8013f5c:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013f5e:	f3ef 8310 	mrs	r3, PRIMASK
 8013f62:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013f64:	b672      	cpsid	i
    return(primask_value);
 8013f66:	687b      	ldr	r3, [r7, #4]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8013f68:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8013f6a:	4b09      	ldr	r3, [pc, #36]	@ (8013f90 <_tx_timer_expiration_process+0x38>)
 8013f6c:	681b      	ldr	r3, [r3, #0]
 8013f6e:	1c5a      	adds	r2, r3, #1
 8013f70:	4b07      	ldr	r3, [pc, #28]	@ (8013f90 <_tx_timer_expiration_process+0x38>)
 8013f72:	601a      	str	r2, [r3, #0]
 8013f74:	68fb      	ldr	r3, [r7, #12]
 8013f76:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013f78:	68bb      	ldr	r3, [r7, #8]
 8013f7a:	f383 8810 	msr	PRIMASK, r3
}
 8013f7e:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8013f80:	4b04      	ldr	r3, [pc, #16]	@ (8013f94 <_tx_timer_expiration_process+0x3c>)
 8013f82:	0018      	movs	r0, r3
 8013f84:	f7ff fc10 	bl	80137a8 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8013f88:	46c0      	nop			@ (mov r8, r8)
 8013f8a:	46bd      	mov	sp, r7
 8013f8c:	b004      	add	sp, #16
 8013f8e:	bd80      	pop	{r7, pc}
 8013f90:	20011688 	.word	0x20011688
 8013f94:	20011738 	.word	0x20011738

08013f98 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8013f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013f9a:	46ce      	mov	lr, r9
 8013f9c:	4647      	mov	r7, r8
 8013f9e:	b580      	push	{r7, lr}
 8013fa0:	b08d      	sub	sp, #52	@ 0x34
 8013fa2:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8013fa4:	4b39      	ldr	r3, [pc, #228]	@ (801408c <_tx_timer_initialize+0xf4>)
 8013fa6:	2200      	movs	r2, #0
 8013fa8:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8013faa:	4b39      	ldr	r3, [pc, #228]	@ (8014090 <_tx_timer_initialize+0xf8>)
 8013fac:	2200      	movs	r2, #0
 8013fae:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8013fb0:	4b38      	ldr	r3, [pc, #224]	@ (8014094 <_tx_timer_initialize+0xfc>)
 8013fb2:	2200      	movs	r2, #0
 8013fb4:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8013fb6:	4b38      	ldr	r3, [pc, #224]	@ (8014098 <_tx_timer_initialize+0x100>)
 8013fb8:	2200      	movs	r2, #0
 8013fba:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8013fbc:	4b37      	ldr	r3, [pc, #220]	@ (801409c <_tx_timer_initialize+0x104>)
 8013fbe:	2200      	movs	r2, #0
 8013fc0:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8013fc2:	4b37      	ldr	r3, [pc, #220]	@ (80140a0 <_tx_timer_initialize+0x108>)
 8013fc4:	617b      	str	r3, [r7, #20]
 8013fc6:	230f      	movs	r3, #15
 8013fc8:	18fb      	adds	r3, r7, r3
 8013fca:	2200      	movs	r2, #0
 8013fcc:	701a      	strb	r2, [r3, #0]
 8013fce:	2380      	movs	r3, #128	@ 0x80
 8013fd0:	60bb      	str	r3, [r7, #8]
 8013fd2:	2300      	movs	r3, #0
 8013fd4:	613b      	str	r3, [r7, #16]
 8013fd6:	e009      	b.n	8013fec <_tx_timer_initialize+0x54>
 8013fd8:	697b      	ldr	r3, [r7, #20]
 8013fda:	1c5a      	adds	r2, r3, #1
 8013fdc:	617a      	str	r2, [r7, #20]
 8013fde:	220f      	movs	r2, #15
 8013fe0:	18ba      	adds	r2, r7, r2
 8013fe2:	7812      	ldrb	r2, [r2, #0]
 8013fe4:	701a      	strb	r2, [r3, #0]
 8013fe6:	693b      	ldr	r3, [r7, #16]
 8013fe8:	3301      	adds	r3, #1
 8013fea:	613b      	str	r3, [r7, #16]
 8013fec:	693a      	ldr	r2, [r7, #16]
 8013fee:	68bb      	ldr	r3, [r7, #8]
 8013ff0:	429a      	cmp	r2, r3
 8013ff2:	d3f1      	bcc.n	8013fd8 <_tx_timer_initialize+0x40>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8013ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80140a4 <_tx_timer_initialize+0x10c>)
 8013ff6:	4a2a      	ldr	r2, [pc, #168]	@ (80140a0 <_tx_timer_initialize+0x108>)
 8013ff8:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8013ffa:	4b2b      	ldr	r3, [pc, #172]	@ (80140a8 <_tx_timer_initialize+0x110>)
 8013ffc:	4a28      	ldr	r2, [pc, #160]	@ (80140a0 <_tx_timer_initialize+0x108>)
 8013ffe:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8014000:	4b2a      	ldr	r3, [pc, #168]	@ (80140ac <_tx_timer_initialize+0x114>)
 8014002:	4a2b      	ldr	r2, [pc, #172]	@ (80140b0 <_tx_timer_initialize+0x118>)
 8014004:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8014006:	4b29      	ldr	r3, [pc, #164]	@ (80140ac <_tx_timer_initialize+0x114>)
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	1d1a      	adds	r2, r3, #4
 801400c:	4b27      	ldr	r3, [pc, #156]	@ (80140ac <_tx_timer_initialize+0x114>)
 801400e:	601a      	str	r2, [r3, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8014010:	4b28      	ldr	r3, [pc, #160]	@ (80140b4 <_tx_timer_initialize+0x11c>)
 8014012:	4a29      	ldr	r2, [pc, #164]	@ (80140b8 <_tx_timer_initialize+0x120>)
 8014014:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8014016:	4b29      	ldr	r3, [pc, #164]	@ (80140bc <_tx_timer_initialize+0x124>)
 8014018:	2280      	movs	r2, #128	@ 0x80
 801401a:	00d2      	lsls	r2, r2, #3
 801401c:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 801401e:	4b28      	ldr	r3, [pc, #160]	@ (80140c0 <_tx_timer_initialize+0x128>)
 8014020:	2200      	movs	r2, #0
 8014022:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8014024:	4b23      	ldr	r3, [pc, #140]	@ (80140b4 <_tx_timer_initialize+0x11c>)
 8014026:	681a      	ldr	r2, [r3, #0]
 8014028:	4b24      	ldr	r3, [pc, #144]	@ (80140bc <_tx_timer_initialize+0x124>)
 801402a:	6819      	ldr	r1, [r3, #0]
 801402c:	4b24      	ldr	r3, [pc, #144]	@ (80140c0 <_tx_timer_initialize+0x128>)
 801402e:	6818      	ldr	r0, [r3, #0]
 8014030:	4b23      	ldr	r3, [pc, #140]	@ (80140c0 <_tx_timer_initialize+0x128>)
 8014032:	681b      	ldr	r3, [r3, #0]
 8014034:	4699      	mov	r9, r3
 8014036:	4c23      	ldr	r4, [pc, #140]	@ (80140c4 <_tx_timer_initialize+0x12c>)
 8014038:	46a0      	mov	r8, r4
 801403a:	4e23      	ldr	r6, [pc, #140]	@ (80140c8 <_tx_timer_initialize+0x130>)
 801403c:	4d23      	ldr	r5, [pc, #140]	@ (80140cc <_tx_timer_initialize+0x134>)
 801403e:	4c24      	ldr	r4, [pc, #144]	@ (80140d0 <_tx_timer_initialize+0x138>)
 8014040:	2300      	movs	r3, #0
 8014042:	469c      	mov	ip, r3
 8014044:	4663      	mov	r3, ip
 8014046:	9305      	str	r3, [sp, #20]
 8014048:	2300      	movs	r3, #0
 801404a:	469c      	mov	ip, r3
 801404c:	4663      	mov	r3, ip
 801404e:	9304      	str	r3, [sp, #16]
 8014050:	464b      	mov	r3, r9
 8014052:	9303      	str	r3, [sp, #12]
 8014054:	9002      	str	r0, [sp, #8]
 8014056:	9101      	str	r1, [sp, #4]
 8014058:	9200      	str	r2, [sp, #0]
 801405a:	4643      	mov	r3, r8
 801405c:	0032      	movs	r2, r6
 801405e:	0029      	movs	r1, r5
 8014060:	0020      	movs	r0, r4
 8014062:	f7fe ff31 	bl	8012ec8 <_tx_thread_create>
 8014066:	0003      	movs	r3, r0
 8014068:	607b      	str	r3, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	2b00      	cmp	r3, #0
 801406e:	d1d9      	bne.n	8014024 <_tx_timer_initialize+0x8c>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8014070:	4b18      	ldr	r3, [pc, #96]	@ (80140d4 <_tx_timer_initialize+0x13c>)
 8014072:	2200      	movs	r2, #0
 8014074:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8014076:	4b18      	ldr	r3, [pc, #96]	@ (80140d8 <_tx_timer_initialize+0x140>)
 8014078:	2200      	movs	r2, #0
 801407a:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 801407c:	46c0      	nop			@ (mov r8, r8)
 801407e:	46bd      	mov	sp, r7
 8014080:	b007      	add	sp, #28
 8014082:	bcc0      	pop	{r6, r7}
 8014084:	46b9      	mov	r9, r7
 8014086:	46b0      	mov	r8, r6
 8014088:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801408a:	46c0      	nop			@ (mov r8, r8)
 801408c:	20011694 	.word	0x20011694
 8014090:	20011bf4 	.word	0x20011bf4
 8014094:	20011698 	.word	0x20011698
 8014098:	20011728 	.word	0x20011728
 801409c:	20011734 	.word	0x20011734
 80140a0:	2001169c 	.word	0x2001169c
 80140a4:	2001171c 	.word	0x2001171c
 80140a8:	20011724 	.word	0x20011724
 80140ac:	20011720 	.word	0x20011720
 80140b0:	20011718 	.word	0x20011718
 80140b4:	200117e8 	.word	0x200117e8
 80140b8:	200117f4 	.word	0x200117f4
 80140bc:	200117ec 	.word	0x200117ec
 80140c0:	200117f0 	.word	0x200117f0
 80140c4:	4154494d 	.word	0x4154494d
 80140c8:	08014205 	.word	0x08014205
 80140cc:	080200c4 	.word	0x080200c4
 80140d0:	20011738 	.word	0x20011738
 80140d4:	2001172c 	.word	0x2001172c
 80140d8:	20011730 	.word	0x20011730

080140dc <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 80140dc:	b580      	push	{r7, lr}
 80140de:	b088      	sub	sp, #32
 80140e0:	af00      	add	r7, sp, #0
 80140e2:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	681b      	ldr	r3, [r3, #0]
 80140e8:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 80140ea:	697b      	ldr	r3, [r7, #20]
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d049      	beq.n	8014184 <_tx_timer_system_activate+0xa8>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 80140f0:	697b      	ldr	r3, [r7, #20]
 80140f2:	3301      	adds	r3, #1
 80140f4:	d046      	beq.n	8014184 <_tx_timer_system_activate+0xa8>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	699b      	ldr	r3, [r3, #24]
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d142      	bne.n	8014184 <_tx_timer_system_activate+0xa8>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 80140fe:	697b      	ldr	r3, [r7, #20]
 8014100:	2b20      	cmp	r3, #32
 8014102:	d902      	bls.n	801410a <_tx_timer_system_activate+0x2e>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8014104:	231f      	movs	r3, #31
 8014106:	61bb      	str	r3, [r7, #24]
 8014108:	e002      	b.n	8014110 <_tx_timer_system_activate+0x34>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 801410a:	697b      	ldr	r3, [r7, #20]
 801410c:	3b01      	subs	r3, #1
 801410e:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8014110:	4b1e      	ldr	r3, [pc, #120]	@ (801418c <_tx_timer_system_activate+0xb0>)
 8014112:	681a      	ldr	r2, [r3, #0]
 8014114:	69bb      	ldr	r3, [r7, #24]
 8014116:	009b      	lsls	r3, r3, #2
 8014118:	18d3      	adds	r3, r2, r3
 801411a:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 801411c:	4b1c      	ldr	r3, [pc, #112]	@ (8014190 <_tx_timer_system_activate+0xb4>)
 801411e:	681b      	ldr	r3, [r3, #0]
 8014120:	69fa      	ldr	r2, [r7, #28]
 8014122:	429a      	cmp	r2, r3
 8014124:	d30b      	bcc.n	801413e <_tx_timer_system_activate+0x62>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8014126:	4b1a      	ldr	r3, [pc, #104]	@ (8014190 <_tx_timer_system_activate+0xb4>)
 8014128:	681b      	ldr	r3, [r3, #0]
 801412a:	69fa      	ldr	r2, [r7, #28]
 801412c:	1ad3      	subs	r3, r2, r3
 801412e:	109b      	asrs	r3, r3, #2
 8014130:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8014132:	4b18      	ldr	r3, [pc, #96]	@ (8014194 <_tx_timer_system_activate+0xb8>)
 8014134:	681a      	ldr	r2, [r3, #0]
 8014136:	693b      	ldr	r3, [r7, #16]
 8014138:	009b      	lsls	r3, r3, #2
 801413a:	18d3      	adds	r3, r2, r3
 801413c:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 801413e:	69fb      	ldr	r3, [r7, #28]
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	2b00      	cmp	r3, #0
 8014144:	d109      	bne.n	801415a <_tx_timer_system_activate+0x7e>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	687a      	ldr	r2, [r7, #4]
 801414a:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	687a      	ldr	r2, [r7, #4]
 8014150:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8014152:	69fb      	ldr	r3, [r7, #28]
 8014154:	687a      	ldr	r2, [r7, #4]
 8014156:	601a      	str	r2, [r3, #0]
 8014158:	e011      	b.n	801417e <_tx_timer_system_activate+0xa2>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 801415a:	69fb      	ldr	r3, [r7, #28]
 801415c:	681b      	ldr	r3, [r3, #0]
 801415e:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8014160:	68fb      	ldr	r3, [r7, #12]
 8014162:	695b      	ldr	r3, [r3, #20]
 8014164:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8014166:	68bb      	ldr	r3, [r7, #8]
 8014168:	687a      	ldr	r2, [r7, #4]
 801416a:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	687a      	ldr	r2, [r7, #4]
 8014170:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	68fa      	ldr	r2, [r7, #12]
 8014176:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	68ba      	ldr	r2, [r7, #8]
 801417c:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	69fa      	ldr	r2, [r7, #28]
 8014182:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8014184:	46c0      	nop			@ (mov r8, r8)
 8014186:	46bd      	mov	sp, r7
 8014188:	b008      	add	sp, #32
 801418a:	bd80      	pop	{r7, pc}
 801418c:	20011724 	.word	0x20011724
 8014190:	20011720 	.word	0x20011720
 8014194:	2001171c 	.word	0x2001171c

08014198 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8014198:	b580      	push	{r7, lr}
 801419a:	b086      	sub	sp, #24
 801419c:	af00      	add	r7, sp, #0
 801419e:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	699b      	ldr	r3, [r3, #24]
 80141a4:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 80141a6:	697b      	ldr	r3, [r7, #20]
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d026      	beq.n	80141fa <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	691b      	ldr	r3, [r3, #16]
 80141b0:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 80141b2:	687a      	ldr	r2, [r7, #4]
 80141b4:	693b      	ldr	r3, [r7, #16]
 80141b6:	429a      	cmp	r2, r3
 80141b8:	d108      	bne.n	80141cc <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80141ba:	697b      	ldr	r3, [r7, #20]
 80141bc:	681b      	ldr	r3, [r3, #0]
 80141be:	687a      	ldr	r2, [r7, #4]
 80141c0:	429a      	cmp	r2, r3
 80141c2:	d117      	bne.n	80141f4 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 80141c4:	697b      	ldr	r3, [r7, #20]
 80141c6:	2200      	movs	r2, #0
 80141c8:	601a      	str	r2, [r3, #0]
 80141ca:	e013      	b.n	80141f4 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	695b      	ldr	r3, [r3, #20]
 80141d0:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80141d2:	693b      	ldr	r3, [r7, #16]
 80141d4:	68fa      	ldr	r2, [r7, #12]
 80141d6:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 80141d8:	68fb      	ldr	r3, [r7, #12]
 80141da:	693a      	ldr	r2, [r7, #16]
 80141dc:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80141de:	697b      	ldr	r3, [r7, #20]
 80141e0:	681b      	ldr	r3, [r3, #0]
 80141e2:	687a      	ldr	r2, [r7, #4]
 80141e4:	429a      	cmp	r2, r3
 80141e6:	d105      	bne.n	80141f4 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 80141e8:	693b      	ldr	r3, [r7, #16]
 80141ea:	697a      	ldr	r2, [r7, #20]
 80141ec:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 80141ee:	697b      	ldr	r3, [r7, #20]
 80141f0:	693a      	ldr	r2, [r7, #16]
 80141f2:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	2200      	movs	r2, #0
 80141f8:	619a      	str	r2, [r3, #24]
    }
}
 80141fa:	46c0      	nop			@ (mov r8, r8)
 80141fc:	46bd      	mov	sp, r7
 80141fe:	b006      	add	sp, #24
 8014200:	bd80      	pop	{r7, pc}
	...

08014204 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8014204:	b580      	push	{r7, lr}
 8014206:	b094      	sub	sp, #80	@ 0x50
 8014208:	af00      	add	r7, sp, #0
 801420a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 801420c:	2300      	movs	r3, #0
 801420e:	647b      	str	r3, [r7, #68]	@ 0x44
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	4a70      	ldr	r2, [pc, #448]	@ (80143d4 <_tx_timer_thread_entry+0x1d0>)
 8014214:	4293      	cmp	r3, r2
 8014216:	d000      	beq.n	801421a <_tx_timer_thread_entry+0x16>
 8014218:	e0d8      	b.n	80143cc <_tx_timer_thread_entry+0x1c8>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801421a:	f3ef 8310 	mrs	r3, PRIMASK
 801421e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014220:	b672      	cpsid	i
    return(primask_value);
 8014222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8014224:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8014226:	4b6c      	ldr	r3, [pc, #432]	@ (80143d8 <_tx_timer_thread_entry+0x1d4>)
 8014228:	681b      	ldr	r3, [r3, #0]
 801422a:	681b      	ldr	r3, [r3, #0]
 801422c:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	2b00      	cmp	r3, #0
 8014232:	d003      	beq.n	801423c <_tx_timer_thread_entry+0x38>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8014234:	68fb      	ldr	r3, [r7, #12]
 8014236:	220c      	movs	r2, #12
 8014238:	18ba      	adds	r2, r7, r2
 801423a:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 801423c:	4b66      	ldr	r3, [pc, #408]	@ (80143d8 <_tx_timer_thread_entry+0x1d4>)
 801423e:	681b      	ldr	r3, [r3, #0]
 8014240:	2200      	movs	r2, #0
 8014242:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8014244:	4b64      	ldr	r3, [pc, #400]	@ (80143d8 <_tx_timer_thread_entry+0x1d4>)
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	1d1a      	adds	r2, r3, #4
 801424a:	4b63      	ldr	r3, [pc, #396]	@ (80143d8 <_tx_timer_thread_entry+0x1d4>)
 801424c:	601a      	str	r2, [r3, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 801424e:	4b62      	ldr	r3, [pc, #392]	@ (80143d8 <_tx_timer_thread_entry+0x1d4>)
 8014250:	681a      	ldr	r2, [r3, #0]
 8014252:	4b62      	ldr	r3, [pc, #392]	@ (80143dc <_tx_timer_thread_entry+0x1d8>)
 8014254:	681b      	ldr	r3, [r3, #0]
 8014256:	429a      	cmp	r2, r3
 8014258:	d103      	bne.n	8014262 <_tx_timer_thread_entry+0x5e>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 801425a:	4b61      	ldr	r3, [pc, #388]	@ (80143e0 <_tx_timer_thread_entry+0x1dc>)
 801425c:	681a      	ldr	r2, [r3, #0]
 801425e:	4b5e      	ldr	r3, [pc, #376]	@ (80143d8 <_tx_timer_thread_entry+0x1d4>)
 8014260:	601a      	str	r2, [r3, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8014262:	4b60      	ldr	r3, [pc, #384]	@ (80143e4 <_tx_timer_thread_entry+0x1e0>)
 8014264:	2200      	movs	r2, #0
 8014266:	601a      	str	r2, [r3, #0]
 8014268:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801426a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801426c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801426e:	f383 8810 	msr	PRIMASK, r3
}
 8014272:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014274:	f3ef 8310 	mrs	r3, PRIMASK
 8014278:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 801427a:	b672      	cpsid	i
    return(primask_value);
 801427c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 801427e:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8014280:	e07d      	b.n	801437e <_tx_timer_thread_entry+0x17a>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8014286:	68fb      	ldr	r3, [r7, #12]
 8014288:	691b      	ldr	r3, [r3, #16]
 801428a:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 801428c:	2300      	movs	r3, #0
 801428e:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8014290:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014294:	429a      	cmp	r2, r3
 8014296:	d102      	bne.n	801429e <_tx_timer_thread_entry+0x9a>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8014298:	2300      	movs	r3, #0
 801429a:	60fb      	str	r3, [r7, #12]
 801429c:	e00e      	b.n	80142bc <_tx_timer_thread_entry+0xb8>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 801429e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142a0:	695b      	ldr	r3, [r3, #20]
 80142a2:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80142a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80142a8:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 80142aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80142ae:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80142b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142b2:	220c      	movs	r2, #12
 80142b4:	18ba      	adds	r2, r7, r2
 80142b6:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 80142b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142ba:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80142bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	2b20      	cmp	r3, #32
 80142c2:	d911      	bls.n	80142e8 <_tx_timer_thread_entry+0xe4>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80142c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142c6:	681b      	ldr	r3, [r3, #0]
 80142c8:	3b20      	subs	r3, #32
 80142ca:	001a      	movs	r2, r3
                    current_timer -> tx_timer_internal_remaining_ticks =
 80142cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142ce:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80142d0:	2300      	movs	r3, #0
 80142d2:	64bb      	str	r3, [r7, #72]	@ 0x48

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80142d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142d6:	2208      	movs	r2, #8
 80142d8:	18ba      	adds	r2, r7, r2
 80142da:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80142dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80142e0:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80142e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142e4:	60bb      	str	r3, [r7, #8]
 80142e6:	e01a      	b.n	801431e <_tx_timer_thread_entry+0x11a>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80142e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142ea:	689b      	ldr	r3, [r3, #8]
 80142ec:	64bb      	str	r3, [r7, #72]	@ 0x48
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 80142ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142f0:	68db      	ldr	r3, [r3, #12]
 80142f2:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 80142f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142f6:	685a      	ldr	r2, [r3, #4]
 80142f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142fa:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 80142fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142fe:	681b      	ldr	r3, [r3, #0]
 8014300:	2b00      	cmp	r3, #0
 8014302:	d009      	beq.n	8014318 <_tx_timer_thread_entry+0x114>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8014304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014306:	2208      	movs	r2, #8
 8014308:	18ba      	adds	r2, r7, r2
 801430a:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 801430c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801430e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014310:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8014312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014314:	60bb      	str	r3, [r7, #8]
 8014316:	e002      	b.n	801431e <_tx_timer_thread_entry+0x11a>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8014318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801431a:	2200      	movs	r2, #0
 801431c:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 801431e:	4b32      	ldr	r3, [pc, #200]	@ (80143e8 <_tx_timer_thread_entry+0x1e4>)
 8014320:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014322:	601a      	str	r2, [r3, #0]
 8014324:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014326:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8014328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801432a:	f383 8810 	msr	PRIMASK, r3
}
 801432e:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8014330:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014332:	2b00      	cmp	r3, #0
 8014334:	d003      	beq.n	801433e <_tx_timer_thread_entry+0x13a>
                {

                    (timeout_function) (timeout_param);
 8014336:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014338:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801433a:	0010      	movs	r0, r2
 801433c:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801433e:	f3ef 8310 	mrs	r3, PRIMASK
 8014342:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014344:	b672      	cpsid	i
    return(primask_value);
 8014346:	6a3b      	ldr	r3, [r7, #32]
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8014348:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 801434a:	4b27      	ldr	r3, [pc, #156]	@ (80143e8 <_tx_timer_thread_entry+0x1e4>)
 801434c:	2200      	movs	r2, #0
 801434e:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8014350:	68bb      	ldr	r3, [r7, #8]
 8014352:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014354:	429a      	cmp	r2, r3
 8014356:	d106      	bne.n	8014366 <_tx_timer_thread_entry+0x162>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8014358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801435a:	2200      	movs	r2, #0
 801435c:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 801435e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014360:	0018      	movs	r0, r3
 8014362:	f7ff febb 	bl	80140dc <_tx_timer_system_activate>
 8014366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014368:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801436a:	69bb      	ldr	r3, [r7, #24]
 801436c:	f383 8810 	msr	PRIMASK, r3
}
 8014370:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014372:	f3ef 8310 	mrs	r3, PRIMASK
 8014376:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014378:	b672      	cpsid	i
    return(primask_value);
 801437a:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 801437c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (expired_timers != TX_NULL)
 801437e:	68fb      	ldr	r3, [r7, #12]
 8014380:	2b00      	cmp	r3, #0
 8014382:	d000      	beq.n	8014386 <_tx_timer_thread_entry+0x182>
 8014384:	e77d      	b.n	8014282 <_tx_timer_thread_entry+0x7e>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8014386:	4b17      	ldr	r3, [pc, #92]	@ (80143e4 <_tx_timer_thread_entry+0x1e0>)
 8014388:	681b      	ldr	r3, [r3, #0]
 801438a:	2b00      	cmp	r3, #0
 801438c:	d117      	bne.n	80143be <_tx_timer_thread_entry+0x1ba>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 801438e:	4b17      	ldr	r3, [pc, #92]	@ (80143ec <_tx_timer_thread_entry+0x1e8>)
 8014390:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8014392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014394:	2203      	movs	r2, #3
 8014396:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8014398:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801439a:	2201      	movs	r2, #1
 801439c:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 801439e:	4b14      	ldr	r3, [pc, #80]	@ (80143f0 <_tx_timer_thread_entry+0x1ec>)
 80143a0:	681b      	ldr	r3, [r3, #0]
 80143a2:	1c5a      	adds	r2, r3, #1
 80143a4:	4b12      	ldr	r3, [pc, #72]	@ (80143f0 <_tx_timer_thread_entry+0x1ec>)
 80143a6:	601a      	str	r2, [r3, #0]
 80143a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80143aa:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80143ac:	697b      	ldr	r3, [r7, #20]
 80143ae:	f383 8810 	msr	PRIMASK, r3
}
 80143b2:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80143b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80143b6:	0018      	movs	r0, r3
 80143b8:	f7ff faf6 	bl	80139a8 <_tx_thread_system_suspend>
 80143bc:	e72d      	b.n	801421a <_tx_timer_thread_entry+0x16>
 80143be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80143c0:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80143c2:	693b      	ldr	r3, [r7, #16]
 80143c4:	f383 8810 	msr	PRIMASK, r3
}
 80143c8:	46c0      	nop			@ (mov r8, r8)
            TX_DISABLE
 80143ca:	e726      	b.n	801421a <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 80143cc:	46c0      	nop			@ (mov r8, r8)
 80143ce:	46bd      	mov	sp, r7
 80143d0:	b014      	add	sp, #80	@ 0x50
 80143d2:	bd80      	pop	{r7, pc}
 80143d4:	4154494d 	.word	0x4154494d
 80143d8:	20011724 	.word	0x20011724
 80143dc:	20011720 	.word	0x20011720
 80143e0:	2001171c 	.word	0x2001171c
 80143e4:	20011728 	.word	0x20011728
 80143e8:	20011734 	.word	0x20011734
 80143ec:	20011738 	.word	0x20011738
 80143f0:	20011688 	.word	0x20011688

080143f4 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 80143f4:	b580      	push	{r7, lr}
 80143f6:	b08a      	sub	sp, #40	@ 0x28
 80143f8:	af00      	add	r7, sp, #0
 80143fa:	60f8      	str	r0, [r7, #12]
 80143fc:	60b9      	str	r1, [r7, #8]
 80143fe:	607a      	str	r2, [r7, #4]
 8014400:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014402:	2300      	movs	r3, #0
 8014404:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8014406:	68fb      	ldr	r3, [r7, #12]
 8014408:	2b00      	cmp	r3, #0
 801440a:	d102      	bne.n	8014412 <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 801440c:	2302      	movs	r3, #2
 801440e:	627b      	str	r3, [r7, #36]	@ 0x24
 8014410:	e028      	b.n	8014464 <_txe_byte_allocate+0x70>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 8014412:	68fb      	ldr	r3, [r7, #12]
 8014414:	681b      	ldr	r3, [r3, #0]
 8014416:	4a2d      	ldr	r2, [pc, #180]	@ (80144cc <_txe_byte_allocate+0xd8>)
 8014418:	4293      	cmp	r3, r2
 801441a:	d002      	beq.n	8014422 <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 801441c:	2302      	movs	r3, #2
 801441e:	627b      	str	r3, [r7, #36]	@ 0x24
 8014420:	e020      	b.n	8014464 <_txe_byte_allocate+0x70>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 8014422:	68bb      	ldr	r3, [r7, #8]
 8014424:	2b00      	cmp	r3, #0
 8014426:	d102      	bne.n	801442e <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8014428:	2303      	movs	r3, #3
 801442a:	627b      	str	r3, [r7, #36]	@ 0x24
 801442c:	e01a      	b.n	8014464 <_txe_byte_allocate+0x70>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	2b00      	cmp	r3, #0
 8014432:	d102      	bne.n	801443a <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8014434:	2305      	movs	r3, #5
 8014436:	627b      	str	r3, [r7, #36]	@ 0x24
 8014438:	e014      	b.n	8014464 <_txe_byte_allocate+0x70>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 801443a:	68fb      	ldr	r3, [r7, #12]
 801443c:	69db      	ldr	r3, [r3, #28]
 801443e:	687a      	ldr	r2, [r7, #4]
 8014440:	429a      	cmp	r2, r3
 8014442:	d902      	bls.n	801444a <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8014444:	2305      	movs	r3, #5
 8014446:	627b      	str	r3, [r7, #36]	@ 0x24
 8014448:	e00c      	b.n	8014464 <_txe_byte_allocate+0x70>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 801444a:	683b      	ldr	r3, [r7, #0]
 801444c:	2b00      	cmp	r3, #0
 801444e:	d009      	beq.n	8014464 <_txe_byte_allocate+0x70>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014450:	f3ef 8305 	mrs	r3, IPSR
 8014454:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8014456:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014458:	4b1d      	ldr	r3, [pc, #116]	@ (80144d0 <_txe_byte_allocate+0xdc>)
 801445a:	681b      	ldr	r3, [r3, #0]
 801445c:	4313      	orrs	r3, r2
 801445e:	d001      	beq.n	8014464 <_txe_byte_allocate+0x70>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8014460:	2304      	movs	r3, #4
 8014462:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 8014464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014466:	2b00      	cmp	r3, #0
 8014468:	d108      	bne.n	801447c <_txe_byte_allocate+0x88>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 801446a:	4b1a      	ldr	r3, [pc, #104]	@ (80144d4 <_txe_byte_allocate+0xe0>)
 801446c:	681b      	ldr	r3, [r3, #0]
 801446e:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8014470:	6a3a      	ldr	r2, [r7, #32]
 8014472:	4b19      	ldr	r3, [pc, #100]	@ (80144d8 <_txe_byte_allocate+0xe4>)
 8014474:	429a      	cmp	r2, r3
 8014476:	d101      	bne.n	801447c <_txe_byte_allocate+0x88>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8014478:	2313      	movs	r3, #19
 801447a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 801447c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801447e:	2b00      	cmp	r3, #0
 8014480:	d113      	bne.n	80144aa <_txe_byte_allocate+0xb6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014482:	f3ef 8305 	mrs	r3, IPSR
 8014486:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8014488:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801448a:	4b11      	ldr	r3, [pc, #68]	@ (80144d0 <_txe_byte_allocate+0xdc>)
 801448c:	681b      	ldr	r3, [r3, #0]
 801448e:	4313      	orrs	r3, r2
 8014490:	d00b      	beq.n	80144aa <_txe_byte_allocate+0xb6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014492:	f3ef 8305 	mrs	r3, IPSR
 8014496:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014498:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 801449a:	4b0d      	ldr	r3, [pc, #52]	@ (80144d0 <_txe_byte_allocate+0xdc>)
 801449c:	681b      	ldr	r3, [r3, #0]
 801449e:	4313      	orrs	r3, r2
 80144a0:	4a0e      	ldr	r2, [pc, #56]	@ (80144dc <_txe_byte_allocate+0xe8>)
 80144a2:	4293      	cmp	r3, r2
 80144a4:	d801      	bhi.n	80144aa <_txe_byte_allocate+0xb6>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80144a6:	2313      	movs	r3, #19
 80144a8:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80144aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d107      	bne.n	80144c0 <_txe_byte_allocate+0xcc>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 80144b0:	683b      	ldr	r3, [r7, #0]
 80144b2:	687a      	ldr	r2, [r7, #4]
 80144b4:	68b9      	ldr	r1, [r7, #8]
 80144b6:	68f8      	ldr	r0, [r7, #12]
 80144b8:	f7fc f97c 	bl	80107b4 <_tx_byte_allocate>
 80144bc:	0003      	movs	r3, r0
 80144be:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 80144c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80144c2:	0018      	movs	r0, r3
 80144c4:	46bd      	mov	sp, r7
 80144c6:	b00a      	add	sp, #40	@ 0x28
 80144c8:	bd80      	pop	{r7, pc}
 80144ca:	46c0      	nop			@ (mov r8, r8)
 80144cc:	42595445 	.word	0x42595445
 80144d0:	20000010 	.word	0x20000010
 80144d4:	200115f0 	.word	0x200115f0
 80144d8:	20011738 	.word	0x20011738
 80144dc:	f0f0f0ef 	.word	0xf0f0f0ef

080144e0 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 80144e0:	b580      	push	{r7, lr}
 80144e2:	b090      	sub	sp, #64	@ 0x40
 80144e4:	af00      	add	r7, sp, #0
 80144e6:	60f8      	str	r0, [r7, #12]
 80144e8:	60b9      	str	r1, [r7, #8]
 80144ea:	607a      	str	r2, [r7, #4]
 80144ec:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80144ee:	2300      	movs	r3, #0
 80144f0:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80144f2:	68fb      	ldr	r3, [r7, #12]
 80144f4:	2b00      	cmp	r3, #0
 80144f6:	d102      	bne.n	80144fe <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80144f8:	2302      	movs	r3, #2
 80144fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80144fc:	e070      	b.n	80145e0 <_txe_byte_pool_create+0x100>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 80144fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014500:	2b34      	cmp	r3, #52	@ 0x34
 8014502:	d002      	beq.n	801450a <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8014504:	2302      	movs	r3, #2
 8014506:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014508:	e06a      	b.n	80145e0 <_txe_byte_pool_create+0x100>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801450a:	f3ef 8310 	mrs	r3, PRIMASK
 801450e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014510:	b672      	cpsid	i
    return(primask_value);
 8014512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8014514:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8014516:	4b3a      	ldr	r3, [pc, #232]	@ (8014600 <_txe_byte_pool_create+0x120>)
 8014518:	681b      	ldr	r3, [r3, #0]
 801451a:	1c5a      	adds	r2, r3, #1
 801451c:	4b38      	ldr	r3, [pc, #224]	@ (8014600 <_txe_byte_pool_create+0x120>)
 801451e:	601a      	str	r2, [r3, #0]
 8014520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014522:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8014524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014526:	f383 8810 	msr	PRIMASK, r3
}
 801452a:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 801452c:	4b35      	ldr	r3, [pc, #212]	@ (8014604 <_txe_byte_pool_create+0x124>)
 801452e:	681b      	ldr	r3, [r3, #0]
 8014530:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8014532:	2300      	movs	r3, #0
 8014534:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014536:	e009      	b.n	801454c <_txe_byte_pool_create+0x6c>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8014538:	68fa      	ldr	r2, [r7, #12]
 801453a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801453c:	429a      	cmp	r2, r3
 801453e:	d00b      	beq.n	8014558 <_txe_byte_pool_create+0x78>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8014540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014544:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8014546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014548:	3301      	adds	r3, #1
 801454a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801454c:	4b2e      	ldr	r3, [pc, #184]	@ (8014608 <_txe_byte_pool_create+0x128>)
 801454e:	681b      	ldr	r3, [r3, #0]
 8014550:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014552:	429a      	cmp	r2, r3
 8014554:	d3f0      	bcc.n	8014538 <_txe_byte_pool_create+0x58>
 8014556:	e000      	b.n	801455a <_txe_byte_pool_create+0x7a>
                break;
 8014558:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801455a:	f3ef 8310 	mrs	r3, PRIMASK
 801455e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014560:	b672      	cpsid	i
    return(primask_value);
 8014562:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8014564:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8014566:	4b26      	ldr	r3, [pc, #152]	@ (8014600 <_txe_byte_pool_create+0x120>)
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	1e5a      	subs	r2, r3, #1
 801456c:	4b24      	ldr	r3, [pc, #144]	@ (8014600 <_txe_byte_pool_create+0x120>)
 801456e:	601a      	str	r2, [r3, #0]
 8014570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014572:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8014574:	6a3b      	ldr	r3, [r7, #32]
 8014576:	f383 8810 	msr	PRIMASK, r3
}
 801457a:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 801457c:	f7ff f8dc 	bl	8013738 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8014580:	68fa      	ldr	r2, [r7, #12]
 8014582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014584:	429a      	cmp	r2, r3
 8014586:	d102      	bne.n	801458e <_txe_byte_pool_create+0xae>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8014588:	2302      	movs	r3, #2
 801458a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801458c:	e028      	b.n	80145e0 <_txe_byte_pool_create+0x100>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	2b00      	cmp	r3, #0
 8014592:	d102      	bne.n	801459a <_txe_byte_pool_create+0xba>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8014594:	2303      	movs	r3, #3
 8014596:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014598:	e022      	b.n	80145e0 <_txe_byte_pool_create+0x100>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 801459a:	683b      	ldr	r3, [r7, #0]
 801459c:	2b63      	cmp	r3, #99	@ 0x63
 801459e:	d802      	bhi.n	80145a6 <_txe_byte_pool_create+0xc6>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 80145a0:	2305      	movs	r3, #5
 80145a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80145a4:	e01c      	b.n	80145e0 <_txe_byte_pool_create+0x100>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80145a6:	4b19      	ldr	r3, [pc, #100]	@ (801460c <_txe_byte_pool_create+0x12c>)
 80145a8:	681b      	ldr	r3, [r3, #0]
 80145aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 80145ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80145ae:	4b18      	ldr	r3, [pc, #96]	@ (8014610 <_txe_byte_pool_create+0x130>)
 80145b0:	429a      	cmp	r2, r3
 80145b2:	d101      	bne.n	80145b8 <_txe_byte_pool_create+0xd8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80145b4:	2313      	movs	r3, #19
 80145b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80145b8:	f3ef 8305 	mrs	r3, IPSR
 80145bc:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80145be:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80145c0:	4b14      	ldr	r3, [pc, #80]	@ (8014614 <_txe_byte_pool_create+0x134>)
 80145c2:	681b      	ldr	r3, [r3, #0]
 80145c4:	4313      	orrs	r3, r2
 80145c6:	d00b      	beq.n	80145e0 <_txe_byte_pool_create+0x100>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80145c8:	f3ef 8305 	mrs	r3, IPSR
 80145cc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80145ce:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80145d0:	4b10      	ldr	r3, [pc, #64]	@ (8014614 <_txe_byte_pool_create+0x134>)
 80145d2:	681b      	ldr	r3, [r3, #0]
 80145d4:	4313      	orrs	r3, r2
 80145d6:	4a10      	ldr	r2, [pc, #64]	@ (8014618 <_txe_byte_pool_create+0x138>)
 80145d8:	4293      	cmp	r3, r2
 80145da:	d801      	bhi.n	80145e0 <_txe_byte_pool_create+0x100>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80145dc:	2313      	movs	r3, #19
 80145de:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80145e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d107      	bne.n	80145f6 <_txe_byte_pool_create+0x116>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 80145e6:	683b      	ldr	r3, [r7, #0]
 80145e8:	687a      	ldr	r2, [r7, #4]
 80145ea:	68b9      	ldr	r1, [r7, #8]
 80145ec:	68f8      	ldr	r0, [r7, #12]
 80145ee:	f7fc fa1f 	bl	8010a30 <_tx_byte_pool_create>
 80145f2:	0003      	movs	r3, r0
 80145f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 80145f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80145f8:	0018      	movs	r0, r3
 80145fa:	46bd      	mov	sp, r7
 80145fc:	b010      	add	sp, #64	@ 0x40
 80145fe:	bd80      	pop	{r7, pc}
 8014600:	20011688 	.word	0x20011688
 8014604:	200115e0 	.word	0x200115e0
 8014608:	200115e4 	.word	0x200115e4
 801460c:	200115f0 	.word	0x200115f0
 8014610:	20011738 	.word	0x20011738
 8014614:	20000010 	.word	0x20000010
 8014618:	f0f0f0ef 	.word	0xf0f0f0ef

0801461c <_txe_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size)
{
 801461c:	b580      	push	{r7, lr}
 801461e:	b090      	sub	sp, #64	@ 0x40
 8014620:	af00      	add	r7, sp, #0
 8014622:	60f8      	str	r0, [r7, #12]
 8014624:	60b9      	str	r1, [r7, #8]
 8014626:	607a      	str	r2, [r7, #4]
TX_THREAD                   *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014628:	2300      	movs	r3, #0
 801462a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid event flags group pointer.  */
    if (group_ptr == TX_NULL)
 801462c:	68fb      	ldr	r3, [r7, #12]
 801462e:	2b00      	cmp	r3, #0
 8014630:	d102      	bne.n	8014638 <_txe_event_flags_create+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8014632:	2306      	movs	r3, #6
 8014634:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014636:	e064      	b.n	8014702 <_txe_event_flags_create+0xe6>
    }

    /* Now check for proper control block size.  */
    else if (event_control_block_size != (sizeof(TX_EVENT_FLAGS_GROUP)))
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	2b24      	cmp	r3, #36	@ 0x24
 801463c:	d002      	beq.n	8014644 <_txe_event_flags_create+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 801463e:	2306      	movs	r3, #6
 8014640:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014642:	e05e      	b.n	8014702 <_txe_event_flags_create+0xe6>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014644:	f3ef 8310 	mrs	r3, PRIMASK
 8014648:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 801464a:	b672      	cpsid	i
    return(primask_value);
 801464c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 801464e:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8014650:	4b34      	ldr	r3, [pc, #208]	@ (8014724 <_txe_event_flags_create+0x108>)
 8014652:	681b      	ldr	r3, [r3, #0]
 8014654:	1c5a      	adds	r2, r3, #1
 8014656:	4b33      	ldr	r3, [pc, #204]	@ (8014724 <_txe_event_flags_create+0x108>)
 8014658:	601a      	str	r2, [r3, #0]
 801465a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801465c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801465e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014660:	f383 8810 	msr	PRIMASK, r3
}
 8014664:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_group =   _tx_event_flags_created_ptr;
 8014666:	4b30      	ldr	r3, [pc, #192]	@ (8014728 <_txe_event_flags_create+0x10c>)
 8014668:	681b      	ldr	r3, [r3, #0]
 801466a:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 801466c:	2300      	movs	r3, #0
 801466e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014670:	e009      	b.n	8014686 <_txe_event_flags_create+0x6a>
        {

            /* Determine if this group matches the event flags group in the list.  */
            if (group_ptr == next_group)
 8014672:	68fa      	ldr	r2, [r7, #12]
 8014674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014676:	429a      	cmp	r2, r3
 8014678:	d00b      	beq.n	8014692 <_txe_event_flags_create+0x76>
            }
            else
            {

                /* Move to the next group.  */
                next_group =  next_group -> tx_event_flags_group_created_next;
 801467a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801467c:	699b      	ldr	r3, [r3, #24]
 801467e:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 8014680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014682:	3301      	adds	r3, #1
 8014684:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014686:	4b29      	ldr	r3, [pc, #164]	@ (801472c <_txe_event_flags_create+0x110>)
 8014688:	681b      	ldr	r3, [r3, #0]
 801468a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801468c:	429a      	cmp	r2, r3
 801468e:	d3f0      	bcc.n	8014672 <_txe_event_flags_create+0x56>
 8014690:	e000      	b.n	8014694 <_txe_event_flags_create+0x78>
                break;
 8014692:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014694:	f3ef 8310 	mrs	r3, PRIMASK
 8014698:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801469a:	b672      	cpsid	i
    return(primask_value);
 801469c:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 801469e:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80146a0:	4b20      	ldr	r3, [pc, #128]	@ (8014724 <_txe_event_flags_create+0x108>)
 80146a2:	681b      	ldr	r3, [r3, #0]
 80146a4:	1e5a      	subs	r2, r3, #1
 80146a6:	4b1f      	ldr	r3, [pc, #124]	@ (8014724 <_txe_event_flags_create+0x108>)
 80146a8:	601a      	str	r2, [r3, #0]
 80146aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146ac:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80146ae:	6a3b      	ldr	r3, [r7, #32]
 80146b0:	f383 8810 	msr	PRIMASK, r3
}
 80146b4:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80146b6:	f7ff f83f 	bl	8013738 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate event flag group.  */
        if (group_ptr == next_group)
 80146ba:	68fa      	ldr	r2, [r7, #12]
 80146bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80146be:	429a      	cmp	r2, r3
 80146c0:	d102      	bne.n	80146c8 <_txe_event_flags_create+0xac>
        {

            /* Group is already created, return appropriate error code.  */
            status =  TX_GROUP_ERROR;
 80146c2:	2306      	movs	r3, #6
 80146c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80146c6:	e01c      	b.n	8014702 <_txe_event_flags_create+0xe6>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80146c8:	4b19      	ldr	r3, [pc, #100]	@ (8014730 <_txe_event_flags_create+0x114>)
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 80146ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80146d0:	4b18      	ldr	r3, [pc, #96]	@ (8014734 <_txe_event_flags_create+0x118>)
 80146d2:	429a      	cmp	r2, r3
 80146d4:	d101      	bne.n	80146da <_txe_event_flags_create+0xbe>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80146d6:	2313      	movs	r3, #19
 80146d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80146da:	f3ef 8305 	mrs	r3, IPSR
 80146de:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80146e0:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80146e2:	4b15      	ldr	r3, [pc, #84]	@ (8014738 <_txe_event_flags_create+0x11c>)
 80146e4:	681b      	ldr	r3, [r3, #0]
 80146e6:	4313      	orrs	r3, r2
 80146e8:	d00b      	beq.n	8014702 <_txe_event_flags_create+0xe6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80146ea:	f3ef 8305 	mrs	r3, IPSR
 80146ee:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80146f0:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80146f2:	4b11      	ldr	r3, [pc, #68]	@ (8014738 <_txe_event_flags_create+0x11c>)
 80146f4:	681b      	ldr	r3, [r3, #0]
 80146f6:	4313      	orrs	r3, r2
 80146f8:	4a10      	ldr	r2, [pc, #64]	@ (801473c <_txe_event_flags_create+0x120>)
 80146fa:	4293      	cmp	r3, r2
 80146fc:	d801      	bhi.n	8014702 <_txe_event_flags_create+0xe6>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80146fe:	2313      	movs	r3, #19
 8014700:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014704:	2b00      	cmp	r3, #0
 8014706:	d107      	bne.n	8014718 <_txe_event_flags_create+0xfc>
    {

        /* Call actual event flags create function.  */
        status =  _tx_event_flags_create(group_ptr, name_ptr);
 8014708:	68ba      	ldr	r2, [r7, #8]
 801470a:	68fb      	ldr	r3, [r7, #12]
 801470c:	0011      	movs	r1, r2
 801470e:	0018      	movs	r0, r3
 8014710:	f7fc fbc0 	bl	8010e94 <_tx_event_flags_create>
 8014714:	0003      	movs	r3, r0
 8014716:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8014718:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801471a:	0018      	movs	r0, r3
 801471c:	46bd      	mov	sp, r7
 801471e:	b010      	add	sp, #64	@ 0x40
 8014720:	bd80      	pop	{r7, pc}
 8014722:	46c0      	nop			@ (mov r8, r8)
 8014724:	20011688 	.word	0x20011688
 8014728:	200115c8 	.word	0x200115c8
 801472c:	200115cc 	.word	0x200115cc
 8014730:	200115f0 	.word	0x200115f0
 8014734:	20011738 	.word	0x20011738
 8014738:	20000010 	.word	0x20000010
 801473c:	f0f0f0ef 	.word	0xf0f0f0ef

08014740 <_txe_event_flags_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr)
{
 8014740:	b580      	push	{r7, lr}
 8014742:	b086      	sub	sp, #24
 8014744:	af00      	add	r7, sp, #0
 8014746:	6078      	str	r0, [r7, #4]


#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014748:	2300      	movs	r3, #0
 801474a:	617b      	str	r3, [r7, #20]
#endif

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	2b00      	cmp	r3, #0
 8014750:	d102      	bne.n	8014758 <_txe_event_flags_delete+0x18>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8014752:	2306      	movs	r3, #6
 8014754:	617b      	str	r3, [r7, #20]
 8014756:	e024      	b.n	80147a2 <_txe_event_flags_delete+0x62>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	681b      	ldr	r3, [r3, #0]
 801475c:	4a13      	ldr	r2, [pc, #76]	@ (80147ac <_txe_event_flags_delete+0x6c>)
 801475e:	4293      	cmp	r3, r2
 8014760:	d002      	beq.n	8014768 <_txe_event_flags_delete+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8014762:	2306      	movs	r3, #6
 8014764:	617b      	str	r3, [r7, #20]
 8014766:	e01c      	b.n	80147a2 <_txe_event_flags_delete+0x62>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014768:	f3ef 8305 	mrs	r3, IPSR
 801476c:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 801476e:	68fa      	ldr	r2, [r7, #12]
    }

    /* Check for invalid caller of this function.  */

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014770:	4b0f      	ldr	r3, [pc, #60]	@ (80147b0 <_txe_event_flags_delete+0x70>)
 8014772:	681b      	ldr	r3, [r3, #0]
 8014774:	4313      	orrs	r3, r2
 8014776:	d002      	beq.n	801477e <_txe_event_flags_delete+0x3e>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 8014778:	2313      	movs	r3, #19
 801477a:	617b      	str	r3, [r7, #20]
 801477c:	e011      	b.n	80147a2 <_txe_event_flags_delete+0x62>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 801477e:	4b0d      	ldr	r3, [pc, #52]	@ (80147b4 <_txe_event_flags_delete+0x74>)
 8014780:	681b      	ldr	r3, [r3, #0]
 8014782:	613b      	str	r3, [r7, #16]

        /* Is the caller the system timer thread?  */
        if (thread_ptr == &_tx_timer_thread)
 8014784:	693a      	ldr	r2, [r7, #16]
 8014786:	4b0c      	ldr	r3, [pc, #48]	@ (80147b8 <_txe_event_flags_delete+0x78>)
 8014788:	429a      	cmp	r2, r3
 801478a:	d101      	bne.n	8014790 <_txe_event_flags_delete+0x50>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 801478c:	2313      	movs	r3, #19
 801478e:	617b      	str	r3, [r7, #20]
        }

        /* Determine if everything is okay.  */
        if (status == TX_SUCCESS)
 8014790:	697b      	ldr	r3, [r7, #20]
 8014792:	2b00      	cmp	r3, #0
 8014794:	d105      	bne.n	80147a2 <_txe_event_flags_delete+0x62>
        {
#endif

            /* Call actual event flag group delete function.  */
            status =  _tx_event_flags_delete(group_ptr);
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	0018      	movs	r0, r3
 801479a:	f7fc fbdb 	bl	8010f54 <_tx_event_flags_delete>
 801479e:	0003      	movs	r3, r0
 80147a0:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Return completion status.  */
    return(status);
 80147a2:	697b      	ldr	r3, [r7, #20]
}
 80147a4:	0018      	movs	r0, r3
 80147a6:	46bd      	mov	sp, r7
 80147a8:	b006      	add	sp, #24
 80147aa:	bd80      	pop	{r7, pc}
 80147ac:	4456444e 	.word	0x4456444e
 80147b0:	20000010 	.word	0x20000010
 80147b4:	200115f0 	.word	0x200115f0
 80147b8:	20011738 	.word	0x20011738

080147bc <_txe_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 80147bc:	b590      	push	{r4, r7, lr}
 80147be:	b08b      	sub	sp, #44	@ 0x2c
 80147c0:	af02      	add	r7, sp, #8
 80147c2:	60f8      	str	r0, [r7, #12]
 80147c4:	60b9      	str	r1, [r7, #8]
 80147c6:	607a      	str	r2, [r7, #4]
 80147c8:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80147ca:	2300      	movs	r3, #0
 80147cc:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 80147ce:	68fb      	ldr	r3, [r7, #12]
 80147d0:	2b00      	cmp	r3, #0
 80147d2:	d102      	bne.n	80147da <_txe_event_flags_get+0x1e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 80147d4:	2306      	movs	r3, #6
 80147d6:	61fb      	str	r3, [r7, #28]
 80147d8:	e024      	b.n	8014824 <_txe_event_flags_get+0x68>
    }

    /* Now check for invalid event group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	4a1f      	ldr	r2, [pc, #124]	@ (801485c <_txe_event_flags_get+0xa0>)
 80147e0:	4293      	cmp	r3, r2
 80147e2:	d002      	beq.n	80147ea <_txe_event_flags_get+0x2e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 80147e4:	2306      	movs	r3, #6
 80147e6:	61fb      	str	r3, [r7, #28]
 80147e8:	e01c      	b.n	8014824 <_txe_event_flags_get+0x68>
    }

    /* Check for an invalid destination for actual flags.  */
    else if (actual_flags_ptr == TX_NULL)
 80147ea:	683b      	ldr	r3, [r7, #0]
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	d102      	bne.n	80147f6 <_txe_event_flags_get+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 80147f0:	2303      	movs	r3, #3
 80147f2:	61fb      	str	r3, [r7, #28]
 80147f4:	e016      	b.n	8014824 <_txe_event_flags_get+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80147f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147f8:	2b00      	cmp	r3, #0
 80147fa:	d013      	beq.n	8014824 <_txe_event_flags_get+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80147fc:	f3ef 8305 	mrs	r3, IPSR
 8014800:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014802:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014804:	4b16      	ldr	r3, [pc, #88]	@ (8014860 <_txe_event_flags_get+0xa4>)
 8014806:	681b      	ldr	r3, [r3, #0]
 8014808:	4313      	orrs	r3, r2
 801480a:	d002      	beq.n	8014812 <_txe_event_flags_get+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 801480c:	2304      	movs	r3, #4
 801480e:	61fb      	str	r3, [r7, #28]
 8014810:	e008      	b.n	8014824 <_txe_event_flags_get+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8014812:	4b14      	ldr	r3, [pc, #80]	@ (8014864 <_txe_event_flags_get+0xa8>)
 8014814:	681b      	ldr	r3, [r3, #0]
 8014816:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8014818:	69ba      	ldr	r2, [r7, #24]
 801481a:	4b13      	ldr	r3, [pc, #76]	@ (8014868 <_txe_event_flags_get+0xac>)
 801481c:	429a      	cmp	r2, r3
 801481e:	d101      	bne.n	8014824 <_txe_event_flags_get+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8014820:	2304      	movs	r3, #4
 8014822:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8014824:	69fb      	ldr	r3, [r7, #28]
 8014826:	2b00      	cmp	r3, #0
 8014828:	d104      	bne.n	8014834 <_txe_event_flags_get+0x78>
    {

        /* Check for invalid get option.  */
        if (get_option > TX_AND_CLEAR)
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	2b03      	cmp	r3, #3
 801482e:	d901      	bls.n	8014834 <_txe_event_flags_get+0x78>
        {

            /* Invalid get events option, return appropriate error.  */
            status =  TX_OPTION_ERROR;
 8014830:	2308      	movs	r3, #8
 8014832:	61fb      	str	r3, [r7, #28]
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014834:	69fb      	ldr	r3, [r7, #28]
 8014836:	2b00      	cmp	r3, #0
 8014838:	d10a      	bne.n	8014850 <_txe_event_flags_get+0x94>
    {

        /* Call actual event flags get function.  */
        status =  _tx_event_flags_get(group_ptr, requested_flags, get_option, actual_flags_ptr, wait_option);
 801483a:	683c      	ldr	r4, [r7, #0]
 801483c:	687a      	ldr	r2, [r7, #4]
 801483e:	68b9      	ldr	r1, [r7, #8]
 8014840:	68f8      	ldr	r0, [r7, #12]
 8014842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014844:	9300      	str	r3, [sp, #0]
 8014846:	0023      	movs	r3, r4
 8014848:	f7fc fc10 	bl	801106c <_tx_event_flags_get>
 801484c:	0003      	movs	r3, r0
 801484e:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8014850:	69fb      	ldr	r3, [r7, #28]
}
 8014852:	0018      	movs	r0, r3
 8014854:	46bd      	mov	sp, r7
 8014856:	b009      	add	sp, #36	@ 0x24
 8014858:	bd90      	pop	{r4, r7, pc}
 801485a:	46c0      	nop			@ (mov r8, r8)
 801485c:	4456444e 	.word	0x4456444e
 8014860:	20000010 	.word	0x20000010
 8014864:	200115f0 	.word	0x200115f0
 8014868:	20011738 	.word	0x20011738

0801486c <_txe_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 801486c:	b580      	push	{r7, lr}
 801486e:	b086      	sub	sp, #24
 8014870:	af00      	add	r7, sp, #0
 8014872:	60f8      	str	r0, [r7, #12]
 8014874:	60b9      	str	r1, [r7, #8]
 8014876:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014878:	2300      	movs	r3, #0
 801487a:	617b      	str	r3, [r7, #20]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 801487c:	68fb      	ldr	r3, [r7, #12]
 801487e:	2b00      	cmp	r3, #0
 8014880:	d102      	bne.n	8014888 <_txe_event_flags_set+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8014882:	2306      	movs	r3, #6
 8014884:	617b      	str	r3, [r7, #20]
 8014886:	e00f      	b.n	80148a8 <_txe_event_flags_set+0x3c>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 8014888:	68fb      	ldr	r3, [r7, #12]
 801488a:	681b      	ldr	r3, [r3, #0]
 801488c:	4a0e      	ldr	r2, [pc, #56]	@ (80148c8 <_txe_event_flags_set+0x5c>)
 801488e:	4293      	cmp	r3, r2
 8014890:	d002      	beq.n	8014898 <_txe_event_flags_set+0x2c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8014892:	2306      	movs	r3, #6
 8014894:	617b      	str	r3, [r7, #20]
 8014896:	e007      	b.n	80148a8 <_txe_event_flags_set+0x3c>
    }
    else
    {

        /* Check for invalid set option.  */
        if (set_option != TX_AND)
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	2b02      	cmp	r3, #2
 801489c:	d004      	beq.n	80148a8 <_txe_event_flags_set+0x3c>
        {

            if (set_option != TX_OR)
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	d001      	beq.n	80148a8 <_txe_event_flags_set+0x3c>
            {

                /* Invalid set events option, return appropriate error.  */
                status =  TX_OPTION_ERROR;
 80148a4:	2308      	movs	r3, #8
 80148a6:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80148a8:	697b      	ldr	r3, [r7, #20]
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d107      	bne.n	80148be <_txe_event_flags_set+0x52>
    {

        /* Call actual event flags set function.  */
        status =  _tx_event_flags_set(group_ptr, flags_to_set, set_option);
 80148ae:	687a      	ldr	r2, [r7, #4]
 80148b0:	68b9      	ldr	r1, [r7, #8]
 80148b2:	68fb      	ldr	r3, [r7, #12]
 80148b4:	0018      	movs	r0, r3
 80148b6:	f7fc fcb9 	bl	801122c <_tx_event_flags_set>
 80148ba:	0003      	movs	r3, r0
 80148bc:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 80148be:	697b      	ldr	r3, [r7, #20]
}
 80148c0:	0018      	movs	r0, r3
 80148c2:	46bd      	mov	sp, r7
 80148c4:	b006      	add	sp, #24
 80148c6:	bd80      	pop	{r7, pc}
 80148c8:	4456444e 	.word	0x4456444e

080148cc <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 80148cc:	b580      	push	{r7, lr}
 80148ce:	b090      	sub	sp, #64	@ 0x40
 80148d0:	af00      	add	r7, sp, #0
 80148d2:	60f8      	str	r0, [r7, #12]
 80148d4:	60b9      	str	r1, [r7, #8]
 80148d6:	607a      	str	r2, [r7, #4]
 80148d8:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80148da:	2300      	movs	r3, #0
 80148dc:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 80148de:	68fb      	ldr	r3, [r7, #12]
 80148e0:	2b00      	cmp	r3, #0
 80148e2:	d102      	bne.n	80148ea <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 80148e4:	231c      	movs	r3, #28
 80148e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80148e8:	e04f      	b.n	801498a <_txe_mutex_create+0xbe>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 80148ea:	683b      	ldr	r3, [r7, #0]
 80148ec:	2b34      	cmp	r3, #52	@ 0x34
 80148ee:	d002      	beq.n	80148f6 <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 80148f0:	231c      	movs	r3, #28
 80148f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80148f4:	e049      	b.n	801498a <_txe_mutex_create+0xbe>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80148f6:	f3ef 8310 	mrs	r3, PRIMASK
 80148fa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 80148fc:	b672      	cpsid	i
    return(primask_value);
 80148fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8014900:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8014902:	4b3a      	ldr	r3, [pc, #232]	@ (80149ec <_txe_mutex_create+0x120>)
 8014904:	681b      	ldr	r3, [r3, #0]
 8014906:	1c5a      	adds	r2, r3, #1
 8014908:	4b38      	ldr	r3, [pc, #224]	@ (80149ec <_txe_mutex_create+0x120>)
 801490a:	601a      	str	r2, [r3, #0]
 801490c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801490e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8014910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014912:	f383 8810 	msr	PRIMASK, r3
}
 8014916:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 8014918:	4b35      	ldr	r3, [pc, #212]	@ (80149f0 <_txe_mutex_create+0x124>)
 801491a:	681b      	ldr	r3, [r3, #0]
 801491c:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 801491e:	2300      	movs	r3, #0
 8014920:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014922:	e009      	b.n	8014938 <_txe_mutex_create+0x6c>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 8014924:	68fa      	ldr	r2, [r7, #12]
 8014926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014928:	429a      	cmp	r2, r3
 801492a:	d00b      	beq.n	8014944 <_txe_mutex_create+0x78>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 801492c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801492e:	6a1b      	ldr	r3, [r3, #32]
 8014930:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8014932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014934:	3301      	adds	r3, #1
 8014936:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014938:	4b2e      	ldr	r3, [pc, #184]	@ (80149f4 <_txe_mutex_create+0x128>)
 801493a:	681b      	ldr	r3, [r3, #0]
 801493c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801493e:	429a      	cmp	r2, r3
 8014940:	d3f0      	bcc.n	8014924 <_txe_mutex_create+0x58>
 8014942:	e000      	b.n	8014946 <_txe_mutex_create+0x7a>
                break;
 8014944:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014946:	f3ef 8310 	mrs	r3, PRIMASK
 801494a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801494c:	b672      	cpsid	i
    return(primask_value);
 801494e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8014950:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8014952:	4b26      	ldr	r3, [pc, #152]	@ (80149ec <_txe_mutex_create+0x120>)
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	1e5a      	subs	r2, r3, #1
 8014958:	4b24      	ldr	r3, [pc, #144]	@ (80149ec <_txe_mutex_create+0x120>)
 801495a:	601a      	str	r2, [r3, #0]
 801495c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801495e:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8014960:	6a3b      	ldr	r3, [r7, #32]
 8014962:	f383 8810 	msr	PRIMASK, r3
}
 8014966:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8014968:	f7fe fee6 	bl	8013738 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 801496c:	68fa      	ldr	r2, [r7, #12]
 801496e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014970:	429a      	cmp	r2, r3
 8014972:	d102      	bne.n	801497a <_txe_mutex_create+0xae>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 8014974:	231c      	movs	r3, #28
 8014976:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014978:	e007      	b.n	801498a <_txe_mutex_create+0xbe>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	2b01      	cmp	r3, #1
 801497e:	d004      	beq.n	801498a <_txe_mutex_create+0xbe>
            {

                if (inherit != TX_NO_INHERIT)
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	2b00      	cmp	r3, #0
 8014984:	d001      	beq.n	801498a <_txe_mutex_create+0xbe>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 8014986:	231f      	movs	r3, #31
 8014988:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801498a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801498c:	2b00      	cmp	r3, #0
 801498e:	d11c      	bne.n	80149ca <_txe_mutex_create+0xfe>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8014990:	4b19      	ldr	r3, [pc, #100]	@ (80149f8 <_txe_mutex_create+0x12c>)
 8014992:	681b      	ldr	r3, [r3, #0]
 8014994:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8014996:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014998:	4b18      	ldr	r3, [pc, #96]	@ (80149fc <_txe_mutex_create+0x130>)
 801499a:	429a      	cmp	r2, r3
 801499c:	d101      	bne.n	80149a2 <_txe_mutex_create+0xd6>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 801499e:	2313      	movs	r3, #19
 80149a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80149a2:	f3ef 8305 	mrs	r3, IPSR
 80149a6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80149a8:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80149aa:	4b15      	ldr	r3, [pc, #84]	@ (8014a00 <_txe_mutex_create+0x134>)
 80149ac:	681b      	ldr	r3, [r3, #0]
 80149ae:	4313      	orrs	r3, r2
 80149b0:	d00b      	beq.n	80149ca <_txe_mutex_create+0xfe>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80149b2:	f3ef 8305 	mrs	r3, IPSR
 80149b6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80149b8:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80149ba:	4b11      	ldr	r3, [pc, #68]	@ (8014a00 <_txe_mutex_create+0x134>)
 80149bc:	681b      	ldr	r3, [r3, #0]
 80149be:	4313      	orrs	r3, r2
 80149c0:	4a10      	ldr	r2, [pc, #64]	@ (8014a04 <_txe_mutex_create+0x138>)
 80149c2:	4293      	cmp	r3, r2
 80149c4:	d801      	bhi.n	80149ca <_txe_mutex_create+0xfe>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80149c6:	2313      	movs	r3, #19
 80149c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80149ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d107      	bne.n	80149e0 <_txe_mutex_create+0x114>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 80149d0:	687a      	ldr	r2, [r7, #4]
 80149d2:	68b9      	ldr	r1, [r7, #8]
 80149d4:	68fb      	ldr	r3, [r7, #12]
 80149d6:	0018      	movs	r0, r3
 80149d8:	f7fc ff64 	bl	80118a4 <_tx_mutex_create>
 80149dc:	0003      	movs	r3, r0
 80149de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 80149e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80149e2:	0018      	movs	r0, r3
 80149e4:	46bd      	mov	sp, r7
 80149e6:	b010      	add	sp, #64	@ 0x40
 80149e8:	bd80      	pop	{r7, pc}
 80149ea:	46c0      	nop			@ (mov r8, r8)
 80149ec:	20011688 	.word	0x20011688
 80149f0:	200115d0 	.word	0x200115d0
 80149f4:	200115d4 	.word	0x200115d4
 80149f8:	200115f0 	.word	0x200115f0
 80149fc:	20011738 	.word	0x20011738
 8014a00:	20000010 	.word	0x20000010
 8014a04:	f0f0f0ef 	.word	0xf0f0f0ef

08014a08 <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8014a08:	b580      	push	{r7, lr}
 8014a0a:	b088      	sub	sp, #32
 8014a0c:	af00      	add	r7, sp, #0
 8014a0e:	6078      	str	r0, [r7, #4]
 8014a10:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014a12:	2300      	movs	r3, #0
 8014a14:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	2b00      	cmp	r3, #0
 8014a1a:	d102      	bne.n	8014a22 <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014a1c:	231c      	movs	r3, #28
 8014a1e:	61fb      	str	r3, [r7, #28]
 8014a20:	e01e      	b.n	8014a60 <_txe_mutex_get+0x58>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	681b      	ldr	r3, [r3, #0]
 8014a26:	4a22      	ldr	r2, [pc, #136]	@ (8014ab0 <_txe_mutex_get+0xa8>)
 8014a28:	4293      	cmp	r3, r2
 8014a2a:	d002      	beq.n	8014a32 <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014a2c:	231c      	movs	r3, #28
 8014a2e:	61fb      	str	r3, [r7, #28]
 8014a30:	e016      	b.n	8014a60 <_txe_mutex_get+0x58>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8014a32:	683b      	ldr	r3, [r7, #0]
 8014a34:	2b00      	cmp	r3, #0
 8014a36:	d013      	beq.n	8014a60 <_txe_mutex_get+0x58>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014a38:	f3ef 8305 	mrs	r3, IPSR
 8014a3c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014a3e:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014a40:	4b1c      	ldr	r3, [pc, #112]	@ (8014ab4 <_txe_mutex_get+0xac>)
 8014a42:	681b      	ldr	r3, [r3, #0]
 8014a44:	4313      	orrs	r3, r2
 8014a46:	d002      	beq.n	8014a4e <_txe_mutex_get+0x46>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8014a48:	2304      	movs	r3, #4
 8014a4a:	61fb      	str	r3, [r7, #28]
 8014a4c:	e008      	b.n	8014a60 <_txe_mutex_get+0x58>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8014a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8014ab8 <_txe_mutex_get+0xb0>)
 8014a50:	681b      	ldr	r3, [r3, #0]
 8014a52:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8014a54:	69ba      	ldr	r2, [r7, #24]
 8014a56:	4b19      	ldr	r3, [pc, #100]	@ (8014abc <_txe_mutex_get+0xb4>)
 8014a58:	429a      	cmp	r2, r3
 8014a5a:	d101      	bne.n	8014a60 <_txe_mutex_get+0x58>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8014a5c:	2304      	movs	r3, #4
 8014a5e:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014a60:	69fb      	ldr	r3, [r7, #28]
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d113      	bne.n	8014a8e <_txe_mutex_get+0x86>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014a66:	f3ef 8305 	mrs	r3, IPSR
 8014a6a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8014a6c:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014a6e:	4b11      	ldr	r3, [pc, #68]	@ (8014ab4 <_txe_mutex_get+0xac>)
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	4313      	orrs	r3, r2
 8014a74:	d00b      	beq.n	8014a8e <_txe_mutex_get+0x86>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014a76:	f3ef 8305 	mrs	r3, IPSR
 8014a7a:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8014a7c:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8014ab4 <_txe_mutex_get+0xac>)
 8014a80:	681b      	ldr	r3, [r3, #0]
 8014a82:	4313      	orrs	r3, r2
 8014a84:	4a0e      	ldr	r2, [pc, #56]	@ (8014ac0 <_txe_mutex_get+0xb8>)
 8014a86:	4293      	cmp	r3, r2
 8014a88:	d801      	bhi.n	8014a8e <_txe_mutex_get+0x86>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014a8a:	2313      	movs	r3, #19
 8014a8c:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014a8e:	69fb      	ldr	r3, [r7, #28]
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d107      	bne.n	8014aa4 <_txe_mutex_get+0x9c>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 8014a94:	683a      	ldr	r2, [r7, #0]
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	0011      	movs	r1, r2
 8014a9a:	0018      	movs	r0, r3
 8014a9c:	f7fc ff6e 	bl	801197c <_tx_mutex_get>
 8014aa0:	0003      	movs	r3, r0
 8014aa2:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8014aa4:	69fb      	ldr	r3, [r7, #28]
}
 8014aa6:	0018      	movs	r0, r3
 8014aa8:	46bd      	mov	sp, r7
 8014aaa:	b008      	add	sp, #32
 8014aac:	bd80      	pop	{r7, pc}
 8014aae:	46c0      	nop			@ (mov r8, r8)
 8014ab0:	4d555445 	.word	0x4d555445
 8014ab4:	20000010 	.word	0x20000010
 8014ab8:	200115f0 	.word	0x200115f0
 8014abc:	20011738 	.word	0x20011738
 8014ac0:	f0f0f0ef 	.word	0xf0f0f0ef

08014ac4 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 8014ac4:	b580      	push	{r7, lr}
 8014ac6:	b086      	sub	sp, #24
 8014ac8:	af00      	add	r7, sp, #0
 8014aca:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014acc:	2300      	movs	r3, #0
 8014ace:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d102      	bne.n	8014adc <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014ad6:	231c      	movs	r3, #28
 8014ad8:	617b      	str	r3, [r7, #20]
 8014ada:	e01b      	b.n	8014b14 <_txe_mutex_put+0x50>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	681b      	ldr	r3, [r3, #0]
 8014ae0:	4a13      	ldr	r2, [pc, #76]	@ (8014b30 <_txe_mutex_put+0x6c>)
 8014ae2:	4293      	cmp	r3, r2
 8014ae4:	d002      	beq.n	8014aec <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014ae6:	231c      	movs	r3, #28
 8014ae8:	617b      	str	r3, [r7, #20]
 8014aea:	e013      	b.n	8014b14 <_txe_mutex_put+0x50>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014aec:	f3ef 8305 	mrs	r3, IPSR
 8014af0:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8014af2:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014af4:	4b0f      	ldr	r3, [pc, #60]	@ (8014b34 <_txe_mutex_put+0x70>)
 8014af6:	681b      	ldr	r3, [r3, #0]
 8014af8:	4313      	orrs	r3, r2
 8014afa:	d00b      	beq.n	8014b14 <_txe_mutex_put+0x50>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014afc:	f3ef 8305 	mrs	r3, IPSR
 8014b00:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8014b02:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014b04:	4b0b      	ldr	r3, [pc, #44]	@ (8014b34 <_txe_mutex_put+0x70>)
 8014b06:	681b      	ldr	r3, [r3, #0]
 8014b08:	4313      	orrs	r3, r2
 8014b0a:	4a0b      	ldr	r2, [pc, #44]	@ (8014b38 <_txe_mutex_put+0x74>)
 8014b0c:	4293      	cmp	r3, r2
 8014b0e:	d801      	bhi.n	8014b14 <_txe_mutex_put+0x50>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014b10:	2313      	movs	r3, #19
 8014b12:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014b14:	697b      	ldr	r3, [r7, #20]
 8014b16:	2b00      	cmp	r3, #0
 8014b18:	d105      	bne.n	8014b26 <_txe_mutex_put+0x62>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	0018      	movs	r0, r3
 8014b1e:	f7fd f99d 	bl	8011e5c <_tx_mutex_put>
 8014b22:	0003      	movs	r3, r0
 8014b24:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8014b26:	697b      	ldr	r3, [r7, #20]
}
 8014b28:	0018      	movs	r0, r3
 8014b2a:	46bd      	mov	sp, r7
 8014b2c:	b006      	add	sp, #24
 8014b2e:	bd80      	pop	{r7, pc}
 8014b30:	4d555445 	.word	0x4d555445
 8014b34:	20000010 	.word	0x20000010
 8014b38:	f0f0f0ef 	.word	0xf0f0f0ef

08014b3c <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 8014b3c:	b590      	push	{r4, r7, lr}
 8014b3e:	b093      	sub	sp, #76	@ 0x4c
 8014b40:	af02      	add	r7, sp, #8
 8014b42:	60f8      	str	r0, [r7, #12]
 8014b44:	60b9      	str	r1, [r7, #8]
 8014b46:	607a      	str	r2, [r7, #4]
 8014b48:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014b4a:	2300      	movs	r3, #0
 8014b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8014b4e:	68fb      	ldr	r3, [r7, #12]
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	d102      	bne.n	8014b5a <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8014b54:	2309      	movs	r3, #9
 8014b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014b58:	e07e      	b.n	8014c58 <_txe_queue_create+0x11c>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 8014b5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014b5c:	2b38      	cmp	r3, #56	@ 0x38
 8014b5e:	d002      	beq.n	8014b66 <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8014b60:	2309      	movs	r3, #9
 8014b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014b64:	e078      	b.n	8014c58 <_txe_queue_create+0x11c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014b66:	f3ef 8310 	mrs	r3, PRIMASK
 8014b6a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014b6c:	b672      	cpsid	i
    return(primask_value);
 8014b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8014b70:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8014b72:	4b43      	ldr	r3, [pc, #268]	@ (8014c80 <_txe_queue_create+0x144>)
 8014b74:	681b      	ldr	r3, [r3, #0]
 8014b76:	1c5a      	adds	r2, r3, #1
 8014b78:	4b41      	ldr	r3, [pc, #260]	@ (8014c80 <_txe_queue_create+0x144>)
 8014b7a:	601a      	str	r2, [r3, #0]
 8014b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8014b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b82:	f383 8810 	msr	PRIMASK, r3
}
 8014b86:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 8014b88:	4b3e      	ldr	r3, [pc, #248]	@ (8014c84 <_txe_queue_create+0x148>)
 8014b8a:	681b      	ldr	r3, [r3, #0]
 8014b8c:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8014b8e:	2300      	movs	r3, #0
 8014b90:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014b92:	e009      	b.n	8014ba8 <_txe_queue_create+0x6c>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 8014b94:	68fa      	ldr	r2, [r7, #12]
 8014b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014b98:	429a      	cmp	r2, r3
 8014b9a:	d00b      	beq.n	8014bb4 <_txe_queue_create+0x78>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 8014b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014ba0:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8014ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ba4:	3301      	adds	r3, #1
 8014ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014ba8:	4b37      	ldr	r3, [pc, #220]	@ (8014c88 <_txe_queue_create+0x14c>)
 8014baa:	681b      	ldr	r3, [r3, #0]
 8014bac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014bae:	429a      	cmp	r2, r3
 8014bb0:	d3f0      	bcc.n	8014b94 <_txe_queue_create+0x58>
 8014bb2:	e000      	b.n	8014bb6 <_txe_queue_create+0x7a>
                break;
 8014bb4:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014bb6:	f3ef 8310 	mrs	r3, PRIMASK
 8014bba:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014bbc:	b672      	cpsid	i
    return(primask_value);
 8014bbe:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8014bc0:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8014bc2:	4b2f      	ldr	r3, [pc, #188]	@ (8014c80 <_txe_queue_create+0x144>)
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	1e5a      	subs	r2, r3, #1
 8014bc8:	4b2d      	ldr	r3, [pc, #180]	@ (8014c80 <_txe_queue_create+0x144>)
 8014bca:	601a      	str	r2, [r3, #0]
 8014bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014bce:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8014bd0:	6a3b      	ldr	r3, [r7, #32]
 8014bd2:	f383 8810 	msr	PRIMASK, r3
}
 8014bd6:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8014bd8:	f7fe fdae 	bl	8013738 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 8014bdc:	68fa      	ldr	r2, [r7, #12]
 8014bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014be0:	429a      	cmp	r2, r3
 8014be2:	d102      	bne.n	8014bea <_txe_queue_create+0xae>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 8014be4:	2309      	movs	r3, #9
 8014be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014be8:	e036      	b.n	8014c58 <_txe_queue_create+0x11c>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 8014bea:	683b      	ldr	r3, [r7, #0]
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d102      	bne.n	8014bf6 <_txe_queue_create+0xba>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 8014bf0:	2303      	movs	r3, #3
 8014bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014bf4:	e030      	b.n	8014c58 <_txe_queue_create+0x11c>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	2b00      	cmp	r3, #0
 8014bfa:	d102      	bne.n	8014c02 <_txe_queue_create+0xc6>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 8014bfc:	2305      	movs	r3, #5
 8014bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014c00:	e02a      	b.n	8014c58 <_txe_queue_create+0x11c>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	2b10      	cmp	r3, #16
 8014c06:	d902      	bls.n	8014c0e <_txe_queue_create+0xd2>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 8014c08:	2305      	movs	r3, #5
 8014c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014c0c:	e024      	b.n	8014c58 <_txe_queue_create+0x11c>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 8014c0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014c10:	089b      	lsrs	r3, r3, #2
 8014c12:	687a      	ldr	r2, [r7, #4]
 8014c14:	429a      	cmp	r2, r3
 8014c16:	d902      	bls.n	8014c1e <_txe_queue_create+0xe2>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 8014c18:	2305      	movs	r3, #5
 8014c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014c1c:	e01c      	b.n	8014c58 <_txe_queue_create+0x11c>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8014c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8014c8c <_txe_queue_create+0x150>)
 8014c20:	681b      	ldr	r3, [r3, #0]
 8014c22:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8014c24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014c26:	4b1a      	ldr	r3, [pc, #104]	@ (8014c90 <_txe_queue_create+0x154>)
 8014c28:	429a      	cmp	r2, r3
 8014c2a:	d101      	bne.n	8014c30 <_txe_queue_create+0xf4>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014c2c:	2313      	movs	r3, #19
 8014c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014c30:	f3ef 8305 	mrs	r3, IPSR
 8014c34:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8014c36:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014c38:	4b16      	ldr	r3, [pc, #88]	@ (8014c94 <_txe_queue_create+0x158>)
 8014c3a:	681b      	ldr	r3, [r3, #0]
 8014c3c:	4313      	orrs	r3, r2
 8014c3e:	d00b      	beq.n	8014c58 <_txe_queue_create+0x11c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014c40:	f3ef 8305 	mrs	r3, IPSR
 8014c44:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014c46:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014c48:	4b12      	ldr	r3, [pc, #72]	@ (8014c94 <_txe_queue_create+0x158>)
 8014c4a:	681b      	ldr	r3, [r3, #0]
 8014c4c:	4313      	orrs	r3, r2
 8014c4e:	4a12      	ldr	r2, [pc, #72]	@ (8014c98 <_txe_queue_create+0x15c>)
 8014c50:	4293      	cmp	r3, r2
 8014c52:	d801      	bhi.n	8014c58 <_txe_queue_create+0x11c>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8014c54:	2313      	movs	r3, #19
 8014c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	d10a      	bne.n	8014c74 <_txe_queue_create+0x138>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 8014c5e:	683c      	ldr	r4, [r7, #0]
 8014c60:	687a      	ldr	r2, [r7, #4]
 8014c62:	68b9      	ldr	r1, [r7, #8]
 8014c64:	68f8      	ldr	r0, [r7, #12]
 8014c66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014c68:	9300      	str	r3, [sp, #0]
 8014c6a:	0023      	movs	r3, r4
 8014c6c:	f7fd fb5e 	bl	801232c <_tx_queue_create>
 8014c70:	0003      	movs	r3, r0
 8014c72:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8014c74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8014c76:	0018      	movs	r0, r3
 8014c78:	46bd      	mov	sp, r7
 8014c7a:	b011      	add	sp, #68	@ 0x44
 8014c7c:	bd90      	pop	{r4, r7, pc}
 8014c7e:	46c0      	nop			@ (mov r8, r8)
 8014c80:	20011688 	.word	0x20011688
 8014c84:	200115c0 	.word	0x200115c0
 8014c88:	200115c4 	.word	0x200115c4
 8014c8c:	200115f0 	.word	0x200115f0
 8014c90:	20011738 	.word	0x20011738
 8014c94:	20000010 	.word	0x20000010
 8014c98:	f0f0f0ef 	.word	0xf0f0f0ef

08014c9c <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 8014c9c:	b580      	push	{r7, lr}
 8014c9e:	b088      	sub	sp, #32
 8014ca0:	af00      	add	r7, sp, #0
 8014ca2:	60f8      	str	r0, [r7, #12]
 8014ca4:	60b9      	str	r1, [r7, #8]
 8014ca6:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014ca8:	2300      	movs	r3, #0
 8014caa:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8014cac:	68fb      	ldr	r3, [r7, #12]
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d102      	bne.n	8014cb8 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8014cb2:	2309      	movs	r3, #9
 8014cb4:	61fb      	str	r3, [r7, #28]
 8014cb6:	e024      	b.n	8014d02 <_txe_queue_receive+0x66>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 8014cb8:	68fb      	ldr	r3, [r7, #12]
 8014cba:	681b      	ldr	r3, [r3, #0]
 8014cbc:	4a19      	ldr	r2, [pc, #100]	@ (8014d24 <_txe_queue_receive+0x88>)
 8014cbe:	4293      	cmp	r3, r2
 8014cc0:	d002      	beq.n	8014cc8 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8014cc2:	2309      	movs	r3, #9
 8014cc4:	61fb      	str	r3, [r7, #28]
 8014cc6:	e01c      	b.n	8014d02 <_txe_queue_receive+0x66>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 8014cc8:	68bb      	ldr	r3, [r7, #8]
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	d102      	bne.n	8014cd4 <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8014cce:	2303      	movs	r3, #3
 8014cd0:	61fb      	str	r3, [r7, #28]
 8014cd2:	e016      	b.n	8014d02 <_txe_queue_receive+0x66>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d013      	beq.n	8014d02 <_txe_queue_receive+0x66>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014cda:	f3ef 8305 	mrs	r3, IPSR
 8014cde:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014ce0:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014ce2:	4b11      	ldr	r3, [pc, #68]	@ (8014d28 <_txe_queue_receive+0x8c>)
 8014ce4:	681b      	ldr	r3, [r3, #0]
 8014ce6:	4313      	orrs	r3, r2
 8014ce8:	d002      	beq.n	8014cf0 <_txe_queue_receive+0x54>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8014cea:	2304      	movs	r3, #4
 8014cec:	61fb      	str	r3, [r7, #28]
 8014cee:	e008      	b.n	8014d02 <_txe_queue_receive+0x66>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8014cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8014d2c <_txe_queue_receive+0x90>)
 8014cf2:	681b      	ldr	r3, [r3, #0]
 8014cf4:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8014cf6:	69ba      	ldr	r2, [r7, #24]
 8014cf8:	4b0d      	ldr	r3, [pc, #52]	@ (8014d30 <_txe_queue_receive+0x94>)
 8014cfa:	429a      	cmp	r2, r3
 8014cfc:	d101      	bne.n	8014d02 <_txe_queue_receive+0x66>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8014cfe:	2304      	movs	r3, #4
 8014d00:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014d02:	69fb      	ldr	r3, [r7, #28]
 8014d04:	2b00      	cmp	r3, #0
 8014d06:	d107      	bne.n	8014d18 <_txe_queue_receive+0x7c>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 8014d08:	687a      	ldr	r2, [r7, #4]
 8014d0a:	68b9      	ldr	r1, [r7, #8]
 8014d0c:	68fb      	ldr	r3, [r7, #12]
 8014d0e:	0018      	movs	r0, r3
 8014d10:	f7fd fb94 	bl	801243c <_tx_queue_receive>
 8014d14:	0003      	movs	r3, r0
 8014d16:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8014d18:	69fb      	ldr	r3, [r7, #28]
}
 8014d1a:	0018      	movs	r0, r3
 8014d1c:	46bd      	mov	sp, r7
 8014d1e:	b008      	add	sp, #32
 8014d20:	bd80      	pop	{r7, pc}
 8014d22:	46c0      	nop			@ (mov r8, r8)
 8014d24:	51554555 	.word	0x51554555
 8014d28:	20000010 	.word	0x20000010
 8014d2c:	200115f0 	.word	0x200115f0
 8014d30:	20011738 	.word	0x20011738

08014d34 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 8014d34:	b580      	push	{r7, lr}
 8014d36:	b088      	sub	sp, #32
 8014d38:	af00      	add	r7, sp, #0
 8014d3a:	60f8      	str	r0, [r7, #12]
 8014d3c:	60b9      	str	r1, [r7, #8]
 8014d3e:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014d40:	2300      	movs	r3, #0
 8014d42:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8014d44:	68fb      	ldr	r3, [r7, #12]
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	d102      	bne.n	8014d50 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8014d4a:	2309      	movs	r3, #9
 8014d4c:	61fb      	str	r3, [r7, #28]
 8014d4e:	e024      	b.n	8014d9a <_txe_queue_send+0x66>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 8014d50:	68fb      	ldr	r3, [r7, #12]
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	4a19      	ldr	r2, [pc, #100]	@ (8014dbc <_txe_queue_send+0x88>)
 8014d56:	4293      	cmp	r3, r2
 8014d58:	d002      	beq.n	8014d60 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8014d5a:	2309      	movs	r3, #9
 8014d5c:	61fb      	str	r3, [r7, #28]
 8014d5e:	e01c      	b.n	8014d9a <_txe_queue_send+0x66>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 8014d60:	68bb      	ldr	r3, [r7, #8]
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	d102      	bne.n	8014d6c <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8014d66:	2303      	movs	r3, #3
 8014d68:	61fb      	str	r3, [r7, #28]
 8014d6a:	e016      	b.n	8014d9a <_txe_queue_send+0x66>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	2b00      	cmp	r3, #0
 8014d70:	d013      	beq.n	8014d9a <_txe_queue_send+0x66>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014d72:	f3ef 8305 	mrs	r3, IPSR
 8014d76:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014d78:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014d7a:	4b11      	ldr	r3, [pc, #68]	@ (8014dc0 <_txe_queue_send+0x8c>)
 8014d7c:	681b      	ldr	r3, [r3, #0]
 8014d7e:	4313      	orrs	r3, r2
 8014d80:	d002      	beq.n	8014d88 <_txe_queue_send+0x54>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8014d82:	2304      	movs	r3, #4
 8014d84:	61fb      	str	r3, [r7, #28]
 8014d86:	e008      	b.n	8014d9a <_txe_queue_send+0x66>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8014d88:	4b0e      	ldr	r3, [pc, #56]	@ (8014dc4 <_txe_queue_send+0x90>)
 8014d8a:	681b      	ldr	r3, [r3, #0]
 8014d8c:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8014d8e:	69ba      	ldr	r2, [r7, #24]
 8014d90:	4b0d      	ldr	r3, [pc, #52]	@ (8014dc8 <_txe_queue_send+0x94>)
 8014d92:	429a      	cmp	r2, r3
 8014d94:	d101      	bne.n	8014d9a <_txe_queue_send+0x66>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8014d96:	2304      	movs	r3, #4
 8014d98:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014d9a:	69fb      	ldr	r3, [r7, #28]
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d107      	bne.n	8014db0 <_txe_queue_send+0x7c>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 8014da0:	687a      	ldr	r2, [r7, #4]
 8014da2:	68b9      	ldr	r1, [r7, #8]
 8014da4:	68fb      	ldr	r3, [r7, #12]
 8014da6:	0018      	movs	r0, r3
 8014da8:	f7fd fd10 	bl	80127cc <_tx_queue_send>
 8014dac:	0003      	movs	r3, r0
 8014dae:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8014db0:	69fb      	ldr	r3, [r7, #28]
}
 8014db2:	0018      	movs	r0, r3
 8014db4:	46bd      	mov	sp, r7
 8014db6:	b008      	add	sp, #32
 8014db8:	bd80      	pop	{r7, pc}
 8014dba:	46c0      	nop			@ (mov r8, r8)
 8014dbc:	51554555 	.word	0x51554555
 8014dc0:	20000010 	.word	0x20000010
 8014dc4:	200115f0 	.word	0x200115f0
 8014dc8:	20011738 	.word	0x20011738

08014dcc <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 8014dcc:	b580      	push	{r7, lr}
 8014dce:	b090      	sub	sp, #64	@ 0x40
 8014dd0:	af00      	add	r7, sp, #0
 8014dd2:	60f8      	str	r0, [r7, #12]
 8014dd4:	60b9      	str	r1, [r7, #8]
 8014dd6:	607a      	str	r2, [r7, #4]
 8014dd8:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014dda:	2300      	movs	r3, #0
 8014ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8014dde:	68fb      	ldr	r3, [r7, #12]
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	d102      	bne.n	8014dea <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8014de4:	230c      	movs	r3, #12
 8014de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014de8:	e050      	b.n	8014e8c <_txe_semaphore_create+0xc0>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 8014dea:	683b      	ldr	r3, [r7, #0]
 8014dec:	2b1c      	cmp	r3, #28
 8014dee:	d002      	beq.n	8014df6 <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8014df0:	230c      	movs	r3, #12
 8014df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014df4:	e04a      	b.n	8014e8c <_txe_semaphore_create+0xc0>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014df6:	f3ef 8310 	mrs	r3, PRIMASK
 8014dfa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014dfc:	b672      	cpsid	i
    return(primask_value);
 8014dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8014e00:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8014e02:	4b36      	ldr	r3, [pc, #216]	@ (8014edc <_txe_semaphore_create+0x110>)
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	1c5a      	adds	r2, r3, #1
 8014e08:	4b34      	ldr	r3, [pc, #208]	@ (8014edc <_txe_semaphore_create+0x110>)
 8014e0a:	601a      	str	r2, [r3, #0]
 8014e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8014e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e12:	f383 8810 	msr	PRIMASK, r3
}
 8014e16:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 8014e18:	4b31      	ldr	r3, [pc, #196]	@ (8014ee0 <_txe_semaphore_create+0x114>)
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8014e1e:	2300      	movs	r3, #0
 8014e20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014e22:	e009      	b.n	8014e38 <_txe_semaphore_create+0x6c>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 8014e24:	68fa      	ldr	r2, [r7, #12]
 8014e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014e28:	429a      	cmp	r2, r3
 8014e2a:	d00b      	beq.n	8014e44 <_txe_semaphore_create+0x78>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 8014e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014e2e:	695b      	ldr	r3, [r3, #20]
 8014e30:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8014e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014e34:	3301      	adds	r3, #1
 8014e36:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014e38:	4b2a      	ldr	r3, [pc, #168]	@ (8014ee4 <_txe_semaphore_create+0x118>)
 8014e3a:	681b      	ldr	r3, [r3, #0]
 8014e3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014e3e:	429a      	cmp	r2, r3
 8014e40:	d3f0      	bcc.n	8014e24 <_txe_semaphore_create+0x58>
 8014e42:	e000      	b.n	8014e46 <_txe_semaphore_create+0x7a>
                break;
 8014e44:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014e46:	f3ef 8310 	mrs	r3, PRIMASK
 8014e4a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014e4c:	b672      	cpsid	i
    return(primask_value);
 8014e4e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8014e50:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8014e52:	4b22      	ldr	r3, [pc, #136]	@ (8014edc <_txe_semaphore_create+0x110>)
 8014e54:	681b      	ldr	r3, [r3, #0]
 8014e56:	1e5a      	subs	r2, r3, #1
 8014e58:	4b20      	ldr	r3, [pc, #128]	@ (8014edc <_txe_semaphore_create+0x110>)
 8014e5a:	601a      	str	r2, [r3, #0]
 8014e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e5e:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8014e60:	6a3b      	ldr	r3, [r7, #32]
 8014e62:	f383 8810 	msr	PRIMASK, r3
}
 8014e66:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8014e68:	f7fe fc66 	bl	8013738 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 8014e6c:	68fa      	ldr	r2, [r7, #12]
 8014e6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014e70:	429a      	cmp	r2, r3
 8014e72:	d102      	bne.n	8014e7a <_txe_semaphore_create+0xae>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 8014e74:	230c      	movs	r3, #12
 8014e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014e78:	e008      	b.n	8014e8c <_txe_semaphore_create+0xc0>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8014e7a:	4b1b      	ldr	r3, [pc, #108]	@ (8014ee8 <_txe_semaphore_create+0x11c>)
 8014e7c:	681b      	ldr	r3, [r3, #0]
 8014e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8014e80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014e82:	4b1a      	ldr	r3, [pc, #104]	@ (8014eec <_txe_semaphore_create+0x120>)
 8014e84:	429a      	cmp	r2, r3
 8014e86:	d101      	bne.n	8014e8c <_txe_semaphore_create+0xc0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014e88:	2313      	movs	r3, #19
 8014e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014e8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e8e:	2b00      	cmp	r3, #0
 8014e90:	d113      	bne.n	8014eba <_txe_semaphore_create+0xee>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014e92:	f3ef 8305 	mrs	r3, IPSR
 8014e96:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8014e98:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014e9a:	4b15      	ldr	r3, [pc, #84]	@ (8014ef0 <_txe_semaphore_create+0x124>)
 8014e9c:	681b      	ldr	r3, [r3, #0]
 8014e9e:	4313      	orrs	r3, r2
 8014ea0:	d00b      	beq.n	8014eba <_txe_semaphore_create+0xee>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014ea2:	f3ef 8305 	mrs	r3, IPSR
 8014ea6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014ea8:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014eaa:	4b11      	ldr	r3, [pc, #68]	@ (8014ef0 <_txe_semaphore_create+0x124>)
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	4313      	orrs	r3, r2
 8014eb0:	4a10      	ldr	r2, [pc, #64]	@ (8014ef4 <_txe_semaphore_create+0x128>)
 8014eb2:	4293      	cmp	r3, r2
 8014eb4:	d801      	bhi.n	8014eba <_txe_semaphore_create+0xee>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014eb6:	2313      	movs	r3, #19
 8014eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014eba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	d107      	bne.n	8014ed0 <_txe_semaphore_create+0x104>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 8014ec0:	687a      	ldr	r2, [r7, #4]
 8014ec2:	68b9      	ldr	r1, [r7, #8]
 8014ec4:	68fb      	ldr	r3, [r7, #12]
 8014ec6:	0018      	movs	r0, r3
 8014ec8:	f7fd fe24 	bl	8012b14 <_tx_semaphore_create>
 8014ecc:	0003      	movs	r3, r0
 8014ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8014ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8014ed2:	0018      	movs	r0, r3
 8014ed4:	46bd      	mov	sp, r7
 8014ed6:	b010      	add	sp, #64	@ 0x40
 8014ed8:	bd80      	pop	{r7, pc}
 8014eda:	46c0      	nop			@ (mov r8, r8)
 8014edc:	20011688 	.word	0x20011688
 8014ee0:	200115b8 	.word	0x200115b8
 8014ee4:	200115bc 	.word	0x200115bc
 8014ee8:	200115f0 	.word	0x200115f0
 8014eec:	20011738 	.word	0x20011738
 8014ef0:	20000010 	.word	0x20000010
 8014ef4:	f0f0f0ef 	.word	0xf0f0f0ef

08014ef8 <_txe_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 8014ef8:	b580      	push	{r7, lr}
 8014efa:	b086      	sub	sp, #24
 8014efc:	af00      	add	r7, sp, #0
 8014efe:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014f00:	2300      	movs	r3, #0
 8014f02:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d102      	bne.n	8014f10 <_txe_semaphore_delete+0x18>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8014f0a:	230c      	movs	r3, #12
 8014f0c:	617b      	str	r3, [r7, #20]
 8014f0e:	e01b      	b.n	8014f48 <_txe_semaphore_delete+0x50>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	681b      	ldr	r3, [r3, #0]
 8014f14:	4a13      	ldr	r2, [pc, #76]	@ (8014f64 <_txe_semaphore_delete+0x6c>)
 8014f16:	4293      	cmp	r3, r2
 8014f18:	d002      	beq.n	8014f20 <_txe_semaphore_delete+0x28>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8014f1a:	230c      	movs	r3, #12
 8014f1c:	617b      	str	r3, [r7, #20]
 8014f1e:	e013      	b.n	8014f48 <_txe_semaphore_delete+0x50>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014f20:	f3ef 8305 	mrs	r3, IPSR
 8014f24:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8014f26:	68fa      	ldr	r2, [r7, #12]
    {

        /* Check for invalid caller of this function.  */

        /* Is the caller an ISR or Initialization?  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014f28:	4b0f      	ldr	r3, [pc, #60]	@ (8014f68 <_txe_semaphore_delete+0x70>)
 8014f2a:	681b      	ldr	r3, [r3, #0]
 8014f2c:	4313      	orrs	r3, r2
 8014f2e:	d002      	beq.n	8014f36 <_txe_semaphore_delete+0x3e>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8014f30:	2313      	movs	r3, #19
 8014f32:	617b      	str	r3, [r7, #20]
 8014f34:	e008      	b.n	8014f48 <_txe_semaphore_delete+0x50>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8014f36:	4b0d      	ldr	r3, [pc, #52]	@ (8014f6c <_txe_semaphore_delete+0x74>)
 8014f38:	681b      	ldr	r3, [r3, #0]
 8014f3a:	613b      	str	r3, [r7, #16]

            /* Is the caller the system timer thread?  */
            if (thread_ptr == &_tx_timer_thread)
 8014f3c:	693a      	ldr	r2, [r7, #16]
 8014f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8014f70 <_txe_semaphore_delete+0x78>)
 8014f40:	429a      	cmp	r2, r3
 8014f42:	d101      	bne.n	8014f48 <_txe_semaphore_delete+0x50>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014f44:	2313      	movs	r3, #19
 8014f46:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014f48:	697b      	ldr	r3, [r7, #20]
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	d105      	bne.n	8014f5a <_txe_semaphore_delete+0x62>
    {

        /* Call actual semaphore delete function.  */
        status =  _tx_semaphore_delete(semaphore_ptr);
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	0018      	movs	r0, r3
 8014f52:	f7fd fe43 	bl	8012bdc <_tx_semaphore_delete>
 8014f56:	0003      	movs	r3, r0
 8014f58:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8014f5a:	697b      	ldr	r3, [r7, #20]
}
 8014f5c:	0018      	movs	r0, r3
 8014f5e:	46bd      	mov	sp, r7
 8014f60:	b006      	add	sp, #24
 8014f62:	bd80      	pop	{r7, pc}
 8014f64:	53454d41 	.word	0x53454d41
 8014f68:	20000010 	.word	0x20000010
 8014f6c:	200115f0 	.word	0x200115f0
 8014f70:	20011738 	.word	0x20011738

08014f74 <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 8014f74:	b580      	push	{r7, lr}
 8014f76:	b086      	sub	sp, #24
 8014f78:	af00      	add	r7, sp, #0
 8014f7a:	6078      	str	r0, [r7, #4]
 8014f7c:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014f7e:	2300      	movs	r3, #0
 8014f80:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8014f82:	687b      	ldr	r3, [r7, #4]
 8014f84:	2b00      	cmp	r3, #0
 8014f86:	d102      	bne.n	8014f8e <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8014f88:	230c      	movs	r3, #12
 8014f8a:	617b      	str	r3, [r7, #20]
 8014f8c:	e01e      	b.n	8014fcc <_txe_semaphore_get+0x58>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	681b      	ldr	r3, [r3, #0]
 8014f92:	4a16      	ldr	r2, [pc, #88]	@ (8014fec <_txe_semaphore_get+0x78>)
 8014f94:	4293      	cmp	r3, r2
 8014f96:	d002      	beq.n	8014f9e <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8014f98:	230c      	movs	r3, #12
 8014f9a:	617b      	str	r3, [r7, #20]
 8014f9c:	e016      	b.n	8014fcc <_txe_semaphore_get+0x58>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8014f9e:	683b      	ldr	r3, [r7, #0]
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d013      	beq.n	8014fcc <_txe_semaphore_get+0x58>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014fa4:	f3ef 8305 	mrs	r3, IPSR
 8014fa8:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8014faa:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014fac:	4b10      	ldr	r3, [pc, #64]	@ (8014ff0 <_txe_semaphore_get+0x7c>)
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	4313      	orrs	r3, r2
 8014fb2:	d002      	beq.n	8014fba <_txe_semaphore_get+0x46>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8014fb4:	2304      	movs	r3, #4
 8014fb6:	617b      	str	r3, [r7, #20]
 8014fb8:	e008      	b.n	8014fcc <_txe_semaphore_get+0x58>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8014fba:	4b0e      	ldr	r3, [pc, #56]	@ (8014ff4 <_txe_semaphore_get+0x80>)
 8014fbc:	681b      	ldr	r3, [r3, #0]
 8014fbe:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8014fc0:	693a      	ldr	r2, [r7, #16]
 8014fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8014ff8 <_txe_semaphore_get+0x84>)
 8014fc4:	429a      	cmp	r2, r3
 8014fc6:	d101      	bne.n	8014fcc <_txe_semaphore_get+0x58>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8014fc8:	2304      	movs	r3, #4
 8014fca:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014fcc:	697b      	ldr	r3, [r7, #20]
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	d107      	bne.n	8014fe2 <_txe_semaphore_get+0x6e>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 8014fd2:	683a      	ldr	r2, [r7, #0]
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	0011      	movs	r1, r2
 8014fd8:	0018      	movs	r0, r3
 8014fda:	f7fd fe8b 	bl	8012cf4 <_tx_semaphore_get>
 8014fde:	0003      	movs	r3, r0
 8014fe0:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8014fe2:	697b      	ldr	r3, [r7, #20]
}
 8014fe4:	0018      	movs	r0, r3
 8014fe6:	46bd      	mov	sp, r7
 8014fe8:	b006      	add	sp, #24
 8014fea:	bd80      	pop	{r7, pc}
 8014fec:	53454d41 	.word	0x53454d41
 8014ff0:	20000010 	.word	0x20000010
 8014ff4:	200115f0 	.word	0x200115f0
 8014ff8:	20011738 	.word	0x20011738

08014ffc <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8014ffc:	b580      	push	{r7, lr}
 8014ffe:	b084      	sub	sp, #16
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	2b00      	cmp	r3, #0
 8015008:	d102      	bne.n	8015010 <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 801500a:	230c      	movs	r3, #12
 801500c:	60fb      	str	r3, [r7, #12]
 801500e:	e00d      	b.n	801502c <_txe_semaphore_put+0x30>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	681b      	ldr	r3, [r3, #0]
 8015014:	4a08      	ldr	r2, [pc, #32]	@ (8015038 <_txe_semaphore_put+0x3c>)
 8015016:	4293      	cmp	r3, r2
 8015018:	d002      	beq.n	8015020 <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 801501a:	230c      	movs	r3, #12
 801501c:	60fb      	str	r3, [r7, #12]
 801501e:	e005      	b.n	801502c <_txe_semaphore_put+0x30>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	0018      	movs	r0, r3
 8015024:	f7fd fef8 	bl	8012e18 <_tx_semaphore_put>
 8015028:	0003      	movs	r3, r0
 801502a:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 801502c:	68fb      	ldr	r3, [r7, #12]
}
 801502e:	0018      	movs	r0, r3
 8015030:	46bd      	mov	sp, r7
 8015032:	b004      	add	sp, #16
 8015034:	bd80      	pop	{r7, pc}
 8015036:	46c0      	nop			@ (mov r8, r8)
 8015038:	53454d41 	.word	0x53454d41

0801503c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 801503c:	b590      	push	{r4, r7, lr}
 801503e:	b099      	sub	sp, #100	@ 0x64
 8015040:	af06      	add	r7, sp, #24
 8015042:	60f8      	str	r0, [r7, #12]
 8015044:	60b9      	str	r1, [r7, #8]
 8015046:	607a      	str	r2, [r7, #4]
 8015048:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 801504a:	2300      	movs	r3, #0
 801504c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 801504e:	68fb      	ldr	r3, [r7, #12]
 8015050:	2b00      	cmp	r3, #0
 8015052:	d102      	bne.n	801505a <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8015054:	230e      	movs	r3, #14
 8015056:	647b      	str	r3, [r7, #68]	@ 0x44
 8015058:	e0b6      	b.n	80151c8 <_txe_thread_create+0x18c>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 801505a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801505c:	2bb0      	cmp	r3, #176	@ 0xb0
 801505e:	d002      	beq.n	8015066 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8015060:	230e      	movs	r3, #14
 8015062:	647b      	str	r3, [r7, #68]	@ 0x44
 8015064:	e0b0      	b.n	80151c8 <_txe_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8015066:	f3ef 8310 	mrs	r3, PRIMASK
 801506a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801506c:	b672      	cpsid	i
    return(primask_value);
 801506e:	6a3b      	ldr	r3, [r7, #32]
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8015070:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8015072:	4b64      	ldr	r3, [pc, #400]	@ (8015204 <_txe_thread_create+0x1c8>)
 8015074:	681b      	ldr	r3, [r3, #0]
 8015076:	1c5a      	adds	r2, r3, #1
 8015078:	4b62      	ldr	r3, [pc, #392]	@ (8015204 <_txe_thread_create+0x1c8>)
 801507a:	601a      	str	r2, [r3, #0]
 801507c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801507e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8015080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015082:	f383 8810 	msr	PRIMASK, r3
}
 8015086:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8015088:	2300      	movs	r3, #0
 801508a:	643b      	str	r3, [r7, #64]	@ 0x40
        next_thread =  _tx_thread_created_ptr;
 801508c:	4b5e      	ldr	r3, [pc, #376]	@ (8015208 <_txe_thread_create+0x1cc>)
 801508e:	681b      	ldr	r3, [r3, #0]
 8015090:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8015092:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015094:	633b      	str	r3, [r7, #48]	@ 0x30
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8015096:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015098:	3b01      	subs	r3, #1
 801509a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801509c:	18d3      	adds	r3, r2, r3
 801509e:	633b      	str	r3, [r7, #48]	@ 0x30
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 80150a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80150a4:	2300      	movs	r3, #0
 80150a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80150a8:	e02b      	b.n	8015102 <_txe_thread_create+0xc6>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 80150aa:	68fa      	ldr	r2, [r7, #12]
 80150ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80150ae:	429a      	cmp	r2, r3
 80150b0:	d101      	bne.n	80150b6 <_txe_thread_create+0x7a>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 80150b2:	2301      	movs	r3, #1
 80150b4:	643b      	str	r3, [r7, #64]	@ 0x40
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 80150b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80150b8:	2b01      	cmp	r3, #1
 80150ba:	d028      	beq.n	801510e <_txe_thread_create+0xd2>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 80150bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80150be:	68db      	ldr	r3, [r3, #12]
 80150c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80150c2:	429a      	cmp	r2, r3
 80150c4:	d308      	bcc.n	80150d8 <_txe_thread_create+0x9c>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 80150c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80150c8:	691b      	ldr	r3, [r3, #16]
 80150ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80150cc:	429a      	cmp	r2, r3
 80150ce:	d203      	bcs.n	80150d8 <_txe_thread_create+0x9c>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 80150d0:	2300      	movs	r3, #0
 80150d2:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 80150d4:	2301      	movs	r3, #1
 80150d6:	643b      	str	r3, [r7, #64]	@ 0x40
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 80150d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80150da:	68db      	ldr	r3, [r3, #12]
 80150dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80150de:	429a      	cmp	r2, r3
 80150e0:	d308      	bcc.n	80150f4 <_txe_thread_create+0xb8>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 80150e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80150e4:	691b      	ldr	r3, [r3, #16]
 80150e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80150e8:	429a      	cmp	r2, r3
 80150ea:	d203      	bcs.n	80150f4 <_txe_thread_create+0xb8>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 80150ec:	2300      	movs	r3, #0
 80150ee:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 80150f0:	2301      	movs	r3, #1
 80150f2:	643b      	str	r3, [r7, #64]	@ 0x40
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 80150f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80150f6:	2288      	movs	r2, #136	@ 0x88
 80150f8:	589b      	ldr	r3, [r3, r2]
 80150fa:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80150fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80150fe:	3301      	adds	r3, #1
 8015100:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015102:	4b42      	ldr	r3, [pc, #264]	@ (801520c <_txe_thread_create+0x1d0>)
 8015104:	681b      	ldr	r3, [r3, #0]
 8015106:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015108:	429a      	cmp	r2, r3
 801510a:	d3ce      	bcc.n	80150aa <_txe_thread_create+0x6e>
 801510c:	e000      	b.n	8015110 <_txe_thread_create+0xd4>
                break;
 801510e:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8015110:	f3ef 8310 	mrs	r3, PRIMASK
 8015114:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8015116:	b672      	cpsid	i
    return(primask_value);
 8015118:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 801511a:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 801511c:	4b39      	ldr	r3, [pc, #228]	@ (8015204 <_txe_thread_create+0x1c8>)
 801511e:	681b      	ldr	r3, [r3, #0]
 8015120:	1e5a      	subs	r2, r3, #1
 8015122:	4b38      	ldr	r3, [pc, #224]	@ (8015204 <_txe_thread_create+0x1c8>)
 8015124:	601a      	str	r2, [r3, #0]
 8015126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015128:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801512a:	69fb      	ldr	r3, [r7, #28]
 801512c:	f383 8810 	msr	PRIMASK, r3
}
 8015130:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8015132:	f7fe fb01 	bl	8013738 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8015136:	68fa      	ldr	r2, [r7, #12]
 8015138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801513a:	429a      	cmp	r2, r3
 801513c:	d102      	bne.n	8015144 <_txe_thread_create+0x108>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 801513e:	230e      	movs	r3, #14
 8015140:	647b      	str	r3, [r7, #68]	@ 0x44
 8015142:	e041      	b.n	80151c8 <_txe_thread_create+0x18c>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8015144:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015146:	2b00      	cmp	r3, #0
 8015148:	d102      	bne.n	8015150 <_txe_thread_create+0x114>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 801514a:	2303      	movs	r3, #3
 801514c:	647b      	str	r3, [r7, #68]	@ 0x44
 801514e:	e03b      	b.n	80151c8 <_txe_thread_create+0x18c>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8015150:	687b      	ldr	r3, [r7, #4]
 8015152:	2b00      	cmp	r3, #0
 8015154:	d102      	bne.n	801515c <_txe_thread_create+0x120>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8015156:	2303      	movs	r3, #3
 8015158:	647b      	str	r3, [r7, #68]	@ 0x44
 801515a:	e035      	b.n	80151c8 <_txe_thread_create+0x18c>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 801515c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801515e:	2bc7      	cmp	r3, #199	@ 0xc7
 8015160:	d802      	bhi.n	8015168 <_txe_thread_create+0x12c>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8015162:	2305      	movs	r3, #5
 8015164:	647b      	str	r3, [r7, #68]	@ 0x44
 8015166:	e02f      	b.n	80151c8 <_txe_thread_create+0x18c>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8015168:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801516a:	2b1f      	cmp	r3, #31
 801516c:	d902      	bls.n	8015174 <_txe_thread_create+0x138>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 801516e:	230f      	movs	r3, #15
 8015170:	647b      	str	r3, [r7, #68]	@ 0x44
 8015172:	e029      	b.n	80151c8 <_txe_thread_create+0x18c>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8015174:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8015176:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015178:	429a      	cmp	r2, r3
 801517a:	d902      	bls.n	8015182 <_txe_thread_create+0x146>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 801517c:	2318      	movs	r3, #24
 801517e:	647b      	str	r3, [r7, #68]	@ 0x44
 8015180:	e022      	b.n	80151c8 <_txe_thread_create+0x18c>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8015182:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015184:	2b01      	cmp	r3, #1
 8015186:	d902      	bls.n	801518e <_txe_thread_create+0x152>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8015188:	2310      	movs	r3, #16
 801518a:	647b      	str	r3, [r7, #68]	@ 0x44
 801518c:	e01c      	b.n	80151c8 <_txe_thread_create+0x18c>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 801518e:	4b20      	ldr	r3, [pc, #128]	@ (8015210 <_txe_thread_create+0x1d4>)
 8015190:	681b      	ldr	r3, [r3, #0]
 8015192:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8015194:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015196:	4b1f      	ldr	r3, [pc, #124]	@ (8015214 <_txe_thread_create+0x1d8>)
 8015198:	429a      	cmp	r2, r3
 801519a:	d101      	bne.n	80151a0 <_txe_thread_create+0x164>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 801519c:	2313      	movs	r3, #19
 801519e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80151a0:	f3ef 8305 	mrs	r3, IPSR
 80151a4:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80151a6:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80151a8:	4b1b      	ldr	r3, [pc, #108]	@ (8015218 <_txe_thread_create+0x1dc>)
 80151aa:	681b      	ldr	r3, [r3, #0]
 80151ac:	4313      	orrs	r3, r2
 80151ae:	d00b      	beq.n	80151c8 <_txe_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80151b0:	f3ef 8305 	mrs	r3, IPSR
 80151b4:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80151b6:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80151b8:	4b17      	ldr	r3, [pc, #92]	@ (8015218 <_txe_thread_create+0x1dc>)
 80151ba:	681b      	ldr	r3, [r3, #0]
 80151bc:	4313      	orrs	r3, r2
 80151be:	4a17      	ldr	r2, [pc, #92]	@ (801521c <_txe_thread_create+0x1e0>)
 80151c0:	4293      	cmp	r3, r2
 80151c2:	d801      	bhi.n	80151c8 <_txe_thread_create+0x18c>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80151c4:	2313      	movs	r3, #19
 80151c6:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80151c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d114      	bne.n	80151f8 <_txe_thread_create+0x1bc>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 80151ce:	683c      	ldr	r4, [r7, #0]
 80151d0:	687a      	ldr	r2, [r7, #4]
 80151d2:	68b9      	ldr	r1, [r7, #8]
 80151d4:	68f8      	ldr	r0, [r7, #12]
 80151d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80151d8:	9305      	str	r3, [sp, #20]
 80151da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80151dc:	9304      	str	r3, [sp, #16]
 80151de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80151e0:	9303      	str	r3, [sp, #12]
 80151e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80151e4:	9302      	str	r3, [sp, #8]
 80151e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80151e8:	9301      	str	r3, [sp, #4]
 80151ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80151ec:	9300      	str	r3, [sp, #0]
 80151ee:	0023      	movs	r3, r4
 80151f0:	f7fd fe6a 	bl	8012ec8 <_tx_thread_create>
 80151f4:	0003      	movs	r3, r0
 80151f6:	647b      	str	r3, [r7, #68]	@ 0x44
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 80151f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80151fa:	0018      	movs	r0, r3
 80151fc:	46bd      	mov	sp, r7
 80151fe:	b013      	add	sp, #76	@ 0x4c
 8015200:	bd90      	pop	{r4, r7, pc}
 8015202:	46c0      	nop			@ (mov r8, r8)
 8015204:	20011688 	.word	0x20011688
 8015208:	200115f8 	.word	0x200115f8
 801520c:	200115fc 	.word	0x200115fc
 8015210:	200115f0 	.word	0x200115f0
 8015214:	20011738 	.word	0x20011738
 8015218:	20000010 	.word	0x20000010
 801521c:	f0f0f0ef 	.word	0xf0f0f0ef

08015220 <_txe_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_delete(TX_THREAD *thread_ptr)
{
 8015220:	b580      	push	{r7, lr}
 8015222:	b084      	sub	sp, #16
 8015224:	af00      	add	r7, sp, #0
 8015226:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8015228:	f3ef 8305 	mrs	r3, IPSR
 801522c:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 801522e:	68ba      	ldr	r2, [r7, #8]

UINT        status;


    /* Check for invalid caller of this function.  */
    if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8015230:	4b0f      	ldr	r3, [pc, #60]	@ (8015270 <_txe_thread_delete+0x50>)
 8015232:	681b      	ldr	r3, [r3, #0]
 8015234:	4313      	orrs	r3, r2
 8015236:	d002      	beq.n	801523e <_txe_thread_delete+0x1e>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 8015238:	2313      	movs	r3, #19
 801523a:	60fb      	str	r3, [r7, #12]
 801523c:	e013      	b.n	8015266 <_txe_thread_delete+0x46>
    }

    /* Check for an invalid thread pointer.  */
    else if (thread_ptr == TX_NULL)
 801523e:	687b      	ldr	r3, [r7, #4]
 8015240:	2b00      	cmp	r3, #0
 8015242:	d102      	bne.n	801524a <_txe_thread_delete+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8015244:	230e      	movs	r3, #14
 8015246:	60fb      	str	r3, [r7, #12]
 8015248:	e00d      	b.n	8015266 <_txe_thread_delete+0x46>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	681b      	ldr	r3, [r3, #0]
 801524e:	4a09      	ldr	r2, [pc, #36]	@ (8015274 <_txe_thread_delete+0x54>)
 8015250:	4293      	cmp	r3, r2
 8015252:	d002      	beq.n	801525a <_txe_thread_delete+0x3a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8015254:	230e      	movs	r3, #14
 8015256:	60fb      	str	r3, [r7, #12]
 8015258:	e005      	b.n	8015266 <_txe_thread_delete+0x46>
    }
    else
    {

        /* Call actual thread delete function.  */
        status =  _tx_thread_delete(thread_ptr);
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	0018      	movs	r0, r3
 801525e:	f7fd ff53 	bl	8013108 <_tx_thread_delete>
 8015262:	0003      	movs	r3, r0
 8015264:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8015266:	68fb      	ldr	r3, [r7, #12]
}
 8015268:	0018      	movs	r0, r3
 801526a:	46bd      	mov	sp, r7
 801526c:	b004      	add	sp, #16
 801526e:	bd80      	pop	{r7, pc}
 8015270:	20000010 	.word	0x20000010
 8015274:	54485244 	.word	0x54485244

08015278 <_txe_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 8015278:	b590      	push	{r4, r7, lr}
 801527a:	b08d      	sub	sp, #52	@ 0x34
 801527c:	af06      	add	r7, sp, #24
 801527e:	60f8      	str	r0, [r7, #12]
 8015280:	60b9      	str	r1, [r7, #8]
 8015282:	607a      	str	r2, [r7, #4]
 8015284:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8015286:	68fb      	ldr	r3, [r7, #12]
 8015288:	2b00      	cmp	r3, #0
 801528a:	d102      	bne.n	8015292 <_txe_thread_info_get+0x1a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801528c:	230e      	movs	r3, #14
 801528e:	617b      	str	r3, [r7, #20]
 8015290:	e01a      	b.n	80152c8 <_txe_thread_info_get+0x50>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8015292:	68fb      	ldr	r3, [r7, #12]
 8015294:	681b      	ldr	r3, [r3, #0]
 8015296:	4a0f      	ldr	r2, [pc, #60]	@ (80152d4 <_txe_thread_info_get+0x5c>)
 8015298:	4293      	cmp	r3, r2
 801529a:	d002      	beq.n	80152a2 <_txe_thread_info_get+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801529c:	230e      	movs	r3, #14
 801529e:	617b      	str	r3, [r7, #20]
 80152a0:	e012      	b.n	80152c8 <_txe_thread_info_get+0x50>
    }
    else
    {

        /* Call the actual thread information get service.  */
        status =  _tx_thread_info_get(thread_ptr, name, state, run_count, priority, preemption_threshold,
 80152a2:	683c      	ldr	r4, [r7, #0]
 80152a4:	687a      	ldr	r2, [r7, #4]
 80152a6:	68b9      	ldr	r1, [r7, #8]
 80152a8:	68f8      	ldr	r0, [r7, #12]
 80152aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152ac:	9304      	str	r3, [sp, #16]
 80152ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80152b0:	9303      	str	r3, [sp, #12]
 80152b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152b4:	9302      	str	r3, [sp, #8]
 80152b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152b8:	9301      	str	r3, [sp, #4]
 80152ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152bc:	9300      	str	r3, [sp, #0]
 80152be:	0023      	movs	r3, r4
 80152c0:	f7fd ff92 	bl	80131e8 <_tx_thread_info_get>
 80152c4:	0003      	movs	r3, r0
 80152c6:	617b      	str	r3, [r7, #20]
                            time_slice, next_thread, next_suspended_thread);
    }

    /* Return completion status.  */
    return(status);
 80152c8:	697b      	ldr	r3, [r7, #20]
}
 80152ca:	0018      	movs	r0, r3
 80152cc:	46bd      	mov	sp, r7
 80152ce:	b007      	add	sp, #28
 80152d0:	bd90      	pop	{r4, r7, pc}
 80152d2:	46c0      	nop			@ (mov r8, r8)
 80152d4:	54485244 	.word	0x54485244

080152d8 <_txe_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _txe_thread_relinquish(VOID)
{
 80152d8:	b580      	push	{r7, lr}
 80152da:	b082      	sub	sp, #8
 80152dc:	af00      	add	r7, sp, #0

TX_THREAD   *current_thread;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80152de:	4b0a      	ldr	r3, [pc, #40]	@ (8015308 <_txe_thread_relinquish+0x30>)
 80152e0:	681b      	ldr	r3, [r3, #0]
 80152e2:	607b      	str	r3, [r7, #4]

    /* Make sure a thread is executing.  */
    if (current_thread != TX_NULL)
 80152e4:	687b      	ldr	r3, [r7, #4]
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d009      	beq.n	80152fe <_txe_thread_relinquish+0x26>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80152ea:	f3ef 8305 	mrs	r3, IPSR
 80152ee:	603b      	str	r3, [r7, #0]
    return(ipsr_value);
 80152f0:	683a      	ldr	r2, [r7, #0]
    {

        /* Now make sure the call is not from an ISR or Initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 80152f2:	4b06      	ldr	r3, [pc, #24]	@ (801530c <_txe_thread_relinquish+0x34>)
 80152f4:	681b      	ldr	r3, [r3, #0]
 80152f6:	4313      	orrs	r3, r2
 80152f8:	d101      	bne.n	80152fe <_txe_thread_relinquish+0x26>
        {

            /* Okay to call the real relinquish function.  */
            _tx_thread_relinquish();
 80152fa:	f7fe f831 	bl	8013360 <_tx_thread_relinquish>
        }
    }
}
 80152fe:	46c0      	nop			@ (mov r8, r8)
 8015300:	46bd      	mov	sp, r7
 8015302:	b002      	add	sp, #8
 8015304:	bd80      	pop	{r7, pc}
 8015306:	46c0      	nop			@ (mov r8, r8)
 8015308:	200115f0 	.word	0x200115f0
 801530c:	20000010 	.word	0x20000010

08015310 <_txe_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_resume(TX_THREAD *thread_ptr)
{
 8015310:	b580      	push	{r7, lr}
 8015312:	b084      	sub	sp, #16
 8015314:	af00      	add	r7, sp, #0
 8015316:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8015318:	687b      	ldr	r3, [r7, #4]
 801531a:	2b00      	cmp	r3, #0
 801531c:	d102      	bne.n	8015324 <_txe_thread_resume+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801531e:	230e      	movs	r3, #14
 8015320:	60fb      	str	r3, [r7, #12]
 8015322:	e00d      	b.n	8015340 <_txe_thread_resume+0x30>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	681b      	ldr	r3, [r3, #0]
 8015328:	4a08      	ldr	r2, [pc, #32]	@ (801534c <_txe_thread_resume+0x3c>)
 801532a:	4293      	cmp	r3, r2
 801532c:	d002      	beq.n	8015334 <_txe_thread_resume+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801532e:	230e      	movs	r3, #14
 8015330:	60fb      	str	r3, [r7, #12]
 8015332:	e005      	b.n	8015340 <_txe_thread_resume+0x30>
    }
    else
    {

        /* Call actual thread resume function.  */
        status =  _tx_thread_resume(thread_ptr);
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	0018      	movs	r0, r3
 8015338:	f7fe f874 	bl	8013424 <_tx_thread_resume>
 801533c:	0003      	movs	r3, r0
 801533e:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8015340:	68fb      	ldr	r3, [r7, #12]
}
 8015342:	0018      	movs	r0, r3
 8015344:	46bd      	mov	sp, r7
 8015346:	b004      	add	sp, #16
 8015348:	bd80      	pop	{r7, pc}
 801534a:	46c0      	nop			@ (mov r8, r8)
 801534c:	54485244 	.word	0x54485244

08015350 <_txe_thread_suspend>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_suspend(TX_THREAD *thread_ptr)
{
 8015350:	b580      	push	{r7, lr}
 8015352:	b084      	sub	sp, #16
 8015354:	af00      	add	r7, sp, #0
 8015356:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8015358:	687b      	ldr	r3, [r7, #4]
 801535a:	2b00      	cmp	r3, #0
 801535c:	d102      	bne.n	8015364 <_txe_thread_suspend+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801535e:	230e      	movs	r3, #14
 8015360:	60fb      	str	r3, [r7, #12]
 8015362:	e00d      	b.n	8015380 <_txe_thread_suspend+0x30>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	681b      	ldr	r3, [r3, #0]
 8015368:	4a08      	ldr	r2, [pc, #32]	@ (801538c <_txe_thread_suspend+0x3c>)
 801536a:	4293      	cmp	r3, r2
 801536c:	d002      	beq.n	8015374 <_txe_thread_suspend+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801536e:	230e      	movs	r3, #14
 8015370:	60fb      	str	r3, [r7, #12]
 8015372:	e005      	b.n	8015380 <_txe_thread_suspend+0x30>
    }
    else
    {

        /* Call actual thread suspend function.  */
        status =  _tx_thread_suspend(thread_ptr);
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	0018      	movs	r0, r3
 8015378:	f7fe f970 	bl	801365c <_tx_thread_suspend>
 801537c:	0003      	movs	r3, r0
 801537e:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8015380:	68fb      	ldr	r3, [r7, #12]
}
 8015382:	0018      	movs	r0, r3
 8015384:	46bd      	mov	sp, r7
 8015386:	b004      	add	sp, #16
 8015388:	bd80      	pop	{r7, pc}
 801538a:	46c0      	nop			@ (mov r8, r8)
 801538c:	54485244 	.word	0x54485244

08015390 <_txe_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_terminate(TX_THREAD *thread_ptr)
{
 8015390:	b580      	push	{r7, lr}
 8015392:	b084      	sub	sp, #16
 8015394:	af00      	add	r7, sp, #0
 8015396:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	2b00      	cmp	r3, #0
 801539c:	d102      	bne.n	80153a4 <_txe_thread_terminate+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801539e:	230e      	movs	r3, #14
 80153a0:	60fb      	str	r3, [r7, #12]
 80153a2:	e018      	b.n	80153d6 <_txe_thread_terminate+0x46>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	681b      	ldr	r3, [r3, #0]
 80153a8:	4a0d      	ldr	r2, [pc, #52]	@ (80153e0 <_txe_thread_terminate+0x50>)
 80153aa:	4293      	cmp	r3, r2
 80153ac:	d002      	beq.n	80153b4 <_txe_thread_terminate+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80153ae:	230e      	movs	r3, #14
 80153b0:	60fb      	str	r3, [r7, #12]
 80153b2:	e010      	b.n	80153d6 <_txe_thread_terminate+0x46>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80153b4:	f3ef 8305 	mrs	r3, IPSR
 80153b8:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 80153ba:	68ba      	ldr	r2, [r7, #8]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80153bc:	4b09      	ldr	r3, [pc, #36]	@ (80153e4 <_txe_thread_terminate+0x54>)
 80153be:	681b      	ldr	r3, [r3, #0]
 80153c0:	4313      	orrs	r3, r2
 80153c2:	d002      	beq.n	80153ca <_txe_thread_terminate+0x3a>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 80153c4:	2313      	movs	r3, #19
 80153c6:	60fb      	str	r3, [r7, #12]
 80153c8:	e005      	b.n	80153d6 <_txe_thread_terminate+0x46>
    }
    else
    {

        /* Call actual thread terminate function.  */
        status =  _tx_thread_terminate(thread_ptr);
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	0018      	movs	r0, r3
 80153ce:	f7fe fc73 	bl	8013cb8 <_tx_thread_terminate>
 80153d2:	0003      	movs	r3, r0
 80153d4:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 80153d6:	68fb      	ldr	r3, [r7, #12]
}
 80153d8:	0018      	movs	r0, r3
 80153da:	46bd      	mov	sp, r7
 80153dc:	b004      	add	sp, #16
 80153de:	bd80      	pop	{r7, pc}
 80153e0:	54485244 	.word	0x54485244
 80153e4:	20000010 	.word	0x20000010

080153e8 <__NVIC_EnableIRQ>:
{
 80153e8:	b580      	push	{r7, lr}
 80153ea:	b082      	sub	sp, #8
 80153ec:	af00      	add	r7, sp, #0
 80153ee:	0002      	movs	r2, r0
 80153f0:	1dfb      	adds	r3, r7, #7
 80153f2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80153f4:	1dfb      	adds	r3, r7, #7
 80153f6:	781b      	ldrb	r3, [r3, #0]
 80153f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80153fa:	d809      	bhi.n	8015410 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80153fc:	1dfb      	adds	r3, r7, #7
 80153fe:	781b      	ldrb	r3, [r3, #0]
 8015400:	001a      	movs	r2, r3
 8015402:	231f      	movs	r3, #31
 8015404:	401a      	ands	r2, r3
 8015406:	4b04      	ldr	r3, [pc, #16]	@ (8015418 <__NVIC_EnableIRQ+0x30>)
 8015408:	2101      	movs	r1, #1
 801540a:	4091      	lsls	r1, r2
 801540c:	000a      	movs	r2, r1
 801540e:	601a      	str	r2, [r3, #0]
}
 8015410:	46c0      	nop			@ (mov r8, r8)
 8015412:	46bd      	mov	sp, r7
 8015414:	b002      	add	sp, #8
 8015416:	bd80      	pop	{r7, pc}
 8015418:	e000e100 	.word	0xe000e100

0801541c <__NVIC_SetPriority>:
{
 801541c:	b590      	push	{r4, r7, lr}
 801541e:	b083      	sub	sp, #12
 8015420:	af00      	add	r7, sp, #0
 8015422:	0002      	movs	r2, r0
 8015424:	6039      	str	r1, [r7, #0]
 8015426:	1dfb      	adds	r3, r7, #7
 8015428:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 801542a:	1dfb      	adds	r3, r7, #7
 801542c:	781b      	ldrb	r3, [r3, #0]
 801542e:	2b7f      	cmp	r3, #127	@ 0x7f
 8015430:	d828      	bhi.n	8015484 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8015432:	4a2f      	ldr	r2, [pc, #188]	@ (80154f0 <__NVIC_SetPriority+0xd4>)
 8015434:	1dfb      	adds	r3, r7, #7
 8015436:	781b      	ldrb	r3, [r3, #0]
 8015438:	b25b      	sxtb	r3, r3
 801543a:	089b      	lsrs	r3, r3, #2
 801543c:	33c0      	adds	r3, #192	@ 0xc0
 801543e:	009b      	lsls	r3, r3, #2
 8015440:	589b      	ldr	r3, [r3, r2]
 8015442:	1dfa      	adds	r2, r7, #7
 8015444:	7812      	ldrb	r2, [r2, #0]
 8015446:	0011      	movs	r1, r2
 8015448:	2203      	movs	r2, #3
 801544a:	400a      	ands	r2, r1
 801544c:	00d2      	lsls	r2, r2, #3
 801544e:	21ff      	movs	r1, #255	@ 0xff
 8015450:	4091      	lsls	r1, r2
 8015452:	000a      	movs	r2, r1
 8015454:	43d2      	mvns	r2, r2
 8015456:	401a      	ands	r2, r3
 8015458:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801545a:	683b      	ldr	r3, [r7, #0]
 801545c:	019b      	lsls	r3, r3, #6
 801545e:	22ff      	movs	r2, #255	@ 0xff
 8015460:	401a      	ands	r2, r3
 8015462:	1dfb      	adds	r3, r7, #7
 8015464:	781b      	ldrb	r3, [r3, #0]
 8015466:	0018      	movs	r0, r3
 8015468:	2303      	movs	r3, #3
 801546a:	4003      	ands	r3, r0
 801546c:	00db      	lsls	r3, r3, #3
 801546e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8015470:	481f      	ldr	r0, [pc, #124]	@ (80154f0 <__NVIC_SetPriority+0xd4>)
 8015472:	1dfb      	adds	r3, r7, #7
 8015474:	781b      	ldrb	r3, [r3, #0]
 8015476:	b25b      	sxtb	r3, r3
 8015478:	089b      	lsrs	r3, r3, #2
 801547a:	430a      	orrs	r2, r1
 801547c:	33c0      	adds	r3, #192	@ 0xc0
 801547e:	009b      	lsls	r3, r3, #2
 8015480:	501a      	str	r2, [r3, r0]
}
 8015482:	e031      	b.n	80154e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8015484:	4a1b      	ldr	r2, [pc, #108]	@ (80154f4 <__NVIC_SetPriority+0xd8>)
 8015486:	1dfb      	adds	r3, r7, #7
 8015488:	781b      	ldrb	r3, [r3, #0]
 801548a:	0019      	movs	r1, r3
 801548c:	230f      	movs	r3, #15
 801548e:	400b      	ands	r3, r1
 8015490:	3b08      	subs	r3, #8
 8015492:	089b      	lsrs	r3, r3, #2
 8015494:	3306      	adds	r3, #6
 8015496:	009b      	lsls	r3, r3, #2
 8015498:	18d3      	adds	r3, r2, r3
 801549a:	3304      	adds	r3, #4
 801549c:	681b      	ldr	r3, [r3, #0]
 801549e:	1dfa      	adds	r2, r7, #7
 80154a0:	7812      	ldrb	r2, [r2, #0]
 80154a2:	0011      	movs	r1, r2
 80154a4:	2203      	movs	r2, #3
 80154a6:	400a      	ands	r2, r1
 80154a8:	00d2      	lsls	r2, r2, #3
 80154aa:	21ff      	movs	r1, #255	@ 0xff
 80154ac:	4091      	lsls	r1, r2
 80154ae:	000a      	movs	r2, r1
 80154b0:	43d2      	mvns	r2, r2
 80154b2:	401a      	ands	r2, r3
 80154b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80154b6:	683b      	ldr	r3, [r7, #0]
 80154b8:	019b      	lsls	r3, r3, #6
 80154ba:	22ff      	movs	r2, #255	@ 0xff
 80154bc:	401a      	ands	r2, r3
 80154be:	1dfb      	adds	r3, r7, #7
 80154c0:	781b      	ldrb	r3, [r3, #0]
 80154c2:	0018      	movs	r0, r3
 80154c4:	2303      	movs	r3, #3
 80154c6:	4003      	ands	r3, r0
 80154c8:	00db      	lsls	r3, r3, #3
 80154ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80154cc:	4809      	ldr	r0, [pc, #36]	@ (80154f4 <__NVIC_SetPriority+0xd8>)
 80154ce:	1dfb      	adds	r3, r7, #7
 80154d0:	781b      	ldrb	r3, [r3, #0]
 80154d2:	001c      	movs	r4, r3
 80154d4:	230f      	movs	r3, #15
 80154d6:	4023      	ands	r3, r4
 80154d8:	3b08      	subs	r3, #8
 80154da:	089b      	lsrs	r3, r3, #2
 80154dc:	430a      	orrs	r2, r1
 80154de:	3306      	adds	r3, #6
 80154e0:	009b      	lsls	r3, r3, #2
 80154e2:	18c3      	adds	r3, r0, r3
 80154e4:	3304      	adds	r3, #4
 80154e6:	601a      	str	r2, [r3, #0]
}
 80154e8:	46c0      	nop			@ (mov r8, r8)
 80154ea:	46bd      	mov	sp, r7
 80154ec:	b003      	add	sp, #12
 80154ee:	bd90      	pop	{r4, r7, pc}
 80154f0:	e000e100 	.word	0xe000e100
 80154f4:	e000ed00 	.word	0xe000ed00

080154f8 <LL_UCPD_Enable>:
{
 80154f8:	b580      	push	{r7, lr}
 80154fa:	b082      	sub	sp, #8
 80154fc:	af00      	add	r7, sp, #0
 80154fe:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	681b      	ldr	r3, [r3, #0]
 8015504:	2280      	movs	r2, #128	@ 0x80
 8015506:	0612      	lsls	r2, r2, #24
 8015508:	431a      	orrs	r2, r3
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	601a      	str	r2, [r3, #0]
}
 801550e:	46c0      	nop			@ (mov r8, r8)
 8015510:	46bd      	mov	sp, r7
 8015512:	b002      	add	sp, #8
 8015514:	bd80      	pop	{r7, pc}
	...

08015518 <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 8015518:	b580      	push	{r7, lr}
 801551a:	b082      	sub	sp, #8
 801551c:	af00      	add	r7, sp, #0
 801551e:	6078      	str	r0, [r7, #4]
 8015520:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	681b      	ldr	r3, [r3, #0]
 8015526:	4a05      	ldr	r2, [pc, #20]	@ (801553c <LL_UCPD_SetRxOrderSet+0x24>)
 8015528:	401a      	ands	r2, r3
 801552a:	683b      	ldr	r3, [r7, #0]
 801552c:	431a      	orrs	r2, r3
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	601a      	str	r2, [r3, #0]
}
 8015532:	46c0      	nop			@ (mov r8, r8)
 8015534:	46bd      	mov	sp, r7
 8015536:	b002      	add	sp, #8
 8015538:	bd80      	pop	{r7, pc}
 801553a:	46c0      	nop			@ (mov r8, r8)
 801553c:	e00fffff 	.word	0xe00fffff

08015540 <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 8015540:	b580      	push	{r7, lr}
 8015542:	b082      	sub	sp, #8
 8015544:	af00      	add	r7, sp, #0
 8015546:	6078      	str	r0, [r7, #4]
 8015548:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	68db      	ldr	r3, [r3, #12]
 801554e:	4a05      	ldr	r2, [pc, #20]	@ (8015564 <LL_UCPD_SetccEnable+0x24>)
 8015550:	401a      	ands	r2, r3
 8015552:	683b      	ldr	r3, [r7, #0]
 8015554:	431a      	orrs	r2, r3
 8015556:	687b      	ldr	r3, [r7, #4]
 8015558:	60da      	str	r2, [r3, #12]
}
 801555a:	46c0      	nop			@ (mov r8, r8)
 801555c:	46bd      	mov	sp, r7
 801555e:	b002      	add	sp, #8
 8015560:	bd80      	pop	{r7, pc}
 8015562:	46c0      	nop			@ (mov r8, r8)
 8015564:	fffff3ff 	.word	0xfffff3ff

08015568 <LL_UCPD_RxDisable>:
  * @rmtoll CR        PHYRXEN          LL_UCPD_RxDisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDisable(UCPD_TypeDef *UCPDx)
{
 8015568:	b580      	push	{r7, lr}
 801556a:	b082      	sub	sp, #8
 801556c:	af00      	add	r7, sp, #0
 801556e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	68db      	ldr	r3, [r3, #12]
 8015574:	2220      	movs	r2, #32
 8015576:	4393      	bics	r3, r2
 8015578:	001a      	movs	r2, r3
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	60da      	str	r2, [r3, #12]
}
 801557e:	46c0      	nop			@ (mov r8, r8)
 8015580:	46bd      	mov	sp, r7
 8015582:	b002      	add	sp, #8
 8015584:	bd80      	pop	{r7, pc}

08015586 <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 8015586:	b580      	push	{r7, lr}
 8015588:	b082      	sub	sp, #8
 801558a:	af00      	add	r7, sp, #0
 801558c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	691b      	ldr	r3, [r3, #16]
 8015592:	2280      	movs	r2, #128	@ 0x80
 8015594:	0212      	lsls	r2, r2, #8
 8015596:	431a      	orrs	r2, r3
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	611a      	str	r2, [r3, #16]
}
 801559c:	46c0      	nop			@ (mov r8, r8)
 801559e:	46bd      	mov	sp, r7
 80155a0:	b002      	add	sp, #8
 80155a2:	bd80      	pop	{r7, pc}

080155a4 <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 80155a4:	b580      	push	{r7, lr}
 80155a6:	b082      	sub	sp, #8
 80155a8:	af00      	add	r7, sp, #0
 80155aa:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 80155ac:	687b      	ldr	r3, [r7, #4]
 80155ae:	691b      	ldr	r3, [r3, #16]
 80155b0:	2280      	movs	r2, #128	@ 0x80
 80155b2:	01d2      	lsls	r2, r2, #7
 80155b4:	431a      	orrs	r2, r3
 80155b6:	687b      	ldr	r3, [r7, #4]
 80155b8:	611a      	str	r2, [r3, #16]
}
 80155ba:	46c0      	nop			@ (mov r8, r8)
 80155bc:	46bd      	mov	sp, r7
 80155be:	b002      	add	sp, #8
 80155c0:	bd80      	pop	{r7, pc}
	...

080155c4 <CAD_Init>:
  * @param  pParams       Pointer on PD params based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 80155c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80155c6:	b08b      	sub	sp, #44	@ 0x2c
 80155c8:	af00      	add	r7, sp, #0
 80155ca:	60b9      	str	r1, [r7, #8]
 80155cc:	607a      	str	r2, [r7, #4]
 80155ce:	603b      	str	r3, [r7, #0]
 80155d0:	240f      	movs	r4, #15
 80155d2:	193b      	adds	r3, r7, r4
 80155d4:	1c02      	adds	r2, r0, #0
 80155d6:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80155d8:	193b      	adds	r3, r7, r4
 80155da:	781b      	ldrb	r3, [r3, #0]
 80155dc:	011a      	lsls	r2, r3, #4
 80155de:	4b7b      	ldr	r3, [pc, #492]	@ (80157cc <CAD_Init+0x208>)
 80155e0:	18d3      	adds	r3, r2, r3
 80155e2:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 80155e4:	193b      	adds	r3, r7, r4
 80155e6:	781a      	ldrb	r2, [r3, #0]
 80155e8:	4979      	ldr	r1, [pc, #484]	@ (80157d0 <CAD_Init+0x20c>)
 80155ea:	0013      	movs	r3, r2
 80155ec:	011b      	lsls	r3, r3, #4
 80155ee:	1a9b      	subs	r3, r3, r2
 80155f0:	009b      	lsls	r3, r3, #2
 80155f2:	18cb      	adds	r3, r1, r3
 80155f4:	3310      	adds	r3, #16
 80155f6:	687a      	ldr	r2, [r7, #4]
 80155f8:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 80155fa:	193b      	adds	r3, r7, r4
 80155fc:	781a      	ldrb	r2, [r3, #0]
 80155fe:	4974      	ldr	r1, [pc, #464]	@ (80157d0 <CAD_Init+0x20c>)
 8015600:	0013      	movs	r3, r2
 8015602:	011b      	lsls	r3, r3, #4
 8015604:	1a9b      	subs	r3, r3, r2
 8015606:	009b      	lsls	r3, r3, #2
 8015608:	18cb      	adds	r3, r1, r3
 801560a:	330c      	adds	r3, #12
 801560c:	68ba      	ldr	r2, [r7, #8]
 801560e:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 8015610:	193b      	adds	r3, r7, r4
 8015612:	781a      	ldrb	r2, [r3, #0]
 8015614:	496e      	ldr	r1, [pc, #440]	@ (80157d0 <CAD_Init+0x20c>)
 8015616:	0013      	movs	r3, r2
 8015618:	011b      	lsls	r3, r3, #4
 801561a:	1a9b      	subs	r3, r3, r2
 801561c:	009b      	lsls	r3, r3, #2
 801561e:	18cb      	adds	r3, r1, r3
 8015620:	330c      	adds	r3, #12
 8015622:	6819      	ldr	r1, [r3, #0]
 8015624:	193b      	adds	r3, r7, r4
 8015626:	781a      	ldrb	r2, [r3, #0]
 8015628:	4869      	ldr	r0, [pc, #420]	@ (80157d0 <CAD_Init+0x20c>)
 801562a:	0013      	movs	r3, r2
 801562c:	011b      	lsls	r3, r3, #4
 801562e:	1a9b      	subs	r3, r3, r2
 8015630:	009b      	lsls	r3, r3, #2
 8015632:	18c3      	adds	r3, r0, r3
 8015634:	3310      	adds	r3, #16
 8015636:	681b      	ldr	r3, [r3, #0]
 8015638:	794a      	ldrb	r2, [r1, #5]
 801563a:	0612      	lsls	r2, r2, #24
 801563c:	0f92      	lsrs	r2, r2, #30
 801563e:	b2d2      	uxtb	r2, r2
 8015640:	2103      	movs	r1, #3
 8015642:	400a      	ands	r2, r1
 8015644:	0010      	movs	r0, r2
 8015646:	789a      	ldrb	r2, [r3, #2]
 8015648:	2103      	movs	r1, #3
 801564a:	438a      	bics	r2, r1
 801564c:	1c11      	adds	r1, r2, #0
 801564e:	1c02      	adds	r2, r0, #0
 8015650:	430a      	orrs	r2, r1
 8015652:	709a      	strb	r2, [r3, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 8015654:	193b      	adds	r3, r7, r4
 8015656:	781a      	ldrb	r2, [r3, #0]
 8015658:	495d      	ldr	r1, [pc, #372]	@ (80157d0 <CAD_Init+0x20c>)
 801565a:	0013      	movs	r3, r2
 801565c:	011b      	lsls	r3, r3, #4
 801565e:	1a9b      	subs	r3, r3, r2
 8015660:	009b      	lsls	r3, r3, #2
 8015662:	18cb      	adds	r3, r1, r3
 8015664:	3310      	adds	r3, #16
 8015666:	681b      	ldr	r3, [r3, #0]
 8015668:	789a      	ldrb	r2, [r3, #2]
 801566a:	210c      	movs	r1, #12
 801566c:	438a      	bics	r2, r1
 801566e:	709a      	strb	r2, [r3, #2]

  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 8015670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015672:	2210      	movs	r2, #16
 8015674:	2100      	movs	r1, #0
 8015676:	0018      	movs	r0, r3
 8015678:	f00a fc26 	bl	801fec8 <memset>

  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 801567c:	193b      	adds	r3, r7, r4
 801567e:	781a      	ldrb	r2, [r3, #0]
 8015680:	4953      	ldr	r1, [pc, #332]	@ (80157d0 <CAD_Init+0x20c>)
 8015682:	0013      	movs	r3, r2
 8015684:	011b      	lsls	r3, r3, #4
 8015686:	1a9b      	subs	r3, r3, r2
 8015688:	009b      	lsls	r3, r3, #2
 801568a:	18cb      	adds	r3, r1, r3
 801568c:	332c      	adds	r3, #44	@ 0x2c
 801568e:	683a      	ldr	r2, [r7, #0]
 8015690:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 8015692:	0025      	movs	r5, r4
 8015694:	193b      	adds	r3, r7, r4
 8015696:	781c      	ldrb	r4, [r3, #0]
 8015698:	197b      	adds	r3, r7, r5
 801569a:	781b      	ldrb	r3, [r3, #0]
 801569c:	0018      	movs	r0, r3
 801569e:	f001 f963 	bl	8016968 <USBPD_HW_GetUSPDInstance>
 80156a2:	0001      	movs	r1, r0
 80156a4:	4a4a      	ldr	r2, [pc, #296]	@ (80157d0 <CAD_Init+0x20c>)
 80156a6:	0023      	movs	r3, r4
 80156a8:	011b      	lsls	r3, r3, #4
 80156aa:	1b1b      	subs	r3, r3, r4
 80156ac:	009b      	lsls	r3, r3, #2
 80156ae:	5099      	str	r1, [r3, r2]

  /* Initialize usbpd */
  LL_UCPD_StructInit(&settings);
 80156b0:	2614      	movs	r6, #20
 80156b2:	19bb      	adds	r3, r7, r6
 80156b4:	0018      	movs	r0, r3
 80156b6:	f7f9 f897 	bl	800e7e8 <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 80156ba:	002c      	movs	r4, r5
 80156bc:	193b      	adds	r3, r7, r4
 80156be:	781a      	ldrb	r2, [r3, #0]
 80156c0:	4943      	ldr	r1, [pc, #268]	@ (80157d0 <CAD_Init+0x20c>)
 80156c2:	0013      	movs	r3, r2
 80156c4:	011b      	lsls	r3, r3, #4
 80156c6:	1a9b      	subs	r3, r3, r2
 80156c8:	009b      	lsls	r3, r3, #2
 80156ca:	585b      	ldr	r3, [r3, r1]
 80156cc:	19ba      	adds	r2, r7, r6
 80156ce:	0011      	movs	r1, r2
 80156d0:	0018      	movs	r0, r3
 80156d2:	f7f9 f84f 	bl	800e774 <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 80156d6:	193b      	adds	r3, r7, r4
 80156d8:	781a      	ldrb	r2, [r3, #0]
 80156da:	493d      	ldr	r1, [pc, #244]	@ (80157d0 <CAD_Init+0x20c>)
 80156dc:	0013      	movs	r3, r2
 80156de:	011b      	lsls	r3, r3, #4
 80156e0:	1a9b      	subs	r3, r3, r2
 80156e2:	009b      	lsls	r3, r3, #2
 80156e4:	585b      	ldr	r3, [r3, r1]
 80156e6:	22f8      	movs	r2, #248	@ 0xf8
 80156e8:	0452      	lsls	r2, r2, #17
 80156ea:	0011      	movs	r1, r2
 80156ec:	0018      	movs	r0, r3
 80156ee:	f7ff ff13 	bl	8015518 <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80156f2:	193b      	adds	r3, r7, r4
 80156f4:	781a      	ldrb	r2, [r3, #0]
 80156f6:	4936      	ldr	r1, [pc, #216]	@ (80157d0 <CAD_Init+0x20c>)
 80156f8:	0013      	movs	r3, r2
 80156fa:	011b      	lsls	r3, r3, #4
 80156fc:	1a9b      	subs	r3, r3, r2
 80156fe:	009b      	lsls	r3, r3, #2
 8015700:	585b      	ldr	r3, [r3, r1]
 8015702:	22c0      	movs	r2, #192	@ 0xc0
 8015704:	0112      	lsls	r2, r2, #4
 8015706:	0011      	movs	r1, r2
 8015708:	0018      	movs	r0, r3
 801570a:	f7ff ff19 	bl	8015540 <LL_UCPD_SetccEnable>
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */


  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 801570e:	193b      	adds	r3, r7, r4
 8015710:	781b      	ldrb	r3, [r3, #0]
 8015712:	0018      	movs	r0, r3
 8015714:	f009 f999 	bl	801ea4a <BSP_USBPD_PWR_Init>
#ifdef USBPD_PWR_CAPTIVE_CABLE_ENABLED
  BSP_USBPD_PWR_CaptiveCablePreConfig(PortNum);
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 8015718:	193b      	adds	r3, r7, r4
 801571a:	781a      	ldrb	r2, [r3, #0]
 801571c:	492c      	ldr	r1, [pc, #176]	@ (80157d0 <CAD_Init+0x20c>)
 801571e:	0013      	movs	r3, r2
 8015720:	011b      	lsls	r3, r3, #4
 8015722:	1a9b      	subs	r3, r3, r2
 8015724:	009b      	lsls	r3, r3, #2
 8015726:	585b      	ldr	r3, [r3, r1]
 8015728:	0018      	movs	r0, r3
 801572a:	f7ff fee5 	bl	80154f8 <LL_UCPD_Enable>

#if defined(_SRC) || defined(_DRP)
  /* Initialize usbpd interrupt */
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 801572e:	0020      	movs	r0, r4
 8015730:	193b      	adds	r3, r7, r4
 8015732:	781a      	ldrb	r2, [r3, #0]
 8015734:	4926      	ldr	r1, [pc, #152]	@ (80157d0 <CAD_Init+0x20c>)
 8015736:	0013      	movs	r3, r2
 8015738:	011b      	lsls	r3, r3, #4
 801573a:	1a9b      	subs	r3, r3, r2
 801573c:	009b      	lsls	r3, r3, #2
 801573e:	18cb      	adds	r3, r1, r3
 8015740:	3310      	adds	r3, #16
 8015742:	681b      	ldr	r3, [r3, #0]
 8015744:	781b      	ldrb	r3, [r3, #0]
 8015746:	2204      	movs	r2, #4
 8015748:	4013      	ands	r3, r2
 801574a:	b2db      	uxtb	r3, r3
 801574c:	2b00      	cmp	r3, #0
 801574e:	d005      	beq.n	801575c <CAD_Init+0x198>
  {
    USBPDM1_AssertRp(PortNum);
 8015750:	183b      	adds	r3, r7, r0
 8015752:	781b      	ldrb	r3, [r3, #0]
 8015754:	0018      	movs	r0, r3
 8015756:	f002 fa61 	bl	8017c1c <USBPDM1_AssertRp>
 801575a:	e005      	b.n	8015768 <CAD_Init+0x1a4>
#if defined(_DRP)
  else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
  {
    USBPDM1_AssertRd(PortNum);
 801575c:	230f      	movs	r3, #15
 801575e:	18fb      	adds	r3, r7, r3
 8015760:	781b      	ldrb	r3, [r3, #0]
 8015762:	0018      	movs	r0, r3
 8015764:	f002 fb1c 	bl	8017da0 <USBPDM1_AssertRd>
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Set the state machine according the SW configuration */
#if !defined(USBPDCORE_LIB_NO_PD)
#if defined(_DRP)
  if (Ports[PortNum].settings->CAD_RoleToggle == USBPD_TRUE)
 8015768:	200f      	movs	r0, #15
 801576a:	183b      	adds	r3, r7, r0
 801576c:	781a      	ldrb	r2, [r3, #0]
 801576e:	4918      	ldr	r1, [pc, #96]	@ (80157d0 <CAD_Init+0x20c>)
 8015770:	0013      	movs	r3, r2
 8015772:	011b      	lsls	r3, r3, #4
 8015774:	1a9b      	subs	r3, r3, r2
 8015776:	009b      	lsls	r3, r3, #2
 8015778:	18cb      	adds	r3, r1, r3
 801577a:	330c      	adds	r3, #12
 801577c:	681b      	ldr	r3, [r3, #0]
 801577e:	795b      	ldrb	r3, [r3, #5]
 8015780:	2220      	movs	r2, #32
 8015782:	4013      	ands	r3, r2
 8015784:	b2db      	uxtb	r3, r3
 8015786:	2b00      	cmp	r3, #0
 8015788:	d01b      	beq.n	80157c2 <CAD_Init+0x1fe>
  {
    _handle->CAD_PtrStateMachine = CAD_StateMachine_DRP;
 801578a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801578c:	4a11      	ldr	r2, [pc, #68]	@ (80157d4 <CAD_Init+0x210>)
 801578e:	60da      	str	r2, [r3, #12]
    _handle->CAD_Accessory_SRC = Ports[PortNum].settings->CAD_AccesorySupport;
 8015790:	183b      	adds	r3, r7, r0
 8015792:	781a      	ldrb	r2, [r3, #0]
 8015794:	490e      	ldr	r1, [pc, #56]	@ (80157d0 <CAD_Init+0x20c>)
 8015796:	0013      	movs	r3, r2
 8015798:	011b      	lsls	r3, r3, #4
 801579a:	1a9b      	subs	r3, r3, r2
 801579c:	009b      	lsls	r3, r3, #2
 801579e:	18cb      	adds	r3, r1, r3
 80157a0:	330c      	adds	r3, #12
 80157a2:	681b      	ldr	r3, [r3, #0]
 80157a4:	795b      	ldrb	r3, [r3, #5]
 80157a6:	06db      	lsls	r3, r3, #27
 80157a8:	0fdb      	lsrs	r3, r3, #31
 80157aa:	b2da      	uxtb	r2, r3
 80157ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80157ae:	2101      	movs	r1, #1
 80157b0:	400a      	ands	r2, r1
 80157b2:	0190      	lsls	r0, r2, #6
 80157b4:	785a      	ldrb	r2, [r3, #1]
 80157b6:	2140      	movs	r1, #64	@ 0x40
 80157b8:	438a      	bics	r2, r1
 80157ba:	1c11      	adds	r1, r2, #0
 80157bc:	1c02      	adds	r2, r0, #0
 80157be:	430a      	orrs	r2, r1
 80157c0:	705a      	strb	r2, [r3, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 80157c2:	46c0      	nop			@ (mov r8, r8)
 80157c4:	46bd      	mov	sp, r7
 80157c6:	b00b      	add	sp, #44	@ 0x2c
 80157c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80157ca:	46c0      	nop			@ (mov r8, r8)
 80157cc:	20011bf8 	.word	0x20011bf8
 80157d0:	20011c2c 	.word	0x20011c2c
 80157d4:	080158cd 	.word	0x080158cd

080157d8 <CAD_Enter_ErrorRecovery>:
  * @brief  function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 80157d8:	b580      	push	{r7, lr}
 80157da:	b082      	sub	sp, #8
 80157dc:	af00      	add	r7, sp, #0
 80157de:	0002      	movs	r2, r0
 80157e0:	1dfb      	adds	r3, r7, #7
 80157e2:	701a      	strb	r2, [r3, #0]
  /* remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 80157e4:	1dfb      	adds	r3, r7, #7
 80157e6:	781b      	ldrb	r3, [r3, #0]
 80157e8:	0018      	movs	r0, r3
 80157ea:	f002 fb89 	bl	8017f00 <USBPDM1_EnterErrorRecovery>
  /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 80157ee:	1dfb      	adds	r3, r7, #7
 80157f0:	781a      	ldrb	r2, [r3, #0]
 80157f2:	4b0b      	ldr	r3, [pc, #44]	@ (8015820 <CAD_Enter_ErrorRecovery+0x48>)
 80157f4:	0112      	lsls	r2, r2, #4
 80157f6:	5cd1      	ldrb	r1, [r2, r3]
 80157f8:	2080      	movs	r0, #128	@ 0x80
 80157fa:	4240      	negs	r0, r0
 80157fc:	4301      	orrs	r1, r0
 80157fe:	54d1      	strb	r1, [r2, r3]
  Ports[PortNum].USBPD_CAD_WakeUp();
 8015800:	1dfb      	adds	r3, r7, #7
 8015802:	781a      	ldrb	r2, [r3, #0]
 8015804:	4907      	ldr	r1, [pc, #28]	@ (8015824 <CAD_Enter_ErrorRecovery+0x4c>)
 8015806:	0013      	movs	r3, r2
 8015808:	011b      	lsls	r3, r3, #4
 801580a:	1a9b      	subs	r3, r3, r2
 801580c:	009b      	lsls	r3, r3, #2
 801580e:	18cb      	adds	r3, r1, r3
 8015810:	332c      	adds	r3, #44	@ 0x2c
 8015812:	681b      	ldr	r3, [r3, #0]
 8015814:	4798      	blx	r3
}
 8015816:	46c0      	nop			@ (mov r8, r8)
 8015818:	46bd      	mov	sp, r7
 801581a:	b002      	add	sp, #8
 801581c:	bd80      	pop	{r7, pc}
 801581e:	46c0      	nop			@ (mov r8, r8)
 8015820:	20011bf8 	.word	0x20011bf8
 8015824:	20011c2c 	.word	0x20011c2c

08015828 <CAD_SRC_Set_ResistorRp>:
  * @param  PortNum Index of current used port
  * @param  RpValue RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
  * @retval 0 success else error
  */
uint32_t CAD_SRC_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 8015828:	b580      	push	{r7, lr}
 801582a:	b082      	sub	sp, #8
 801582c:	af00      	add	r7, sp, #0
 801582e:	0002      	movs	r2, r0
 8015830:	6039      	str	r1, [r7, #0]
 8015832:	1dfb      	adds	r3, r7, #7
 8015834:	701a      	strb	r2, [r3, #0]
  /* update the information about the default resistor value presented in detach mode */
  Ports[PortNum].params->RpResistor = RpValue;
 8015836:	1dfb      	adds	r3, r7, #7
 8015838:	781a      	ldrb	r2, [r3, #0]
 801583a:	4918      	ldr	r1, [pc, #96]	@ (801589c <CAD_SRC_Set_ResistorRp+0x74>)
 801583c:	0013      	movs	r3, r2
 801583e:	011b      	lsls	r3, r3, #4
 8015840:	1a9b      	subs	r3, r3, r2
 8015842:	009b      	lsls	r3, r3, #2
 8015844:	18cb      	adds	r3, r1, r3
 8015846:	3310      	adds	r3, #16
 8015848:	681b      	ldr	r3, [r3, #0]
 801584a:	683a      	ldr	r2, [r7, #0]
 801584c:	1c11      	adds	r1, r2, #0
 801584e:	2203      	movs	r2, #3
 8015850:	400a      	ands	r2, r1
 8015852:	b2d2      	uxtb	r2, r2
 8015854:	2103      	movs	r1, #3
 8015856:	400a      	ands	r2, r1
 8015858:	0010      	movs	r0, r2
 801585a:	789a      	ldrb	r2, [r3, #2]
 801585c:	2103      	movs	r1, #3
 801585e:	438a      	bics	r2, r1
 8015860:	1c11      	adds	r1, r2, #0
 8015862:	1c02      	adds	r2, r0, #0
 8015864:	430a      	orrs	r2, r1
 8015866:	709a      	strb	r2, [r3, #2]

  /* inform state machine about a resistor update */
  CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 8015868:	1dfb      	adds	r3, r7, #7
 801586a:	781b      	ldrb	r3, [r3, #0]
 801586c:	4a0c      	ldr	r2, [pc, #48]	@ (80158a0 <CAD_SRC_Set_ResistorRp+0x78>)
 801586e:	011b      	lsls	r3, r3, #4
 8015870:	18d3      	adds	r3, r2, r3
 8015872:	785a      	ldrb	r2, [r3, #1]
 8015874:	2101      	movs	r1, #1
 8015876:	430a      	orrs	r2, r1
 8015878:	705a      	strb	r2, [r3, #1]
  Ports[PortNum].USBPD_CAD_WakeUp();
 801587a:	1dfb      	adds	r3, r7, #7
 801587c:	781a      	ldrb	r2, [r3, #0]
 801587e:	4907      	ldr	r1, [pc, #28]	@ (801589c <CAD_SRC_Set_ResistorRp+0x74>)
 8015880:	0013      	movs	r3, r2
 8015882:	011b      	lsls	r3, r3, #4
 8015884:	1a9b      	subs	r3, r3, r2
 8015886:	009b      	lsls	r3, r3, #2
 8015888:	18cb      	adds	r3, r1, r3
 801588a:	332c      	adds	r3, #44	@ 0x2c
 801588c:	681b      	ldr	r3, [r3, #0]
 801588e:	4798      	blx	r3
  return 0;
 8015890:	2300      	movs	r3, #0
}
 8015892:	0018      	movs	r0, r3
 8015894:	46bd      	mov	sp, r7
 8015896:	b002      	add	sp, #8
 8015898:	bd80      	pop	{r7, pc}
 801589a:	46c0      	nop			@ (mov r8, r8)
 801589c:	20011c2c 	.word	0x20011c2c
 80158a0:	20011bf8 	.word	0x20011bf8

080158a4 <CAD_Set_ResistorRp>:

/* Keep for legacy */
uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 80158a4:	b580      	push	{r7, lr}
 80158a6:	b082      	sub	sp, #8
 80158a8:	af00      	add	r7, sp, #0
 80158aa:	0002      	movs	r2, r0
 80158ac:	6039      	str	r1, [r7, #0]
 80158ae:	1dfb      	adds	r3, r7, #7
 80158b0:	701a      	strb	r2, [r3, #0]
  return CAD_SRC_Set_ResistorRp(PortNum, RpValue);
 80158b2:	683a      	ldr	r2, [r7, #0]
 80158b4:	1dfb      	adds	r3, r7, #7
 80158b6:	781b      	ldrb	r3, [r3, #0]
 80158b8:	0011      	movs	r1, r2
 80158ba:	0018      	movs	r0, r3
 80158bc:	f7ff ffb4 	bl	8015828 <CAD_SRC_Set_ResistorRp>
 80158c0:	0003      	movs	r3, r0
}
 80158c2:	0018      	movs	r0, r3
 80158c4:	46bd      	mov	sp, r7
 80158c6:	b002      	add	sp, #8
 80158c8:	bd80      	pop	{r7, pc}
	...

080158cc <CAD_StateMachine_DRP>:
#endif /* _SRC */

#if defined(_DRP)
/* function to handle DRP */
uint32_t CAD_StateMachine_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80158cc:	b590      	push	{r4, r7, lr}
 80158ce:	b087      	sub	sp, #28
 80158d0:	af00      	add	r7, sp, #0
 80158d2:	60b9      	str	r1, [r7, #8]
 80158d4:	607a      	str	r2, [r7, #4]
 80158d6:	210f      	movs	r1, #15
 80158d8:	187b      	adds	r3, r7, r1
 80158da:	1c02      	adds	r2, r0, #0
 80158dc:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80158de:	187b      	adds	r3, r7, r1
 80158e0:	781b      	ldrb	r3, [r3, #0]
 80158e2:	011a      	lsls	r2, r3, #4
 80158e4:	4b6b      	ldr	r3, [pc, #428]	@ (8015a94 <CAD_StateMachine_DRP+0x1c8>)
 80158e6:	18d3      	adds	r3, r2, r3
 80158e8:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 80158ea:	2302      	movs	r3, #2
 80158ec:	617b      	str	r3, [r7, #20]

  /*Check CAD STATE*/
  switch (_handle->cstate)
 80158ee:	693b      	ldr	r3, [r7, #16]
 80158f0:	785b      	ldrb	r3, [r3, #1]
 80158f2:	069b      	lsls	r3, r3, #26
 80158f4:	0edb      	lsrs	r3, r3, #27
 80158f6:	b2db      	uxtb	r3, r3
 80158f8:	2b0b      	cmp	r3, #11
 80158fa:	d900      	bls.n	80158fe <CAD_StateMachine_DRP+0x32>
 80158fc:	e0c4      	b.n	8015a88 <CAD_StateMachine_DRP+0x1bc>
 80158fe:	009a      	lsls	r2, r3, #2
 8015900:	4b65      	ldr	r3, [pc, #404]	@ (8015a98 <CAD_StateMachine_DRP+0x1cc>)
 8015902:	18d3      	adds	r3, r2, r3
 8015904:	681b      	ldr	r3, [r3, #0]
 8015906:	469f      	mov	pc, r3
#if defined(_VCONN_SUPPORT)
      /* DeInitialize Vconn management */
      (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
      /* DeInitialise VBUS power */
      (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8015908:	230f      	movs	r3, #15
 801590a:	18fb      	adds	r3, r7, r3
 801590c:	781b      	ldrb	r3, [r3, #0]
 801590e:	0018      	movs	r0, r3
 8015910:	f009 f8bd 	bl	801ea8e <BSP_USBPD_PWR_VBUSDeInit>
      _timing = 0;
 8015914:	2300      	movs	r3, #0
 8015916:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 8015918:	693b      	ldr	r3, [r7, #16]
 801591a:	785a      	ldrb	r2, [r3, #1]
 801591c:	213e      	movs	r1, #62	@ 0x3e
 801591e:	438a      	bics	r2, r1
 8015920:	1c11      	adds	r1, r2, #0
 8015922:	2212      	movs	r2, #18
 8015924:	430a      	orrs	r2, r1
 8015926:	705a      	strb	r2, [r3, #1]
      break;
 8015928:	e0af      	b.n	8015a8a <CAD_StateMachine_DRP+0x1be>
    }

    case USBPD_CAD_STATE_SWITCH_TO_SRC:
    case USBPD_CAD_STATE_SWITCH_TO_SNK:
    {
      LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 801592a:	240f      	movs	r4, #15
 801592c:	193b      	adds	r3, r7, r4
 801592e:	781a      	ldrb	r2, [r3, #0]
 8015930:	495a      	ldr	r1, [pc, #360]	@ (8015a9c <CAD_StateMachine_DRP+0x1d0>)
 8015932:	0013      	movs	r3, r2
 8015934:	011b      	lsls	r3, r3, #4
 8015936:	1a9b      	subs	r3, r3, r2
 8015938:	009b      	lsls	r3, r3, #2
 801593a:	585b      	ldr	r3, [r3, r1]
 801593c:	0018      	movs	r0, r3
 801593e:	f7ff fe13 	bl	8015568 <LL_UCPD_RxDisable>
      if (USBPD_CAD_STATE_SWITCH_TO_SRC == _handle->cstate)
 8015942:	693b      	ldr	r3, [r7, #16]
 8015944:	785b      	ldrb	r3, [r3, #1]
 8015946:	223e      	movs	r2, #62	@ 0x3e
 8015948:	4013      	ands	r3, r2
 801594a:	b2db      	uxtb	r3, r3
 801594c:	2b10      	cmp	r3, #16
 801594e:	d12d      	bne.n	80159ac <CAD_StateMachine_DRP+0xe0>
      {
        USBPDM1_AssertRp(PortNum);
 8015950:	193b      	adds	r3, r7, r4
 8015952:	781b      	ldrb	r3, [r3, #0]
 8015954:	0018      	movs	r0, r3
 8015956:	f002 f961 	bl	8017c1c <USBPDM1_AssertRp>
        Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 801595a:	0020      	movs	r0, r4
 801595c:	183b      	adds	r3, r7, r0
 801595e:	781a      	ldrb	r2, [r3, #0]
 8015960:	494e      	ldr	r1, [pc, #312]	@ (8015a9c <CAD_StateMachine_DRP+0x1d0>)
 8015962:	0013      	movs	r3, r2
 8015964:	011b      	lsls	r3, r3, #4
 8015966:	1a9b      	subs	r3, r3, r2
 8015968:	009b      	lsls	r3, r3, #2
 801596a:	18cb      	adds	r3, r1, r3
 801596c:	3310      	adds	r3, #16
 801596e:	681b      	ldr	r3, [r3, #0]
 8015970:	781a      	ldrb	r2, [r3, #0]
 8015972:	2104      	movs	r1, #4
 8015974:	430a      	orrs	r2, r1
 8015976:	701a      	strb	r2, [r3, #0]
        Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_DFP;
 8015978:	183b      	adds	r3, r7, r0
 801597a:	781a      	ldrb	r2, [r3, #0]
 801597c:	4947      	ldr	r1, [pc, #284]	@ (8015a9c <CAD_StateMachine_DRP+0x1d0>)
 801597e:	0013      	movs	r3, r2
 8015980:	011b      	lsls	r3, r3, #4
 8015982:	1a9b      	subs	r3, r3, r2
 8015984:	009b      	lsls	r3, r3, #2
 8015986:	18cb      	adds	r3, r1, r3
 8015988:	3310      	adds	r3, #16
 801598a:	681b      	ldr	r3, [r3, #0]
 801598c:	781a      	ldrb	r2, [r3, #0]
 801598e:	2108      	movs	r1, #8
 8015990:	430a      	orrs	r2, r1
 8015992:	701a      	strb	r2, [r3, #0]
        _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 8015994:	183b      	adds	r3, r7, r0
 8015996:	781a      	ldrb	r2, [r3, #0]
 8015998:	4940      	ldr	r1, [pc, #256]	@ (8015a9c <CAD_StateMachine_DRP+0x1d0>)
 801599a:	0013      	movs	r3, r2
 801599c:	011b      	lsls	r3, r3, #4
 801599e:	1a9b      	subs	r3, r3, r2
 80159a0:	009b      	lsls	r3, r3, #2
 80159a2:	18cb      	adds	r3, r1, r3
 80159a4:	330c      	adds	r3, #12
 80159a6:	681b      	ldr	r3, [r3, #0]
 80159a8:	79db      	ldrb	r3, [r3, #7]
 80159aa:	617b      	str	r3, [r7, #20]
      }
      if (USBPD_CAD_STATE_SWITCH_TO_SNK == _handle->cstate)
 80159ac:	693b      	ldr	r3, [r7, #16]
 80159ae:	785b      	ldrb	r3, [r3, #1]
 80159b0:	223e      	movs	r2, #62	@ 0x3e
 80159b2:	4013      	ands	r3, r2
 80159b4:	b2db      	uxtb	r3, r3
 80159b6:	2b12      	cmp	r3, #18
 80159b8:	d12e      	bne.n	8015a18 <CAD_StateMachine_DRP+0x14c>
      {
        USBPDM1_AssertRd(PortNum);
 80159ba:	240f      	movs	r4, #15
 80159bc:	193b      	adds	r3, r7, r4
 80159be:	781b      	ldrb	r3, [r3, #0]
 80159c0:	0018      	movs	r0, r3
 80159c2:	f002 f9ed 	bl	8017da0 <USBPDM1_AssertRd>
        Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 80159c6:	0020      	movs	r0, r4
 80159c8:	183b      	adds	r3, r7, r0
 80159ca:	781a      	ldrb	r2, [r3, #0]
 80159cc:	4933      	ldr	r1, [pc, #204]	@ (8015a9c <CAD_StateMachine_DRP+0x1d0>)
 80159ce:	0013      	movs	r3, r2
 80159d0:	011b      	lsls	r3, r3, #4
 80159d2:	1a9b      	subs	r3, r3, r2
 80159d4:	009b      	lsls	r3, r3, #2
 80159d6:	18cb      	adds	r3, r1, r3
 80159d8:	3310      	adds	r3, #16
 80159da:	681b      	ldr	r3, [r3, #0]
 80159dc:	781a      	ldrb	r2, [r3, #0]
 80159de:	2104      	movs	r1, #4
 80159e0:	438a      	bics	r2, r1
 80159e2:	701a      	strb	r2, [r3, #0]
        Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_UFP;
 80159e4:	183b      	adds	r3, r7, r0
 80159e6:	781a      	ldrb	r2, [r3, #0]
 80159e8:	492c      	ldr	r1, [pc, #176]	@ (8015a9c <CAD_StateMachine_DRP+0x1d0>)
 80159ea:	0013      	movs	r3, r2
 80159ec:	011b      	lsls	r3, r3, #4
 80159ee:	1a9b      	subs	r3, r3, r2
 80159f0:	009b      	lsls	r3, r3, #2
 80159f2:	18cb      	adds	r3, r1, r3
 80159f4:	3310      	adds	r3, #16
 80159f6:	681b      	ldr	r3, [r3, #0]
 80159f8:	781a      	ldrb	r2, [r3, #0]
 80159fa:	2108      	movs	r1, #8
 80159fc:	438a      	bics	r2, r1
 80159fe:	701a      	strb	r2, [r3, #0]
        _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 8015a00:	183b      	adds	r3, r7, r0
 8015a02:	781a      	ldrb	r2, [r3, #0]
 8015a04:	4925      	ldr	r1, [pc, #148]	@ (8015a9c <CAD_StateMachine_DRP+0x1d0>)
 8015a06:	0013      	movs	r3, r2
 8015a08:	011b      	lsls	r3, r3, #4
 8015a0a:	1a9b      	subs	r3, r3, r2
 8015a0c:	009b      	lsls	r3, r3, #2
 8015a0e:	18cb      	adds	r3, r1, r3
 8015a10:	330c      	adds	r3, #12
 8015a12:	681b      	ldr	r3, [r3, #0]
 8015a14:	799b      	ldrb	r3, [r3, #6]
 8015a16:	617b      	str	r3, [r7, #20]
      }
      _handle->CAD_tToggle_start = HAL_GetTick();
 8015a18:	f7f3 fd5c 	bl	80094d4 <HAL_GetTick>
 8015a1c:	0002      	movs	r2, r0
 8015a1e:	693b      	ldr	r3, [r7, #16]
 8015a20:	605a      	str	r2, [r3, #4]
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8015a22:	693b      	ldr	r3, [r7, #16]
 8015a24:	785a      	ldrb	r2, [r3, #1]
 8015a26:	213e      	movs	r1, #62	@ 0x3e
 8015a28:	438a      	bics	r2, r1
 8015a2a:	1c11      	adds	r1, r2, #0
 8015a2c:	2202      	movs	r2, #2
 8015a2e:	430a      	orrs	r2, r1
 8015a30:	705a      	strb	r2, [r3, #1]
    }
    break;
 8015a32:	e02a      	b.n	8015a8a <CAD_StateMachine_DRP+0x1be>

    case USBPD_CAD_STATE_DETACHED:
      _timing = ManageStateDetached_DRP(PortNum);
 8015a34:	230f      	movs	r3, #15
 8015a36:	18fb      	adds	r3, r7, r3
 8015a38:	781b      	ldrb	r3, [r3, #0]
 8015a3a:	0018      	movs	r0, r3
 8015a3c:	f000 fb06 	bl	801604c <ManageStateDetached_DRP>
 8015a40:	0003      	movs	r3, r0
 8015a42:	617b      	str	r3, [r7, #20]
      break;
 8015a44:	e021      	b.n	8015a8a <CAD_StateMachine_DRP+0x1be>

    /*CAD STATE ATTACHED WAIT*/
    case USBPD_CAD_STATE_ATTACHED_WAIT:
      _timing = ManageStateAttachedWait_DRP(PortNum, pEvent, pCCXX);
 8015a46:	687a      	ldr	r2, [r7, #4]
 8015a48:	68b9      	ldr	r1, [r7, #8]
 8015a4a:	230f      	movs	r3, #15
 8015a4c:	18fb      	adds	r3, r7, r3
 8015a4e:	781b      	ldrb	r3, [r3, #0]
 8015a50:	0018      	movs	r0, r3
 8015a52:	f000 fd93 	bl	801657c <ManageStateAttachedWait_DRP>
 8015a56:	0003      	movs	r3, r0
 8015a58:	617b      	str	r3, [r7, #20]
      break;
 8015a5a:	e016      	b.n	8015a8a <CAD_StateMachine_DRP+0x1be>
    }
#endif /* _ACCESSORY_SRC */

    /* CAD ELECTRONIC CABLE ATTACHED */
    case USBPD_CAD_STATE_EMC :
      _timing = ManageStateEMC(PortNum, pEvent, pCCXX);
 8015a5c:	687a      	ldr	r2, [r7, #4]
 8015a5e:	68b9      	ldr	r1, [r7, #8]
 8015a60:	230f      	movs	r3, #15
 8015a62:	18fb      	adds	r3, r7, r3
 8015a64:	781b      	ldrb	r3, [r3, #0]
 8015a66:	0018      	movs	r0, r3
 8015a68:	f000 fcbc 	bl	80163e4 <ManageStateEMC>
 8015a6c:	0003      	movs	r3, r0
 8015a6e:	617b      	str	r3, [r7, #20]
      break;
 8015a70:	e00b      	b.n	8015a8a <CAD_StateMachine_DRP+0x1be>

    /*CAD electronic cable with Sink ATTACHED*/
    case USBPD_CAD_STATE_ATTEMC:
    case USBPD_CAD_STATE_ATTACHED:
      _timing = ManageStateAttached_DRP(PortNum, pEvent, pCCXX);
 8015a72:	687a      	ldr	r2, [r7, #4]
 8015a74:	68b9      	ldr	r1, [r7, #8]
 8015a76:	230f      	movs	r3, #15
 8015a78:	18fb      	adds	r3, r7, r3
 8015a7a:	781b      	ldrb	r3, [r3, #0]
 8015a7c:	0018      	movs	r0, r3
 8015a7e:	f000 fd2f 	bl	80164e0 <ManageStateAttached_DRP>
 8015a82:	0003      	movs	r3, r0
 8015a84:	617b      	str	r3, [r7, #20]
      break;
 8015a86:	e000      	b.n	8015a8a <CAD_StateMachine_DRP+0x1be>

    default :
      break;
 8015a88:	46c0      	nop			@ (mov r8, r8)
  }

  return _timing;
 8015a8a:	697b      	ldr	r3, [r7, #20]
}
 8015a8c:	0018      	movs	r0, r3
 8015a8e:	46bd      	mov	sp, r7
 8015a90:	b007      	add	sp, #28
 8015a92:	bd90      	pop	{r4, r7, pc}
 8015a94:	20011bf8 	.word	0x20011bf8
 8015a98:	080202d8 	.word	0x080202d8
 8015a9c:	20011c2c 	.word	0x20011c2c

08015aa0 <CAD_StateMachine>:
#endif /* _DRP */

#if !defined(USBPDCORE_LIB_NO_PD)
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8015aa0:	b590      	push	{r4, r7, lr}
 8015aa2:	b087      	sub	sp, #28
 8015aa4:	af00      	add	r7, sp, #0
 8015aa6:	60b9      	str	r1, [r7, #8]
 8015aa8:	607a      	str	r2, [r7, #4]
 8015aaa:	210f      	movs	r1, #15
 8015aac:	187b      	adds	r3, r7, r1
 8015aae:	1c02      	adds	r2, r0, #0
 8015ab0:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015ab2:	187b      	adds	r3, r7, r1
 8015ab4:	781b      	ldrb	r3, [r3, #0]
 8015ab6:	011a      	lsls	r2, r3, #4
 8015ab8:	4b72      	ldr	r3, [pc, #456]	@ (8015c84 <CAD_StateMachine+0x1e4>)
 8015aba:	18d3      	adds	r3, r2, r3
 8015abc:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8015abe:	2302      	movs	r3, #2
 8015ac0:	617b      	str	r3, [r7, #20]

  /* set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 8015ac2:	68bb      	ldr	r3, [r7, #8]
 8015ac4:	2200      	movs	r2, #0
 8015ac6:	701a      	strb	r2, [r3, #0]

  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 8015ac8:	187b      	adds	r3, r7, r1
 8015aca:	781a      	ldrb	r2, [r3, #0]
 8015acc:	496e      	ldr	r1, [pc, #440]	@ (8015c88 <CAD_StateMachine+0x1e8>)
 8015ace:	0013      	movs	r3, r2
 8015ad0:	011b      	lsls	r3, r3, #4
 8015ad2:	1a9b      	subs	r3, r3, r2
 8015ad4:	009b      	lsls	r3, r3, #2
 8015ad6:	18cb      	adds	r3, r1, r3
 8015ad8:	3310      	adds	r3, #16
 8015ada:	681b      	ldr	r3, [r3, #0]
 8015adc:	781b      	ldrb	r3, [r3, #0]
 8015ade:	2210      	movs	r2, #16
 8015ae0:	4013      	ands	r3, r2
 8015ae2:	b2db      	uxtb	r3, r3
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d001      	beq.n	8015aec <CAD_StateMachine+0x4c>
  {
    return _timing;
 8015ae8:	697b      	ldr	r3, [r7, #20]
 8015aea:	e0c6      	b.n	8015c7a <CAD_StateMachine+0x1da>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 8015aec:	693b      	ldr	r3, [r7, #16]
 8015aee:	781b      	ldrb	r3, [r3, #0]
 8015af0:	227f      	movs	r2, #127	@ 0x7f
 8015af2:	4393      	bics	r3, r2
 8015af4:	b2db      	uxtb	r3, r3
 8015af6:	2b00      	cmp	r3, #0
 8015af8:	d00c      	beq.n	8015b14 <CAD_StateMachine+0x74>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 8015afa:	693b      	ldr	r3, [r7, #16]
 8015afc:	781a      	ldrb	r2, [r3, #0]
 8015afe:	217f      	movs	r1, #127	@ 0x7f
 8015b00:	400a      	ands	r2, r1
 8015b02:	701a      	strb	r2, [r3, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 8015b04:	693b      	ldr	r3, [r7, #16]
 8015b06:	785a      	ldrb	r2, [r3, #1]
 8015b08:	213e      	movs	r1, #62	@ 0x3e
 8015b0a:	438a      	bics	r2, r1
 8015b0c:	1c11      	adds	r1, r2, #0
 8015b0e:	2218      	movs	r2, #24
 8015b10:	430a      	orrs	r2, r1
 8015b12:	705a      	strb	r2, [r3, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 8015b14:	693b      	ldr	r3, [r7, #16]
 8015b16:	785b      	ldrb	r3, [r3, #1]
 8015b18:	069b      	lsls	r3, r3, #26
 8015b1a:	0edb      	lsrs	r3, r3, #27
 8015b1c:	b2db      	uxtb	r3, r3
 8015b1e:	2b0d      	cmp	r3, #13
 8015b20:	d06a      	beq.n	8015bf8 <CAD_StateMachine+0x158>
 8015b22:	dd00      	ble.n	8015b26 <CAD_StateMachine+0x86>
 8015b24:	e09b      	b.n	8015c5e <CAD_StateMachine+0x1be>
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	d002      	beq.n	8015b30 <CAD_StateMachine+0x90>
 8015b2a:	2b0c      	cmp	r3, #12
 8015b2c:	d038      	beq.n	8015ba0 <CAD_StateMachine+0x100>
 8015b2e:	e096      	b.n	8015c5e <CAD_StateMachine+0x1be>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 8015b30:	240f      	movs	r4, #15
 8015b32:	193b      	adds	r3, r7, r4
 8015b34:	781a      	ldrb	r2, [r3, #0]
 8015b36:	4954      	ldr	r1, [pc, #336]	@ (8015c88 <CAD_StateMachine+0x1e8>)
 8015b38:	0013      	movs	r3, r2
 8015b3a:	011b      	lsls	r3, r3, #4
 8015b3c:	1a9b      	subs	r3, r3, r2
 8015b3e:	009b      	lsls	r3, r3, #2
 8015b40:	585b      	ldr	r3, [r3, r1]
 8015b42:	0018      	movs	r0, r3
 8015b44:	f7ff fd1f 	bl	8015586 <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 8015b48:	193b      	adds	r3, r7, r4
 8015b4a:	781a      	ldrb	r2, [r3, #0]
 8015b4c:	494e      	ldr	r1, [pc, #312]	@ (8015c88 <CAD_StateMachine+0x1e8>)
 8015b4e:	0013      	movs	r3, r2
 8015b50:	011b      	lsls	r3, r3, #4
 8015b52:	1a9b      	subs	r3, r3, r2
 8015b54:	009b      	lsls	r3, r3, #2
 8015b56:	585b      	ldr	r3, [r3, r1]
 8015b58:	0018      	movs	r0, r3
 8015b5a:	f7ff fd23 	bl	80155a4 <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      if (0 == PortNum)
 8015b5e:	193b      	adds	r3, r7, r4
 8015b60:	781b      	ldrb	r3, [r3, #0]
 8015b62:	2b00      	cmp	r3, #0
 8015b64:	d107      	bne.n	8015b76 <CAD_StateMachine+0xd6>
      {
        UCPD_INSTANCE0_ENABLEIRQ;
 8015b66:	2102      	movs	r1, #2
 8015b68:	2008      	movs	r0, #8
 8015b6a:	f7ff fc57 	bl	801541c <__NVIC_SetPriority>
 8015b6e:	2008      	movs	r0, #8
 8015b70:	f7ff fc3a 	bl	80153e8 <__NVIC_EnableIRQ>
 8015b74:	e006      	b.n	8015b84 <CAD_StateMachine+0xe4>
      }
#if USBPD_PORT_COUNT > 1
      else
      {
        UCPD_INSTANCE1_ENABLEIRQ;
 8015b76:	2102      	movs	r1, #2
 8015b78:	2008      	movs	r0, #8
 8015b7a:	f7ff fc4f 	bl	801541c <__NVIC_SetPriority>
 8015b7e:	2008      	movs	r0, #8
 8015b80:	f7ff fc32 	bl	80153e8 <__NVIC_EnableIRQ>
      }
#endif /* USBPD_PORT_COUNT > 1 */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
 8015b84:	f7f3 fca6 	bl	80094d4 <HAL_GetTick>
 8015b88:	0002      	movs	r2, r0
 8015b8a:	693b      	ldr	r3, [r7, #16]
 8015b8c:	605a      	str	r2, [r3, #4]
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8015b8e:	693b      	ldr	r3, [r7, #16]
 8015b90:	785a      	ldrb	r2, [r3, #1]
 8015b92:	213e      	movs	r1, #62	@ 0x3e
 8015b94:	438a      	bics	r2, r1
 8015b96:	1c11      	adds	r1, r2, #0
 8015b98:	2202      	movs	r2, #2
 8015b9a:	430a      	orrs	r2, r1
 8015b9c:	705a      	strb	r2, [r3, #1]
      break;
 8015b9e:	e06b      	b.n	8015c78 <CAD_StateMachine+0x1d8>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 8015ba0:	240f      	movs	r4, #15
 8015ba2:	193b      	adds	r3, r7, r4
 8015ba4:	781b      	ldrb	r3, [r3, #0]
 8015ba6:	0018      	movs	r0, r3
 8015ba8:	f002 f9aa 	bl	8017f00 <USBPDM1_EnterErrorRecovery>

      /* forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 8015bac:	193b      	adds	r3, r7, r4
 8015bae:	781a      	ldrb	r2, [r3, #0]
 8015bb0:	4935      	ldr	r1, [pc, #212]	@ (8015c88 <CAD_StateMachine+0x1e8>)
 8015bb2:	0013      	movs	r3, r2
 8015bb4:	011b      	lsls	r3, r3, #4
 8015bb6:	1a9b      	subs	r3, r3, r2
 8015bb8:	009b      	lsls	r3, r3, #2
 8015bba:	18cb      	adds	r3, r1, r3
 8015bbc:	3334      	adds	r3, #52	@ 0x34
 8015bbe:	2200      	movs	r2, #0
 8015bc0:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	2200      	movs	r2, #0
 8015bc6:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 8015bc8:	693b      	ldr	r3, [r7, #16]
 8015bca:	781a      	ldrb	r2, [r3, #0]
 8015bcc:	2103      	movs	r1, #3
 8015bce:	438a      	bics	r2, r1
 8015bd0:	701a      	strb	r2, [r3, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 8015bd2:	68bb      	ldr	r3, [r7, #8]
 8015bd4:	2201      	movs	r2, #1
 8015bd6:	701a      	strb	r2, [r3, #0]

      /* start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8015bd8:	f7f3 fc7c 	bl	80094d4 <HAL_GetTick>
 8015bdc:	0002      	movs	r2, r0
 8015bde:	693b      	ldr	r3, [r7, #16]
 8015be0:	609a      	str	r2, [r3, #8]
      _timing = CAD_TERROR_RECOVERY_TIME;
 8015be2:	231a      	movs	r3, #26
 8015be4:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 8015be6:	693b      	ldr	r3, [r7, #16]
 8015be8:	785a      	ldrb	r2, [r3, #1]
 8015bea:	213e      	movs	r1, #62	@ 0x3e
 8015bec:	438a      	bics	r2, r1
 8015bee:	1c11      	adds	r1, r2, #0
 8015bf0:	221a      	movs	r2, #26
 8015bf2:	430a      	orrs	r2, r1
 8015bf4:	705a      	strb	r2, [r3, #1]
      break;
 8015bf6:	e03f      	b.n	8015c78 <CAD_StateMachine+0x1d8>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 8015bf8:	f7f3 fc6c 	bl	80094d4 <HAL_GetTick>
 8015bfc:	0002      	movs	r2, r0
 8015bfe:	693b      	ldr	r3, [r7, #16]
 8015c00:	689b      	ldr	r3, [r3, #8]
 8015c02:	1ad3      	subs	r3, r2, r3
 8015c04:	2b1a      	cmp	r3, #26
 8015c06:	d936      	bls.n	8015c76 <CAD_StateMachine+0x1d6>
        port source  to src
        port snk     to snk
        port drp     to src   */

#if defined(_SRC) || defined(_DRP)
        if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 8015c08:	200f      	movs	r0, #15
 8015c0a:	183b      	adds	r3, r7, r0
 8015c0c:	781a      	ldrb	r2, [r3, #0]
 8015c0e:	491e      	ldr	r1, [pc, #120]	@ (8015c88 <CAD_StateMachine+0x1e8>)
 8015c10:	0013      	movs	r3, r2
 8015c12:	011b      	lsls	r3, r3, #4
 8015c14:	1a9b      	subs	r3, r3, r2
 8015c16:	009b      	lsls	r3, r3, #2
 8015c18:	18cb      	adds	r3, r1, r3
 8015c1a:	3310      	adds	r3, #16
 8015c1c:	681b      	ldr	r3, [r3, #0]
 8015c1e:	781b      	ldrb	r3, [r3, #0]
 8015c20:	2204      	movs	r2, #4
 8015c22:	4013      	ands	r3, r2
 8015c24:	b2db      	uxtb	r3, r3
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d005      	beq.n	8015c36 <CAD_StateMachine+0x196>
        {
          USBPDM1_AssertRp(PortNum);
 8015c2a:	183b      	adds	r3, r7, r0
 8015c2c:	781b      	ldrb	r3, [r3, #0]
 8015c2e:	0018      	movs	r0, r3
 8015c30:	f001 fff4 	bl	8017c1c <USBPDM1_AssertRp>
 8015c34:	e005      	b.n	8015c42 <CAD_StateMachine+0x1a2>
#if defined(_DRP)
        else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
        {
          USBPDM1_AssertRd(PortNum);
 8015c36:	230f      	movs	r3, #15
 8015c38:	18fb      	adds	r3, r7, r3
 8015c3a:	781b      	ldrb	r3, [r3, #0]
 8015c3c:	0018      	movs	r0, r3
 8015c3e:	f002 f8af 	bl	8017da0 <USBPDM1_AssertRd>
        }
#endif /* _SNK || _DRP */
        /* switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
 8015c42:	f7f3 fc47 	bl	80094d4 <HAL_GetTick>
 8015c46:	0002      	movs	r2, r0
 8015c48:	693b      	ldr	r3, [r7, #16]
 8015c4a:	605a      	str	r2, [r3, #4]
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8015c4c:	693b      	ldr	r3, [r7, #16]
 8015c4e:	785a      	ldrb	r2, [r3, #1]
 8015c50:	213e      	movs	r1, #62	@ 0x3e
 8015c52:	438a      	bics	r2, r1
 8015c54:	1c11      	adds	r1, r2, #0
 8015c56:	2202      	movs	r2, #2
 8015c58:	430a      	orrs	r2, r1
 8015c5a:	705a      	strb	r2, [r3, #1]
      }
      break;
 8015c5c:	e00b      	b.n	8015c76 <CAD_StateMachine+0x1d6>
    }

    default:
    {
      /* call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 8015c5e:	693b      	ldr	r3, [r7, #16]
 8015c60:	68db      	ldr	r3, [r3, #12]
 8015c62:	687c      	ldr	r4, [r7, #4]
 8015c64:	68b9      	ldr	r1, [r7, #8]
 8015c66:	220f      	movs	r2, #15
 8015c68:	18ba      	adds	r2, r7, r2
 8015c6a:	7810      	ldrb	r0, [r2, #0]
 8015c6c:	0022      	movs	r2, r4
 8015c6e:	4798      	blx	r3
 8015c70:	0003      	movs	r3, r0
 8015c72:	617b      	str	r3, [r7, #20]
      break;
 8015c74:	e000      	b.n	8015c78 <CAD_StateMachine+0x1d8>
      break;
 8015c76:	46c0      	nop			@ (mov r8, r8)
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 8015c78:	697b      	ldr	r3, [r7, #20]
}
 8015c7a:	0018      	movs	r0, r3
 8015c7c:	46bd      	mov	sp, r7
 8015c7e:	b007      	add	sp, #28
 8015c80:	bd90      	pop	{r4, r7, pc}
 8015c82:	46c0      	nop			@ (mov r8, r8)
 8015c84:	20011bf8 	.word	0x20011bf8
 8015c88:	20011c2c 	.word	0x20011c2c

08015c8c <CAD_Check_HW_SNK>:
  * @param  PortNum                     port
  * @retval none
  */
#if defined(_DRP) || defined(_SNK)
void CAD_Check_HW_SNK(uint8_t PortNum)
{
 8015c8c:	b580      	push	{r7, lr}
 8015c8e:	b086      	sub	sp, #24
 8015c90:	af00      	add	r7, sp, #0
 8015c92:	0002      	movs	r2, r0
 8015c94:	1dfb      	adds	r3, r7, #7
 8015c96:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015c98:	1dfb      	adds	r3, r7, #7
 8015c9a:	781b      	ldrb	r3, [r3, #0]
 8015c9c:	011a      	lsls	r2, r3, #4
 8015c9e:	4b45      	ldr	r3, [pc, #276]	@ (8015db4 <CAD_Check_HW_SNK+0x128>)
 8015ca0:	18d3      	adds	r3, r2, r3
 8015ca2:	617b      	str	r3, [r7, #20]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1;
 8015ca4:	1dfb      	adds	r3, r7, #7
 8015ca6:	781a      	ldrb	r2, [r3, #0]
 8015ca8:	4943      	ldr	r1, [pc, #268]	@ (8015db8 <CAD_Check_HW_SNK+0x12c>)
 8015caa:	0013      	movs	r3, r2
 8015cac:	011b      	lsls	r3, r3, #4
 8015cae:	1a9b      	subs	r3, r3, r2
 8015cb0:	009b      	lsls	r3, r3, #2
 8015cb2:	585b      	ldr	r3, [r3, r1]
 8015cb4:	695a      	ldr	r2, [r3, #20]
 8015cb6:	23c0      	movs	r3, #192	@ 0xc0
 8015cb8:	029b      	lsls	r3, r3, #10
 8015cba:	4013      	ands	r3, r2
 8015cbc:	613b      	str	r3, [r7, #16]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;
 8015cbe:	1dfb      	adds	r3, r7, #7
 8015cc0:	781a      	ldrb	r2, [r3, #0]
 8015cc2:	493d      	ldr	r1, [pc, #244]	@ (8015db8 <CAD_Check_HW_SNK+0x12c>)
 8015cc4:	0013      	movs	r3, r2
 8015cc6:	011b      	lsls	r3, r3, #4
 8015cc8:	1a9b      	subs	r3, r3, r2
 8015cca:	009b      	lsls	r3, r3, #2
 8015ccc:	585b      	ldr	r3, [r3, r1]
 8015cce:	695a      	ldr	r2, [r3, #20]
 8015cd0:	23c0      	movs	r3, #192	@ 0xc0
 8015cd2:	031b      	lsls	r3, r3, #12
 8015cd4:	4013      	ands	r3, r2
 8015cd6:	60fb      	str	r3, [r7, #12]
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  _handle->cc  = CCNONE;
 8015cd8:	697b      	ldr	r3, [r7, #20]
 8015cda:	781a      	ldrb	r2, [r3, #0]
 8015cdc:	2103      	movs	r1, #3
 8015cde:	438a      	bics	r2, r1
 8015ce0:	701a      	strb	r2, [r3, #0]
  _handle->CurrentHWcondition     = HW_Detachment;
 8015ce2:	697b      	ldr	r3, [r7, #20]
 8015ce4:	781a      	ldrb	r2, [r3, #0]
 8015ce6:	211c      	movs	r1, #28
 8015ce8:	438a      	bics	r2, r1
 8015cea:	701a      	strb	r2, [r3, #0]

  if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
 8015cec:	693b      	ldr	r3, [r7, #16]
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d02c      	beq.n	8015d4c <CAD_Check_HW_SNK+0xc0>
 8015cf2:	68fb      	ldr	r3, [r7, #12]
 8015cf4:	2b00      	cmp	r3, #0
 8015cf6:	d129      	bne.n	8015d4c <CAD_Check_HW_SNK+0xc0>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 8015cf8:	697b      	ldr	r3, [r7, #20]
 8015cfa:	781a      	ldrb	r2, [r3, #0]
 8015cfc:	211c      	movs	r1, #28
 8015cfe:	438a      	bics	r2, r1
 8015d00:	1c11      	adds	r1, r2, #0
 8015d02:	2204      	movs	r2, #4
 8015d04:	430a      	orrs	r2, r1
 8015d06:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC1;
 8015d08:	697b      	ldr	r3, [r7, #20]
 8015d0a:	781a      	ldrb	r2, [r3, #0]
 8015d0c:	2103      	movs	r1, #3
 8015d0e:	438a      	bics	r2, r1
 8015d10:	1c11      	adds	r1, r2, #0
 8015d12:	2201      	movs	r2, #1
 8015d14:	430a      	orrs	r2, r1
 8015d16:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC1_value >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 8015d18:	693b      	ldr	r3, [r7, #16]
 8015d1a:	0c18      	lsrs	r0, r3, #16
 8015d1c:	1dfb      	adds	r3, r7, #7
 8015d1e:	781a      	ldrb	r2, [r3, #0]
 8015d20:	4925      	ldr	r1, [pc, #148]	@ (8015db8 <CAD_Check_HW_SNK+0x12c>)
 8015d22:	0013      	movs	r3, r2
 8015d24:	011b      	lsls	r3, r3, #4
 8015d26:	1a9b      	subs	r3, r3, r2
 8015d28:	009b      	lsls	r3, r3, #2
 8015d2a:	18cb      	adds	r3, r1, r3
 8015d2c:	3310      	adds	r3, #16
 8015d2e:	681b      	ldr	r3, [r3, #0]
 8015d30:	1c01      	adds	r1, r0, #0
 8015d32:	2203      	movs	r2, #3
 8015d34:	400a      	ands	r2, r1
 8015d36:	b2d2      	uxtb	r2, r2
 8015d38:	2103      	movs	r1, #3
 8015d3a:	400a      	ands	r2, r1
 8015d3c:	0090      	lsls	r0, r2, #2
 8015d3e:	789a      	ldrb	r2, [r3, #2]
 8015d40:	210c      	movs	r1, #12
 8015d42:	438a      	bics	r2, r1
 8015d44:	1c11      	adds	r1, r2, #0
 8015d46:	1c02      	adds	r2, r0, #0
 8015d48:	430a      	orrs	r2, r1
 8015d4a:	709a      	strb	r2, [r3, #2]
  }

  if ((CC1_value == LL_UCPD_SNK_CC1_VOPEN) && (CC2_value != LL_UCPD_SNK_CC2_VOPEN))
 8015d4c:	693b      	ldr	r3, [r7, #16]
 8015d4e:	2b00      	cmp	r3, #0
 8015d50:	d12c      	bne.n	8015dac <CAD_Check_HW_SNK+0x120>
 8015d52:	68fb      	ldr	r3, [r7, #12]
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	d029      	beq.n	8015dac <CAD_Check_HW_SNK+0x120>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 8015d58:	697b      	ldr	r3, [r7, #20]
 8015d5a:	781a      	ldrb	r2, [r3, #0]
 8015d5c:	211c      	movs	r1, #28
 8015d5e:	438a      	bics	r2, r1
 8015d60:	1c11      	adds	r1, r2, #0
 8015d62:	2204      	movs	r2, #4
 8015d64:	430a      	orrs	r2, r1
 8015d66:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC2;
 8015d68:	697b      	ldr	r3, [r7, #20]
 8015d6a:	781a      	ldrb	r2, [r3, #0]
 8015d6c:	2103      	movs	r1, #3
 8015d6e:	438a      	bics	r2, r1
 8015d70:	1c11      	adds	r1, r2, #0
 8015d72:	2202      	movs	r2, #2
 8015d74:	430a      	orrs	r2, r1
 8015d76:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;;
 8015d78:	68fb      	ldr	r3, [r7, #12]
 8015d7a:	0c98      	lsrs	r0, r3, #18
 8015d7c:	1dfb      	adds	r3, r7, #7
 8015d7e:	781a      	ldrb	r2, [r3, #0]
 8015d80:	490d      	ldr	r1, [pc, #52]	@ (8015db8 <CAD_Check_HW_SNK+0x12c>)
 8015d82:	0013      	movs	r3, r2
 8015d84:	011b      	lsls	r3, r3, #4
 8015d86:	1a9b      	subs	r3, r3, r2
 8015d88:	009b      	lsls	r3, r3, #2
 8015d8a:	18cb      	adds	r3, r1, r3
 8015d8c:	3310      	adds	r3, #16
 8015d8e:	681b      	ldr	r3, [r3, #0]
 8015d90:	1c01      	adds	r1, r0, #0
 8015d92:	2203      	movs	r2, #3
 8015d94:	400a      	ands	r2, r1
 8015d96:	b2d2      	uxtb	r2, r2
 8015d98:	2103      	movs	r1, #3
 8015d9a:	400a      	ands	r2, r1
 8015d9c:	0090      	lsls	r0, r2, #2
 8015d9e:	789a      	ldrb	r2, [r3, #2]
 8015da0:	210c      	movs	r1, #12
 8015da2:	438a      	bics	r2, r1
 8015da4:	1c11      	adds	r1, r2, #0
 8015da6:	1c02      	adds	r2, r0, #0
 8015da8:	430a      	orrs	r2, r1
 8015daa:	709a      	strb	r2, [r3, #2]
  }
}
 8015dac:	46c0      	nop			@ (mov r8, r8)
 8015dae:	46bd      	mov	sp, r7
 8015db0:	b006      	add	sp, #24
 8015db2:	bd80      	pop	{r7, pc}
 8015db4:	20011bf8 	.word	0x20011bf8
 8015db8:	20011c2c 	.word	0x20011c2c

08015dbc <CAD_Check_HW_SRC>:
#endif /* _DRP || _SNK */

#if defined(_DRP) || defined(_SRC)
void CAD_Check_HW_SRC(uint8_t PortNum)
{
 8015dbc:	b5b0      	push	{r4, r5, r7, lr}
 8015dbe:	b094      	sub	sp, #80	@ 0x50
 8015dc0:	af00      	add	r7, sp, #0
 8015dc2:	0002      	movs	r2, r0
 8015dc4:	1dfb      	adds	r3, r7, #7
 8015dc6:	701a      	strb	r2, [r3, #0]
#if !defined(_RTOS)
  uint32_t CC1_value_temp;
  uint32_t CC2_value_temp;
#endif /* !_RTOS */
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015dc8:	1dfb      	adds	r3, r7, #7
 8015dca:	781b      	ldrb	r3, [r3, #0]
 8015dcc:	011a      	lsls	r2, r3, #4
 8015dce:	4b45      	ldr	r3, [pc, #276]	@ (8015ee4 <CAD_Check_HW_SRC+0x128>)
 8015dd0:	18d3      	adds	r3, r2, r3
 8015dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  -----------------------------------------------------------------------------
  | 1: Sink   |                   |             |xx vRa|vRdUSB| vRd1.5 |vRd3.0|
  -----------------------------------------------------------------------------
  */

  CC1_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 8015dd4:	1dfb      	adds	r3, r7, #7
 8015dd6:	781a      	ldrb	r2, [r3, #0]
 8015dd8:	4943      	ldr	r1, [pc, #268]	@ (8015ee8 <CAD_Check_HW_SRC+0x12c>)
 8015dda:	0013      	movs	r3, r2
 8015ddc:	011b      	lsls	r3, r3, #4
 8015dde:	1a9b      	subs	r3, r3, r2
 8015de0:	009b      	lsls	r3, r3, #2
 8015de2:	585b      	ldr	r3, [r3, r1]
 8015de4:	695b      	ldr	r3, [r3, #20]
 8015de6:	0c1b      	lsrs	r3, r3, #16
 8015de8:	2203      	movs	r2, #3
 8015dea:	4013      	ands	r3, r2
 8015dec:	64bb      	str	r3, [r7, #72]	@ 0x48
  CC2_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;
 8015dee:	1dfb      	adds	r3, r7, #7
 8015df0:	781a      	ldrb	r2, [r3, #0]
 8015df2:	493d      	ldr	r1, [pc, #244]	@ (8015ee8 <CAD_Check_HW_SRC+0x12c>)
 8015df4:	0013      	movs	r3, r2
 8015df6:	011b      	lsls	r3, r3, #4
 8015df8:	1a9b      	subs	r3, r3, r2
 8015dfa:	009b      	lsls	r3, r3, #2
 8015dfc:	585b      	ldr	r3, [r3, r1]
 8015dfe:	695b      	ldr	r3, [r3, #20]
 8015e00:	0c9b      	lsrs	r3, r3, #18
 8015e02:	2203      	movs	r2, #3
 8015e04:	4013      	ands	r3, r2
 8015e06:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(_RTOS)
  /* Workaround linked to issue with Ellisys test TD.PC.E5
  - it seems that in NRTOS version, we detect a glitch during DRP transition SNK to SRC */
  CC1_value_temp = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 8015e08:	1dfb      	adds	r3, r7, #7
 8015e0a:	781a      	ldrb	r2, [r3, #0]
 8015e0c:	4936      	ldr	r1, [pc, #216]	@ (8015ee8 <CAD_Check_HW_SRC+0x12c>)
 8015e0e:	0013      	movs	r3, r2
 8015e10:	011b      	lsls	r3, r3, #4
 8015e12:	1a9b      	subs	r3, r3, r2
 8015e14:	009b      	lsls	r3, r3, #2
 8015e16:	585b      	ldr	r3, [r3, r1]
 8015e18:	695b      	ldr	r3, [r3, #20]
 8015e1a:	0c1b      	lsrs	r3, r3, #16
 8015e1c:	2203      	movs	r2, #3
 8015e1e:	4013      	ands	r3, r2
 8015e20:	643b      	str	r3, [r7, #64]	@ 0x40
  CC2_value_temp = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;
 8015e22:	1dfb      	adds	r3, r7, #7
 8015e24:	781a      	ldrb	r2, [r3, #0]
 8015e26:	4930      	ldr	r1, [pc, #192]	@ (8015ee8 <CAD_Check_HW_SRC+0x12c>)
 8015e28:	0013      	movs	r3, r2
 8015e2a:	011b      	lsls	r3, r3, #4
 8015e2c:	1a9b      	subs	r3, r3, r2
 8015e2e:	009b      	lsls	r3, r3, #2
 8015e30:	585b      	ldr	r3, [r3, r1]
 8015e32:	695b      	ldr	r3, [r3, #20]
 8015e34:	0c9b      	lsrs	r3, r3, #18
 8015e36:	2203      	movs	r2, #3
 8015e38:	4013      	ands	r3, r2
 8015e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((CC1_value_temp != CC1_value) || (CC2_value_temp != CC2_value))
 8015e3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015e40:	429a      	cmp	r2, r3
 8015e42:	d14b      	bne.n	8015edc <CAD_Check_HW_SRC+0x120>
 8015e44:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015e46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015e48:	429a      	cmp	r2, r3
 8015e4a:	d147      	bne.n	8015edc <CAD_Check_HW_SRC+0x120>
  {
    return;
  }
#endif /* !_RTOS */

  const CCxPin_TypeDef table_cc[] =
 8015e4c:	2518      	movs	r5, #24
 8015e4e:	197b      	adds	r3, r7, r5
 8015e50:	4a26      	ldr	r2, [pc, #152]	@ (8015eec <CAD_Check_HW_SRC+0x130>)
 8015e52:	ca13      	ldmia	r2!, {r0, r1, r4}
 8015e54:	c313      	stmia	r3!, {r0, r1, r4}
 8015e56:	ca13      	ldmia	r2!, {r0, r1, r4}
 8015e58:	c313      	stmia	r3!, {r0, r1, r4}
 8015e5a:	ca13      	ldmia	r2!, {r0, r1, r4}
 8015e5c:	c313      	stmia	r3!, {r0, r1, r4}
    CCNONE,  CC2,       CC2,
    CC1,     CCNONE,   CC1,
    CC1,     CC2,       CCNONE
  };

  const CAD_HW_Condition_TypeDef table_CurrentHWcondition[] =
 8015e5e:	240c      	movs	r4, #12
 8015e60:	193b      	adds	r3, r7, r4
 8015e62:	4a23      	ldr	r2, [pc, #140]	@ (8015ef0 <CAD_Check_HW_SRC+0x134>)
 8015e64:	ca03      	ldmia	r2!, {r0, r1}
 8015e66:	c303      	stmia	r3!, {r0, r1}
 8015e68:	7812      	ldrb	r2, [r2, #0]
 8015e6a:	701a      	strb	r2, [r3, #0]
    HW_AudioAdapter_Attachment,  HW_PwrCable_Sink_Attachment, HW_PwrCable_NoSink_Attachment,
    HW_PwrCable_Sink_Attachment,         HW_Debug_Attachment,                 HW_Attachment,
    HW_PwrCable_NoSink_Attachment,             HW_Attachment,                 HW_Detachment
  };

  if (CC1_value * 3 + CC2_value < 9)
 8015e6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015e6e:	0013      	movs	r3, r2
 8015e70:	005b      	lsls	r3, r3, #1
 8015e72:	189a      	adds	r2, r3, r2
 8015e74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015e76:	18d3      	adds	r3, r2, r3
 8015e78:	2b08      	cmp	r3, #8
 8015e7a:	d830      	bhi.n	8015ede <CAD_Check_HW_SRC+0x122>
  {
    _handle->cc  = table_cc[CC1_value * 3 + CC2_value];
 8015e7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015e7e:	0013      	movs	r3, r2
 8015e80:	005b      	lsls	r3, r3, #1
 8015e82:	189a      	adds	r2, r3, r2
 8015e84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015e86:	18d2      	adds	r2, r2, r3
 8015e88:	197b      	adds	r3, r7, r5
 8015e8a:	0092      	lsls	r2, r2, #2
 8015e8c:	58d3      	ldr	r3, [r2, r3]
 8015e8e:	1c1a      	adds	r2, r3, #0
 8015e90:	2303      	movs	r3, #3
 8015e92:	4013      	ands	r3, r2
 8015e94:	b2da      	uxtb	r2, r3
 8015e96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015e98:	2103      	movs	r1, #3
 8015e9a:	400a      	ands	r2, r1
 8015e9c:	0010      	movs	r0, r2
 8015e9e:	781a      	ldrb	r2, [r3, #0]
 8015ea0:	2103      	movs	r1, #3
 8015ea2:	438a      	bics	r2, r1
 8015ea4:	1c11      	adds	r1, r2, #0
 8015ea6:	1c02      	adds	r2, r0, #0
 8015ea8:	430a      	orrs	r2, r1
 8015eaa:	701a      	strb	r2, [r3, #0]
    _handle->CurrentHWcondition     = table_CurrentHWcondition[CC1_value * 3 + CC2_value];
 8015eac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015eae:	0013      	movs	r3, r2
 8015eb0:	005b      	lsls	r3, r3, #1
 8015eb2:	189a      	adds	r2, r3, r2
 8015eb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015eb6:	18d3      	adds	r3, r2, r3
 8015eb8:	193a      	adds	r2, r7, r4
 8015eba:	5cd3      	ldrb	r3, [r2, r3]
 8015ebc:	1c1a      	adds	r2, r3, #0
 8015ebe:	2307      	movs	r3, #7
 8015ec0:	4013      	ands	r3, r2
 8015ec2:	b2da      	uxtb	r2, r3
 8015ec4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015ec6:	2107      	movs	r1, #7
 8015ec8:	400a      	ands	r2, r1
 8015eca:	0090      	lsls	r0, r2, #2
 8015ecc:	781a      	ldrb	r2, [r3, #0]
 8015ece:	211c      	movs	r1, #28
 8015ed0:	438a      	bics	r2, r1
 8015ed2:	1c11      	adds	r1, r2, #0
 8015ed4:	1c02      	adds	r2, r0, #0
 8015ed6:	430a      	orrs	r2, r1
 8015ed8:	701a      	strb	r2, [r3, #0]
 8015eda:	e000      	b.n	8015ede <CAD_Check_HW_SRC+0x122>
    return;
 8015edc:	46c0      	nop			@ (mov r8, r8)
  }
}
 8015ede:	46bd      	mov	sp, r7
 8015ee0:	b014      	add	sp, #80	@ 0x50
 8015ee2:	bdb0      	pop	{r4, r5, r7, pc}
 8015ee4:	20011bf8 	.word	0x20011bf8
 8015ee8:	20011c2c 	.word	0x20011c2c
 8015eec:	080200d8 	.word	0x080200d8
 8015ef0:	080200fc 	.word	0x080200fc

08015ef4 <ManageStateDetached_SNK>:
#endif /* _DRP || _SRC */

#if defined(_DRP) || defined(_SNK)
static uint32_t ManageStateDetached_SNK(uint8_t PortNum)
{
 8015ef4:	b580      	push	{r7, lr}
 8015ef6:	b084      	sub	sp, #16
 8015ef8:	af00      	add	r7, sp, #0
 8015efa:	0002      	movs	r2, r0
 8015efc:	1dfb      	adds	r3, r7, #7
 8015efe:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015f00:	1dfb      	adds	r3, r7, #7
 8015f02:	781b      	ldrb	r3, [r3, #0]
 8015f04:	011a      	lsls	r2, r3, #4
 8015f06:	4b22      	ldr	r3, [pc, #136]	@ (8015f90 <ManageStateDetached_SNK+0x9c>)
 8015f08:	18d3      	adds	r3, r2, r3
 8015f0a:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8015f0c:	2302      	movs	r3, #2
 8015f0e:	60fb      	str	r3, [r7, #12]

  CAD_Check_HW_SNK(PortNum);
 8015f10:	1dfb      	adds	r3, r7, #7
 8015f12:	781b      	ldrb	r3, [r3, #0]
 8015f14:	0018      	movs	r0, r3
 8015f16:	f7ff feb9 	bl	8015c8c <CAD_Check_HW_SNK>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 8015f1a:	68bb      	ldr	r3, [r7, #8]
 8015f1c:	781b      	ldrb	r3, [r3, #0]
 8015f1e:	221c      	movs	r2, #28
 8015f20:	4013      	ands	r3, r2
 8015f22:	b2db      	uxtb	r3, r3
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	d103      	bne.n	8015f30 <ManageStateDetached_SNK+0x3c>
    /* value returned by a SRC or a SINK */
    _timing = CAD_DETACH_POLLING; /* 100ms in the sink cases */
#elif defined(USBPDM1_VCC_FEATURE_ENABLED)
    _timing = CAD_DEFAULT_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 8015f28:	2301      	movs	r3, #1
 8015f2a:	425b      	negs	r3, r3
 8015f2c:	60fb      	str	r3, [r7, #12]
 8015f2e:	e029      	b.n	8015f84 <ManageStateDetached_SNK+0x90>
#endif /* _ACCESSORY_SNK */
  }
  else
  {
    /* Get the time of this event */
    _handle->CAD_tDebounce_start = HAL_GetTick();
 8015f30:	f7f3 fad0 	bl	80094d4 <HAL_GetTick>
 8015f34:	0002      	movs	r2, r0
 8015f36:	68bb      	ldr	r3, [r7, #8]
 8015f38:	609a      	str	r2, [r3, #8]
    _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 8015f3a:	68bb      	ldr	r3, [r7, #8]
 8015f3c:	785a      	ldrb	r2, [r3, #1]
 8015f3e:	213e      	movs	r1, #62	@ 0x3e
 8015f40:	438a      	bics	r2, r1
 8015f42:	1c11      	adds	r1, r2, #0
 8015f44:	2204      	movs	r2, #4
 8015f46:	430a      	orrs	r2, r1
 8015f48:	705a      	strb	r2, [r3, #1]

    /* Temporary patch for test TD.PD 4.5.2 + rework for Patch TP.PD.C.E5 */
    HAL_Delay(1);
 8015f4a:	2001      	movs	r0, #1
 8015f4c:	f7f3 facc 	bl	80094e8 <HAL_Delay>
    CAD_Check_HW_SNK(PortNum);
 8015f50:	1dfb      	adds	r3, r7, #7
 8015f52:	781b      	ldrb	r3, [r3, #0]
 8015f54:	0018      	movs	r0, r3
 8015f56:	f7ff fe99 	bl	8015c8c <CAD_Check_HW_SNK>

    if (_handle->CurrentHWcondition == HW_Detachment)
 8015f5a:	68bb      	ldr	r3, [r7, #8]
 8015f5c:	781b      	ldrb	r3, [r3, #0]
 8015f5e:	221c      	movs	r2, #28
 8015f60:	4013      	ands	r3, r2
 8015f62:	b2db      	uxtb	r3, r3
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d108      	bne.n	8015f7a <ManageStateDetached_SNK+0x86>
    {
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8015f68:	68bb      	ldr	r3, [r7, #8]
 8015f6a:	785a      	ldrb	r2, [r3, #1]
 8015f6c:	213e      	movs	r1, #62	@ 0x3e
 8015f6e:	438a      	bics	r2, r1
 8015f70:	1c11      	adds	r1, r2, #0
 8015f72:	2202      	movs	r2, #2
 8015f74:	430a      	orrs	r2, r1
 8015f76:	705a      	strb	r2, [r3, #1]
 8015f78:	e004      	b.n	8015f84 <ManageStateDetached_SNK+0x90>
    }
    else
    {
      BSP_USBPD_PWR_VBUSInit(PortNum);
 8015f7a:	1dfb      	adds	r3, r7, #7
 8015f7c:	781b      	ldrb	r3, [r3, #0]
 8015f7e:	0018      	movs	r0, r3
 8015f80:	f008 fd74 	bl	801ea6c <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 8015f84:	68fb      	ldr	r3, [r7, #12]
}
 8015f86:	0018      	movs	r0, r3
 8015f88:	46bd      	mov	sp, r7
 8015f8a:	b004      	add	sp, #16
 8015f8c:	bd80      	pop	{r7, pc}
 8015f8e:	46c0      	nop			@ (mov r8, r8)
 8015f90:	20011bf8 	.word	0x20011bf8

08015f94 <ManageStateDetached_SRC>:
#endif /* _DRP || _SNK */

#if defined(_SRC) || defined(_DRP)
static uint32_t ManageStateDetached_SRC(uint8_t PortNum)
{
 8015f94:	b580      	push	{r7, lr}
 8015f96:	b084      	sub	sp, #16
 8015f98:	af00      	add	r7, sp, #0
 8015f9a:	0002      	movs	r2, r0
 8015f9c:	1dfb      	adds	r3, r7, #7
 8015f9e:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015fa0:	1dfb      	adds	r3, r7, #7
 8015fa2:	781b      	ldrb	r3, [r3, #0]
 8015fa4:	011a      	lsls	r2, r3, #4
 8015fa6:	4b28      	ldr	r3, [pc, #160]	@ (8016048 <ManageStateDetached_SRC+0xb4>)
 8015fa8:	18d3      	adds	r3, r2, r3
 8015faa:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8015fac:	2302      	movs	r3, #2
 8015fae:	60fb      	str	r3, [r7, #12]

  if (_handle->CAD_ResistorUpdateflag == USBPD_TRUE)
 8015fb0:	68bb      	ldr	r3, [r7, #8]
 8015fb2:	785b      	ldrb	r3, [r3, #1]
 8015fb4:	2201      	movs	r2, #1
 8015fb6:	4013      	ands	r3, r2
 8015fb8:	b2db      	uxtb	r3, r3
 8015fba:	2b00      	cmp	r3, #0
 8015fbc:	d00c      	beq.n	8015fd8 <ManageStateDetached_SRC+0x44>
  {
    /* update the resistor value */
    USBPDM1_AssertRp(PortNum);
 8015fbe:	1dfb      	adds	r3, r7, #7
 8015fc0:	781b      	ldrb	r3, [r3, #0]
 8015fc2:	0018      	movs	r0, r3
 8015fc4:	f001 fe2a 	bl	8017c1c <USBPDM1_AssertRp>
    _handle->CAD_ResistorUpdateflag = USBPD_FALSE;
 8015fc8:	68bb      	ldr	r3, [r7, #8]
 8015fca:	785a      	ldrb	r2, [r3, #1]
 8015fcc:	2101      	movs	r1, #1
 8015fce:	438a      	bics	r2, r1
 8015fd0:	705a      	strb	r2, [r3, #1]

    /* let time to internal state machine update */
    HAL_Delay(1);
 8015fd2:	2001      	movs	r0, #1
 8015fd4:	f7f3 fa88 	bl	80094e8 <HAL_Delay>
  }

  CAD_Check_HW_SRC(PortNum);
 8015fd8:	1dfb      	adds	r3, r7, #7
 8015fda:	781b      	ldrb	r3, [r3, #0]
 8015fdc:	0018      	movs	r0, r3
 8015fde:	f7ff feed 	bl	8015dbc <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 8015fe2:	68bb      	ldr	r3, [r7, #8]
 8015fe4:	781b      	ldrb	r3, [r3, #0]
 8015fe6:	221c      	movs	r2, #28
 8015fe8:	4013      	ands	r3, r2
 8015fea:	b2db      	uxtb	r3, r3
 8015fec:	2b00      	cmp	r3, #0
 8015fee:	d103      	bne.n	8015ff8 <ManageStateDetached_SRC+0x64>
  {
#ifdef _LOW_POWER
    /* value returned for a SRC */
    _timing = CAD_DETACH_POLLING;
#else
    _timing = CAD_INFINITE_TIME;
 8015ff0:	2301      	movs	r3, #1
 8015ff2:	425b      	negs	r3, r3
 8015ff4:	60fb      	str	r3, [r7, #12]
 8015ff6:	e021      	b.n	801603c <ManageStateDetached_SRC+0xa8>
#endif /* _LOW_POWER */
  }
  else
  {
    if (_handle->CurrentHWcondition == HW_PwrCable_NoSink_Attachment)
 8015ff8:	68bb      	ldr	r3, [r7, #8]
 8015ffa:	781b      	ldrb	r3, [r3, #0]
 8015ffc:	221c      	movs	r2, #28
 8015ffe:	4013      	ands	r3, r2
 8016000:	b2db      	uxtb	r3, r3
 8016002:	2b08      	cmp	r3, #8
 8016004:	d108      	bne.n	8016018 <ManageStateDetached_SRC+0x84>
    {
      _handle->cstate = USBPD_CAD_STATE_EMC;
 8016006:	68bb      	ldr	r3, [r7, #8]
 8016008:	785a      	ldrb	r2, [r3, #1]
 801600a:	213e      	movs	r1, #62	@ 0x3e
 801600c:	438a      	bics	r2, r1
 801600e:	1c11      	adds	r1, r2, #0
 8016010:	2208      	movs	r2, #8
 8016012:	430a      	orrs	r2, r1
 8016014:	705a      	strb	r2, [r3, #1]
 8016016:	e011      	b.n	801603c <ManageStateDetached_SRC+0xa8>
    }
    else
    {
      /* Get the time of this event */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8016018:	f7f3 fa5c 	bl	80094d4 <HAL_GetTick>
 801601c:	0002      	movs	r2, r0
 801601e:	68bb      	ldr	r3, [r7, #8]
 8016020:	609a      	str	r2, [r3, #8]
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 8016022:	68bb      	ldr	r3, [r7, #8]
 8016024:	785a      	ldrb	r2, [r3, #1]
 8016026:	213e      	movs	r1, #62	@ 0x3e
 8016028:	438a      	bics	r2, r1
 801602a:	1c11      	adds	r1, r2, #0
 801602c:	2204      	movs	r2, #4
 801602e:	430a      	orrs	r2, r1
 8016030:	705a      	strb	r2, [r3, #1]

      BSP_USBPD_PWR_VBUSInit(PortNum);
 8016032:	1dfb      	adds	r3, r7, #7
 8016034:	781b      	ldrb	r3, [r3, #0]
 8016036:	0018      	movs	r0, r3
 8016038:	f008 fd18 	bl	801ea6c <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 801603c:	68fb      	ldr	r3, [r7, #12]
}
 801603e:	0018      	movs	r0, r3
 8016040:	46bd      	mov	sp, r7
 8016042:	b004      	add	sp, #16
 8016044:	bd80      	pop	{r7, pc}
 8016046:	46c0      	nop			@ (mov r8, r8)
 8016048:	20011bf8 	.word	0x20011bf8

0801604c <ManageStateDetached_DRP>:
#endif /* _SRC || _DRP */

#if defined(_DRP)
static uint32_t ManageStateDetached_DRP(uint8_t PortNum)
{
 801604c:	b580      	push	{r7, lr}
 801604e:	b084      	sub	sp, #16
 8016050:	af00      	add	r7, sp, #0
 8016052:	0002      	movs	r2, r0
 8016054:	1dfb      	adds	r3, r7, #7
 8016056:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8016058:	1dfb      	adds	r3, r7, #7
 801605a:	781b      	ldrb	r3, [r3, #0]
 801605c:	011a      	lsls	r2, r3, #4
 801605e:	4b68      	ldr	r3, [pc, #416]	@ (8016200 <ManageStateDetached_DRP+0x1b4>)
 8016060:	18d3      	adds	r3, r2, r3
 8016062:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8016064:	2302      	movs	r3, #2
 8016066:	60fb      	str	r3, [r7, #12]

  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 8016068:	1dfb      	adds	r3, r7, #7
 801606a:	781a      	ldrb	r2, [r3, #0]
 801606c:	4965      	ldr	r1, [pc, #404]	@ (8016204 <ManageStateDetached_DRP+0x1b8>)
 801606e:	0013      	movs	r3, r2
 8016070:	011b      	lsls	r3, r3, #4
 8016072:	1a9b      	subs	r3, r3, r2
 8016074:	009b      	lsls	r3, r3, #2
 8016076:	18cb      	adds	r3, r1, r3
 8016078:	3310      	adds	r3, #16
 801607a:	681b      	ldr	r3, [r3, #0]
 801607c:	781b      	ldrb	r3, [r3, #0]
 801607e:	2204      	movs	r2, #4
 8016080:	4013      	ands	r3, r2
 8016082:	b2db      	uxtb	r3, r3
 8016084:	2b00      	cmp	r3, #0
 8016086:	d005      	beq.n	8016094 <ManageStateDetached_DRP+0x48>
  {
    ManageStateDetached_SRC(PortNum);
 8016088:	1dfb      	adds	r3, r7, #7
 801608a:	781b      	ldrb	r3, [r3, #0]
 801608c:	0018      	movs	r0, r3
 801608e:	f7ff ff81 	bl	8015f94 <ManageStateDetached_SRC>
 8016092:	e004      	b.n	801609e <ManageStateDetached_DRP+0x52>
  }
  else
  {
    ManageStateDetached_SNK(PortNum);
 8016094:	1dfb      	adds	r3, r7, #7
 8016096:	781b      	ldrb	r3, [r3, #0]
 8016098:	0018      	movs	r0, r3
 801609a:	f7ff ff2b 	bl	8015ef4 <ManageStateDetached_SNK>
  }

  /* Manage the toggle */
  if (_handle->CurrentHWcondition == HW_Detachment)
 801609e:	68bb      	ldr	r3, [r7, #8]
 80160a0:	781b      	ldrb	r3, [r3, #0]
 80160a2:	221c      	movs	r2, #28
 80160a4:	4013      	ands	r3, r2
 80160a6:	b2db      	uxtb	r3, r3
 80160a8:	2b00      	cmp	r3, #0
 80160aa:	d000      	beq.n	80160ae <ManageStateDetached_DRP+0x62>
 80160ac:	e0a3      	b.n	80161f6 <ManageStateDetached_DRP+0x1aa>
  {
    switch (Ports[PortNum].params->PE_PowerRole)
 80160ae:	1dfb      	adds	r3, r7, #7
 80160b0:	781a      	ldrb	r2, [r3, #0]
 80160b2:	4954      	ldr	r1, [pc, #336]	@ (8016204 <ManageStateDetached_DRP+0x1b8>)
 80160b4:	0013      	movs	r3, r2
 80160b6:	011b      	lsls	r3, r3, #4
 80160b8:	1a9b      	subs	r3, r3, r2
 80160ba:	009b      	lsls	r3, r3, #2
 80160bc:	18cb      	adds	r3, r1, r3
 80160be:	3310      	adds	r3, #16
 80160c0:	681b      	ldr	r3, [r3, #0]
 80160c2:	781b      	ldrb	r3, [r3, #0]
 80160c4:	075b      	lsls	r3, r3, #29
 80160c6:	0fdb      	lsrs	r3, r3, #31
 80160c8:	b2db      	uxtb	r3, r3
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	d048      	beq.n	8016160 <ManageStateDetached_DRP+0x114>
 80160ce:	2b01      	cmp	r3, #1
 80160d0:	d000      	beq.n	80160d4 <ManageStateDetached_DRP+0x88>
 80160d2:	e08b      	b.n	80161ec <ManageStateDetached_DRP+0x1a0>
    {
      case USBPD_PORTPOWERROLE_SRC :
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 80160d4:	f7f3 f9fe 	bl	80094d4 <HAL_GetTick>
 80160d8:	0002      	movs	r2, r0
 80160da:	68bb      	ldr	r3, [r7, #8]
 80160dc:	685b      	ldr	r3, [r3, #4]
 80160de:	1ad1      	subs	r1, r2, r3
 80160e0:	1dfb      	adds	r3, r7, #7
 80160e2:	781a      	ldrb	r2, [r3, #0]
 80160e4:	4847      	ldr	r0, [pc, #284]	@ (8016204 <ManageStateDetached_DRP+0x1b8>)
 80160e6:	0013      	movs	r3, r2
 80160e8:	011b      	lsls	r3, r3, #4
 80160ea:	1a9b      	subs	r3, r3, r2
 80160ec:	009b      	lsls	r3, r3, #2
 80160ee:	18c3      	adds	r3, r0, r3
 80160f0:	330c      	adds	r3, #12
 80160f2:	681b      	ldr	r3, [r3, #0]
 80160f4:	79db      	ldrb	r3, [r3, #7]
 80160f6:	4299      	cmp	r1, r3
 80160f8:	d97a      	bls.n	80161f0 <ManageStateDetached_DRP+0x1a4>
        {
          _handle->CAD_tToggle_start = HAL_GetTick();
 80160fa:	f7f3 f9eb 	bl	80094d4 <HAL_GetTick>
 80160fe:	0002      	movs	r2, r0
 8016100:	68bb      	ldr	r3, [r7, #8]
 8016102:	605a      	str	r2, [r3, #4]
          Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 8016104:	1dfb      	adds	r3, r7, #7
 8016106:	781a      	ldrb	r2, [r3, #0]
 8016108:	493e      	ldr	r1, [pc, #248]	@ (8016204 <ManageStateDetached_DRP+0x1b8>)
 801610a:	0013      	movs	r3, r2
 801610c:	011b      	lsls	r3, r3, #4
 801610e:	1a9b      	subs	r3, r3, r2
 8016110:	009b      	lsls	r3, r3, #2
 8016112:	18cb      	adds	r3, r1, r3
 8016114:	3310      	adds	r3, #16
 8016116:	681b      	ldr	r3, [r3, #0]
 8016118:	781a      	ldrb	r2, [r3, #0]
 801611a:	2104      	movs	r1, #4
 801611c:	438a      	bics	r2, r1
 801611e:	701a      	strb	r2, [r3, #0]
          Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_UFP;
 8016120:	1dfb      	adds	r3, r7, #7
 8016122:	781a      	ldrb	r2, [r3, #0]
 8016124:	4937      	ldr	r1, [pc, #220]	@ (8016204 <ManageStateDetached_DRP+0x1b8>)
 8016126:	0013      	movs	r3, r2
 8016128:	011b      	lsls	r3, r3, #4
 801612a:	1a9b      	subs	r3, r3, r2
 801612c:	009b      	lsls	r3, r3, #2
 801612e:	18cb      	adds	r3, r1, r3
 8016130:	3310      	adds	r3, #16
 8016132:	681b      	ldr	r3, [r3, #0]
 8016134:	781a      	ldrb	r2, [r3, #0]
 8016136:	2108      	movs	r1, #8
 8016138:	438a      	bics	r2, r1
 801613a:	701a      	strb	r2, [r3, #0]
          _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 801613c:	1dfb      	adds	r3, r7, #7
 801613e:	781a      	ldrb	r2, [r3, #0]
 8016140:	4930      	ldr	r1, [pc, #192]	@ (8016204 <ManageStateDetached_DRP+0x1b8>)
 8016142:	0013      	movs	r3, r2
 8016144:	011b      	lsls	r3, r3, #4
 8016146:	1a9b      	subs	r3, r3, r2
 8016148:	009b      	lsls	r3, r3, #2
 801614a:	18cb      	adds	r3, r1, r3
 801614c:	330c      	adds	r3, #12
 801614e:	681b      	ldr	r3, [r3, #0]
 8016150:	799b      	ldrb	r3, [r3, #6]
 8016152:	60fb      	str	r3, [r7, #12]
          USBPDM1_AssertRd(PortNum);
 8016154:	1dfb      	adds	r3, r7, #7
 8016156:	781b      	ldrb	r3, [r3, #0]
 8016158:	0018      	movs	r0, r3
 801615a:	f001 fe21 	bl	8017da0 <USBPDM1_AssertRd>
        }
        break;
 801615e:	e047      	b.n	80161f0 <ManageStateDetached_DRP+0x1a4>
      case USBPD_PORTPOWERROLE_SNK :
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SNKToggleTime)
 8016160:	f7f3 f9b8 	bl	80094d4 <HAL_GetTick>
 8016164:	0002      	movs	r2, r0
 8016166:	68bb      	ldr	r3, [r7, #8]
 8016168:	685b      	ldr	r3, [r3, #4]
 801616a:	1ad1      	subs	r1, r2, r3
 801616c:	1dfb      	adds	r3, r7, #7
 801616e:	781a      	ldrb	r2, [r3, #0]
 8016170:	4824      	ldr	r0, [pc, #144]	@ (8016204 <ManageStateDetached_DRP+0x1b8>)
 8016172:	0013      	movs	r3, r2
 8016174:	011b      	lsls	r3, r3, #4
 8016176:	1a9b      	subs	r3, r3, r2
 8016178:	009b      	lsls	r3, r3, #2
 801617a:	18c3      	adds	r3, r0, r3
 801617c:	330c      	adds	r3, #12
 801617e:	681b      	ldr	r3, [r3, #0]
 8016180:	799b      	ldrb	r3, [r3, #6]
 8016182:	4299      	cmp	r1, r3
 8016184:	d936      	bls.n	80161f4 <ManageStateDetached_DRP+0x1a8>
        {
          _handle->CAD_tToggle_start = HAL_GetTick();
 8016186:	f7f3 f9a5 	bl	80094d4 <HAL_GetTick>
 801618a:	0002      	movs	r2, r0
 801618c:	68bb      	ldr	r3, [r7, #8]
 801618e:	605a      	str	r2, [r3, #4]
          Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 8016190:	1dfb      	adds	r3, r7, #7
 8016192:	781a      	ldrb	r2, [r3, #0]
 8016194:	491b      	ldr	r1, [pc, #108]	@ (8016204 <ManageStateDetached_DRP+0x1b8>)
 8016196:	0013      	movs	r3, r2
 8016198:	011b      	lsls	r3, r3, #4
 801619a:	1a9b      	subs	r3, r3, r2
 801619c:	009b      	lsls	r3, r3, #2
 801619e:	18cb      	adds	r3, r1, r3
 80161a0:	3310      	adds	r3, #16
 80161a2:	681b      	ldr	r3, [r3, #0]
 80161a4:	781a      	ldrb	r2, [r3, #0]
 80161a6:	2104      	movs	r1, #4
 80161a8:	430a      	orrs	r2, r1
 80161aa:	701a      	strb	r2, [r3, #0]
          Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_DFP;
 80161ac:	1dfb      	adds	r3, r7, #7
 80161ae:	781a      	ldrb	r2, [r3, #0]
 80161b0:	4914      	ldr	r1, [pc, #80]	@ (8016204 <ManageStateDetached_DRP+0x1b8>)
 80161b2:	0013      	movs	r3, r2
 80161b4:	011b      	lsls	r3, r3, #4
 80161b6:	1a9b      	subs	r3, r3, r2
 80161b8:	009b      	lsls	r3, r3, #2
 80161ba:	18cb      	adds	r3, r1, r3
 80161bc:	3310      	adds	r3, #16
 80161be:	681b      	ldr	r3, [r3, #0]
 80161c0:	781a      	ldrb	r2, [r3, #0]
 80161c2:	2108      	movs	r1, #8
 80161c4:	430a      	orrs	r2, r1
 80161c6:	701a      	strb	r2, [r3, #0]
          _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 80161c8:	1dfb      	adds	r3, r7, #7
 80161ca:	781a      	ldrb	r2, [r3, #0]
 80161cc:	490d      	ldr	r1, [pc, #52]	@ (8016204 <ManageStateDetached_DRP+0x1b8>)
 80161ce:	0013      	movs	r3, r2
 80161d0:	011b      	lsls	r3, r3, #4
 80161d2:	1a9b      	subs	r3, r3, r2
 80161d4:	009b      	lsls	r3, r3, #2
 80161d6:	18cb      	adds	r3, r1, r3
 80161d8:	330c      	adds	r3, #12
 80161da:	681b      	ldr	r3, [r3, #0]
 80161dc:	79db      	ldrb	r3, [r3, #7]
 80161de:	60fb      	str	r3, [r7, #12]
          USBPDM1_AssertRp(PortNum);
 80161e0:	1dfb      	adds	r3, r7, #7
 80161e2:	781b      	ldrb	r3, [r3, #0]
 80161e4:	0018      	movs	r0, r3
 80161e6:	f001 fd19 	bl	8017c1c <USBPDM1_AssertRp>
        }
        break;
 80161ea:	e003      	b.n	80161f4 <ManageStateDetached_DRP+0x1a8>
      default:
        break;
 80161ec:	46c0      	nop			@ (mov r8, r8)
 80161ee:	e002      	b.n	80161f6 <ManageStateDetached_DRP+0x1aa>
        break;
 80161f0:	46c0      	nop			@ (mov r8, r8)
 80161f2:	e000      	b.n	80161f6 <ManageStateDetached_DRP+0x1aa>
        break;
 80161f4:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return _timing;
 80161f6:	68fb      	ldr	r3, [r7, #12]
}
 80161f8:	0018      	movs	r0, r3
 80161fa:	46bd      	mov	sp, r7
 80161fc:	b004      	add	sp, #16
 80161fe:	bd80      	pop	{r7, pc}
 8016200:	20011bf8 	.word	0x20011bf8
 8016204:	20011c2c 	.word	0x20011c2c

08016208 <ManageStateAttachedWait_SRC>:
#endif /* _DRP */

#if defined(_DRP) || defined(_SRC)
static uint32_t ManageStateAttachedWait_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8016208:	b590      	push	{r4, r7, lr}
 801620a:	b089      	sub	sp, #36	@ 0x24
 801620c:	af00      	add	r7, sp, #0
 801620e:	60b9      	str	r1, [r7, #8]
 8016210:	607a      	str	r2, [r7, #4]
 8016212:	240f      	movs	r4, #15
 8016214:	193b      	adds	r3, r7, r4
 8016216:	1c02      	adds	r2, r0, #0
 8016218:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801621a:	193b      	adds	r3, r7, r4
 801621c:	781b      	ldrb	r3, [r3, #0]
 801621e:	011a      	lsls	r2, r3, #4
 8016220:	4b6f      	ldr	r3, [pc, #444]	@ (80163e0 <ManageStateAttachedWait_SRC+0x1d8>)
 8016222:	18d3      	adds	r3, r2, r3
 8016224:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = 2;
 8016226:	2302      	movs	r3, #2
 8016228:	61fb      	str	r3, [r7, #28]

  /* Evaluate elapsed time in Attach_Wait state */
  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 801622a:	f7f3 f953 	bl	80094d4 <HAL_GetTick>
 801622e:	0002      	movs	r2, r0
 8016230:	69bb      	ldr	r3, [r7, #24]
 8016232:	689b      	ldr	r3, [r3, #8]
 8016234:	1ad3      	subs	r3, r2, r3
 8016236:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SRC(PortNum);
 8016238:	193b      	adds	r3, r7, r4
 801623a:	781b      	ldrb	r3, [r3, #0]
 801623c:	0018      	movs	r0, r3
 801623e:	f7ff fdbd 	bl	8015dbc <CAD_Check_HW_SRC>

  if ((_handle->CurrentHWcondition != HW_Detachment) && (_handle->CurrentHWcondition != HW_PwrCable_NoSink_Attachment))
 8016242:	69bb      	ldr	r3, [r7, #24]
 8016244:	781b      	ldrb	r3, [r3, #0]
 8016246:	221c      	movs	r2, #28
 8016248:	4013      	ands	r3, r2
 801624a:	b2db      	uxtb	r3, r3
 801624c:	2b00      	cmp	r3, #0
 801624e:	d100      	bne.n	8016252 <ManageStateAttachedWait_SRC+0x4a>
 8016250:	e094      	b.n	801637c <ManageStateAttachedWait_SRC+0x174>
 8016252:	69bb      	ldr	r3, [r7, #24]
 8016254:	781b      	ldrb	r3, [r3, #0]
 8016256:	221c      	movs	r2, #28
 8016258:	4013      	ands	r3, r2
 801625a:	b2db      	uxtb	r3, r3
 801625c:	2b08      	cmp	r3, #8
 801625e:	d100      	bne.n	8016262 <ManageStateAttachedWait_SRC+0x5a>
 8016260:	e08c      	b.n	801637c <ManageStateAttachedWait_SRC+0x174>
  {
    if (USBPD_FALSE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_BELOWVSAFE0V))
 8016262:	193b      	adds	r3, r7, r4
 8016264:	781b      	ldrb	r3, [r3, #0]
 8016266:	2100      	movs	r1, #0
 8016268:	0018      	movs	r0, r3
 801626a:	f008 fa67 	bl	801e73c <USBPD_PWR_IF_GetVBUSStatus>
 801626e:	1e03      	subs	r3, r0, #0
 8016270:	d106      	bne.n	8016280 <ManageStateAttachedWait_SRC+0x78>
    {
      /* reset the timing because VBUS threshold not yet reach */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8016272:	f7f3 f92f 	bl	80094d4 <HAL_GetTick>
 8016276:	0002      	movs	r2, r0
 8016278:	69bb      	ldr	r3, [r7, #24]
 801627a:	609a      	str	r2, [r3, #8]
      return CAD_TCCDEBOUCE_THRESHOLD;
 801627c:	2378      	movs	r3, #120	@ 0x78
 801627e:	e0ab      	b.n	80163d8 <ManageStateAttachedWait_SRC+0x1d0>
    }

    /* Check tCCDebounce */
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 8016280:	697b      	ldr	r3, [r7, #20]
 8016282:	2b78      	cmp	r3, #120	@ 0x78
 8016284:	d800      	bhi.n	8016288 <ManageStateAttachedWait_SRC+0x80>
 8016286:	e073      	b.n	8016370 <ManageStateAttachedWait_SRC+0x168>
    {
      switch (_handle->CurrentHWcondition)
 8016288:	69bb      	ldr	r3, [r7, #24]
 801628a:	781b      	ldrb	r3, [r3, #0]
 801628c:	06db      	lsls	r3, r3, #27
 801628e:	0f5b      	lsrs	r3, r3, #29
 8016290:	b2db      	uxtb	r3, r3
 8016292:	2b03      	cmp	r3, #3
 8016294:	d026      	beq.n	80162e4 <ManageStateAttachedWait_SRC+0xdc>
 8016296:	dc58      	bgt.n	801634a <ManageStateAttachedWait_SRC+0x142>
 8016298:	2b01      	cmp	r3, #1
 801629a:	d002      	beq.n	80162a2 <ManageStateAttachedWait_SRC+0x9a>
 801629c:	2b02      	cmp	r3, #2
 801629e:	d03a      	beq.n	8016316 <ManageStateAttachedWait_SRC+0x10e>
 80162a0:	e053      	b.n	801634a <ManageStateAttachedWait_SRC+0x142>
      {
        case HW_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 80162a2:	69bb      	ldr	r3, [r7, #24]
 80162a4:	781b      	ldrb	r3, [r3, #0]
 80162a6:	079b      	lsls	r3, r3, #30
 80162a8:	0f9b      	lsrs	r3, r3, #30
 80162aa:	b2db      	uxtb	r3, r3
 80162ac:	001a      	movs	r2, r3
 80162ae:	230f      	movs	r3, #15
 80162b0:	18fb      	adds	r3, r7, r3
 80162b2:	781b      	ldrb	r3, [r3, #0]
 80162b4:	0011      	movs	r1, r2
 80162b6:	0018      	movs	r0, r3
 80162b8:	f001 fec4 	bl	8018044 <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 80162bc:	69bb      	ldr	r3, [r7, #24]
 80162be:	785a      	ldrb	r2, [r3, #1]
 80162c0:	213e      	movs	r1, #62	@ 0x3e
 80162c2:	438a      	bics	r2, r1
 80162c4:	1c11      	adds	r1, r2, #0
 80162c6:	2206      	movs	r2, #6
 80162c8:	430a      	orrs	r2, r1
 80162ca:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_ATTACHED;
 80162cc:	68bb      	ldr	r3, [r7, #8]
 80162ce:	2202      	movs	r2, #2
 80162d0:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 80162d2:	69bb      	ldr	r3, [r7, #24]
 80162d4:	781b      	ldrb	r3, [r3, #0]
 80162d6:	079b      	lsls	r3, r3, #30
 80162d8:	0f9b      	lsrs	r3, r3, #30
 80162da:	b2db      	uxtb	r3, r3
 80162dc:	001a      	movs	r2, r3
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	601a      	str	r2, [r3, #0]
          break;
 80162e2:	e03b      	b.n	801635c <ManageStateAttachedWait_SRC+0x154>

        case HW_PwrCable_Sink_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 80162e4:	69bb      	ldr	r3, [r7, #24]
 80162e6:	781b      	ldrb	r3, [r3, #0]
 80162e8:	079b      	lsls	r3, r3, #30
 80162ea:	0f9b      	lsrs	r3, r3, #30
 80162ec:	b2db      	uxtb	r3, r3
 80162ee:	001a      	movs	r2, r3
 80162f0:	230f      	movs	r3, #15
 80162f2:	18fb      	adds	r3, r7, r3
 80162f4:	781b      	ldrb	r3, [r3, #0]
 80162f6:	0011      	movs	r1, r2
 80162f8:	0018      	movs	r0, r3
 80162fa:	f001 fea3 	bl	8018044 <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTEMC;
 80162fe:	69bb      	ldr	r3, [r7, #24]
 8016300:	785a      	ldrb	r2, [r3, #1]
 8016302:	213e      	movs	r1, #62	@ 0x3e
 8016304:	438a      	bics	r2, r1
 8016306:	1c11      	adds	r1, r2, #0
 8016308:	220a      	movs	r2, #10
 801630a:	430a      	orrs	r2, r1
 801630c:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_ATTEMC;
 801630e:	68bb      	ldr	r3, [r7, #8]
 8016310:	2204      	movs	r2, #4
 8016312:	701a      	strb	r2, [r3, #0]
          break;
 8016314:	e022      	b.n	801635c <ManageStateAttachedWait_SRC+0x154>

        case HW_PwrCable_NoSink_Attachment:
          BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8016316:	230f      	movs	r3, #15
 8016318:	18fb      	adds	r3, r7, r3
 801631a:	781b      	ldrb	r3, [r3, #0]
 801631c:	0018      	movs	r0, r3
 801631e:	f008 fbb6 	bl	801ea8e <BSP_USBPD_PWR_VBUSDeInit>
          _handle->cstate = USBPD_CAD_STATE_EMC;
 8016322:	69bb      	ldr	r3, [r7, #24]
 8016324:	785a      	ldrb	r2, [r3, #1]
 8016326:	213e      	movs	r1, #62	@ 0x3e
 8016328:	438a      	bics	r2, r1
 801632a:	1c11      	adds	r1, r2, #0
 801632c:	2208      	movs	r2, #8
 801632e:	430a      	orrs	r2, r1
 8016330:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_EMC;
 8016332:	68bb      	ldr	r3, [r7, #8]
 8016334:	2203      	movs	r2, #3
 8016336:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 8016338:	69bb      	ldr	r3, [r7, #24]
 801633a:	781b      	ldrb	r3, [r3, #0]
 801633c:	079b      	lsls	r3, r3, #30
 801633e:	0f9b      	lsrs	r3, r3, #30
 8016340:	b2db      	uxtb	r3, r3
 8016342:	001a      	movs	r2, r3
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	601a      	str	r2, [r3, #0]
          break;
 8016348:	e008      	b.n	801635c <ManageStateAttachedWait_SRC+0x154>
#endif /* _ACCESSORY_SRC */

        case HW_Detachment:
        default:
#if !defined(_ACCESSORY_SRC)
          _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 801634a:	69bb      	ldr	r3, [r7, #24]
 801634c:	785a      	ldrb	r2, [r3, #1]
 801634e:	213e      	movs	r1, #62	@ 0x3e
 8016350:	438a      	bics	r2, r1
 8016352:	1c11      	adds	r1, r2, #0
 8016354:	2216      	movs	r2, #22
 8016356:	430a      	orrs	r2, r1
 8016358:	705a      	strb	r2, [r3, #1]
#endif /* _ACCESSORY_SRC */
          break;
 801635a:	46c0      	nop			@ (mov r8, r8)
      } /* end of switch */
      *pCCXX = _handle->cc;
 801635c:	69bb      	ldr	r3, [r7, #24]
 801635e:	781b      	ldrb	r3, [r3, #0]
 8016360:	079b      	lsls	r3, r3, #30
 8016362:	0f9b      	lsrs	r3, r3, #30
 8016364:	b2db      	uxtb	r3, r3
 8016366:	001a      	movs	r2, r3
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	601a      	str	r2, [r3, #0]
      _timing = 2;
 801636c:	2302      	movs	r3, #2
 801636e:	61fb      	str	r3, [r7, #28]
    }
    /* reset the flag for CAD_tDebounce */
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8016370:	69bb      	ldr	r3, [r7, #24]
 8016372:	781a      	ldrb	r2, [r3, #0]
 8016374:	2120      	movs	r1, #32
 8016376:	438a      	bics	r2, r1
 8016378:	701a      	strb	r2, [r3, #0]
 801637a:	e02c      	b.n	80163d6 <ManageStateAttachedWait_SRC+0x1ce>
  }
  else /* CAD_HW_Condition[PortNum] = HW_Detachment */
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 801637c:	69bb      	ldr	r3, [r7, #24]
 801637e:	781b      	ldrb	r3, [r3, #0]
 8016380:	2220      	movs	r2, #32
 8016382:	4013      	ands	r3, r2
 8016384:	b2db      	uxtb	r3, r3
 8016386:	2b00      	cmp	r3, #0
 8016388:	d10c      	bne.n	80163a4 <ManageStateAttachedWait_SRC+0x19c>
    {
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 801638a:	f7f3 f8a3 	bl	80094d4 <HAL_GetTick>
 801638e:	0002      	movs	r2, r0
 8016390:	69bb      	ldr	r3, [r7, #24]
 8016392:	609a      	str	r2, [r3, #8]
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 8016394:	69bb      	ldr	r3, [r7, #24]
 8016396:	781a      	ldrb	r2, [r3, #0]
 8016398:	2120      	movs	r1, #32
 801639a:	430a      	orrs	r2, r1
 801639c:	701a      	strb	r2, [r3, #0]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 801639e:	2302      	movs	r3, #2
 80163a0:	61fb      	str	r3, [r7, #28]
 80163a2:	e018      	b.n	80163d6 <ManageStateAttachedWait_SRC+0x1ce>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 80163a4:	f7f3 f896 	bl	80094d4 <HAL_GetTick>
 80163a8:	0002      	movs	r2, r0
 80163aa:	69bb      	ldr	r3, [r7, #24]
 80163ac:	689b      	ldr	r3, [r3, #8]
 80163ae:	1ad3      	subs	r3, r2, r3
 80163b0:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 80163b2:	697b      	ldr	r3, [r7, #20]
 80163b4:	2b02      	cmp	r3, #2
 80163b6:	d90e      	bls.n	80163d6 <ManageStateAttachedWait_SRC+0x1ce>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 80163b8:	69bb      	ldr	r3, [r7, #24]
 80163ba:	781a      	ldrb	r2, [r3, #0]
 80163bc:	2120      	movs	r1, #32
 80163be:	438a      	bics	r2, r1
 80163c0:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 80163c2:	69bb      	ldr	r3, [r7, #24]
 80163c4:	785a      	ldrb	r2, [r3, #1]
 80163c6:	213e      	movs	r1, #62	@ 0x3e
 80163c8:	438a      	bics	r2, r1
 80163ca:	1c11      	adds	r1, r2, #0
 80163cc:	2216      	movs	r2, #22
 80163ce:	430a      	orrs	r2, r1
 80163d0:	705a      	strb	r2, [r3, #1]
        _timing = 0;
 80163d2:	2300      	movs	r3, #0
 80163d4:	61fb      	str	r3, [r7, #28]
      }
    }
  }
  return _timing;
 80163d6:	69fb      	ldr	r3, [r7, #28]
}
 80163d8:	0018      	movs	r0, r3
 80163da:	46bd      	mov	sp, r7
 80163dc:	b009      	add	sp, #36	@ 0x24
 80163de:	bd90      	pop	{r4, r7, pc}
 80163e0:	20011bf8 	.word	0x20011bf8

080163e4 <ManageStateEMC>:
#endif /* _DRP || _SRC || (_ACCESSORY && _SNK) */

#if defined(_DRP) || defined(_SRC)
static uint32_t ManageStateEMC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80163e4:	b590      	push	{r4, r7, lr}
 80163e6:	b087      	sub	sp, #28
 80163e8:	af00      	add	r7, sp, #0
 80163ea:	60b9      	str	r1, [r7, #8]
 80163ec:	607a      	str	r2, [r7, #4]
 80163ee:	210f      	movs	r1, #15
 80163f0:	187b      	adds	r3, r7, r1
 80163f2:	1c02      	adds	r2, r0, #0
 80163f4:	701a      	strb	r2, [r3, #0]
  uint32_t _timing = CAD_INFINITE_TIME;
 80163f6:	2301      	movs	r3, #1
 80163f8:	425b      	negs	r3, r3
 80163fa:	617b      	str	r3, [r7, #20]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80163fc:	187b      	adds	r3, r7, r1
 80163fe:	781b      	ldrb	r3, [r3, #0]
 8016400:	011a      	lsls	r2, r3, #4
 8016402:	4b35      	ldr	r3, [pc, #212]	@ (80164d8 <ManageStateEMC+0xf4>)
 8016404:	18d3      	adds	r3, r2, r3
 8016406:	613b      	str	r3, [r7, #16]

  CAD_Check_HW_SRC(PortNum);
 8016408:	187b      	adds	r3, r7, r1
 801640a:	781b      	ldrb	r3, [r3, #0]
 801640c:	0018      	movs	r0, r3
 801640e:	f7ff fcd5 	bl	8015dbc <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  switch (_handle->CurrentHWcondition)
 8016412:	693b      	ldr	r3, [r7, #16]
 8016414:	781b      	ldrb	r3, [r3, #0]
 8016416:	06db      	lsls	r3, r3, #27
 8016418:	0f5b      	lsrs	r3, r3, #29
 801641a:	b2db      	uxtb	r3, r3
 801641c:	2b03      	cmp	r3, #3
 801641e:	d010      	beq.n	8016442 <ManageStateEMC+0x5e>
 8016420:	dc26      	bgt.n	8016470 <ManageStateEMC+0x8c>
 8016422:	2b00      	cmp	r3, #0
 8016424:	d002      	beq.n	801642c <ManageStateEMC+0x48>
 8016426:	2b01      	cmp	r3, #1
 8016428:	d00b      	beq.n	8016442 <ManageStateEMC+0x5e>
 801642a:	e021      	b.n	8016470 <ManageStateEMC+0x8c>
  {
    case HW_Detachment :
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 801642c:	693b      	ldr	r3, [r7, #16]
 801642e:	785a      	ldrb	r2, [r3, #1]
 8016430:	213e      	movs	r1, #62	@ 0x3e
 8016432:	438a      	bics	r2, r1
 8016434:	1c11      	adds	r1, r2, #0
 8016436:	2212      	movs	r2, #18
 8016438:	430a      	orrs	r2, r1
 801643a:	705a      	strb	r2, [r3, #1]
      _timing = 1;
 801643c:	2301      	movs	r3, #1
 801643e:	617b      	str	r3, [r7, #20]
      break;
 8016440:	e045      	b.n	80164ce <ManageStateEMC+0xea>
    case HW_PwrCable_Sink_Attachment:
    case HW_Attachment :
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 8016442:	693b      	ldr	r3, [r7, #16]
 8016444:	785a      	ldrb	r2, [r3, #1]
 8016446:	213e      	movs	r1, #62	@ 0x3e
 8016448:	438a      	bics	r2, r1
 801644a:	1c11      	adds	r1, r2, #0
 801644c:	2204      	movs	r2, #4
 801644e:	430a      	orrs	r2, r1
 8016450:	705a      	strb	r2, [r3, #1]
      _handle->CAD_tDebounce_start = HAL_GetTick() - 5u;  /* this is only to check cable presence */
 8016452:	f7f3 f83f 	bl	80094d4 <HAL_GetTick>
 8016456:	0003      	movs	r3, r0
 8016458:	1f5a      	subs	r2, r3, #5
 801645a:	693b      	ldr	r3, [r7, #16]
 801645c:	609a      	str	r2, [r3, #8]
      BSP_USBPD_PWR_VBUSInit(PortNum);
 801645e:	230f      	movs	r3, #15
 8016460:	18fb      	adds	r3, r7, r3
 8016462:	781b      	ldrb	r3, [r3, #0]
 8016464:	0018      	movs	r0, r3
 8016466:	f008 fb01 	bl	801ea6c <BSP_USBPD_PWR_VBUSInit>
      _timing = 2;
 801646a:	2302      	movs	r3, #2
 801646c:	617b      	str	r3, [r7, #20]
      break;
 801646e:	e02e      	b.n	80164ce <ManageStateEMC+0xea>
    case HW_PwrCable_NoSink_Attachment:
    default :
      /* nothing to do still the same status */
#if defined(_DRP)
      if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 8016470:	240f      	movs	r4, #15
 8016472:	193b      	adds	r3, r7, r4
 8016474:	781a      	ldrb	r2, [r3, #0]
 8016476:	4919      	ldr	r1, [pc, #100]	@ (80164dc <ManageStateEMC+0xf8>)
 8016478:	0013      	movs	r3, r2
 801647a:	011b      	lsls	r3, r3, #4
 801647c:	1a9b      	subs	r3, r3, r2
 801647e:	009b      	lsls	r3, r3, #2
 8016480:	18cb      	adds	r3, r1, r3
 8016482:	330c      	adds	r3, #12
 8016484:	681b      	ldr	r3, [r3, #0]
 8016486:	795b      	ldrb	r3, [r3, #5]
 8016488:	2220      	movs	r2, #32
 801648a:	4013      	ands	r3, r2
 801648c:	b2db      	uxtb	r3, r3
 801648e:	2b00      	cmp	r3, #0
 8016490:	d01c      	beq.n	80164cc <ManageStateEMC+0xe8>
      {
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 8016492:	f7f3 f81f 	bl	80094d4 <HAL_GetTick>
 8016496:	0002      	movs	r2, r0
 8016498:	693b      	ldr	r3, [r7, #16]
 801649a:	685b      	ldr	r3, [r3, #4]
 801649c:	1ad1      	subs	r1, r2, r3
 801649e:	193b      	adds	r3, r7, r4
 80164a0:	781a      	ldrb	r2, [r3, #0]
 80164a2:	480e      	ldr	r0, [pc, #56]	@ (80164dc <ManageStateEMC+0xf8>)
 80164a4:	0013      	movs	r3, r2
 80164a6:	011b      	lsls	r3, r3, #4
 80164a8:	1a9b      	subs	r3, r3, r2
 80164aa:	009b      	lsls	r3, r3, #2
 80164ac:	18c3      	adds	r3, r0, r3
 80164ae:	330c      	adds	r3, #12
 80164b0:	681b      	ldr	r3, [r3, #0]
 80164b2:	79db      	ldrb	r3, [r3, #7]
 80164b4:	4299      	cmp	r1, r3
 80164b6:	d907      	bls.n	80164c8 <ManageStateEMC+0xe4>
        {
          _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 80164b8:	693b      	ldr	r3, [r7, #16]
 80164ba:	785a      	ldrb	r2, [r3, #1]
 80164bc:	213e      	movs	r1, #62	@ 0x3e
 80164be:	438a      	bics	r2, r1
 80164c0:	1c11      	adds	r1, r2, #0
 80164c2:	2212      	movs	r2, #18
 80164c4:	430a      	orrs	r2, r1
 80164c6:	705a      	strb	r2, [r3, #1]
        }
        _timing = 0;
 80164c8:	2300      	movs	r3, #0
 80164ca:	617b      	str	r3, [r7, #20]
      }
#else
      _timing = 2;
#endif /* _DRP */
      break;
 80164cc:	46c0      	nop			@ (mov r8, r8)
  }
  return _timing;
 80164ce:	697b      	ldr	r3, [r7, #20]
}
 80164d0:	0018      	movs	r0, r3
 80164d2:	46bd      	mov	sp, r7
 80164d4:	b007      	add	sp, #28
 80164d6:	bd90      	pop	{r4, r7, pc}
 80164d8:	20011bf8 	.word	0x20011bf8
 80164dc:	20011c2c 	.word	0x20011c2c

080164e0 <ManageStateAttached_DRP>:
#endif /* _DRP || _SRC */

#if defined(_DRP)
static uint32_t ManageStateAttached_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80164e0:	b580      	push	{r7, lr}
 80164e2:	b086      	sub	sp, #24
 80164e4:	af00      	add	r7, sp, #0
 80164e6:	60b9      	str	r1, [r7, #8]
 80164e8:	607a      	str	r2, [r7, #4]
 80164ea:	210f      	movs	r1, #15
 80164ec:	187b      	adds	r3, r7, r1
 80164ee:	1c02      	adds	r2, r0, #0
 80164f0:	701a      	strb	r2, [r3, #0]
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 80164f2:	0008      	movs	r0, r1
 80164f4:	187b      	adds	r3, r7, r1
 80164f6:	781a      	ldrb	r2, [r3, #0]
 80164f8:	491e      	ldr	r1, [pc, #120]	@ (8016574 <ManageStateAttached_DRP+0x94>)
 80164fa:	0013      	movs	r3, r2
 80164fc:	011b      	lsls	r3, r3, #4
 80164fe:	1a9b      	subs	r3, r3, r2
 8016500:	009b      	lsls	r3, r3, #2
 8016502:	18cb      	adds	r3, r1, r3
 8016504:	3310      	adds	r3, #16
 8016506:	681b      	ldr	r3, [r3, #0]
 8016508:	781b      	ldrb	r3, [r3, #0]
 801650a:	2204      	movs	r2, #4
 801650c:	4013      	ands	r3, r2
 801650e:	b2db      	uxtb	r3, r3
 8016510:	2b00      	cmp	r3, #0
 8016512:	d008      	beq.n	8016526 <ManageStateAttached_DRP+0x46>
  {
    return ManageStateAttached_SRC(PortNum, pEvent, pCCXX);
 8016514:	687a      	ldr	r2, [r7, #4]
 8016516:	68b9      	ldr	r1, [r7, #8]
 8016518:	183b      	adds	r3, r7, r0
 801651a:	781b      	ldrb	r3, [r3, #0]
 801651c:	0018      	movs	r0, r3
 801651e:	f000 f85f 	bl	80165e0 <ManageStateAttached_SRC>
 8016522:	0003      	movs	r3, r0
 8016524:	e021      	b.n	801656a <ManageStateAttached_DRP+0x8a>
  }
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8016526:	200f      	movs	r0, #15
 8016528:	183b      	adds	r3, r7, r0
 801652a:	781b      	ldrb	r3, [r3, #0]
 801652c:	011a      	lsls	r2, r3, #4
 801652e:	4b12      	ldr	r3, [pc, #72]	@ (8016578 <ManageStateAttached_DRP+0x98>)
 8016530:	18d3      	adds	r3, r2, r3
 8016532:	613b      	str	r3, [r7, #16]
  uint32_t _timing = ManageStateAttached_SNK(PortNum, pEvent, pCCXX);
 8016534:	687a      	ldr	r2, [r7, #4]
 8016536:	68b9      	ldr	r1, [r7, #8]
 8016538:	183b      	adds	r3, r7, r0
 801653a:	781b      	ldrb	r3, [r3, #0]
 801653c:	0018      	movs	r0, r3
 801653e:	f000 f98d 	bl	801685c <ManageStateAttached_SNK>
 8016542:	0003      	movs	r3, r0
 8016544:	617b      	str	r3, [r7, #20]

  /* Toggle management */
  if (_handle->CurrentHWcondition == HW_Detachment)
 8016546:	693b      	ldr	r3, [r7, #16]
 8016548:	781b      	ldrb	r3, [r3, #0]
 801654a:	221c      	movs	r2, #28
 801654c:	4013      	ands	r3, r2
 801654e:	b2db      	uxtb	r3, r3
 8016550:	2b00      	cmp	r3, #0
 8016552:	d109      	bne.n	8016568 <ManageStateAttached_DRP+0x88>
  {
    _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SRC;
 8016554:	693b      	ldr	r3, [r7, #16]
 8016556:	785a      	ldrb	r2, [r3, #1]
 8016558:	213e      	movs	r1, #62	@ 0x3e
 801655a:	438a      	bics	r2, r1
 801655c:	1c11      	adds	r1, r2, #0
 801655e:	2210      	movs	r2, #16
 8016560:	430a      	orrs	r2, r1
 8016562:	705a      	strb	r2, [r3, #1]
    _timing = 0;
 8016564:	2300      	movs	r3, #0
 8016566:	617b      	str	r3, [r7, #20]
  }
  return _timing;
 8016568:	697b      	ldr	r3, [r7, #20]
}
 801656a:	0018      	movs	r0, r3
 801656c:	46bd      	mov	sp, r7
 801656e:	b006      	add	sp, #24
 8016570:	bd80      	pop	{r7, pc}
 8016572:	46c0      	nop			@ (mov r8, r8)
 8016574:	20011c2c 	.word	0x20011c2c
 8016578:	20011bf8 	.word	0x20011bf8

0801657c <ManageStateAttachedWait_DRP>:
#endif /* _DRP */

#if defined(_DRP) || (defined(_ACCESSORY) && defined(_SNK))
static uint32_t ManageStateAttachedWait_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 801657c:	b580      	push	{r7, lr}
 801657e:	b084      	sub	sp, #16
 8016580:	af00      	add	r7, sp, #0
 8016582:	60b9      	str	r1, [r7, #8]
 8016584:	607a      	str	r2, [r7, #4]
 8016586:	210f      	movs	r1, #15
 8016588:	187b      	adds	r3, r7, r1
 801658a:	1c02      	adds	r2, r0, #0
 801658c:	701a      	strb	r2, [r3, #0]
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 801658e:	0008      	movs	r0, r1
 8016590:	187b      	adds	r3, r7, r1
 8016592:	781a      	ldrb	r2, [r3, #0]
 8016594:	4911      	ldr	r1, [pc, #68]	@ (80165dc <ManageStateAttachedWait_DRP+0x60>)
 8016596:	0013      	movs	r3, r2
 8016598:	011b      	lsls	r3, r3, #4
 801659a:	1a9b      	subs	r3, r3, r2
 801659c:	009b      	lsls	r3, r3, #2
 801659e:	18cb      	adds	r3, r1, r3
 80165a0:	3310      	adds	r3, #16
 80165a2:	681b      	ldr	r3, [r3, #0]
 80165a4:	781b      	ldrb	r3, [r3, #0]
 80165a6:	2204      	movs	r2, #4
 80165a8:	4013      	ands	r3, r2
 80165aa:	b2db      	uxtb	r3, r3
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d008      	beq.n	80165c2 <ManageStateAttachedWait_DRP+0x46>
  {
    return ManageStateAttachedWait_SRC(PortNum, pEvent, pCCXX);
 80165b0:	687a      	ldr	r2, [r7, #4]
 80165b2:	68b9      	ldr	r1, [r7, #8]
 80165b4:	183b      	adds	r3, r7, r0
 80165b6:	781b      	ldrb	r3, [r3, #0]
 80165b8:	0018      	movs	r0, r3
 80165ba:	f7ff fe25 	bl	8016208 <ManageStateAttachedWait_SRC>
 80165be:	0003      	movs	r3, r0
 80165c0:	e008      	b.n	80165d4 <ManageStateAttachedWait_DRP+0x58>
  }
  return ManageStateAttachedWait_SNK(PortNum, pEvent, pCCXX);
 80165c2:	687a      	ldr	r2, [r7, #4]
 80165c4:	68b9      	ldr	r1, [r7, #8]
 80165c6:	230f      	movs	r3, #15
 80165c8:	18fb      	adds	r3, r7, r3
 80165ca:	781b      	ldrb	r3, [r3, #0]
 80165cc:	0018      	movs	r0, r3
 80165ce:	f000 f8b9 	bl	8016744 <ManageStateAttachedWait_SNK>
 80165d2:	0003      	movs	r3, r0
}
 80165d4:	0018      	movs	r0, r3
 80165d6:	46bd      	mov	sp, r7
 80165d8:	b004      	add	sp, #16
 80165da:	bd80      	pop	{r7, pc}
 80165dc:	20011c2c 	.word	0x20011c2c

080165e0 <ManageStateAttached_SRC>:
#endif /* _DRP || (_ACCESSORY && _SNK) */

#if defined(_SRC) || defined(_DRP)
static uint32_t ManageStateAttached_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80165e0:	b590      	push	{r4, r7, lr}
 80165e2:	b08b      	sub	sp, #44	@ 0x2c
 80165e4:	af00      	add	r7, sp, #0
 80165e6:	60b9      	str	r1, [r7, #8]
 80165e8:	607a      	str	r2, [r7, #4]
 80165ea:	210f      	movs	r1, #15
 80165ec:	187b      	adds	r3, r7, r1
 80165ee:	1c02      	adds	r2, r0, #0
 80165f0:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80165f2:	0008      	movs	r0, r1
 80165f4:	183b      	adds	r3, r7, r0
 80165f6:	781b      	ldrb	r3, [r3, #0]
 80165f8:	011a      	lsls	r2, r3, #4
 80165fa:	4b50      	ldr	r3, [pc, #320]	@ (801673c <ManageStateAttached_SRC+0x15c>)
 80165fc:	18d3      	adds	r3, r2, r3
 80165fe:	623b      	str	r3, [r7, #32]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8016600:	2302      	movs	r3, #2
 8016602:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 8016604:	183b      	adds	r3, r7, r0
 8016606:	781a      	ldrb	r2, [r3, #0]
 8016608:	494d      	ldr	r1, [pc, #308]	@ (8016740 <ManageStateAttached_SRC+0x160>)
 801660a:	0013      	movs	r3, r2
 801660c:	011b      	lsls	r3, r3, #4
 801660e:	1a9b      	subs	r3, r3, r2
 8016610:	009b      	lsls	r3, r3, #2
 8016612:	18cb      	adds	r3, r1, r3
 8016614:	3334      	adds	r3, #52	@ 0x34
 8016616:	681b      	ldr	r3, [r3, #0]
 8016618:	2b01      	cmp	r3, #1
 801661a:	d10c      	bne.n	8016636 <ManageStateAttached_SRC+0x56>
 801661c:	183b      	adds	r3, r7, r0
 801661e:	781a      	ldrb	r2, [r3, #0]
 8016620:	4947      	ldr	r1, [pc, #284]	@ (8016740 <ManageStateAttached_SRC+0x160>)
 8016622:	0013      	movs	r3, r2
 8016624:	011b      	lsls	r3, r3, #4
 8016626:	1a9b      	subs	r3, r3, r2
 8016628:	009b      	lsls	r3, r3, #2
 801662a:	585b      	ldr	r3, [r3, r1]
 801662c:	695a      	ldr	r2, [r3, #20]
 801662e:	23c0      	movs	r3, #192	@ 0xc0
 8016630:	029b      	lsls	r3, r3, #10
 8016632:	4013      	ands	r3, r2
 8016634:	e00c      	b.n	8016650 <ManageStateAttached_SRC+0x70>
                  (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 8016636:	230f      	movs	r3, #15
 8016638:	18fb      	adds	r3, r7, r3
 801663a:	781a      	ldrb	r2, [r3, #0]
 801663c:	4940      	ldr	r1, [pc, #256]	@ (8016740 <ManageStateAttached_SRC+0x160>)
 801663e:	0013      	movs	r3, r2
 8016640:	011b      	lsls	r3, r3, #4
 8016642:	1a9b      	subs	r3, r3, r2
 8016644:	009b      	lsls	r3, r3, #2
 8016646:	585b      	ldr	r3, [r3, r1]
 8016648:	695a      	ldr	r2, [r3, #20]
  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 801664a:	23c0      	movs	r3, #192	@ 0xc0
 801664c:	031b      	lsls	r3, r3, #12
 801664e:	4013      	ands	r3, r2
 8016650:	61fb      	str	r3, [r7, #28]
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SRC_CC1_VRD : LL_UCPD_SRC_CC2_VRD;
 8016652:	230f      	movs	r3, #15
 8016654:	18fb      	adds	r3, r7, r3
 8016656:	781a      	ldrb	r2, [r3, #0]
 8016658:	4939      	ldr	r1, [pc, #228]	@ (8016740 <ManageStateAttached_SRC+0x160>)
 801665a:	0013      	movs	r3, r2
 801665c:	011b      	lsls	r3, r3, #4
 801665e:	1a9b      	subs	r3, r3, r2
 8016660:	009b      	lsls	r3, r3, #2
 8016662:	18cb      	adds	r3, r1, r3
 8016664:	3334      	adds	r3, #52	@ 0x34
 8016666:	681b      	ldr	r3, [r3, #0]
 8016668:	2b01      	cmp	r3, #1
 801666a:	d102      	bne.n	8016672 <ManageStateAttached_SRC+0x92>
 801666c:	2380      	movs	r3, #128	@ 0x80
 801666e:	025b      	lsls	r3, r3, #9
 8016670:	e001      	b.n	8016676 <ManageStateAttached_SRC+0x96>
 8016672:	2380      	movs	r3, #128	@ 0x80
 8016674:	02db      	lsls	r3, r3, #11
 8016676:	61bb      	str	r3, [r7, #24]

  /* Check if CC lines is opened or switch to debug accessory */
  if (comp != ccx)
 8016678:	69ba      	ldr	r2, [r7, #24]
 801667a:	69fb      	ldr	r3, [r7, #28]
 801667c:	429a      	cmp	r2, r3
 801667e:	d04f      	beq.n	8016720 <ManageStateAttached_SRC+0x140>
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 8016680:	6a3b      	ldr	r3, [r7, #32]
 8016682:	781b      	ldrb	r3, [r3, #0]
 8016684:	2220      	movs	r2, #32
 8016686:	4013      	ands	r3, r2
 8016688:	b2db      	uxtb	r3, r3
 801668a:	2b00      	cmp	r3, #0
 801668c:	d10c      	bne.n	80166a8 <ManageStateAttached_SRC+0xc8>
    {
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 801668e:	6a3b      	ldr	r3, [r7, #32]
 8016690:	781a      	ldrb	r2, [r3, #0]
 8016692:	2120      	movs	r1, #32
 8016694:	430a      	orrs	r2, r1
 8016696:	701a      	strb	r2, [r3, #0]
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 8016698:	f7f2 ff1c 	bl	80094d4 <HAL_GetTick>
 801669c:	0002      	movs	r2, r0
 801669e:	6a3b      	ldr	r3, [r7, #32]
 80166a0:	609a      	str	r2, [r3, #8]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 80166a2:	2302      	movs	r3, #2
 80166a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80166a6:	e043      	b.n	8016730 <ManageStateAttached_SRC+0x150>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 80166a8:	f7f2 ff14 	bl	80094d4 <HAL_GetTick>
 80166ac:	0002      	movs	r2, r0
 80166ae:	6a3b      	ldr	r3, [r7, #32]
 80166b0:	689b      	ldr	r3, [r3, #8]
 80166b2:	1ad3      	subs	r3, r2, r3
 80166b4:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 80166b6:	697b      	ldr	r3, [r7, #20]
 80166b8:	2b02      	cmp	r3, #2
 80166ba:	d939      	bls.n	8016730 <ManageStateAttached_SRC+0x150>
      {
        HW_SignalDetachment(PortNum);
 80166bc:	240f      	movs	r4, #15
 80166be:	193b      	adds	r3, r7, r4
 80166c0:	781b      	ldrb	r3, [r3, #0]
 80166c2:	0018      	movs	r0, r3
 80166c4:	f001 fe20 	bl	8018308 <HW_SignalDetachment>
#ifdef _DRP
        if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 80166c8:	0020      	movs	r0, r4
 80166ca:	183b      	adds	r3, r7, r0
 80166cc:	781a      	ldrb	r2, [r3, #0]
 80166ce:	491c      	ldr	r1, [pc, #112]	@ (8016740 <ManageStateAttached_SRC+0x160>)
 80166d0:	0013      	movs	r3, r2
 80166d2:	011b      	lsls	r3, r3, #4
 80166d4:	1a9b      	subs	r3, r3, r2
 80166d6:	009b      	lsls	r3, r3, #2
 80166d8:	18cb      	adds	r3, r1, r3
 80166da:	330c      	adds	r3, #12
 80166dc:	681b      	ldr	r3, [r3, #0]
 80166de:	795b      	ldrb	r3, [r3, #5]
 80166e0:	2220      	movs	r2, #32
 80166e2:	4013      	ands	r3, r2
 80166e4:	b2db      	uxtb	r3, r3
 80166e6:	2b00      	cmp	r3, #0
 80166e8:	d004      	beq.n	80166f4 <ManageStateAttached_SRC+0x114>
        {
          USBPDM1_AssertRd(PortNum);
 80166ea:	183b      	adds	r3, r7, r0
 80166ec:	781b      	ldrb	r3, [r3, #0]
 80166ee:	0018      	movs	r0, r3
 80166f0:	f001 fb56 	bl	8017da0 <USBPDM1_AssertRd>
        }
#endif /* _DRP */
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 80166f4:	6a3b      	ldr	r3, [r7, #32]
 80166f6:	781a      	ldrb	r2, [r3, #0]
 80166f8:	2120      	movs	r1, #32
 80166fa:	438a      	bics	r2, r1
 80166fc:	701a      	strb	r2, [r3, #0]
        /* move inside state DETACH to avoid wrong VCONN level*/
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 80166fe:	6a3b      	ldr	r3, [r7, #32]
 8016700:	785a      	ldrb	r2, [r3, #1]
 8016702:	213e      	movs	r1, #62	@ 0x3e
 8016704:	438a      	bics	r2, r1
 8016706:	1c11      	adds	r1, r2, #0
 8016708:	2216      	movs	r2, #22
 801670a:	430a      	orrs	r2, r1
 801670c:	705a      	strb	r2, [r3, #1]
        *pEvent                     = USBPD_CAD_EVENT_DETACHED;
 801670e:	68bb      	ldr	r3, [r7, #8]
 8016710:	2201      	movs	r2, #1
 8016712:	701a      	strb	r2, [r3, #0]
        *pCCXX                      = CCNONE;
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	2200      	movs	r2, #0
 8016718:	601a      	str	r2, [r3, #0]
        _timing                     = 0;
 801671a:	2300      	movs	r3, #0
 801671c:	627b      	str	r3, [r7, #36]	@ 0x24
 801671e:	e007      	b.n	8016730 <ManageStateAttached_SRC+0x150>
    }
  }
  else
  {
    /* Reset tPDDebounce flag*/
    _handle->CAD_tDebounce_flag   = USBPD_FALSE;
 8016720:	6a3b      	ldr	r3, [r7, #32]
 8016722:	781a      	ldrb	r2, [r3, #0]
 8016724:	2120      	movs	r1, #32
 8016726:	438a      	bics	r2, r1
 8016728:	701a      	strb	r2, [r3, #0]
    _timing = CAD_INFINITE_TIME;
 801672a:	2301      	movs	r3, #1
 801672c:	425b      	negs	r3, r3
 801672e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  return _timing;
 8016730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8016732:	0018      	movs	r0, r3
 8016734:	46bd      	mov	sp, r7
 8016736:	b00b      	add	sp, #44	@ 0x2c
 8016738:	bd90      	pop	{r4, r7, pc}
 801673a:	46c0      	nop			@ (mov r8, r8)
 801673c:	20011bf8 	.word	0x20011bf8
 8016740:	20011c2c 	.word	0x20011c2c

08016744 <ManageStateAttachedWait_SNK>:
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
static uint32_t ManageStateAttachedWait_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8016744:	b590      	push	{r4, r7, lr}
 8016746:	b089      	sub	sp, #36	@ 0x24
 8016748:	af00      	add	r7, sp, #0
 801674a:	60b9      	str	r1, [r7, #8]
 801674c:	607a      	str	r2, [r7, #4]
 801674e:	240f      	movs	r4, #15
 8016750:	193b      	adds	r3, r7, r4
 8016752:	1c02      	adds	r2, r0, #0
 8016754:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8016756:	193b      	adds	r3, r7, r4
 8016758:	781b      	ldrb	r3, [r3, #0]
 801675a:	011a      	lsls	r2, r3, #4
 801675c:	4b3e      	ldr	r3, [pc, #248]	@ (8016858 <ManageStateAttachedWait_SNK+0x114>)
 801675e:	18d3      	adds	r3, r2, r3
 8016760:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8016762:	2302      	movs	r3, #2
 8016764:	61fb      	str	r3, [r7, #28]

  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 8016766:	f7f2 feb5 	bl	80094d4 <HAL_GetTick>
 801676a:	0002      	movs	r2, r0
 801676c:	69bb      	ldr	r3, [r7, #24]
 801676e:	689b      	ldr	r3, [r3, #8]
 8016770:	1ad3      	subs	r3, r2, r3
 8016772:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SNK(PortNum);
 8016774:	193b      	adds	r3, r7, r4
 8016776:	781b      	ldrb	r3, [r3, #0]
 8016778:	0018      	movs	r0, r3
 801677a:	f7ff fa87 	bl	8015c8c <CAD_Check_HW_SNK>
  if (_handle->CurrentHWcondition == HW_Attachment)
 801677e:	69bb      	ldr	r3, [r7, #24]
 8016780:	781b      	ldrb	r3, [r3, #0]
 8016782:	221c      	movs	r2, #28
 8016784:	4013      	ands	r3, r2
 8016786:	b2db      	uxtb	r3, r3
 8016788:	2b04      	cmp	r3, #4
 801678a:	d130      	bne.n	80167ee <ManageStateAttachedWait_SNK+0xaa>
  {
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 801678c:	697b      	ldr	r3, [r7, #20]
 801678e:	2b78      	cmp	r3, #120	@ 0x78
 8016790:	d927      	bls.n	80167e2 <ManageStateAttachedWait_SNK+0x9e>
    {
      if (USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_VSAFE5V)) /* Check if Vbus is on */
 8016792:	193b      	adds	r3, r7, r4
 8016794:	781b      	ldrb	r3, [r3, #0]
 8016796:	2101      	movs	r1, #1
 8016798:	0018      	movs	r0, r3
 801679a:	f007 ffcf 	bl	801e73c <USBPD_PWR_IF_GetVBUSStatus>
 801679e:	0003      	movs	r3, r0
 80167a0:	2b01      	cmp	r3, #1
 80167a2:	d11e      	bne.n	80167e2 <ManageStateAttachedWait_SNK+0x9e>
      {
        HW_SignalAttachement(PortNum, _handle->cc);
 80167a4:	69bb      	ldr	r3, [r7, #24]
 80167a6:	781b      	ldrb	r3, [r3, #0]
 80167a8:	079b      	lsls	r3, r3, #30
 80167aa:	0f9b      	lsrs	r3, r3, #30
 80167ac:	b2db      	uxtb	r3, r3
 80167ae:	001a      	movs	r2, r3
 80167b0:	193b      	adds	r3, r7, r4
 80167b2:	781b      	ldrb	r3, [r3, #0]
 80167b4:	0011      	movs	r1, r2
 80167b6:	0018      	movs	r0, r3
 80167b8:	f001 fc44 	bl	8018044 <HW_SignalAttachement>
        _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 80167bc:	69bb      	ldr	r3, [r7, #24]
 80167be:	785a      	ldrb	r2, [r3, #1]
 80167c0:	213e      	movs	r1, #62	@ 0x3e
 80167c2:	438a      	bics	r2, r1
 80167c4:	1c11      	adds	r1, r2, #0
 80167c6:	2206      	movs	r2, #6
 80167c8:	430a      	orrs	r2, r1
 80167ca:	705a      	strb	r2, [r3, #1]
        *pEvent = USBPD_CAD_EVENT_ATTACHED;
 80167cc:	68bb      	ldr	r3, [r7, #8]
 80167ce:	2202      	movs	r2, #2
 80167d0:	701a      	strb	r2, [r3, #0]
        *pCCXX = _handle->cc;
 80167d2:	69bb      	ldr	r3, [r7, #24]
 80167d4:	781b      	ldrb	r3, [r3, #0]
 80167d6:	079b      	lsls	r3, r3, #30
 80167d8:	0f9b      	lsrs	r3, r3, #30
 80167da:	b2db      	uxtb	r3, r3
 80167dc:	001a      	movs	r2, r3
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	601a      	str	r2, [r3, #0]
      }
    }
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 80167e2:	69bb      	ldr	r3, [r7, #24]
 80167e4:	781a      	ldrb	r2, [r3, #0]
 80167e6:	2120      	movs	r1, #32
 80167e8:	438a      	bics	r2, r1
 80167ea:	701a      	strb	r2, [r3, #0]
 80167ec:	e02e      	b.n	801684c <ManageStateAttachedWait_SNK+0x108>
  }
  else
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 80167ee:	69bb      	ldr	r3, [r7, #24]
 80167f0:	781b      	ldrb	r3, [r3, #0]
 80167f2:	2220      	movs	r2, #32
 80167f4:	4013      	ands	r3, r2
 80167f6:	b2db      	uxtb	r3, r3
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d10c      	bne.n	8016816 <ManageStateAttachedWait_SNK+0xd2>
    {
      _handle->CAD_tDebounce_start = HAL_GetTick();
 80167fc:	f7f2 fe6a 	bl	80094d4 <HAL_GetTick>
 8016800:	0002      	movs	r2, r0
 8016802:	69bb      	ldr	r3, [r7, #24]
 8016804:	609a      	str	r2, [r3, #8]
      _handle->CAD_tDebounce_flag = USBPD_TRUE;
 8016806:	69bb      	ldr	r3, [r7, #24]
 8016808:	781a      	ldrb	r2, [r3, #0]
 801680a:	2120      	movs	r1, #32
 801680c:	430a      	orrs	r2, r1
 801680e:	701a      	strb	r2, [r3, #0]
      _timing = CAD_TPDDEBOUCE_THRESHOLD;
 8016810:	230c      	movs	r3, #12
 8016812:	61fb      	str	r3, [r7, #28]
 8016814:	e01a      	b.n	801684c <ManageStateAttachedWait_SNK+0x108>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start > CAD_TPDDEBOUCE_THRESHOLD))
 8016816:	f7f2 fe5d 	bl	80094d4 <HAL_GetTick>
 801681a:	0002      	movs	r2, r0
 801681c:	69bb      	ldr	r3, [r7, #24]
 801681e:	689b      	ldr	r3, [r3, #8]
 8016820:	1ad3      	subs	r3, r2, r3
 8016822:	2b0c      	cmp	r3, #12
 8016824:	d912      	bls.n	801684c <ManageStateAttachedWait_SNK+0x108>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8016826:	69bb      	ldr	r3, [r7, #24]
 8016828:	781a      	ldrb	r2, [r3, #0]
 801682a:	2120      	movs	r1, #32
 801682c:	438a      	bics	r2, r1
 801682e:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 8016830:	69bb      	ldr	r3, [r7, #24]
 8016832:	785a      	ldrb	r2, [r3, #1]
 8016834:	213e      	movs	r1, #62	@ 0x3e
 8016836:	438a      	bics	r2, r1
 8016838:	1c11      	adds	r1, r2, #0
 801683a:	2202      	movs	r2, #2
 801683c:	430a      	orrs	r2, r1
 801683e:	705a      	strb	r2, [r3, #1]
        BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8016840:	230f      	movs	r3, #15
 8016842:	18fb      	adds	r3, r7, r3
 8016844:	781b      	ldrb	r3, [r3, #0]
 8016846:	0018      	movs	r0, r3
 8016848:	f008 f921 	bl	801ea8e <BSP_USBPD_PWR_VBUSDeInit>
        }
#endif /* _ACCESSORY_SNK */
      }
    }
  }
  return _timing;
 801684c:	69fb      	ldr	r3, [r7, #28]
}
 801684e:	0018      	movs	r0, r3
 8016850:	46bd      	mov	sp, r7
 8016852:	b009      	add	sp, #36	@ 0x24
 8016854:	bd90      	pop	{r4, r7, pc}
 8016856:	46c0      	nop			@ (mov r8, r8)
 8016858:	20011bf8 	.word	0x20011bf8

0801685c <ManageStateAttached_SNK>:

static uint32_t ManageStateAttached_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 801685c:	b590      	push	{r4, r7, lr}
 801685e:	b089      	sub	sp, #36	@ 0x24
 8016860:	af00      	add	r7, sp, #0
 8016862:	60b9      	str	r1, [r7, #8]
 8016864:	607a      	str	r2, [r7, #4]
 8016866:	210f      	movs	r1, #15
 8016868:	187b      	adds	r3, r7, r1
 801686a:	1c02      	adds	r2, r0, #0
 801686c:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801686e:	0008      	movs	r0, r1
 8016870:	183b      	adds	r3, r7, r0
 8016872:	781b      	ldrb	r3, [r3, #0]
 8016874:	011a      	lsls	r2, r3, #4
 8016876:	4b2f      	ldr	r3, [pc, #188]	@ (8016934 <ManageStateAttached_SNK+0xd8>)
 8016878:	18d3      	adds	r3, r2, r3
 801687a:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 801687c:	2302      	movs	r3, #2
 801687e:	61fb      	str	r3, [r7, #28]

  uint32_t ccx;
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SNK_CC1_VOPEN : LL_UCPD_SNK_CC2_VOPEN;
 8016880:	2300      	movs	r3, #0
 8016882:	617b      	str	r3, [r7, #20]
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 8016884:	183b      	adds	r3, r7, r0
 8016886:	781a      	ldrb	r2, [r3, #0]
 8016888:	492b      	ldr	r1, [pc, #172]	@ (8016938 <ManageStateAttached_SNK+0xdc>)
 801688a:	0013      	movs	r3, r2
 801688c:	011b      	lsls	r3, r3, #4
 801688e:	1a9b      	subs	r3, r3, r2
 8016890:	009b      	lsls	r3, r3, #2
 8016892:	18cb      	adds	r3, r1, r3
 8016894:	3334      	adds	r3, #52	@ 0x34
 8016896:	681b      	ldr	r3, [r3, #0]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 8016898:	2b01      	cmp	r3, #1
 801689a:	d10c      	bne.n	80168b6 <ManageStateAttached_SNK+0x5a>
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 801689c:	183b      	adds	r3, r7, r0
 801689e:	781a      	ldrb	r2, [r3, #0]
 80168a0:	4925      	ldr	r1, [pc, #148]	@ (8016938 <ManageStateAttached_SNK+0xdc>)
 80168a2:	0013      	movs	r3, r2
 80168a4:	011b      	lsls	r3, r3, #4
 80168a6:	1a9b      	subs	r3, r3, r2
 80168a8:	009b      	lsls	r3, r3, #2
 80168aa:	585b      	ldr	r3, [r3, r1]
 80168ac:	695a      	ldr	r2, [r3, #20]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 80168ae:	23c0      	movs	r3, #192	@ 0xc0
 80168b0:	029b      	lsls	r3, r3, #10
 80168b2:	4013      	ands	r3, r2
 80168b4:	e00c      	b.n	80168d0 <ManageStateAttached_SNK+0x74>
 80168b6:	230f      	movs	r3, #15
 80168b8:	18fb      	adds	r3, r7, r3
 80168ba:	781a      	ldrb	r2, [r3, #0]
 80168bc:	491e      	ldr	r1, [pc, #120]	@ (8016938 <ManageStateAttached_SNK+0xdc>)
 80168be:	0013      	movs	r3, r2
 80168c0:	011b      	lsls	r3, r3, #4
 80168c2:	1a9b      	subs	r3, r3, r2
 80168c4:	009b      	lsls	r3, r3, #2
 80168c6:	585b      	ldr	r3, [r3, r1]
 80168c8:	695a      	ldr	r2, [r3, #20]
 80168ca:	23c0      	movs	r3, #192	@ 0xc0
 80168cc:	031b      	lsls	r3, r3, #12
 80168ce:	4013      	ands	r3, r2
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 80168d0:	613b      	str	r3, [r7, #16]
  if ((USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum,
 80168d2:	240f      	movs	r4, #15
 80168d4:	193b      	adds	r3, r7, r4
 80168d6:	781b      	ldrb	r3, [r3, #0]
 80168d8:	2102      	movs	r1, #2
 80168da:	0018      	movs	r0, r3
 80168dc:	f007 ff2e 	bl	801e73c <USBPD_PWR_IF_GetVBUSStatus>
 80168e0:	0003      	movs	r3, r0
 80168e2:	2b01      	cmp	r3, #1
 80168e4:	d11e      	bne.n	8016924 <ManageStateAttached_SNK+0xc8>
                                                USBPD_PWR_SNKDETACH)) /* Check if Vbus is below disconnect threshold */
      &&
 80168e6:	697a      	ldr	r2, [r7, #20]
 80168e8:	693b      	ldr	r3, [r7, #16]
 80168ea:	429a      	cmp	r2, r3
 80168ec:	d11a      	bne.n	8016924 <ManageStateAttached_SNK+0xc8>
      (comp == ccx)                                                   /* Confirm that there is no RP */
     )
  {
    HW_SignalDetachment(PortNum);
 80168ee:	193b      	adds	r3, r7, r4
 80168f0:	781b      	ldrb	r3, [r3, #0]
 80168f2:	0018      	movs	r0, r3
 80168f4:	f001 fd08 	bl	8018308 <HW_SignalDetachment>
    /* Restart the toggle time */
    _handle->CurrentHWcondition = HW_Detachment;
 80168f8:	69bb      	ldr	r3, [r7, #24]
 80168fa:	781a      	ldrb	r2, [r3, #0]
 80168fc:	211c      	movs	r1, #28
 80168fe:	438a      	bics	r2, r1
 8016900:	701a      	strb	r2, [r3, #0]
    _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 8016902:	69bb      	ldr	r3, [r7, #24]
 8016904:	785a      	ldrb	r2, [r3, #1]
 8016906:	213e      	movs	r1, #62	@ 0x3e
 8016908:	438a      	bics	r2, r1
 801690a:	1c11      	adds	r1, r2, #0
 801690c:	2202      	movs	r2, #2
 801690e:	430a      	orrs	r2, r1
 8016910:	705a      	strb	r2, [r3, #1]
    if (USBPD_TRUE ==  _handle->CAD_Accessory_SNK)
    {
      _handle->CAD_tToggle_start = HAL_GetTick();
    }
#endif /* _ACCESSORY_SNK */
    *pEvent = USBPD_CAD_EVENT_DETACHED;
 8016912:	68bb      	ldr	r3, [r7, #8]
 8016914:	2201      	movs	r2, #1
 8016916:	701a      	strb	r2, [r3, #0]
    *pCCXX = CCNONE;
 8016918:	687b      	ldr	r3, [r7, #4]
 801691a:	2200      	movs	r2, #0
 801691c:	601a      	str	r2, [r3, #0]
    _timing = 0;
 801691e:	2300      	movs	r3, #0
 8016920:	61fb      	str	r3, [r7, #28]
 8016922:	e001      	b.n	8016928 <ManageStateAttached_SNK+0xcc>
  }
  else
  {
    _timing = CAD_VBUS_POLLING_TIME;
 8016924:	230a      	movs	r3, #10
 8016926:	61fb      	str	r3, [r7, #28]
#if defined(_LOW_POWER) || defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 8016928:	69fb      	ldr	r3, [r7, #28]
}
 801692a:	0018      	movs	r0, r3
 801692c:	46bd      	mov	sp, r7
 801692e:	b009      	add	sp, #36	@ 0x24
 8016930:	bd90      	pop	{r4, r7, pc}
 8016932:	46c0      	nop			@ (mov r8, r8)
 8016934:	20011bf8 	.word	0x20011bf8
 8016938:	20011c2c 	.word	0x20011c2c

0801693c <LL_AHB1_GRP1_EnableClock>:
{
 801693c:	b580      	push	{r7, lr}
 801693e:	b084      	sub	sp, #16
 8016940:	af00      	add	r7, sp, #0
 8016942:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8016944:	4b07      	ldr	r3, [pc, #28]	@ (8016964 <LL_AHB1_GRP1_EnableClock+0x28>)
 8016946:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8016948:	4b06      	ldr	r3, [pc, #24]	@ (8016964 <LL_AHB1_GRP1_EnableClock+0x28>)
 801694a:	687a      	ldr	r2, [r7, #4]
 801694c:	430a      	orrs	r2, r1
 801694e:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8016950:	4b04      	ldr	r3, [pc, #16]	@ (8016964 <LL_AHB1_GRP1_EnableClock+0x28>)
 8016952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016954:	687a      	ldr	r2, [r7, #4]
 8016956:	4013      	ands	r3, r2
 8016958:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801695a:	68fb      	ldr	r3, [r7, #12]
}
 801695c:	46c0      	nop			@ (mov r8, r8)
 801695e:	46bd      	mov	sp, r7
 8016960:	b004      	add	sp, #16
 8016962:	bd80      	pop	{r7, pc}
 8016964:	40021000 	.word	0x40021000

08016968 <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 8016968:	b580      	push	{r7, lr}
 801696a:	b082      	sub	sp, #8
 801696c:	af00      	add	r7, sp, #0
 801696e:	0002      	movs	r2, r0
 8016970:	1dfb      	adds	r3, r7, #7
 8016972:	701a      	strb	r2, [r3, #0]
#if defined(UCPD_INSTANCE0) && defined(UCPD_INSTANCE1)
  return PortNum == 0u ? UCPD_INSTANCE0 : UCPD_INSTANCE1;
 8016974:	1dfb      	adds	r3, r7, #7
 8016976:	781b      	ldrb	r3, [r3, #0]
 8016978:	2b00      	cmp	r3, #0
 801697a:	d101      	bne.n	8016980 <USBPD_HW_GetUSPDInstance+0x18>
 801697c:	4b03      	ldr	r3, [pc, #12]	@ (801698c <USBPD_HW_GetUSPDInstance+0x24>)
 801697e:	e000      	b.n	8016982 <USBPD_HW_GetUSPDInstance+0x1a>
 8016980:	4b03      	ldr	r3, [pc, #12]	@ (8016990 <USBPD_HW_GetUSPDInstance+0x28>)
#else
  return UCPD_INSTANCE0;
#endif /* UCPD_INSTANCE0 && UCPD_INSTANCE1 */
}
 8016982:	0018      	movs	r0, r3
 8016984:	46bd      	mov	sp, r7
 8016986:	b002      	add	sp, #8
 8016988:	bd80      	pop	{r7, pc}
 801698a:	46c0      	nop			@ (mov r8, r8)
 801698c:	4000a000 	.word	0x4000a000
 8016990:	4000a400 	.word	0x4000a400

08016994 <USBPD_HW_Init_DMARxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 8016994:	b590      	push	{r4, r7, lr}
 8016996:	b08f      	sub	sp, #60	@ 0x3c
 8016998:	af00      	add	r7, sp, #0
 801699a:	0002      	movs	r2, r0
 801699c:	1dfb      	adds	r3, r7, #7
 801699e:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 80169a0:	240c      	movs	r4, #12
 80169a2:	193b      	adds	r3, r7, r4
 80169a4:	0018      	movs	r0, r3
 80169a6:	f7f7 fd83 	bl	800e4b0 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 80169aa:	0021      	movs	r1, r4
 80169ac:	187b      	adds	r3, r7, r1
 80169ae:	2200      	movs	r2, #0
 80169b0:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 80169b2:	187b      	adds	r3, r7, r1
 80169b4:	2200      	movs	r2, #0
 80169b6:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 80169b8:	187b      	adds	r3, r7, r1
 80169ba:	2200      	movs	r2, #0
 80169bc:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 80169be:	187b      	adds	r3, r7, r1
 80169c0:	2280      	movs	r2, #128	@ 0x80
 80169c2:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 80169c4:	187b      	adds	r3, r7, r1
 80169c6:	2200      	movs	r2, #0
 80169c8:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80169ca:	187b      	adds	r3, r7, r1
 80169cc:	2200      	movs	r2, #0
 80169ce:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 80169d0:	187b      	adds	r3, r7, r1
 80169d2:	2200      	movs	r2, #0
 80169d4:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 80169d6:	187b      	adds	r3, r7, r1
 80169d8:	2200      	movs	r2, #0
 80169da:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 80169dc:	187b      	adds	r3, r7, r1
 80169de:	2200      	movs	r2, #0
 80169e0:	601a      	str	r2, [r3, #0]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 80169e2:	187b      	adds	r3, r7, r1
 80169e4:	2280      	movs	r2, #128	@ 0x80
 80169e6:	0192      	lsls	r2, r2, #6
 80169e8:	629a      	str	r2, [r3, #40]	@ 0x28

  switch (PortNum)
 80169ea:	1dfb      	adds	r3, r7, #7
 80169ec:	781b      	ldrb	r3, [r3, #0]
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d002      	beq.n	80169f8 <USBPD_HW_Init_DMARxInstance+0x64>
 80169f2:	2b01      	cmp	r3, #1
 80169f4:	d00e      	beq.n	8016a14 <USBPD_HW_Init_DMARxInstance+0x80>

      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 80169f6:	e01b      	b.n	8016a30 <USBPD_HW_Init_DMARxInstance+0x9c>
      UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 80169f8:	2001      	movs	r0, #1
 80169fa:	f7ff ff9f 	bl	801693c <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 80169fe:	210c      	movs	r1, #12
 8016a00:	187b      	adds	r3, r7, r1
 8016a02:	223a      	movs	r2, #58	@ 0x3a
 8016a04:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 8016a06:	187b      	adds	r3, r7, r1
 8016a08:	480f      	ldr	r0, [pc, #60]	@ (8016a48 <USBPD_HW_Init_DMARxInstance+0xb4>)
 8016a0a:	001a      	movs	r2, r3
 8016a0c:	2100      	movs	r1, #0
 8016a0e:	f7f7 fd0f 	bl	800e430 <LL_DMA_Init>
      break;
 8016a12:	e00d      	b.n	8016a30 <USBPD_HW_Init_DMARxInstance+0x9c>
      UCPDDMA_INSTANCE1_CLOCKENABLE_RX;
 8016a14:	2001      	movs	r0, #1
 8016a16:	f7ff ff91 	bl	801693c <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE1_REQUEST_RX;
 8016a1a:	210c      	movs	r1, #12
 8016a1c:	187b      	adds	r3, r7, r1
 8016a1e:	223c      	movs	r2, #60	@ 0x3c
 8016a20:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
 8016a22:	187b      	adds	r3, r7, r1
 8016a24:	4808      	ldr	r0, [pc, #32]	@ (8016a48 <USBPD_HW_Init_DMARxInstance+0xb4>)
 8016a26:	001a      	movs	r2, r3
 8016a28:	2102      	movs	r1, #2
 8016a2a:	f7f7 fd01 	bl	800e430 <LL_DMA_Init>
      break;
 8016a2e:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_RX : UCPDDMA_INSTANCE1_CHANNEL_RX;
 8016a30:	1dfb      	adds	r3, r7, #7
 8016a32:	781b      	ldrb	r3, [r3, #0]
 8016a34:	2b00      	cmp	r3, #0
 8016a36:	d101      	bne.n	8016a3c <USBPD_HW_Init_DMARxInstance+0xa8>
 8016a38:	4b04      	ldr	r3, [pc, #16]	@ (8016a4c <USBPD_HW_Init_DMARxInstance+0xb8>)
 8016a3a:	e000      	b.n	8016a3e <USBPD_HW_Init_DMARxInstance+0xaa>
 8016a3c:	4b04      	ldr	r3, [pc, #16]	@ (8016a50 <USBPD_HW_Init_DMARxInstance+0xbc>)
#else
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
#endif /* UCPD_INSTANCE1 */
}
 8016a3e:	0018      	movs	r0, r3
 8016a40:	46bd      	mov	sp, r7
 8016a42:	b00f      	add	sp, #60	@ 0x3c
 8016a44:	bd90      	pop	{r4, r7, pc}
 8016a46:	46c0      	nop			@ (mov r8, r8)
 8016a48:	40020000 	.word	0x40020000
 8016a4c:	40020008 	.word	0x40020008
 8016a50:	40020030 	.word	0x40020030

08016a54 <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 8016a54:	b580      	push	{r7, lr}
 8016a56:	b082      	sub	sp, #8
 8016a58:	af00      	add	r7, sp, #0
 8016a5a:	0002      	movs	r2, r0
 8016a5c:	1dfb      	adds	r3, r7, #7
 8016a5e:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 8016a60:	46c0      	nop			@ (mov r8, r8)
 8016a62:	46bd      	mov	sp, r7
 8016a64:	b002      	add	sp, #8
 8016a66:	bd80      	pop	{r7, pc}

08016a68 <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 8016a68:	b590      	push	{r4, r7, lr}
 8016a6a:	b08f      	sub	sp, #60	@ 0x3c
 8016a6c:	af00      	add	r7, sp, #0
 8016a6e:	0002      	movs	r2, r0
 8016a70:	1dfb      	adds	r3, r7, #7
 8016a72:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 8016a74:	240c      	movs	r4, #12
 8016a76:	193b      	adds	r3, r7, r4
 8016a78:	0018      	movs	r0, r3
 8016a7a:	f7f7 fd19 	bl	800e4b0 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 8016a7e:	0021      	movs	r1, r4
 8016a80:	187b      	adds	r3, r7, r1
 8016a82:	2210      	movs	r2, #16
 8016a84:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 8016a86:	187b      	adds	r3, r7, r1
 8016a88:	2200      	movs	r2, #0
 8016a8a:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8016a8c:	187b      	adds	r3, r7, r1
 8016a8e:	2200      	movs	r2, #0
 8016a90:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8016a92:	187b      	adds	r3, r7, r1
 8016a94:	2280      	movs	r2, #128	@ 0x80
 8016a96:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 8016a98:	187b      	adds	r3, r7, r1
 8016a9a:	2200      	movs	r2, #0
 8016a9c:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8016a9e:	187b      	adds	r3, r7, r1
 8016aa0:	2200      	movs	r2, #0
 8016aa2:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 8016aa4:	187b      	adds	r3, r7, r1
 8016aa6:	2200      	movs	r2, #0
 8016aa8:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 8016aaa:	187b      	adds	r3, r7, r1
 8016aac:	2200      	movs	r2, #0
 8016aae:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 8016ab0:	187b      	adds	r3, r7, r1
 8016ab2:	2200      	movs	r2, #0
 8016ab4:	601a      	str	r2, [r3, #0]

  switch (PortNum)
 8016ab6:	1dfb      	adds	r3, r7, #7
 8016ab8:	781b      	ldrb	r3, [r3, #0]
 8016aba:	2b00      	cmp	r3, #0
 8016abc:	d002      	beq.n	8016ac4 <USBPD_HW_Init_DMATxInstance+0x5c>
 8016abe:	2b01      	cmp	r3, #1
 8016ac0:	d012      	beq.n	8016ae8 <USBPD_HW_Init_DMATxInstance+0x80>
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 8016ac2:	e023      	b.n	8016b0c <USBPD_HW_Init_DMATxInstance+0xa4>
      UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 8016ac4:	2001      	movs	r0, #1
 8016ac6:	f7ff ff39 	bl	801693c <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 8016aca:	210c      	movs	r1, #12
 8016acc:	187b      	adds	r3, r7, r1
 8016ace:	223b      	movs	r2, #59	@ 0x3b
 8016ad0:	625a      	str	r2, [r3, #36]	@ 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 8016ad2:	187b      	adds	r3, r7, r1
 8016ad4:	2280      	movs	r2, #128	@ 0x80
 8016ad6:	0152      	lsls	r2, r2, #5
 8016ad8:	629a      	str	r2, [r3, #40]	@ 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 8016ada:	187b      	adds	r3, r7, r1
 8016adc:	4811      	ldr	r0, [pc, #68]	@ (8016b24 <USBPD_HW_Init_DMATxInstance+0xbc>)
 8016ade:	001a      	movs	r2, r3
 8016ae0:	2101      	movs	r1, #1
 8016ae2:	f7f7 fca5 	bl	800e430 <LL_DMA_Init>
      break;
 8016ae6:	e011      	b.n	8016b0c <USBPD_HW_Init_DMATxInstance+0xa4>
      UCPDDMA_INSTANCE1_CLOCKENABLE_TX;
 8016ae8:	2001      	movs	r0, #1
 8016aea:	f7ff ff27 	bl	801693c <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE1_REQUEST_TX;
 8016aee:	210c      	movs	r1, #12
 8016af0:	187b      	adds	r3, r7, r1
 8016af2:	223d      	movs	r2, #61	@ 0x3d
 8016af4:	625a      	str	r2, [r3, #36]	@ 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 8016af6:	187b      	adds	r3, r7, r1
 8016af8:	2280      	movs	r2, #128	@ 0x80
 8016afa:	0152      	lsls	r2, r2, #5
 8016afc:	629a      	str	r2, [r3, #40]	@ 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
 8016afe:	187b      	adds	r3, r7, r1
 8016b00:	4808      	ldr	r0, [pc, #32]	@ (8016b24 <USBPD_HW_Init_DMATxInstance+0xbc>)
 8016b02:	001a      	movs	r2, r3
 8016b04:	2103      	movs	r1, #3
 8016b06:	f7f7 fc93 	bl	800e430 <LL_DMA_Init>
      break;
 8016b0a:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_TX : UCPDDMA_INSTANCE1_CHANNEL_TX;
 8016b0c:	1dfb      	adds	r3, r7, #7
 8016b0e:	781b      	ldrb	r3, [r3, #0]
 8016b10:	2b00      	cmp	r3, #0
 8016b12:	d101      	bne.n	8016b18 <USBPD_HW_Init_DMATxInstance+0xb0>
 8016b14:	4b04      	ldr	r3, [pc, #16]	@ (8016b28 <USBPD_HW_Init_DMATxInstance+0xc0>)
 8016b16:	e000      	b.n	8016b1a <USBPD_HW_Init_DMATxInstance+0xb2>
 8016b18:	4b04      	ldr	r3, [pc, #16]	@ (8016b2c <USBPD_HW_Init_DMATxInstance+0xc4>)
#else
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
#endif /* UCPD_INSTANCE1 */
}
 8016b1a:	0018      	movs	r0, r3
 8016b1c:	46bd      	mov	sp, r7
 8016b1e:	b00f      	add	sp, #60	@ 0x3c
 8016b20:	bd90      	pop	{r4, r7, pc}
 8016b22:	46c0      	nop			@ (mov r8, r8)
 8016b24:	40020000 	.word	0x40020000
 8016b28:	4002001c 	.word	0x4002001c
 8016b2c:	40020044 	.word	0x40020044

08016b30 <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 8016b30:	b580      	push	{r7, lr}
 8016b32:	b082      	sub	sp, #8
 8016b34:	af00      	add	r7, sp, #0
 8016b36:	0002      	movs	r2, r0
 8016b38:	1dfb      	adds	r3, r7, #7
 8016b3a:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 8016b3c:	46c0      	nop			@ (mov r8, r8)
 8016b3e:	46bd      	mov	sp, r7
 8016b40:	b002      	add	sp, #8
 8016b42:	bd80      	pop	{r7, pc}

08016b44 <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 8016b44:	b580      	push	{r7, lr}
 8016b46:	b082      	sub	sp, #8
 8016b48:	af00      	add	r7, sp, #0
 8016b4a:	0002      	movs	r2, r0
 8016b4c:	1dfb      	adds	r3, r7, #7
 8016b4e:	701a      	strb	r2, [r3, #0]
 8016b50:	1dbb      	adds	r3, r7, #6
 8016b52:	1c0a      	adds	r2, r1, #0
 8016b54:	701a      	strb	r2, [r3, #0]
  switch (PortNum)
 8016b56:	1dfb      	adds	r3, r7, #7
 8016b58:	781b      	ldrb	r3, [r3, #0]
 8016b5a:	2b00      	cmp	r3, #0
 8016b5c:	d002      	beq.n	8016b64 <USBPD_HW_SetFRSSignalling+0x20>
 8016b5e:	2b01      	cmp	r3, #1
 8016b60:	d002      	beq.n	8016b68 <USBPD_HW_SetFRSSignalling+0x24>
      }
      break;
    }
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 8016b62:	e002      	b.n	8016b6a <USBPD_HW_SetFRSSignalling+0x26>
      break;
 8016b64:	46c0      	nop			@ (mov r8, r8)
 8016b66:	e000      	b.n	8016b6a <USBPD_HW_SetFRSSignalling+0x26>
      break;
 8016b68:	46c0      	nop			@ (mov r8, r8)
  }
}
 8016b6a:	46c0      	nop			@ (mov r8, r8)
 8016b6c:	46bd      	mov	sp, r7
 8016b6e:	b002      	add	sp, #8
 8016b70:	bd80      	pop	{r7, pc}

08016b72 <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 8016b72:	b580      	push	{r7, lr}
 8016b74:	b082      	sub	sp, #8
 8016b76:	af00      	add	r7, sp, #0
 8016b78:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 8016b7a:	687b      	ldr	r3, [r7, #4]
 8016b7c:	699b      	ldr	r3, [r3, #24]
 8016b7e:	2280      	movs	r2, #128	@ 0x80
 8016b80:	0212      	lsls	r2, r2, #8
 8016b82:	431a      	orrs	r2, r3
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	619a      	str	r2, [r3, #24]
}
 8016b88:	46c0      	nop			@ (mov r8, r8)
 8016b8a:	46bd      	mov	sp, r7
 8016b8c:	b002      	add	sp, #8
 8016b8e:	bd80      	pop	{r7, pc}

08016b90 <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 8016b90:	b580      	push	{r7, lr}
 8016b92:	b082      	sub	sp, #8
 8016b94:	af00      	add	r7, sp, #0
 8016b96:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	699b      	ldr	r3, [r3, #24]
 8016b9c:	2280      	movs	r2, #128	@ 0x80
 8016b9e:	01d2      	lsls	r2, r2, #7
 8016ba0:	431a      	orrs	r2, r3
 8016ba2:	687b      	ldr	r3, [r7, #4]
 8016ba4:	619a      	str	r2, [r3, #24]
}
 8016ba6:	46c0      	nop			@ (mov r8, r8)
 8016ba8:	46bd      	mov	sp, r7
 8016baa:	b002      	add	sp, #8
 8016bac:	bd80      	pop	{r7, pc}

08016bae <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 8016bae:	b580      	push	{r7, lr}
 8016bb0:	b082      	sub	sp, #8
 8016bb2:	af00      	add	r7, sp, #0
 8016bb4:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	699b      	ldr	r3, [r3, #24]
 8016bba:	2280      	movs	r2, #128	@ 0x80
 8016bbc:	0152      	lsls	r2, r2, #5
 8016bbe:	431a      	orrs	r2, r3
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	619a      	str	r2, [r3, #24]
}
 8016bc4:	46c0      	nop			@ (mov r8, r8)
 8016bc6:	46bd      	mov	sp, r7
 8016bc8:	b002      	add	sp, #8
 8016bca:	bd80      	pop	{r7, pc}

08016bcc <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 8016bcc:	b580      	push	{r7, lr}
 8016bce:	b082      	sub	sp, #8
 8016bd0:	af00      	add	r7, sp, #0
 8016bd2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	699b      	ldr	r3, [r3, #24]
 8016bd8:	2280      	movs	r2, #128	@ 0x80
 8016bda:	0112      	lsls	r2, r2, #4
 8016bdc:	431a      	orrs	r2, r3
 8016bde:	687b      	ldr	r3, [r7, #4]
 8016be0:	619a      	str	r2, [r3, #24]
}
 8016be2:	46c0      	nop			@ (mov r8, r8)
 8016be4:	46bd      	mov	sp, r7
 8016be6:	b002      	add	sp, #8
 8016be8:	bd80      	pop	{r7, pc}

08016bea <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 8016bea:	b580      	push	{r7, lr}
 8016bec:	b082      	sub	sp, #8
 8016bee:	af00      	add	r7, sp, #0
 8016bf0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 8016bf2:	687b      	ldr	r3, [r7, #4]
 8016bf4:	699b      	ldr	r3, [r3, #24]
 8016bf6:	2280      	movs	r2, #128	@ 0x80
 8016bf8:	00d2      	lsls	r2, r2, #3
 8016bfa:	431a      	orrs	r2, r3
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	619a      	str	r2, [r3, #24]
}
 8016c00:	46c0      	nop			@ (mov r8, r8)
 8016c02:	46bd      	mov	sp, r7
 8016c04:	b002      	add	sp, #8
 8016c06:	bd80      	pop	{r7, pc}

08016c08 <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 8016c08:	b580      	push	{r7, lr}
 8016c0a:	b082      	sub	sp, #8
 8016c0c:	af00      	add	r7, sp, #0
 8016c0e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	699b      	ldr	r3, [r3, #24]
 8016c14:	2280      	movs	r2, #128	@ 0x80
 8016c16:	0092      	lsls	r2, r2, #2
 8016c18:	431a      	orrs	r2, r3
 8016c1a:	687b      	ldr	r3, [r7, #4]
 8016c1c:	619a      	str	r2, [r3, #24]
}
 8016c1e:	46c0      	nop			@ (mov r8, r8)
 8016c20:	46bd      	mov	sp, r7
 8016c22:	b002      	add	sp, #8
 8016c24:	bd80      	pop	{r7, pc}

08016c26 <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 8016c26:	b580      	push	{r7, lr}
 8016c28:	b082      	sub	sp, #8
 8016c2a:	af00      	add	r7, sp, #0
 8016c2c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 8016c2e:	687b      	ldr	r3, [r7, #4]
 8016c30:	699b      	ldr	r3, [r3, #24]
 8016c32:	2240      	movs	r2, #64	@ 0x40
 8016c34:	431a      	orrs	r2, r3
 8016c36:	687b      	ldr	r3, [r7, #4]
 8016c38:	619a      	str	r2, [r3, #24]
}
 8016c3a:	46c0      	nop			@ (mov r8, r8)
 8016c3c:	46bd      	mov	sp, r7
 8016c3e:	b002      	add	sp, #8
 8016c40:	bd80      	pop	{r7, pc}

08016c42 <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 8016c42:	b580      	push	{r7, lr}
 8016c44:	b082      	sub	sp, #8
 8016c46:	af00      	add	r7, sp, #0
 8016c48:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 8016c4a:	687b      	ldr	r3, [r7, #4]
 8016c4c:	699b      	ldr	r3, [r3, #24]
 8016c4e:	2220      	movs	r2, #32
 8016c50:	431a      	orrs	r2, r3
 8016c52:	687b      	ldr	r3, [r7, #4]
 8016c54:	619a      	str	r2, [r3, #24]
}
 8016c56:	46c0      	nop			@ (mov r8, r8)
 8016c58:	46bd      	mov	sp, r7
 8016c5a:	b002      	add	sp, #8
 8016c5c:	bd80      	pop	{r7, pc}

08016c5e <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 8016c5e:	b580      	push	{r7, lr}
 8016c60:	b082      	sub	sp, #8
 8016c62:	af00      	add	r7, sp, #0
 8016c64:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 8016c66:	687b      	ldr	r3, [r7, #4]
 8016c68:	699b      	ldr	r3, [r3, #24]
 8016c6a:	2210      	movs	r2, #16
 8016c6c:	431a      	orrs	r2, r3
 8016c6e:	687b      	ldr	r3, [r7, #4]
 8016c70:	619a      	str	r2, [r3, #24]
}
 8016c72:	46c0      	nop			@ (mov r8, r8)
 8016c74:	46bd      	mov	sp, r7
 8016c76:	b002      	add	sp, #8
 8016c78:	bd80      	pop	{r7, pc}

08016c7a <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 8016c7a:	b580      	push	{r7, lr}
 8016c7c:	b082      	sub	sp, #8
 8016c7e:	af00      	add	r7, sp, #0
 8016c80:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	699b      	ldr	r3, [r3, #24]
 8016c86:	2208      	movs	r2, #8
 8016c88:	431a      	orrs	r2, r3
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	619a      	str	r2, [r3, #24]
}
 8016c8e:	46c0      	nop			@ (mov r8, r8)
 8016c90:	46bd      	mov	sp, r7
 8016c92:	b002      	add	sp, #8
 8016c94:	bd80      	pop	{r7, pc}

08016c96 <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 8016c96:	b580      	push	{r7, lr}
 8016c98:	b082      	sub	sp, #8
 8016c9a:	af00      	add	r7, sp, #0
 8016c9c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	699b      	ldr	r3, [r3, #24]
 8016ca2:	2204      	movs	r2, #4
 8016ca4:	431a      	orrs	r2, r3
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	619a      	str	r2, [r3, #24]
}
 8016caa:	46c0      	nop			@ (mov r8, r8)
 8016cac:	46bd      	mov	sp, r7
 8016cae:	b002      	add	sp, #8
 8016cb0:	bd80      	pop	{r7, pc}

08016cb2 <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 8016cb2:	b580      	push	{r7, lr}
 8016cb4:	b082      	sub	sp, #8
 8016cb6:	af00      	add	r7, sp, #0
 8016cb8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 8016cba:	687b      	ldr	r3, [r7, #4]
 8016cbc:	699b      	ldr	r3, [r3, #24]
 8016cbe:	2202      	movs	r2, #2
 8016cc0:	431a      	orrs	r2, r3
 8016cc2:	687b      	ldr	r3, [r7, #4]
 8016cc4:	619a      	str	r2, [r3, #24]
}
 8016cc6:	46c0      	nop			@ (mov r8, r8)
 8016cc8:	46bd      	mov	sp, r7
 8016cca:	b002      	add	sp, #8
 8016ccc:	bd80      	pop	{r7, pc}

08016cce <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 8016cce:	b580      	push	{r7, lr}
 8016cd0:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 8016cd2:	2000      	movs	r0, #0
 8016cd4:	f000 f80c 	bl	8016cf0 <PORTx_IRQHandler>
}
 8016cd8:	46c0      	nop			@ (mov r8, r8)
 8016cda:	46bd      	mov	sp, r7
 8016cdc:	bd80      	pop	{r7, pc}

08016cde <USBPD_PORT1_IRQHandler>:

void USBPD_PORT1_IRQHandler(void)
{
 8016cde:	b580      	push	{r7, lr}
 8016ce0:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_1);
 8016ce2:	2001      	movs	r0, #1
 8016ce4:	f000 f804 	bl	8016cf0 <PORTx_IRQHandler>
}
 8016ce8:	46c0      	nop			@ (mov r8, r8)
 8016cea:	46bd      	mov	sp, r7
 8016cec:	bd80      	pop	{r7, pc}
	...

08016cf0 <PORTx_IRQHandler>:

void PORTx_IRQHandler(uint8_t PortNum)
{
 8016cf0:	b580      	push	{r7, lr}
 8016cf2:	b084      	sub	sp, #16
 8016cf4:	af00      	add	r7, sp, #0
 8016cf6:	0002      	movs	r2, r0
 8016cf8:	1dfb      	adds	r3, r7, #7
 8016cfa:	701a      	strb	r2, [r3, #0]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 8016cfc:	1dfb      	adds	r3, r7, #7
 8016cfe:	781a      	ldrb	r2, [r3, #0]
 8016d00:	49a6      	ldr	r1, [pc, #664]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016d02:	0013      	movs	r3, r2
 8016d04:	011b      	lsls	r3, r3, #4
 8016d06:	1a9b      	subs	r3, r3, r2
 8016d08:	009b      	lsls	r3, r3, #2
 8016d0a:	585b      	ldr	r3, [r3, r1]
 8016d0c:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 8016d0e:	68fb      	ldr	r3, [r7, #12]
 8016d10:	695b      	ldr	r3, [r3, #20]
 8016d12:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag[2] = {0, 0};

  if ((hucpd->IMR & _interrupt) != 0u)
 8016d14:	68fb      	ldr	r3, [r7, #12]
 8016d16:	691b      	ldr	r3, [r3, #16]
 8016d18:	68ba      	ldr	r2, [r7, #8]
 8016d1a:	4013      	ands	r3, r2
 8016d1c:	d100      	bne.n	8016d20 <PORTx_IRQHandler+0x30>
 8016d1e:	e1fc      	b.n	801711a <PORTx_IRQHandler+0x42a>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 8016d20:	68bb      	ldr	r3, [r7, #8]
 8016d22:	2202      	movs	r2, #2
 8016d24:	4013      	ands	r3, r2
 8016d26:	d03c      	beq.n	8016da2 <PORTx_IRQHandler+0xb2>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 8016d28:	68fb      	ldr	r3, [r7, #12]
 8016d2a:	0018      	movs	r0, r3
 8016d2c:	f7ff ffc1 	bl	8016cb2 <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8016d30:	1dfb      	adds	r3, r7, #7
 8016d32:	781a      	ldrb	r2, [r3, #0]
 8016d34:	4999      	ldr	r1, [pc, #612]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016d36:	0013      	movs	r3, r2
 8016d38:	011b      	lsls	r3, r3, #4
 8016d3a:	1a9b      	subs	r3, r3, r2
 8016d3c:	009b      	lsls	r3, r3, #2
 8016d3e:	18cb      	adds	r3, r1, r3
 8016d40:	3304      	adds	r3, #4
 8016d42:	681b      	ldr	r3, [r3, #0]
 8016d44:	6819      	ldr	r1, [r3, #0]
 8016d46:	1dfb      	adds	r3, r7, #7
 8016d48:	781a      	ldrb	r2, [r3, #0]
 8016d4a:	4894      	ldr	r0, [pc, #592]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016d4c:	0013      	movs	r3, r2
 8016d4e:	011b      	lsls	r3, r3, #4
 8016d50:	1a9b      	subs	r3, r3, r2
 8016d52:	009b      	lsls	r3, r3, #2
 8016d54:	18c3      	adds	r3, r0, r3
 8016d56:	3304      	adds	r3, #4
 8016d58:	681b      	ldr	r3, [r3, #0]
 8016d5a:	2201      	movs	r2, #1
 8016d5c:	4391      	bics	r1, r2
 8016d5e:	000a      	movs	r2, r1
 8016d60:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8016d62:	46c0      	nop			@ (mov r8, r8)
 8016d64:	1dfb      	adds	r3, r7, #7
 8016d66:	781a      	ldrb	r2, [r3, #0]
 8016d68:	498c      	ldr	r1, [pc, #560]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016d6a:	0013      	movs	r3, r2
 8016d6c:	011b      	lsls	r3, r3, #4
 8016d6e:	1a9b      	subs	r3, r3, r2
 8016d70:	009b      	lsls	r3, r3, #2
 8016d72:	18cb      	adds	r3, r1, r3
 8016d74:	3304      	adds	r3, #4
 8016d76:	681b      	ldr	r3, [r3, #0]
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	2201      	movs	r2, #1
 8016d7c:	4013      	ands	r3, r2
 8016d7e:	2b01      	cmp	r3, #1
 8016d80:	d0f0      	beq.n	8016d64 <PORTx_IRQHandler+0x74>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 8016d82:	1dfb      	adds	r3, r7, #7
 8016d84:	781a      	ldrb	r2, [r3, #0]
 8016d86:	4985      	ldr	r1, [pc, #532]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016d88:	0013      	movs	r3, r2
 8016d8a:	011b      	lsls	r3, r3, #4
 8016d8c:	1a9b      	subs	r3, r3, r2
 8016d8e:	009b      	lsls	r3, r3, #2
 8016d90:	18cb      	adds	r3, r1, r3
 8016d92:	3314      	adds	r3, #20
 8016d94:	681b      	ldr	r3, [r3, #0]
 8016d96:	1dfa      	adds	r2, r7, #7
 8016d98:	7812      	ldrb	r2, [r2, #0]
 8016d9a:	2101      	movs	r1, #1
 8016d9c:	0010      	movs	r0, r2
 8016d9e:	4798      	blx	r3
      return;
 8016da0:	e1bb      	b.n	801711a <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 8016da2:	68bb      	ldr	r3, [r7, #8]
 8016da4:	2204      	movs	r2, #4
 8016da6:	4013      	ands	r3, r2
 8016da8:	d03c      	beq.n	8016e24 <PORTx_IRQHandler+0x134>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 8016daa:	68fb      	ldr	r3, [r7, #12]
 8016dac:	0018      	movs	r0, r3
 8016dae:	f7ff ff72 	bl	8016c96 <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8016db2:	1dfb      	adds	r3, r7, #7
 8016db4:	781a      	ldrb	r2, [r3, #0]
 8016db6:	4979      	ldr	r1, [pc, #484]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016db8:	0013      	movs	r3, r2
 8016dba:	011b      	lsls	r3, r3, #4
 8016dbc:	1a9b      	subs	r3, r3, r2
 8016dbe:	009b      	lsls	r3, r3, #2
 8016dc0:	18cb      	adds	r3, r1, r3
 8016dc2:	3304      	adds	r3, #4
 8016dc4:	681b      	ldr	r3, [r3, #0]
 8016dc6:	6819      	ldr	r1, [r3, #0]
 8016dc8:	1dfb      	adds	r3, r7, #7
 8016dca:	781a      	ldrb	r2, [r3, #0]
 8016dcc:	4873      	ldr	r0, [pc, #460]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016dce:	0013      	movs	r3, r2
 8016dd0:	011b      	lsls	r3, r3, #4
 8016dd2:	1a9b      	subs	r3, r3, r2
 8016dd4:	009b      	lsls	r3, r3, #2
 8016dd6:	18c3      	adds	r3, r0, r3
 8016dd8:	3304      	adds	r3, #4
 8016dda:	681b      	ldr	r3, [r3, #0]
 8016ddc:	2201      	movs	r2, #1
 8016dde:	4391      	bics	r1, r2
 8016de0:	000a      	movs	r2, r1
 8016de2:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8016de4:	46c0      	nop			@ (mov r8, r8)
 8016de6:	1dfb      	adds	r3, r7, #7
 8016de8:	781a      	ldrb	r2, [r3, #0]
 8016dea:	496c      	ldr	r1, [pc, #432]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016dec:	0013      	movs	r3, r2
 8016dee:	011b      	lsls	r3, r3, #4
 8016df0:	1a9b      	subs	r3, r3, r2
 8016df2:	009b      	lsls	r3, r3, #2
 8016df4:	18cb      	adds	r3, r1, r3
 8016df6:	3304      	adds	r3, #4
 8016df8:	681b      	ldr	r3, [r3, #0]
 8016dfa:	681b      	ldr	r3, [r3, #0]
 8016dfc:	2201      	movs	r2, #1
 8016dfe:	4013      	ands	r3, r2
 8016e00:	2b01      	cmp	r3, #1
 8016e02:	d0f0      	beq.n	8016de6 <PORTx_IRQHandler+0xf6>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 8016e04:	1dfb      	adds	r3, r7, #7
 8016e06:	781a      	ldrb	r2, [r3, #0]
 8016e08:	4964      	ldr	r1, [pc, #400]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016e0a:	0013      	movs	r3, r2
 8016e0c:	011b      	lsls	r3, r3, #4
 8016e0e:	1a9b      	subs	r3, r3, r2
 8016e10:	009b      	lsls	r3, r3, #2
 8016e12:	18cb      	adds	r3, r1, r3
 8016e14:	3314      	adds	r3, #20
 8016e16:	681b      	ldr	r3, [r3, #0]
 8016e18:	1dfa      	adds	r2, r7, #7
 8016e1a:	7812      	ldrb	r2, [r2, #0]
 8016e1c:	2100      	movs	r1, #0
 8016e1e:	0010      	movs	r0, r2
 8016e20:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 8016e22:	e17a      	b.n	801711a <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 8016e24:	68bb      	ldr	r3, [r7, #8]
 8016e26:	2208      	movs	r2, #8
 8016e28:	4013      	ands	r3, r2
 8016e2a:	d03c      	beq.n	8016ea6 <PORTx_IRQHandler+0x1b6>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 8016e2c:	68fb      	ldr	r3, [r7, #12]
 8016e2e:	0018      	movs	r0, r3
 8016e30:	f7ff ff23 	bl	8016c7a <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8016e34:	1dfb      	adds	r3, r7, #7
 8016e36:	781a      	ldrb	r2, [r3, #0]
 8016e38:	4958      	ldr	r1, [pc, #352]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016e3a:	0013      	movs	r3, r2
 8016e3c:	011b      	lsls	r3, r3, #4
 8016e3e:	1a9b      	subs	r3, r3, r2
 8016e40:	009b      	lsls	r3, r3, #2
 8016e42:	18cb      	adds	r3, r1, r3
 8016e44:	3304      	adds	r3, #4
 8016e46:	681b      	ldr	r3, [r3, #0]
 8016e48:	6819      	ldr	r1, [r3, #0]
 8016e4a:	1dfb      	adds	r3, r7, #7
 8016e4c:	781a      	ldrb	r2, [r3, #0]
 8016e4e:	4853      	ldr	r0, [pc, #332]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016e50:	0013      	movs	r3, r2
 8016e52:	011b      	lsls	r3, r3, #4
 8016e54:	1a9b      	subs	r3, r3, r2
 8016e56:	009b      	lsls	r3, r3, #2
 8016e58:	18c3      	adds	r3, r0, r3
 8016e5a:	3304      	adds	r3, #4
 8016e5c:	681b      	ldr	r3, [r3, #0]
 8016e5e:	2201      	movs	r2, #1
 8016e60:	4391      	bics	r1, r2
 8016e62:	000a      	movs	r2, r1
 8016e64:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8016e66:	46c0      	nop			@ (mov r8, r8)
 8016e68:	1dfb      	adds	r3, r7, #7
 8016e6a:	781a      	ldrb	r2, [r3, #0]
 8016e6c:	494b      	ldr	r1, [pc, #300]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016e6e:	0013      	movs	r3, r2
 8016e70:	011b      	lsls	r3, r3, #4
 8016e72:	1a9b      	subs	r3, r3, r2
 8016e74:	009b      	lsls	r3, r3, #2
 8016e76:	18cb      	adds	r3, r1, r3
 8016e78:	3304      	adds	r3, #4
 8016e7a:	681b      	ldr	r3, [r3, #0]
 8016e7c:	681b      	ldr	r3, [r3, #0]
 8016e7e:	2201      	movs	r2, #1
 8016e80:	4013      	ands	r3, r2
 8016e82:	2b01      	cmp	r3, #1
 8016e84:	d0f0      	beq.n	8016e68 <PORTx_IRQHandler+0x178>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 8016e86:	1dfb      	adds	r3, r7, #7
 8016e88:	781a      	ldrb	r2, [r3, #0]
 8016e8a:	4944      	ldr	r1, [pc, #272]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016e8c:	0013      	movs	r3, r2
 8016e8e:	011b      	lsls	r3, r3, #4
 8016e90:	1a9b      	subs	r3, r3, r2
 8016e92:	009b      	lsls	r3, r3, #2
 8016e94:	18cb      	adds	r3, r1, r3
 8016e96:	3314      	adds	r3, #20
 8016e98:	681b      	ldr	r3, [r3, #0]
 8016e9a:	1dfa      	adds	r2, r7, #7
 8016e9c:	7812      	ldrb	r2, [r2, #0]
 8016e9e:	2102      	movs	r1, #2
 8016ea0:	0010      	movs	r0, r2
 8016ea2:	4798      	blx	r3
      return;
 8016ea4:	e139      	b.n	801711a <PORTx_IRQHandler+0x42a>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 8016ea6:	68bb      	ldr	r3, [r7, #8]
 8016ea8:	2210      	movs	r2, #16
 8016eaa:	4013      	ands	r3, r2
 8016eac:	d004      	beq.n	8016eb8 <PORTx_IRQHandler+0x1c8>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 8016eae:	68fb      	ldr	r3, [r7, #12]
 8016eb0:	0018      	movs	r0, r3
 8016eb2:	f7ff fed4 	bl	8016c5e <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 8016eb6:	e130      	b.n	801711a <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 8016eb8:	68bb      	ldr	r3, [r7, #8]
 8016eba:	2220      	movs	r2, #32
 8016ebc:	4013      	ands	r3, r2
 8016ebe:	d013      	beq.n	8016ee8 <PORTx_IRQHandler+0x1f8>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 8016ec0:	68fb      	ldr	r3, [r7, #12]
 8016ec2:	0018      	movs	r0, r3
 8016ec4:	f7ff febd 	bl	8016c42 <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 8016ec8:	1dfb      	adds	r3, r7, #7
 8016eca:	781a      	ldrb	r2, [r3, #0]
 8016ecc:	4933      	ldr	r1, [pc, #204]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016ece:	0013      	movs	r3, r2
 8016ed0:	011b      	lsls	r3, r3, #4
 8016ed2:	1a9b      	subs	r3, r3, r2
 8016ed4:	009b      	lsls	r3, r3, #2
 8016ed6:	18cb      	adds	r3, r1, r3
 8016ed8:	3324      	adds	r3, #36	@ 0x24
 8016eda:	681b      	ldr	r3, [r3, #0]
 8016edc:	1dfa      	adds	r2, r7, #7
 8016ede:	7812      	ldrb	r2, [r2, #0]
 8016ee0:	2105      	movs	r1, #5
 8016ee2:	0010      	movs	r0, r2
 8016ee4:	4798      	blx	r3
      return;
 8016ee6:	e118      	b.n	801711a <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 8016ee8:	68bb      	ldr	r3, [r7, #8]
 8016eea:	2240      	movs	r2, #64	@ 0x40
 8016eec:	4013      	ands	r3, r2
 8016eee:	d004      	beq.n	8016efa <PORTx_IRQHandler+0x20a>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 8016ef0:	68fb      	ldr	r3, [r7, #12]
 8016ef2:	0018      	movs	r0, r3
 8016ef4:	f7ff fe97 	bl	8016c26 <LL_UCPD_ClearFlag_TxUND>
      return;
 8016ef8:	e10f      	b.n	801711a <PORTx_IRQHandler+0x42a>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 8016efa:	68ba      	ldr	r2, [r7, #8]
 8016efc:	2380      	movs	r3, #128	@ 0x80
 8016efe:	009b      	lsls	r3, r3, #2
 8016f00:	4013      	ands	r3, r2
 8016f02:	d023      	beq.n	8016f4c <PORTx_IRQHandler+0x25c>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 8016f04:	68fb      	ldr	r3, [r7, #12]
 8016f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016f08:	2b05      	cmp	r3, #5
 8016f0a:	d10e      	bne.n	8016f2a <PORTx_IRQHandler+0x23a>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 8016f0c:	1dfb      	adds	r3, r7, #7
 8016f0e:	781a      	ldrb	r2, [r3, #0]
 8016f10:	4922      	ldr	r1, [pc, #136]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016f12:	0013      	movs	r3, r2
 8016f14:	011b      	lsls	r3, r3, #4
 8016f16:	1a9b      	subs	r3, r3, r2
 8016f18:	009b      	lsls	r3, r3, #2
 8016f1a:	18cb      	adds	r3, r1, r3
 8016f1c:	331c      	adds	r3, #28
 8016f1e:	681b      	ldr	r3, [r3, #0]
 8016f20:	1dfa      	adds	r2, r7, #7
 8016f22:	7812      	ldrb	r2, [r2, #0]
 8016f24:	2106      	movs	r1, #6
 8016f26:	0010      	movs	r0, r2
 8016f28:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 8016f2a:	68fb      	ldr	r3, [r7, #12]
 8016f2c:	0018      	movs	r0, r3
 8016f2e:	f7ff fe6b 	bl	8016c08 <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 8016f32:	1dfb      	adds	r3, r7, #7
 8016f34:	781a      	ldrb	r2, [r3, #0]
 8016f36:	4919      	ldr	r1, [pc, #100]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016f38:	2038      	movs	r0, #56	@ 0x38
 8016f3a:	0013      	movs	r3, r2
 8016f3c:	011b      	lsls	r3, r3, #4
 8016f3e:	1a9b      	subs	r3, r3, r2
 8016f40:	009b      	lsls	r3, r3, #2
 8016f42:	18cb      	adds	r3, r1, r3
 8016f44:	181b      	adds	r3, r3, r0
 8016f46:	2201      	movs	r2, #1
 8016f48:	701a      	strb	r2, [r3, #0]
      return;
 8016f4a:	e0e6      	b.n	801711a <PORTx_IRQHandler+0x42a>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 8016f4c:	68ba      	ldr	r2, [r7, #8]
 8016f4e:	2380      	movs	r3, #128	@ 0x80
 8016f50:	00db      	lsls	r3, r3, #3
 8016f52:	4013      	ands	r3, r2
 8016f54:	d013      	beq.n	8016f7e <PORTx_IRQHandler+0x28e>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 8016f56:	1dfb      	adds	r3, r7, #7
 8016f58:	781a      	ldrb	r2, [r3, #0]
 8016f5a:	4910      	ldr	r1, [pc, #64]	@ (8016f9c <PORTx_IRQHandler+0x2ac>)
 8016f5c:	0013      	movs	r3, r2
 8016f5e:	011b      	lsls	r3, r3, #4
 8016f60:	1a9b      	subs	r3, r3, r2
 8016f62:	009b      	lsls	r3, r3, #2
 8016f64:	18cb      	adds	r3, r1, r3
 8016f66:	331c      	adds	r3, #28
 8016f68:	681b      	ldr	r3, [r3, #0]
 8016f6a:	1dfa      	adds	r2, r7, #7
 8016f6c:	7812      	ldrb	r2, [r2, #0]
 8016f6e:	2105      	movs	r1, #5
 8016f70:	0010      	movs	r0, r2
 8016f72:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 8016f74:	68fb      	ldr	r3, [r7, #12]
 8016f76:	0018      	movs	r0, r3
 8016f78:	f7ff fe37 	bl	8016bea <LL_UCPD_ClearFlag_RxHRST>
      return;
 8016f7c:	e0cd      	b.n	801711a <PORTx_IRQHandler+0x42a>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 8016f7e:	68ba      	ldr	r2, [r7, #8]
 8016f80:	2380      	movs	r3, #128	@ 0x80
 8016f82:	011b      	lsls	r3, r3, #4
 8016f84:	4013      	ands	r3, r2
 8016f86:	d00d      	beq.n	8016fa4 <PORTx_IRQHandler+0x2b4>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag[PortNum] = 1;
 8016f88:	1dfb      	adds	r3, r7, #7
 8016f8a:	781b      	ldrb	r3, [r3, #0]
 8016f8c:	4a04      	ldr	r2, [pc, #16]	@ (8016fa0 <PORTx_IRQHandler+0x2b0>)
 8016f8e:	2101      	movs	r1, #1
 8016f90:	54d1      	strb	r1, [r2, r3]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 8016f92:	68fb      	ldr	r3, [r7, #12]
 8016f94:	0018      	movs	r0, r3
 8016f96:	f7ff fe19 	bl	8016bcc <LL_UCPD_ClearFlag_RxOvr>
      return;
 8016f9a:	e0be      	b.n	801711a <PORTx_IRQHandler+0x42a>
 8016f9c:	20011c2c 	.word	0x20011c2c
 8016fa0:	20011c18 	.word	0x20011c18
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 8016fa4:	68ba      	ldr	r2, [r7, #8]
 8016fa6:	2380      	movs	r3, #128	@ 0x80
 8016fa8:	015b      	lsls	r3, r3, #5
 8016faa:	4013      	ands	r3, r2
 8016fac:	d100      	bne.n	8016fb0 <PORTx_IRQHandler+0x2c0>
 8016fae:	e096      	b.n	80170de <PORTx_IRQHandler+0x3ee>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 8016fb0:	1dfb      	adds	r3, r7, #7
 8016fb2:	781a      	ldrb	r2, [r3, #0]
 8016fb4:	495a      	ldr	r1, [pc, #360]	@ (8017120 <PORTx_IRQHandler+0x430>)
 8016fb6:	2038      	movs	r0, #56	@ 0x38
 8016fb8:	0013      	movs	r3, r2
 8016fba:	011b      	lsls	r3, r3, #4
 8016fbc:	1a9b      	subs	r3, r3, r2
 8016fbe:	009b      	lsls	r3, r3, #2
 8016fc0:	18cb      	adds	r3, r1, r3
 8016fc2:	181b      	adds	r3, r3, r0
 8016fc4:	2200      	movs	r2, #0
 8016fc6:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 8016fc8:	68fb      	ldr	r3, [r7, #12]
 8016fca:	0018      	movs	r0, r3
 8016fcc:	f7ff fdef 	bl	8016bae <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8016fd0:	1dfb      	adds	r3, r7, #7
 8016fd2:	781a      	ldrb	r2, [r3, #0]
 8016fd4:	4952      	ldr	r1, [pc, #328]	@ (8017120 <PORTx_IRQHandler+0x430>)
 8016fd6:	0013      	movs	r3, r2
 8016fd8:	011b      	lsls	r3, r3, #4
 8016fda:	1a9b      	subs	r3, r3, r2
 8016fdc:	009b      	lsls	r3, r3, #2
 8016fde:	18cb      	adds	r3, r1, r3
 8016fe0:	3308      	adds	r3, #8
 8016fe2:	681b      	ldr	r3, [r3, #0]
 8016fe4:	6819      	ldr	r1, [r3, #0]
 8016fe6:	1dfb      	adds	r3, r7, #7
 8016fe8:	781a      	ldrb	r2, [r3, #0]
 8016fea:	484d      	ldr	r0, [pc, #308]	@ (8017120 <PORTx_IRQHandler+0x430>)
 8016fec:	0013      	movs	r3, r2
 8016fee:	011b      	lsls	r3, r3, #4
 8016ff0:	1a9b      	subs	r3, r3, r2
 8016ff2:	009b      	lsls	r3, r3, #2
 8016ff4:	18c3      	adds	r3, r0, r3
 8016ff6:	3308      	adds	r3, #8
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	2201      	movs	r2, #1
 8016ffc:	4391      	bics	r1, r2
 8016ffe:	000a      	movs	r2, r1
 8017000:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8017002:	46c0      	nop			@ (mov r8, r8)
 8017004:	1dfb      	adds	r3, r7, #7
 8017006:	781a      	ldrb	r2, [r3, #0]
 8017008:	4945      	ldr	r1, [pc, #276]	@ (8017120 <PORTx_IRQHandler+0x430>)
 801700a:	0013      	movs	r3, r2
 801700c:	011b      	lsls	r3, r3, #4
 801700e:	1a9b      	subs	r3, r3, r2
 8017010:	009b      	lsls	r3, r3, #2
 8017012:	18cb      	adds	r3, r1, r3
 8017014:	3308      	adds	r3, #8
 8017016:	681b      	ldr	r3, [r3, #0]
 8017018:	681b      	ldr	r3, [r3, #0]
 801701a:	2201      	movs	r2, #1
 801701c:	4013      	ands	r3, r2
 801701e:	2b01      	cmp	r3, #1
 8017020:	d0f0      	beq.n	8017004 <PORTx_IRQHandler+0x314>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8017022:	1dfb      	adds	r3, r7, #7
 8017024:	781a      	ldrb	r2, [r3, #0]
 8017026:	493e      	ldr	r1, [pc, #248]	@ (8017120 <PORTx_IRQHandler+0x430>)
 8017028:	0013      	movs	r3, r2
 801702a:	011b      	lsls	r3, r3, #4
 801702c:	1a9b      	subs	r3, r3, r2
 801702e:	009b      	lsls	r3, r3, #2
 8017030:	18cb      	adds	r3, r1, r3
 8017032:	3330      	adds	r3, #48	@ 0x30
 8017034:	6818      	ldr	r0, [r3, #0]
 8017036:	1dfb      	adds	r3, r7, #7
 8017038:	781a      	ldrb	r2, [r3, #0]
 801703a:	4939      	ldr	r1, [pc, #228]	@ (8017120 <PORTx_IRQHandler+0x430>)
 801703c:	0013      	movs	r3, r2
 801703e:	011b      	lsls	r3, r3, #4
 8017040:	1a9b      	subs	r3, r3, r2
 8017042:	009b      	lsls	r3, r3, #2
 8017044:	18cb      	adds	r3, r1, r3
 8017046:	3308      	adds	r3, #8
 8017048:	681b      	ldr	r3, [r3, #0]
 801704a:	0002      	movs	r2, r0
 801704c:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 801704e:	1dfb      	adds	r3, r7, #7
 8017050:	781a      	ldrb	r2, [r3, #0]
 8017052:	4933      	ldr	r1, [pc, #204]	@ (8017120 <PORTx_IRQHandler+0x430>)
 8017054:	0013      	movs	r3, r2
 8017056:	011b      	lsls	r3, r3, #4
 8017058:	1a9b      	subs	r3, r3, r2
 801705a:	009b      	lsls	r3, r3, #2
 801705c:	18cb      	adds	r3, r1, r3
 801705e:	3308      	adds	r3, #8
 8017060:	681b      	ldr	r3, [r3, #0]
 8017062:	2284      	movs	r2, #132	@ 0x84
 8017064:	0052      	lsls	r2, r2, #1
 8017066:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8017068:	1dfb      	adds	r3, r7, #7
 801706a:	781a      	ldrb	r2, [r3, #0]
 801706c:	492c      	ldr	r1, [pc, #176]	@ (8017120 <PORTx_IRQHandler+0x430>)
 801706e:	0013      	movs	r3, r2
 8017070:	011b      	lsls	r3, r3, #4
 8017072:	1a9b      	subs	r3, r3, r2
 8017074:	009b      	lsls	r3, r3, #2
 8017076:	18cb      	adds	r3, r1, r3
 8017078:	3308      	adds	r3, #8
 801707a:	681b      	ldr	r3, [r3, #0]
 801707c:	6819      	ldr	r1, [r3, #0]
 801707e:	1dfb      	adds	r3, r7, #7
 8017080:	781a      	ldrb	r2, [r3, #0]
 8017082:	4827      	ldr	r0, [pc, #156]	@ (8017120 <PORTx_IRQHandler+0x430>)
 8017084:	0013      	movs	r3, r2
 8017086:	011b      	lsls	r3, r3, #4
 8017088:	1a9b      	subs	r3, r3, r2
 801708a:	009b      	lsls	r3, r3, #2
 801708c:	18c3      	adds	r3, r0, r3
 801708e:	3308      	adds	r3, #8
 8017090:	681b      	ldr	r3, [r3, #0]
 8017092:	2201      	movs	r2, #1
 8017094:	430a      	orrs	r2, r1
 8017096:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag[PortNum] == 0u))
 8017098:	68ba      	ldr	r2, [r7, #8]
 801709a:	2380      	movs	r3, #128	@ 0x80
 801709c:	019b      	lsls	r3, r3, #6
 801709e:	4013      	ands	r3, r2
 80170a0:	d117      	bne.n	80170d2 <PORTx_IRQHandler+0x3e2>
 80170a2:	1dfb      	adds	r3, r7, #7
 80170a4:	781b      	ldrb	r3, [r3, #0]
 80170a6:	4a1f      	ldr	r2, [pc, #124]	@ (8017124 <PORTx_IRQHandler+0x434>)
 80170a8:	5cd3      	ldrb	r3, [r2, r3]
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d111      	bne.n	80170d2 <PORTx_IRQHandler+0x3e2>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 80170ae:	1dfb      	adds	r3, r7, #7
 80170b0:	781a      	ldrb	r2, [r3, #0]
 80170b2:	491b      	ldr	r1, [pc, #108]	@ (8017120 <PORTx_IRQHandler+0x430>)
 80170b4:	0013      	movs	r3, r2
 80170b6:	011b      	lsls	r3, r3, #4
 80170b8:	1a9b      	subs	r3, r3, r2
 80170ba:	009b      	lsls	r3, r3, #2
 80170bc:	18cb      	adds	r3, r1, r3
 80170be:	3320      	adds	r3, #32
 80170c0:	681a      	ldr	r2, [r3, #0]
 80170c2:	68fb      	ldr	r3, [r7, #12]
 80170c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80170c6:	2107      	movs	r1, #7
 80170c8:	4019      	ands	r1, r3
 80170ca:	1dfb      	adds	r3, r7, #7
 80170cc:	781b      	ldrb	r3, [r3, #0]
 80170ce:	0018      	movs	r0, r3
 80170d0:	4790      	blx	r2
      }
      ovrflag[PortNum] = 0;
 80170d2:	1dfb      	adds	r3, r7, #7
 80170d4:	781b      	ldrb	r3, [r3, #0]
 80170d6:	4a13      	ldr	r2, [pc, #76]	@ (8017124 <PORTx_IRQHandler+0x434>)
 80170d8:	2100      	movs	r1, #0
 80170da:	54d1      	strb	r1, [r2, r3]
      return;
 80170dc:	e01d      	b.n	801711a <PORTx_IRQHandler+0x42a>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 80170de:	68ba      	ldr	r2, [r7, #8]
 80170e0:	2380      	movs	r3, #128	@ 0x80
 80170e2:	01db      	lsls	r3, r3, #7
 80170e4:	4013      	ands	r3, r2
 80170e6:	d104      	bne.n	80170f2 <PORTx_IRQHandler+0x402>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 80170e8:	68ba      	ldr	r2, [r7, #8]
 80170ea:	2380      	movs	r3, #128	@ 0x80
 80170ec:	021b      	lsls	r3, r3, #8
 80170ee:	4013      	ands	r3, r2
 80170f0:	d013      	beq.n	801711a <PORTx_IRQHandler+0x42a>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 80170f2:	68fb      	ldr	r3, [r7, #12]
 80170f4:	0018      	movs	r0, r3
 80170f6:	f7ff fd4b 	bl	8016b90 <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 80170fa:	68fb      	ldr	r3, [r7, #12]
 80170fc:	0018      	movs	r0, r3
 80170fe:	f7ff fd38 	bl	8016b72 <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 8017102:	1dfb      	adds	r3, r7, #7
 8017104:	781a      	ldrb	r2, [r3, #0]
 8017106:	4906      	ldr	r1, [pc, #24]	@ (8017120 <PORTx_IRQHandler+0x430>)
 8017108:	0013      	movs	r3, r2
 801710a:	011b      	lsls	r3, r3, #4
 801710c:	1a9b      	subs	r3, r3, r2
 801710e:	009b      	lsls	r3, r3, #2
 8017110:	18cb      	adds	r3, r1, r3
 8017112:	332c      	adds	r3, #44	@ 0x2c
 8017114:	681b      	ldr	r3, [r3, #0]
 8017116:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 8017118:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
#endif /* _FRS */
  }
}
 801711a:	46bd      	mov	sp, r7
 801711c:	b004      	add	sp, #16
 801711e:	bd80      	pop	{r7, pc}
 8017120:	20011c2c 	.word	0x20011c2c
 8017124:	20011c18 	.word	0x20011c18

08017128 <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 8017128:	b590      	push	{r4, r7, lr}
 801712a:	b085      	sub	sp, #20
 801712c:	af00      	add	r7, sp, #0
 801712e:	60b9      	str	r1, [r7, #8]
 8017130:	607a      	str	r2, [r7, #4]
 8017132:	603b      	str	r3, [r7, #0]
 8017134:	240f      	movs	r4, #15
 8017136:	193b      	adds	r3, r7, r4
 8017138:	1c02      	adds	r2, r0, #0
 801713a:	701a      	strb	r2, [r3, #0]
  (void)PowerRole;

  /* set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 801713c:	193b      	adds	r3, r7, r4
 801713e:	781a      	ldrb	r2, [r3, #0]
 8017140:	68bb      	ldr	r3, [r7, #8]
 8017142:	6919      	ldr	r1, [r3, #16]
 8017144:	4830      	ldr	r0, [pc, #192]	@ (8017208 <USBPD_PHY_Init+0xe0>)
 8017146:	0013      	movs	r3, r2
 8017148:	011b      	lsls	r3, r3, #4
 801714a:	1a9b      	subs	r3, r3, r2
 801714c:	009b      	lsls	r3, r3, #2
 801714e:	18c3      	adds	r3, r0, r3
 8017150:	3314      	adds	r3, #20
 8017152:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 8017154:	193b      	adds	r3, r7, r4
 8017156:	781a      	ldrb	r2, [r3, #0]
 8017158:	68bb      	ldr	r3, [r7, #8]
 801715a:	68d9      	ldr	r1, [r3, #12]
 801715c:	482a      	ldr	r0, [pc, #168]	@ (8017208 <USBPD_PHY_Init+0xe0>)
 801715e:	0013      	movs	r3, r2
 8017160:	011b      	lsls	r3, r3, #4
 8017162:	1a9b      	subs	r3, r3, r2
 8017164:	009b      	lsls	r3, r3, #2
 8017166:	18c3      	adds	r3, r0, r3
 8017168:	3318      	adds	r3, #24
 801716a:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 801716c:	193b      	adds	r3, r7, r4
 801716e:	781a      	ldrb	r2, [r3, #0]
 8017170:	68bb      	ldr	r3, [r7, #8]
 8017172:	6859      	ldr	r1, [r3, #4]
 8017174:	4824      	ldr	r0, [pc, #144]	@ (8017208 <USBPD_PHY_Init+0xe0>)
 8017176:	0013      	movs	r3, r2
 8017178:	011b      	lsls	r3, r3, #4
 801717a:	1a9b      	subs	r3, r3, r2
 801717c:	009b      	lsls	r3, r3, #2
 801717e:	18c3      	adds	r3, r0, r3
 8017180:	331c      	adds	r3, #28
 8017182:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 8017184:	193b      	adds	r3, r7, r4
 8017186:	781a      	ldrb	r2, [r3, #0]
 8017188:	491f      	ldr	r1, [pc, #124]	@ (8017208 <USBPD_PHY_Init+0xe0>)
 801718a:	0013      	movs	r3, r2
 801718c:	011b      	lsls	r3, r3, #4
 801718e:	1a9b      	subs	r3, r3, r2
 8017190:	009b      	lsls	r3, r3, #2
 8017192:	18cb      	adds	r3, r1, r3
 8017194:	3320      	adds	r3, #32
 8017196:	4a1d      	ldr	r2, [pc, #116]	@ (801720c <USBPD_PHY_Init+0xe4>)
 8017198:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 801719a:	193b      	adds	r3, r7, r4
 801719c:	781a      	ldrb	r2, [r3, #0]
 801719e:	68bb      	ldr	r3, [r7, #8]
 80171a0:	6899      	ldr	r1, [r3, #8]
 80171a2:	4819      	ldr	r0, [pc, #100]	@ (8017208 <USBPD_PHY_Init+0xe0>)
 80171a4:	0013      	movs	r3, r2
 80171a6:	011b      	lsls	r3, r3, #4
 80171a8:	1a9b      	subs	r3, r3, r2
 80171aa:	009b      	lsls	r3, r3, #2
 80171ac:	18c3      	adds	r3, r0, r3
 80171ae:	3324      	adds	r3, #36	@ 0x24
 80171b0:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 80171b2:	193b      	adds	r3, r7, r4
 80171b4:	781a      	ldrb	r2, [r3, #0]
 80171b6:	68bb      	ldr	r3, [r7, #8]
 80171b8:	6959      	ldr	r1, [r3, #20]
 80171ba:	4813      	ldr	r0, [pc, #76]	@ (8017208 <USBPD_PHY_Init+0xe0>)
 80171bc:	0013      	movs	r3, r2
 80171be:	011b      	lsls	r3, r3, #4
 80171c0:	1a9b      	subs	r3, r3, r2
 80171c2:	009b      	lsls	r3, r3, #2
 80171c4:	18c3      	adds	r3, r0, r3
 80171c6:	3328      	adds	r3, #40	@ 0x28
 80171c8:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 80171ca:	193b      	adds	r3, r7, r4
 80171cc:	781a      	ldrb	r2, [r3, #0]
 80171ce:	490e      	ldr	r1, [pc, #56]	@ (8017208 <USBPD_PHY_Init+0xe0>)
 80171d0:	0013      	movs	r3, r2
 80171d2:	011b      	lsls	r3, r3, #4
 80171d4:	1a9b      	subs	r3, r3, r2
 80171d6:	009b      	lsls	r3, r3, #2
 80171d8:	18cb      	adds	r3, r1, r3
 80171da:	3330      	adds	r3, #48	@ 0x30
 80171dc:	687a      	ldr	r2, [r7, #4]
 80171de:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 80171e0:	193b      	adds	r3, r7, r4
 80171e2:	781b      	ldrb	r3, [r3, #0]
 80171e4:	4a0a      	ldr	r2, [pc, #40]	@ (8017210 <USBPD_PHY_Init+0xe8>)
 80171e6:	00db      	lsls	r3, r3, #3
 80171e8:	18d3      	adds	r3, r2, r3
 80171ea:	3304      	adds	r3, #4
 80171ec:	6a3a      	ldr	r2, [r7, #32]
 80171ee:	601a      	str	r2, [r3, #0]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 80171f0:	193b      	adds	r3, r7, r4
 80171f2:	781a      	ldrb	r2, [r3, #0]
 80171f4:	68bb      	ldr	r3, [r7, #8]
 80171f6:	6819      	ldr	r1, [r3, #0]
 80171f8:	4b05      	ldr	r3, [pc, #20]	@ (8017210 <USBPD_PHY_Init+0xe8>)
 80171fa:	00d2      	lsls	r2, r2, #3
 80171fc:	50d1      	str	r1, [r2, r3]

  return USBPD_OK;
 80171fe:	2300      	movs	r3, #0
}
 8017200:	0018      	movs	r0, r3
 8017202:	46bd      	mov	sp, r7
 8017204:	b005      	add	sp, #20
 8017206:	bd90      	pop	{r4, r7, pc}
 8017208:	20011c2c 	.word	0x20011c2c
 801720c:	080173f9 	.word	0x080173f9
 8017210:	20011c1c 	.word	0x20011c1c

08017214 <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 8017214:	b580      	push	{r7, lr}
 8017216:	b082      	sub	sp, #8
 8017218:	af00      	add	r7, sp, #0
 801721a:	0002      	movs	r2, r0
 801721c:	1dfb      	adds	r3, r7, #7
 801721e:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  return 905u;
 8017220:	4b02      	ldr	r3, [pc, #8]	@ (801722c <USBPD_PHY_GetRetryTimerValue+0x18>)
}
 8017222:	0018      	movs	r0, r3
 8017224:	46bd      	mov	sp, r7
 8017226:	b002      	add	sp, #8
 8017228:	bd80      	pop	{r7, pc}
 801722a:	46c0      	nop			@ (mov r8, r8)
 801722c:	00000389 	.word	0x00000389

08017230 <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 8017230:	b580      	push	{r7, lr}
 8017232:	b082      	sub	sp, #8
 8017234:	af00      	add	r7, sp, #0
 8017236:	0002      	movs	r2, r0
 8017238:	1dfb      	adds	r3, r7, #7
 801723a:	701a      	strb	r2, [r3, #0]
  return 30u;
 801723c:	231e      	movs	r3, #30
}
 801723e:	0018      	movs	r0, r3
 8017240:	46bd      	mov	sp, r7
 8017242:	b002      	add	sp, #8
 8017244:	bd80      	pop	{r7, pc}

08017246 <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 8017246:	b580      	push	{r7, lr}
 8017248:	b082      	sub	sp, #8
 801724a:	af00      	add	r7, sp, #0
 801724c:	0002      	movs	r2, r0
 801724e:	1dfb      	adds	r3, r7, #7
 8017250:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  /* reset PHY layer   */
  /* reset HW_IF layer */
}
 8017252:	46c0      	nop			@ (mov r8, r8)
 8017254:	46bd      	mov	sp, r7
 8017256:	b002      	add	sp, #8
 8017258:	bd80      	pop	{r7, pc}

0801725a <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 801725a:	b580      	push	{r7, lr}
 801725c:	b082      	sub	sp, #8
 801725e:	af00      	add	r7, sp, #0
 8017260:	0002      	movs	r2, r0
 8017262:	1dfb      	adds	r3, r7, #7
 8017264:	701a      	strb	r2, [r3, #0]
 8017266:	1dbb      	adds	r3, r7, #6
 8017268:	1c0a      	adds	r2, r1, #0
 801726a:	701a      	strb	r2, [r3, #0]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 801726c:	1dbb      	adds	r3, r7, #6
 801726e:	7819      	ldrb	r1, [r3, #0]
 8017270:	1dfb      	adds	r3, r7, #7
 8017272:	7818      	ldrb	r0, [r3, #0]
 8017274:	2300      	movs	r3, #0
 8017276:	2200      	movs	r2, #0
 8017278:	f000 f805 	bl	8017286 <USBPD_PHY_SendMessage>
 801727c:	0003      	movs	r3, r0
}
 801727e:	0018      	movs	r0, r3
 8017280:	46bd      	mov	sp, r7
 8017282:	b002      	add	sp, #8
 8017284:	bd80      	pop	{r7, pc}

08017286 <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 8017286:	b590      	push	{r4, r7, lr}
 8017288:	b083      	sub	sp, #12
 801728a:	af00      	add	r7, sp, #0
 801728c:	0004      	movs	r4, r0
 801728e:	0008      	movs	r0, r1
 8017290:	603a      	str	r2, [r7, #0]
 8017292:	0019      	movs	r1, r3
 8017294:	1dfb      	adds	r3, r7, #7
 8017296:	1c22      	adds	r2, r4, #0
 8017298:	701a      	strb	r2, [r3, #0]
 801729a:	1dbb      	adds	r3, r7, #6
 801729c:	1c02      	adds	r2, r0, #0
 801729e:	701a      	strb	r2, [r3, #0]
 80172a0:	1d3b      	adds	r3, r7, #4
 80172a2:	1c0a      	adds	r2, r1, #0
 80172a4:	801a      	strh	r2, [r3, #0]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 80172a6:	1d3b      	adds	r3, r7, #4
 80172a8:	881c      	ldrh	r4, [r3, #0]
 80172aa:	683a      	ldr	r2, [r7, #0]
 80172ac:	1dbb      	adds	r3, r7, #6
 80172ae:	7819      	ldrb	r1, [r3, #0]
 80172b0:	1dfb      	adds	r3, r7, #7
 80172b2:	7818      	ldrb	r0, [r3, #0]
 80172b4:	0023      	movs	r3, r4
 80172b6:	f000 fb2f 	bl	8017918 <USBPD_HW_IF_SendBuffer>
 80172ba:	0003      	movs	r3, r0
}
 80172bc:	0018      	movs	r0, r3
 80172be:	46bd      	mov	sp, r7
 80172c0:	b003      	add	sp, #12
 80172c2:	bd90      	pop	{r4, r7, pc}

080172c4 <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 80172c4:	b580      	push	{r7, lr}
 80172c6:	b082      	sub	sp, #8
 80172c8:	af00      	add	r7, sp, #0
 80172ca:	0002      	movs	r2, r0
 80172cc:	1dfb      	adds	r3, r7, #7
 80172ce:	701a      	strb	r2, [r3, #0]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 80172d0:	1dfb      	adds	r3, r7, #7
 80172d2:	781b      	ldrb	r3, [r3, #0]
 80172d4:	0018      	movs	r0, r3
 80172d6:	f000 fc7d 	bl	8017bd4 <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 80172da:	2300      	movs	r3, #0
}
 80172dc:	0018      	movs	r0, r3
 80172de:	46bd      	mov	sp, r7
 80172e0:	b002      	add	sp, #8
 80172e2:	bd80      	pop	{r7, pc}

080172e4 <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 80172e4:	b580      	push	{r7, lr}
 80172e6:	b082      	sub	sp, #8
 80172e8:	af00      	add	r7, sp, #0
 80172ea:	0002      	movs	r2, r0
 80172ec:	1dfb      	adds	r3, r7, #7
 80172ee:	701a      	strb	r2, [r3, #0]
 80172f0:	1dbb      	adds	r3, r7, #6
 80172f2:	1c0a      	adds	r2, r1, #0
 80172f4:	701a      	strb	r2, [r3, #0]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 80172f6:	1dbb      	adds	r3, r7, #6
 80172f8:	781b      	ldrb	r3, [r3, #0]
 80172fa:	2b07      	cmp	r3, #7
 80172fc:	d104      	bne.n	8017308 <USBPD_PHY_ExitTransmit+0x24>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 80172fe:	1dfb      	adds	r3, r7, #7
 8017300:	781b      	ldrb	r3, [r3, #0]
 8017302:	0018      	movs	r0, r3
 8017304:	f000 fad0 	bl	80178a8 <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 8017308:	2300      	movs	r3, #0
}
 801730a:	0018      	movs	r0, r3
 801730c:	46bd      	mov	sp, r7
 801730e:	b002      	add	sp, #8
 8017310:	bd80      	pop	{r7, pc}

08017312 <USBPD_PHY_SetResistor_SinkTxNG>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port
  * @retval None
  */
void USBPD_PHY_SetResistor_SinkTxNG(uint8_t PortNum)
{
 8017312:	b580      	push	{r7, lr}
 8017314:	b082      	sub	sp, #8
 8017316:	af00      	add	r7, sp, #0
 8017318:	0002      	movs	r2, r0
 801731a:	1dfb      	adds	r3, r7, #7
 801731c:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxNG(PortNum);
 801731e:	1dfb      	adds	r3, r7, #7
 8017320:	781b      	ldrb	r3, [r3, #0]
 8017322:	0018      	movs	r0, r3
 8017324:	f001 f87e 	bl	8018424 <USBPD_HW_IF_SetResistor_SinkTxNG>
}
 8017328:	46c0      	nop			@ (mov r8, r8)
 801732a:	46bd      	mov	sp, r7
 801732c:	b002      	add	sp, #8
 801732e:	bd80      	pop	{r7, pc}

08017330 <USBPD_PHY_SetResistor_SinkTxOK>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval none.
  */
void USBPD_PHY_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8017330:	b580      	push	{r7, lr}
 8017332:	b082      	sub	sp, #8
 8017334:	af00      	add	r7, sp, #0
 8017336:	0002      	movs	r2, r0
 8017338:	1dfb      	adds	r3, r7, #7
 801733a:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxOK(PortNum);
 801733c:	1dfb      	adds	r3, r7, #7
 801733e:	781b      	ldrb	r3, [r3, #0]
 8017340:	0018      	movs	r0, r3
 8017342:	f001 f889 	bl	8018458 <USBPD_HW_IF_SetResistor_SinkTxOK>
}
 8017346:	46c0      	nop			@ (mov r8, r8)
 8017348:	46bd      	mov	sp, r7
 801734a:	b002      	add	sp, #8
 801734c:	bd80      	pop	{r7, pc}
	...

08017350 <USBPD_PHY_SOPSupported>:
  * @param  PortNum  Number of the port.
  * @param  SOPSupported  List of the supported SOP
  * @retval None.
  */
void USBPD_PHY_SOPSupported(uint8_t PortNum, uint32_t SOPSupported)
{
 8017350:	b580      	push	{r7, lr}
 8017352:	b082      	sub	sp, #8
 8017354:	af00      	add	r7, sp, #0
 8017356:	0002      	movs	r2, r0
 8017358:	6039      	str	r1, [r7, #0]
 801735a:	1dfb      	adds	r3, r7, #7
 801735c:	701a      	strb	r2, [r3, #0]
  PHY_Ports[PortNum].SupportedSOP = SOPSupported;
 801735e:	1dfb      	adds	r3, r7, #7
 8017360:	781b      	ldrb	r3, [r3, #0]
 8017362:	4a05      	ldr	r2, [pc, #20]	@ (8017378 <USBPD_PHY_SOPSupported+0x28>)
 8017364:	00db      	lsls	r3, r3, #3
 8017366:	18d3      	adds	r3, r2, r3
 8017368:	3304      	adds	r3, #4
 801736a:	683a      	ldr	r2, [r7, #0]
 801736c:	601a      	str	r2, [r3, #0]
}
 801736e:	46c0      	nop			@ (mov r8, r8)
 8017370:	46bd      	mov	sp, r7
 8017372:	b002      	add	sp, #8
 8017374:	bd80      	pop	{r7, pc}
 8017376:	46c0      	nop			@ (mov r8, r8)
 8017378:	20011c1c 	.word	0x20011c1c

0801737c <USBPD_PHY_IsResistor_SinkTxOk>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval USBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PHY_IsResistor_SinkTxOk(uint8_t PortNum)
{
 801737c:	b580      	push	{r7, lr}
 801737e:	b082      	sub	sp, #8
 8017380:	af00      	add	r7, sp, #0
 8017382:	0002      	movs	r2, r0
 8017384:	1dfb      	adds	r3, r7, #7
 8017386:	701a      	strb	r2, [r3, #0]
  return USBPD_HW_IF_IsResistor_SinkTxOk(PortNum);
 8017388:	1dfb      	adds	r3, r7, #7
 801738a:	781b      	ldrb	r3, [r3, #0]
 801738c:	0018      	movs	r0, r3
 801738e:	f001 f87d 	bl	801848c <USBPD_HW_IF_IsResistor_SinkTxOk>
 8017392:	0003      	movs	r3, r0
}
 8017394:	0018      	movs	r0, r3
 8017396:	46bd      	mov	sp, r7
 8017398:	b002      	add	sp, #8
 801739a:	bd80      	pop	{r7, pc}

0801739c <USBPD_PHY_FastRoleSwapSignalling>:
  * @brief  function to generate an FRS signalling
  * @param  PortNum  Number of the port.
  * @retval None.
  */
void USBPD_PHY_FastRoleSwapSignalling(uint8_t PortNum)
{
 801739c:	b580      	push	{r7, lr}
 801739e:	b082      	sub	sp, #8
 80173a0:	af00      	add	r7, sp, #0
 80173a2:	0002      	movs	r2, r0
 80173a4:	1dfb      	adds	r3, r7, #7
 80173a6:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_FastRoleSwapSignalling(PortNum);
 80173a8:	1dfb      	adds	r3, r7, #7
 80173aa:	781b      	ldrb	r3, [r3, #0]
 80173ac:	0018      	movs	r0, r3
 80173ae:	f001 f8b1 	bl	8018514 <USBPD_HW_IF_FastRoleSwapSignalling>
}
 80173b2:	46c0      	nop			@ (mov r8, r8)
 80173b4:	46bd      	mov	sp, r7
 80173b6:	b002      	add	sp, #8
 80173b8:	bd80      	pop	{r7, pc}

080173ba <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 80173ba:	b580      	push	{r7, lr}
 80173bc:	b082      	sub	sp, #8
 80173be:	af00      	add	r7, sp, #0
 80173c0:	0002      	movs	r2, r0
 80173c2:	1dfb      	adds	r3, r7, #7
 80173c4:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_EnableRX(PortNum);
 80173c6:	1dfb      	adds	r3, r7, #7
 80173c8:	781b      	ldrb	r3, [r3, #0]
 80173ca:	0018      	movs	r0, r3
 80173cc:	f000 fe0a 	bl	8017fe4 <USBPD_HW_IF_EnableRX>
}
 80173d0:	46c0      	nop			@ (mov r8, r8)
 80173d2:	46bd      	mov	sp, r7
 80173d4:	b002      	add	sp, #8
 80173d6:	bd80      	pop	{r7, pc}

080173d8 <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 80173d8:	b580      	push	{r7, lr}
 80173da:	b082      	sub	sp, #8
 80173dc:	af00      	add	r7, sp, #0
 80173de:	0002      	movs	r2, r0
 80173e0:	1dfb      	adds	r3, r7, #7
 80173e2:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_DisableRX(PortNum);
 80173e4:	1dfb      	adds	r3, r7, #7
 80173e6:	781b      	ldrb	r3, [r3, #0]
 80173e8:	0018      	movs	r0, r3
 80173ea:	f000 fe13 	bl	8018014 <USBPD_HW_IF_DisableRX>
}
 80173ee:	46c0      	nop			@ (mov r8, r8)
 80173f0:	46bd      	mov	sp, r7
 80173f2:	b002      	add	sp, #8
 80173f4:	bd80      	pop	{r7, pc}
	...

080173f8 <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 80173f8:	b590      	push	{r4, r7, lr}
 80173fa:	b085      	sub	sp, #20
 80173fc:	af00      	add	r7, sp, #0
 80173fe:	0002      	movs	r2, r0
 8017400:	6039      	str	r1, [r7, #0]
 8017402:	1dfb      	adds	r3, r7, #7
 8017404:	701a      	strb	r2, [r3, #0]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 8017406:	2008      	movs	r0, #8
 8017408:	183b      	adds	r3, r7, r0
 801740a:	4a2e      	ldr	r2, [pc, #184]	@ (80174c4 <PHY_Rx_Completed+0xcc>)
 801740c:	6811      	ldr	r1, [r2, #0]
 801740e:	6019      	str	r1, [r3, #0]
 8017410:	8892      	ldrh	r2, [r2, #4]
 8017412:	809a      	strh	r2, [r3, #4]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 8017414:	240f      	movs	r4, #15
 8017416:	193b      	adds	r3, r7, r4
 8017418:	1839      	adds	r1, r7, r0
 801741a:	683a      	ldr	r2, [r7, #0]
 801741c:	188a      	adds	r2, r1, r2
 801741e:	7812      	ldrb	r2, [r2, #0]
 8017420:	701a      	strb	r2, [r3, #0]

  /* check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 8017422:	193b      	adds	r3, r7, r4
 8017424:	781b      	ldrb	r3, [r3, #0]
 8017426:	2b04      	cmp	r3, #4
 8017428:	dc02      	bgt.n	8017430 <PHY_Rx_Completed+0x38>
 801742a:	2b00      	cmp	r3, #0
 801742c:	da1d      	bge.n	801746a <PHY_Rx_Completed+0x72>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 801742e:	e040      	b.n	80174b2 <PHY_Rx_Completed+0xba>
  switch (_msgtype)
 8017430:	2b06      	cmp	r3, #6
 8017432:	d13e      	bne.n	80174b2 <PHY_Rx_Completed+0xba>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 8017434:	1dfb      	adds	r3, r7, #7
 8017436:	781b      	ldrb	r3, [r3, #0]
 8017438:	4a23      	ldr	r2, [pc, #140]	@ (80174c8 <PHY_Rx_Completed+0xd0>)
 801743a:	00db      	lsls	r3, r3, #3
 801743c:	18d3      	adds	r3, r2, r3
 801743e:	3304      	adds	r3, #4
 8017440:	681b      	ldr	r3, [r3, #0]
 8017442:	221e      	movs	r2, #30
 8017444:	4013      	ands	r3, r2
 8017446:	2b1e      	cmp	r3, #30
 8017448:	d135      	bne.n	80174b6 <PHY_Rx_Completed+0xbe>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 801744a:	1dfb      	adds	r3, r7, #7
 801744c:	781a      	ldrb	r2, [r3, #0]
 801744e:	491f      	ldr	r1, [pc, #124]	@ (80174cc <PHY_Rx_Completed+0xd4>)
 8017450:	0013      	movs	r3, r2
 8017452:	011b      	lsls	r3, r3, #4
 8017454:	1a9b      	subs	r3, r3, r2
 8017456:	009b      	lsls	r3, r3, #2
 8017458:	18cb      	adds	r3, r1, r3
 801745a:	331c      	adds	r3, #28
 801745c:	681b      	ldr	r3, [r3, #0]
 801745e:	1dfa      	adds	r2, r7, #7
 8017460:	7812      	ldrb	r2, [r2, #0]
 8017462:	2106      	movs	r1, #6
 8017464:	0010      	movs	r0, r2
 8017466:	4798      	blx	r3
      break;
 8017468:	e025      	b.n	80174b6 <PHY_Rx_Completed+0xbe>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 801746a:	240f      	movs	r4, #15
 801746c:	193b      	adds	r3, r7, r4
 801746e:	781b      	ldrb	r3, [r3, #0]
 8017470:	2201      	movs	r2, #1
 8017472:	409a      	lsls	r2, r3
 8017474:	0013      	movs	r3, r2
 8017476:	b2db      	uxtb	r3, r3
 8017478:	0018      	movs	r0, r3
 801747a:	1dfb      	adds	r3, r7, #7
 801747c:	781b      	ldrb	r3, [r3, #0]
 801747e:	4a12      	ldr	r2, [pc, #72]	@ (80174c8 <PHY_Rx_Completed+0xd0>)
 8017480:	00db      	lsls	r3, r3, #3
 8017482:	18d3      	adds	r3, r2, r3
 8017484:	3304      	adds	r3, #4
 8017486:	681b      	ldr	r3, [r3, #0]
 8017488:	193a      	adds	r2, r7, r4
 801748a:	7812      	ldrb	r2, [r2, #0]
 801748c:	2101      	movs	r1, #1
 801748e:	4091      	lsls	r1, r2
 8017490:	000a      	movs	r2, r1
 8017492:	b2d2      	uxtb	r2, r2
 8017494:	4013      	ands	r3, r2
 8017496:	4298      	cmp	r0, r3
 8017498:	d10f      	bne.n	80174ba <PHY_Rx_Completed+0xc2>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 801749a:	1dfb      	adds	r3, r7, #7
 801749c:	781a      	ldrb	r2, [r3, #0]
 801749e:	4b0a      	ldr	r3, [pc, #40]	@ (80174c8 <PHY_Rx_Completed+0xd0>)
 80174a0:	00d2      	lsls	r2, r2, #3
 80174a2:	58d3      	ldr	r3, [r2, r3]
 80174a4:	193a      	adds	r2, r7, r4
 80174a6:	7811      	ldrb	r1, [r2, #0]
 80174a8:	1dfa      	adds	r2, r7, #7
 80174aa:	7812      	ldrb	r2, [r2, #0]
 80174ac:	0010      	movs	r0, r2
 80174ae:	4798      	blx	r3
      break;
 80174b0:	e003      	b.n	80174ba <PHY_Rx_Completed+0xc2>
      break;
 80174b2:	46c0      	nop			@ (mov r8, r8)
 80174b4:	e002      	b.n	80174bc <PHY_Rx_Completed+0xc4>
      break;
 80174b6:	46c0      	nop			@ (mov r8, r8)
 80174b8:	e000      	b.n	80174bc <PHY_Rx_Completed+0xc4>
      break;
 80174ba:	46c0      	nop			@ (mov r8, r8)
  }
}
 80174bc:	46c0      	nop			@ (mov r8, r8)
 80174be:	46bd      	mov	sp, r7
 80174c0:	b005      	add	sp, #20
 80174c2:	bd90      	pop	{r4, r7, pc}
 80174c4:	08020108 	.word	0x08020108
 80174c8:	20011c1c 	.word	0x20011c1c
 80174cc:	20011c2c 	.word	0x20011c2c

080174d0 <LL_AHB1_GRP1_EnableClock>:
{
 80174d0:	b580      	push	{r7, lr}
 80174d2:	b084      	sub	sp, #16
 80174d4:	af00      	add	r7, sp, #0
 80174d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80174d8:	4b07      	ldr	r3, [pc, #28]	@ (80174f8 <LL_AHB1_GRP1_EnableClock+0x28>)
 80174da:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80174dc:	4b06      	ldr	r3, [pc, #24]	@ (80174f8 <LL_AHB1_GRP1_EnableClock+0x28>)
 80174de:	687a      	ldr	r2, [r7, #4]
 80174e0:	430a      	orrs	r2, r1
 80174e2:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80174e4:	4b04      	ldr	r3, [pc, #16]	@ (80174f8 <LL_AHB1_GRP1_EnableClock+0x28>)
 80174e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80174e8:	687a      	ldr	r2, [r7, #4]
 80174ea:	4013      	ands	r3, r2
 80174ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80174ee:	68fb      	ldr	r3, [r7, #12]
}
 80174f0:	46c0      	nop			@ (mov r8, r8)
 80174f2:	46bd      	mov	sp, r7
 80174f4:	b004      	add	sp, #16
 80174f6:	bd80      	pop	{r7, pc}
 80174f8:	40021000 	.word	0x40021000

080174fc <LL_APB1_GRP1_EnableClock>:
{
 80174fc:	b580      	push	{r7, lr}
 80174fe:	b084      	sub	sp, #16
 8017500:	af00      	add	r7, sp, #0
 8017502:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 8017504:	4b07      	ldr	r3, [pc, #28]	@ (8017524 <LL_APB1_GRP1_EnableClock+0x28>)
 8017506:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8017508:	4b06      	ldr	r3, [pc, #24]	@ (8017524 <LL_APB1_GRP1_EnableClock+0x28>)
 801750a:	687a      	ldr	r2, [r7, #4]
 801750c:	430a      	orrs	r2, r1
 801750e:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8017510:	4b04      	ldr	r3, [pc, #16]	@ (8017524 <LL_APB1_GRP1_EnableClock+0x28>)
 8017512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017514:	687a      	ldr	r2, [r7, #4]
 8017516:	4013      	ands	r3, r2
 8017518:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801751a:	68fb      	ldr	r3, [r7, #12]
}
 801751c:	46c0      	nop			@ (mov r8, r8)
 801751e:	46bd      	mov	sp, r7
 8017520:	b004      	add	sp, #16
 8017522:	bd80      	pop	{r7, pc}
 8017524:	40021000 	.word	0x40021000

08017528 <LL_APB2_GRP1_EnableClock>:
{
 8017528:	b580      	push	{r7, lr}
 801752a:	b084      	sub	sp, #16
 801752c:	af00      	add	r7, sp, #0
 801752e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8017530:	4b07      	ldr	r3, [pc, #28]	@ (8017550 <LL_APB2_GRP1_EnableClock+0x28>)
 8017532:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8017534:	4b06      	ldr	r3, [pc, #24]	@ (8017550 <LL_APB2_GRP1_EnableClock+0x28>)
 8017536:	687a      	ldr	r2, [r7, #4]
 8017538:	430a      	orrs	r2, r1
 801753a:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 801753c:	4b04      	ldr	r3, [pc, #16]	@ (8017550 <LL_APB2_GRP1_EnableClock+0x28>)
 801753e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017540:	687a      	ldr	r2, [r7, #4]
 8017542:	4013      	ands	r3, r2
 8017544:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8017546:	68fb      	ldr	r3, [r7, #12]
}
 8017548:	46c0      	nop			@ (mov r8, r8)
 801754a:	46bd      	mov	sp, r7
 801754c:	b004      	add	sp, #16
 801754e:	bd80      	pop	{r7, pc}
 8017550:	40021000 	.word	0x40021000

08017554 <LL_UCPD_Enable>:
{
 8017554:	b580      	push	{r7, lr}
 8017556:	b082      	sub	sp, #8
 8017558:	af00      	add	r7, sp, #0
 801755a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	681b      	ldr	r3, [r3, #0]
 8017560:	2280      	movs	r2, #128	@ 0x80
 8017562:	0612      	lsls	r2, r2, #24
 8017564:	431a      	orrs	r2, r3
 8017566:	687b      	ldr	r3, [r7, #4]
 8017568:	601a      	str	r2, [r3, #0]
}
 801756a:	46c0      	nop			@ (mov r8, r8)
 801756c:	46bd      	mov	sp, r7
 801756e:	b002      	add	sp, #8
 8017570:	bd80      	pop	{r7, pc}

08017572 <LL_UCPD_Disable>:
{
 8017572:	b580      	push	{r7, lr}
 8017574:	b082      	sub	sp, #8
 8017576:	af00      	add	r7, sp, #0
 8017578:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 801757a:	687b      	ldr	r3, [r7, #4]
 801757c:	681b      	ldr	r3, [r3, #0]
 801757e:	005b      	lsls	r3, r3, #1
 8017580:	085a      	lsrs	r2, r3, #1
 8017582:	687b      	ldr	r3, [r7, #4]
 8017584:	601a      	str	r2, [r3, #0]
}
 8017586:	46c0      	nop			@ (mov r8, r8)
 8017588:	46bd      	mov	sp, r7
 801758a:	b002      	add	sp, #8
 801758c:	bd80      	pop	{r7, pc}
	...

08017590 <LL_UCPD_TypeCDetectionCC2Enable>:
{
 8017590:	b580      	push	{r7, lr}
 8017592:	b082      	sub	sp, #8
 8017594:	af00      	add	r7, sp, #0
 8017596:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	68db      	ldr	r3, [r3, #12]
 801759c:	4a03      	ldr	r2, [pc, #12]	@ (80175ac <LL_UCPD_TypeCDetectionCC2Enable+0x1c>)
 801759e:	401a      	ands	r2, r3
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	60da      	str	r2, [r3, #12]
}
 80175a4:	46c0      	nop			@ (mov r8, r8)
 80175a6:	46bd      	mov	sp, r7
 80175a8:	b002      	add	sp, #8
 80175aa:	bd80      	pop	{r7, pc}
 80175ac:	ffdfffff 	.word	0xffdfffff

080175b0 <LL_UCPD_TypeCDetectionCC2Disable>:
{
 80175b0:	b580      	push	{r7, lr}
 80175b2:	b082      	sub	sp, #8
 80175b4:	af00      	add	r7, sp, #0
 80175b6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 80175b8:	687b      	ldr	r3, [r7, #4]
 80175ba:	68db      	ldr	r3, [r3, #12]
 80175bc:	2280      	movs	r2, #128	@ 0x80
 80175be:	0392      	lsls	r2, r2, #14
 80175c0:	431a      	orrs	r2, r3
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	60da      	str	r2, [r3, #12]
}
 80175c6:	46c0      	nop			@ (mov r8, r8)
 80175c8:	46bd      	mov	sp, r7
 80175ca:	b002      	add	sp, #8
 80175cc:	bd80      	pop	{r7, pc}
	...

080175d0 <LL_UCPD_TypeCDetectionCC1Enable>:
{
 80175d0:	b580      	push	{r7, lr}
 80175d2:	b082      	sub	sp, #8
 80175d4:	af00      	add	r7, sp, #0
 80175d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	68db      	ldr	r3, [r3, #12]
 80175dc:	4a03      	ldr	r2, [pc, #12]	@ (80175ec <LL_UCPD_TypeCDetectionCC1Enable+0x1c>)
 80175de:	401a      	ands	r2, r3
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	60da      	str	r2, [r3, #12]
}
 80175e4:	46c0      	nop			@ (mov r8, r8)
 80175e6:	46bd      	mov	sp, r7
 80175e8:	b002      	add	sp, #8
 80175ea:	bd80      	pop	{r7, pc}
 80175ec:	ffefffff 	.word	0xffefffff

080175f0 <LL_UCPD_TypeCDetectionCC1Disable>:
{
 80175f0:	b580      	push	{r7, lr}
 80175f2:	b082      	sub	sp, #8
 80175f4:	af00      	add	r7, sp, #0
 80175f6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	68db      	ldr	r3, [r3, #12]
 80175fc:	2280      	movs	r2, #128	@ 0x80
 80175fe:	0352      	lsls	r2, r2, #13
 8017600:	431a      	orrs	r2, r3
 8017602:	687b      	ldr	r3, [r7, #4]
 8017604:	60da      	str	r2, [r3, #12]
}
 8017606:	46c0      	nop			@ (mov r8, r8)
 8017608:	46bd      	mov	sp, r7
 801760a:	b002      	add	sp, #8
 801760c:	bd80      	pop	{r7, pc}

0801760e <LL_UCPD_SignalFRSTX>:
{
 801760e:	b580      	push	{r7, lr}
 8017610:	b082      	sub	sp, #8
 8017612:	af00      	add	r7, sp, #0
 8017614:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
 8017616:	687b      	ldr	r3, [r7, #4]
 8017618:	68db      	ldr	r3, [r3, #12]
 801761a:	2280      	movs	r2, #128	@ 0x80
 801761c:	0292      	lsls	r2, r2, #10
 801761e:	431a      	orrs	r2, r3
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	60da      	str	r2, [r3, #12]
}
 8017624:	46c0      	nop			@ (mov r8, r8)
 8017626:	46bd      	mov	sp, r7
 8017628:	b002      	add	sp, #8
 801762a:	bd80      	pop	{r7, pc}

0801762c <LL_UCPD_FRSDetectionEnable>:
{
 801762c:	b580      	push	{r7, lr}
 801762e:	b082      	sub	sp, #8
 8017630:	af00      	add	r7, sp, #0
 8017632:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	68db      	ldr	r3, [r3, #12]
 8017638:	2280      	movs	r2, #128	@ 0x80
 801763a:	0252      	lsls	r2, r2, #9
 801763c:	431a      	orrs	r2, r3
 801763e:	687b      	ldr	r3, [r7, #4]
 8017640:	60da      	str	r2, [r3, #12]
}
 8017642:	46c0      	nop			@ (mov r8, r8)
 8017644:	46bd      	mov	sp, r7
 8017646:	b002      	add	sp, #8
 8017648:	bd80      	pop	{r7, pc}
	...

0801764c <LL_UCPD_FRSDetectionDisable>:
{
 801764c:	b580      	push	{r7, lr}
 801764e:	b082      	sub	sp, #8
 8017650:	af00      	add	r7, sp, #0
 8017652:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	68db      	ldr	r3, [r3, #12]
 8017658:	4a03      	ldr	r2, [pc, #12]	@ (8017668 <LL_UCPD_FRSDetectionDisable+0x1c>)
 801765a:	401a      	ands	r2, r3
 801765c:	687b      	ldr	r3, [r7, #4]
 801765e:	60da      	str	r2, [r3, #12]
}
 8017660:	46c0      	nop			@ (mov r8, r8)
 8017662:	46bd      	mov	sp, r7
 8017664:	b002      	add	sp, #8
 8017666:	bd80      	pop	{r7, pc}
 8017668:	fffeffff 	.word	0xfffeffff

0801766c <LL_UCPD_SetccEnable>:
{
 801766c:	b580      	push	{r7, lr}
 801766e:	b082      	sub	sp, #8
 8017670:	af00      	add	r7, sp, #0
 8017672:	6078      	str	r0, [r7, #4]
 8017674:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	68db      	ldr	r3, [r3, #12]
 801767a:	4a05      	ldr	r2, [pc, #20]	@ (8017690 <LL_UCPD_SetccEnable+0x24>)
 801767c:	401a      	ands	r2, r3
 801767e:	683b      	ldr	r3, [r7, #0]
 8017680:	431a      	orrs	r2, r3
 8017682:	687b      	ldr	r3, [r7, #4]
 8017684:	60da      	str	r2, [r3, #12]
}
 8017686:	46c0      	nop			@ (mov r8, r8)
 8017688:	46bd      	mov	sp, r7
 801768a:	b002      	add	sp, #8
 801768c:	bd80      	pop	{r7, pc}
 801768e:	46c0      	nop			@ (mov r8, r8)
 8017690:	fffff3ff 	.word	0xfffff3ff

08017694 <LL_UCPD_SetSNKRole>:
{
 8017694:	b580      	push	{r7, lr}
 8017696:	b082      	sub	sp, #8
 8017698:	af00      	add	r7, sp, #0
 801769a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	68db      	ldr	r3, [r3, #12]
 80176a0:	2280      	movs	r2, #128	@ 0x80
 80176a2:	0092      	lsls	r2, r2, #2
 80176a4:	431a      	orrs	r2, r3
 80176a6:	687b      	ldr	r3, [r7, #4]
 80176a8:	60da      	str	r2, [r3, #12]
}
 80176aa:	46c0      	nop			@ (mov r8, r8)
 80176ac:	46bd      	mov	sp, r7
 80176ae:	b002      	add	sp, #8
 80176b0:	bd80      	pop	{r7, pc}
	...

080176b4 <LL_UCPD_SetSRCRole>:
{
 80176b4:	b580      	push	{r7, lr}
 80176b6:	b082      	sub	sp, #8
 80176b8:	af00      	add	r7, sp, #0
 80176ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	68db      	ldr	r3, [r3, #12]
 80176c0:	4a03      	ldr	r2, [pc, #12]	@ (80176d0 <LL_UCPD_SetSRCRole+0x1c>)
 80176c2:	401a      	ands	r2, r3
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	60da      	str	r2, [r3, #12]
}
 80176c8:	46c0      	nop			@ (mov r8, r8)
 80176ca:	46bd      	mov	sp, r7
 80176cc:	b002      	add	sp, #8
 80176ce:	bd80      	pop	{r7, pc}
 80176d0:	fffffdff 	.word	0xfffffdff

080176d4 <LL_UCPD_SetRpResistor>:
{
 80176d4:	b580      	push	{r7, lr}
 80176d6:	b082      	sub	sp, #8
 80176d8:	af00      	add	r7, sp, #0
 80176da:	6078      	str	r0, [r7, #4]
 80176dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 80176de:	687b      	ldr	r3, [r7, #4]
 80176e0:	68db      	ldr	r3, [r3, #12]
 80176e2:	4a05      	ldr	r2, [pc, #20]	@ (80176f8 <LL_UCPD_SetRpResistor+0x24>)
 80176e4:	401a      	ands	r2, r3
 80176e6:	683b      	ldr	r3, [r7, #0]
 80176e8:	431a      	orrs	r2, r3
 80176ea:	687b      	ldr	r3, [r7, #4]
 80176ec:	60da      	str	r2, [r3, #12]
}
 80176ee:	46c0      	nop			@ (mov r8, r8)
 80176f0:	46bd      	mov	sp, r7
 80176f2:	b002      	add	sp, #8
 80176f4:	bd80      	pop	{r7, pc}
 80176f6:	46c0      	nop			@ (mov r8, r8)
 80176f8:	fffffe7f 	.word	0xfffffe7f

080176fc <LL_UCPD_SetCCPin>:
{
 80176fc:	b580      	push	{r7, lr}
 80176fe:	b082      	sub	sp, #8
 8017700:	af00      	add	r7, sp, #0
 8017702:	6078      	str	r0, [r7, #4]
 8017704:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	68db      	ldr	r3, [r3, #12]
 801770a:	2240      	movs	r2, #64	@ 0x40
 801770c:	4393      	bics	r3, r2
 801770e:	001a      	movs	r2, r3
 8017710:	683b      	ldr	r3, [r7, #0]
 8017712:	431a      	orrs	r2, r3
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	60da      	str	r2, [r3, #12]
}
 8017718:	46c0      	nop			@ (mov r8, r8)
 801771a:	46bd      	mov	sp, r7
 801771c:	b002      	add	sp, #8
 801771e:	bd80      	pop	{r7, pc}

08017720 <LL_UCPD_RxEnable>:
{
 8017720:	b580      	push	{r7, lr}
 8017722:	b082      	sub	sp, #8
 8017724:	af00      	add	r7, sp, #0
 8017726:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8017728:	687b      	ldr	r3, [r7, #4]
 801772a:	68db      	ldr	r3, [r3, #12]
 801772c:	2220      	movs	r2, #32
 801772e:	431a      	orrs	r2, r3
 8017730:	687b      	ldr	r3, [r7, #4]
 8017732:	60da      	str	r2, [r3, #12]
}
 8017734:	46c0      	nop			@ (mov r8, r8)
 8017736:	46bd      	mov	sp, r7
 8017738:	b002      	add	sp, #8
 801773a:	bd80      	pop	{r7, pc}

0801773c <LL_UCPD_RxDisable>:
{
 801773c:	b580      	push	{r7, lr}
 801773e:	b082      	sub	sp, #8
 8017740:	af00      	add	r7, sp, #0
 8017742:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8017744:	687b      	ldr	r3, [r7, #4]
 8017746:	68db      	ldr	r3, [r3, #12]
 8017748:	2220      	movs	r2, #32
 801774a:	4393      	bics	r3, r2
 801774c:	001a      	movs	r2, r3
 801774e:	687b      	ldr	r3, [r7, #4]
 8017750:	60da      	str	r2, [r3, #12]
}
 8017752:	46c0      	nop			@ (mov r8, r8)
 8017754:	46bd      	mov	sp, r7
 8017756:	b002      	add	sp, #8
 8017758:	bd80      	pop	{r7, pc}

0801775a <LL_UCPD_SetRxMode>:
{
 801775a:	b580      	push	{r7, lr}
 801775c:	b082      	sub	sp, #8
 801775e:	af00      	add	r7, sp, #0
 8017760:	6078      	str	r0, [r7, #4]
 8017762:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 8017764:	687b      	ldr	r3, [r7, #4]
 8017766:	68db      	ldr	r3, [r3, #12]
 8017768:	2210      	movs	r2, #16
 801776a:	4393      	bics	r3, r2
 801776c:	001a      	movs	r2, r3
 801776e:	683b      	ldr	r3, [r7, #0]
 8017770:	431a      	orrs	r2, r3
 8017772:	687b      	ldr	r3, [r7, #4]
 8017774:	60da      	str	r2, [r3, #12]
}
 8017776:	46c0      	nop			@ (mov r8, r8)
 8017778:	46bd      	mov	sp, r7
 801777a:	b002      	add	sp, #8
 801777c:	bd80      	pop	{r7, pc}

0801777e <LL_UCPD_SendHardReset>:
{
 801777e:	b580      	push	{r7, lr}
 8017780:	b082      	sub	sp, #8
 8017782:	af00      	add	r7, sp, #0
 8017784:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 8017786:	687b      	ldr	r3, [r7, #4]
 8017788:	68db      	ldr	r3, [r3, #12]
 801778a:	2208      	movs	r2, #8
 801778c:	431a      	orrs	r2, r3
 801778e:	687b      	ldr	r3, [r7, #4]
 8017790:	60da      	str	r2, [r3, #12]
}
 8017792:	46c0      	nop			@ (mov r8, r8)
 8017794:	46bd      	mov	sp, r7
 8017796:	b002      	add	sp, #8
 8017798:	bd80      	pop	{r7, pc}

0801779a <LL_UCPD_SendMessage>:
{
 801779a:	b580      	push	{r7, lr}
 801779c:	b082      	sub	sp, #8
 801779e:	af00      	add	r7, sp, #0
 80177a0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 80177a2:	687b      	ldr	r3, [r7, #4]
 80177a4:	68db      	ldr	r3, [r3, #12]
 80177a6:	2204      	movs	r2, #4
 80177a8:	431a      	orrs	r2, r3
 80177aa:	687b      	ldr	r3, [r7, #4]
 80177ac:	60da      	str	r2, [r3, #12]
}
 80177ae:	46c0      	nop			@ (mov r8, r8)
 80177b0:	46bd      	mov	sp, r7
 80177b2:	b002      	add	sp, #8
 80177b4:	bd80      	pop	{r7, pc}

080177b6 <LL_UCPD_SetTxMode>:
{
 80177b6:	b580      	push	{r7, lr}
 80177b8:	b082      	sub	sp, #8
 80177ba:	af00      	add	r7, sp, #0
 80177bc:	6078      	str	r0, [r7, #4]
 80177be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	68db      	ldr	r3, [r3, #12]
 80177c4:	2203      	movs	r2, #3
 80177c6:	4393      	bics	r3, r2
 80177c8:	001a      	movs	r2, r3
 80177ca:	683b      	ldr	r3, [r7, #0]
 80177cc:	431a      	orrs	r2, r3
 80177ce:	687b      	ldr	r3, [r7, #4]
 80177d0:	60da      	str	r2, [r3, #12]
}
 80177d2:	46c0      	nop			@ (mov r8, r8)
 80177d4:	46bd      	mov	sp, r7
 80177d6:	b002      	add	sp, #8
 80177d8:	bd80      	pop	{r7, pc}

080177da <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 80177da:	b580      	push	{r7, lr}
 80177dc:	b082      	sub	sp, #8
 80177de:	af00      	add	r7, sp, #0
 80177e0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 80177e2:	687b      	ldr	r3, [r7, #4]
 80177e4:	681b      	ldr	r3, [r3, #0]
 80177e6:	2280      	movs	r2, #128	@ 0x80
 80177e8:	05d2      	lsls	r2, r2, #23
 80177ea:	431a      	orrs	r2, r3
 80177ec:	687b      	ldr	r3, [r7, #4]
 80177ee:	601a      	str	r2, [r3, #0]
}
 80177f0:	46c0      	nop			@ (mov r8, r8)
 80177f2:	46bd      	mov	sp, r7
 80177f4:	b002      	add	sp, #8
 80177f6:	bd80      	pop	{r7, pc}

080177f8 <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 80177f8:	b580      	push	{r7, lr}
 80177fa:	b082      	sub	sp, #8
 80177fc:	af00      	add	r7, sp, #0
 80177fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	681b      	ldr	r3, [r3, #0]
 8017804:	4a03      	ldr	r2, [pc, #12]	@ (8017814 <LL_UCPD_RxDMADisable+0x1c>)
 8017806:	401a      	ands	r2, r3
 8017808:	687b      	ldr	r3, [r7, #4]
 801780a:	601a      	str	r2, [r3, #0]
}
 801780c:	46c0      	nop			@ (mov r8, r8)
 801780e:	46bd      	mov	sp, r7
 8017810:	b002      	add	sp, #8
 8017812:	bd80      	pop	{r7, pc}
 8017814:	bfffffff 	.word	0xbfffffff

08017818 <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8017818:	b580      	push	{r7, lr}
 801781a:	b082      	sub	sp, #8
 801781c:	af00      	add	r7, sp, #0
 801781e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	681b      	ldr	r3, [r3, #0]
 8017824:	2280      	movs	r2, #128	@ 0x80
 8017826:	0592      	lsls	r2, r2, #22
 8017828:	431a      	orrs	r2, r3
 801782a:	687b      	ldr	r3, [r7, #4]
 801782c:	601a      	str	r2, [r3, #0]
}
 801782e:	46c0      	nop			@ (mov r8, r8)
 8017830:	46bd      	mov	sp, r7
 8017832:	b002      	add	sp, #8
 8017834:	bd80      	pop	{r7, pc}
	...

08017838 <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 8017838:	b580      	push	{r7, lr}
 801783a:	b082      	sub	sp, #8
 801783c:	af00      	add	r7, sp, #0
 801783e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	681b      	ldr	r3, [r3, #0]
 8017844:	4a03      	ldr	r2, [pc, #12]	@ (8017854 <LL_UCPD_TxDMADisable+0x1c>)
 8017846:	401a      	ands	r2, r3
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	601a      	str	r2, [r3, #0]
}
 801784c:	46c0      	nop			@ (mov r8, r8)
 801784e:	46bd      	mov	sp, r7
 8017850:	b002      	add	sp, #8
 8017852:	bd80      	pop	{r7, pc}
 8017854:	dfffffff 	.word	0xdfffffff

08017858 <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 8017858:	b580      	push	{r7, lr}
 801785a:	b082      	sub	sp, #8
 801785c:	af00      	add	r7, sp, #0
 801785e:	6078      	str	r0, [r7, #4]
 8017860:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 8017862:	687b      	ldr	r3, [r7, #4]
 8017864:	683a      	ldr	r2, [r7, #0]
 8017866:	61da      	str	r2, [r3, #28]
}
 8017868:	46c0      	nop			@ (mov r8, r8)
 801786a:	46bd      	mov	sp, r7
 801786c:	b002      	add	sp, #8
 801786e:	bd80      	pop	{r7, pc}

08017870 <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 8017870:	b580      	push	{r7, lr}
 8017872:	b082      	sub	sp, #8
 8017874:	af00      	add	r7, sp, #0
 8017876:	6078      	str	r0, [r7, #4]
 8017878:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 801787a:	687b      	ldr	r3, [r7, #4]
 801787c:	683a      	ldr	r2, [r7, #0]
 801787e:	621a      	str	r2, [r3, #32]
}
 8017880:	46c0      	nop			@ (mov r8, r8)
 8017882:	46bd      	mov	sp, r7
 8017884:	b002      	add	sp, #8
 8017886:	bd80      	pop	{r7, pc}

08017888 <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 8017888:	b580      	push	{r7, lr}
 801788a:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 801788c:	2380      	movs	r3, #128	@ 0x80
 801788e:	055b      	lsls	r3, r3, #21
 8017890:	0018      	movs	r0, r3
 8017892:	f7ff fe33 	bl	80174fc <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 8017896:	2380      	movs	r3, #128	@ 0x80
 8017898:	015b      	lsls	r3, r3, #5
 801789a:	0018      	movs	r0, r3
 801789c:	f7ff fe18 	bl	80174d0 <LL_AHB1_GRP1_EnableClock>
}
 80178a0:	46c0      	nop			@ (mov r8, r8)
 80178a2:	46bd      	mov	sp, r7
 80178a4:	bd80      	pop	{r7, pc}
	...

080178a8 <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 80178a8:	b580      	push	{r7, lr}
 80178aa:	b084      	sub	sp, #16
 80178ac:	af00      	add	r7, sp, #0
 80178ae:	0002      	movs	r2, r0
 80178b0:	1dfb      	adds	r3, r7, #7
 80178b2:	701a      	strb	r2, [r3, #0]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 80178b4:	1dfb      	adds	r3, r7, #7
 80178b6:	781a      	ldrb	r2, [r3, #0]
 80178b8:	4916      	ldr	r1, [pc, #88]	@ (8017914 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80178ba:	0013      	movs	r3, r2
 80178bc:	011b      	lsls	r3, r3, #4
 80178be:	1a9b      	subs	r3, r3, r2
 80178c0:	009b      	lsls	r3, r3, #2
 80178c2:	585b      	ldr	r3, [r3, r1]
 80178c4:	68db      	ldr	r3, [r3, #12]
 80178c6:	2207      	movs	r2, #7
 80178c8:	4393      	bics	r3, r2
 80178ca:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 80178cc:	1dfb      	adds	r3, r7, #7
 80178ce:	781a      	ldrb	r2, [r3, #0]
 80178d0:	4910      	ldr	r1, [pc, #64]	@ (8017914 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80178d2:	0013      	movs	r3, r2
 80178d4:	011b      	lsls	r3, r3, #4
 80178d6:	1a9b      	subs	r3, r3, r2
 80178d8:	009b      	lsls	r3, r3, #2
 80178da:	585b      	ldr	r3, [r3, r1]
 80178dc:	0018      	movs	r0, r3
 80178de:	f7ff fe48 	bl	8017572 <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 80178e2:	1dfb      	adds	r3, r7, #7
 80178e4:	781a      	ldrb	r2, [r3, #0]
 80178e6:	490b      	ldr	r1, [pc, #44]	@ (8017914 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80178e8:	0013      	movs	r3, r2
 80178ea:	011b      	lsls	r3, r3, #4
 80178ec:	1a9b      	subs	r3, r3, r2
 80178ee:	009b      	lsls	r3, r3, #2
 80178f0:	585b      	ldr	r3, [r3, r1]
 80178f2:	0018      	movs	r0, r3
 80178f4:	f7ff fe2e 	bl	8017554 <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 80178f8:	1dfb      	adds	r3, r7, #7
 80178fa:	781a      	ldrb	r2, [r3, #0]
 80178fc:	4905      	ldr	r1, [pc, #20]	@ (8017914 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80178fe:	0013      	movs	r3, r2
 8017900:	011b      	lsls	r3, r3, #4
 8017902:	1a9b      	subs	r3, r3, r2
 8017904:	009b      	lsls	r3, r3, #2
 8017906:	585b      	ldr	r3, [r3, r1]
 8017908:	68fa      	ldr	r2, [r7, #12]
 801790a:	60da      	str	r2, [r3, #12]
}
 801790c:	46c0      	nop			@ (mov r8, r8)
 801790e:	46bd      	mov	sp, r7
 8017910:	b004      	add	sp, #16
 8017912:	bd80      	pop	{r7, pc}
 8017914:	20011c2c 	.word	0x20011c2c

08017918 <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 8017918:	b590      	push	{r4, r7, lr}
 801791a:	b08b      	sub	sp, #44	@ 0x2c
 801791c:	af00      	add	r7, sp, #0
 801791e:	60ba      	str	r2, [r7, #8]
 8017920:	607b      	str	r3, [r7, #4]
 8017922:	240f      	movs	r4, #15
 8017924:	193b      	adds	r3, r7, r4
 8017926:	1c02      	adds	r2, r0, #0
 8017928:	701a      	strb	r2, [r3, #0]
 801792a:	200e      	movs	r0, #14
 801792c:	183b      	adds	r3, r7, r0
 801792e:	1c0a      	adds	r2, r1, #0
 8017930:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_OK;
 8017932:	2327      	movs	r3, #39	@ 0x27
 8017934:	18fb      	adds	r3, r7, r3
 8017936:	2200      	movs	r2, #0
 8017938:	701a      	strb	r2, [r3, #0]

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 801793a:	183b      	adds	r3, r7, r0
 801793c:	781b      	ldrb	r3, [r3, #0]
 801793e:	2b05      	cmp	r3, #5
 8017940:	d10b      	bne.n	801795a <USBPD_HW_IF_SendBuffer+0x42>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 8017942:	193b      	adds	r3, r7, r4
 8017944:	781a      	ldrb	r2, [r3, #0]
 8017946:	499e      	ldr	r1, [pc, #632]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017948:	0013      	movs	r3, r2
 801794a:	011b      	lsls	r3, r3, #4
 801794c:	1a9b      	subs	r3, r3, r2
 801794e:	009b      	lsls	r3, r3, #2
 8017950:	585b      	ldr	r3, [r3, r1]
 8017952:	0018      	movs	r0, r3
 8017954:	f7ff ff13 	bl	801777e <LL_UCPD_SendHardReset>
 8017958:	e12a      	b.n	8017bb0 <USBPD_HW_IF_SendBuffer+0x298>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801795a:	f3ef 8310 	mrs	r3, PRIMASK
 801795e:	61fb      	str	r3, [r7, #28]
  return(result);
 8017960:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 8017962:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8017964:	b672      	cpsid	i
}
 8017966:	46c0      	nop			@ (mov r8, r8)

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 8017968:	240f      	movs	r4, #15
 801796a:	193b      	adds	r3, r7, r4
 801796c:	781a      	ldrb	r2, [r3, #0]
 801796e:	4994      	ldr	r1, [pc, #592]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017970:	2038      	movs	r0, #56	@ 0x38
 8017972:	0013      	movs	r3, r2
 8017974:	011b      	lsls	r3, r3, #4
 8017976:	1a9b      	subs	r3, r3, r2
 8017978:	009b      	lsls	r3, r3, #2
 801797a:	18cb      	adds	r3, r1, r3
 801797c:	181b      	adds	r3, r3, r0
 801797e:	781b      	ldrb	r3, [r3, #0]
 8017980:	b2db      	uxtb	r3, r3
 8017982:	2b01      	cmp	r3, #1
 8017984:	d00e      	beq.n	80179a4 <USBPD_HW_IF_SendBuffer+0x8c>
 8017986:	193b      	adds	r3, r7, r4
 8017988:	781a      	ldrb	r2, [r3, #0]
 801798a:	498d      	ldr	r1, [pc, #564]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801798c:	0013      	movs	r3, r2
 801798e:	011b      	lsls	r3, r3, #4
 8017990:	1a9b      	subs	r3, r3, r2
 8017992:	009b      	lsls	r3, r3, #2
 8017994:	18cb      	adds	r3, r1, r3
 8017996:	3304      	adds	r3, #4
 8017998:	681b      	ldr	r3, [r3, #0]
 801799a:	681b      	ldr	r3, [r3, #0]
 801799c:	2201      	movs	r2, #1
 801799e:	4013      	ands	r3, r2
 80179a0:	2b01      	cmp	r3, #1
 80179a2:	d10a      	bne.n	80179ba <USBPD_HW_IF_SendBuffer+0xa2>
 80179a4:	6a3b      	ldr	r3, [r7, #32]
 80179a6:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80179a8:	69bb      	ldr	r3, [r7, #24]
 80179aa:	f383 8810 	msr	PRIMASK, r3
}
 80179ae:	46c0      	nop			@ (mov r8, r8)
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 80179b0:	2327      	movs	r3, #39	@ 0x27
 80179b2:	18fb      	adds	r3, r7, r3
 80179b4:	2202      	movs	r2, #2
 80179b6:	701a      	strb	r2, [r3, #0]
 80179b8:	e0fa      	b.n	8017bb0 <USBPD_HW_IF_SendBuffer+0x298>
 80179ba:	6a3b      	ldr	r3, [r7, #32]
 80179bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80179be:	697b      	ldr	r3, [r7, #20]
 80179c0:	f383 8810 	msr	PRIMASK, r3
}
 80179c4:	46c0      	nop			@ (mov r8, r8)
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 80179c6:	230e      	movs	r3, #14
 80179c8:	18fb      	adds	r3, r7, r3
 80179ca:	781b      	ldrb	r3, [r3, #0]
 80179cc:	2b07      	cmp	r3, #7
 80179ce:	d871      	bhi.n	8017ab4 <USBPD_HW_IF_SendBuffer+0x19c>
 80179d0:	009a      	lsls	r2, r3, #2
 80179d2:	4b7c      	ldr	r3, [pc, #496]	@ (8017bc4 <USBPD_HW_IF_SendBuffer+0x2ac>)
 80179d4:	18d3      	adds	r3, r2, r3
 80179d6:	681b      	ldr	r3, [r3, #0]
 80179d8:	469f      	mov	pc, r3
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 80179da:	240f      	movs	r4, #15
 80179dc:	193b      	adds	r3, r7, r4
 80179de:	781a      	ldrb	r2, [r3, #0]
 80179e0:	4977      	ldr	r1, [pc, #476]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80179e2:	0013      	movs	r3, r2
 80179e4:	011b      	lsls	r3, r3, #4
 80179e6:	1a9b      	subs	r3, r3, r2
 80179e8:	009b      	lsls	r3, r3, #2
 80179ea:	585b      	ldr	r3, [r3, r1]
 80179ec:	4a76      	ldr	r2, [pc, #472]	@ (8017bc8 <USBPD_HW_IF_SendBuffer+0x2b0>)
 80179ee:	0011      	movs	r1, r2
 80179f0:	0018      	movs	r0, r3
 80179f2:	f7ff ff31 	bl	8017858 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 80179f6:	193b      	adds	r3, r7, r4
 80179f8:	781a      	ldrb	r2, [r3, #0]
 80179fa:	4971      	ldr	r1, [pc, #452]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80179fc:	0013      	movs	r3, r2
 80179fe:	011b      	lsls	r3, r3, #4
 8017a00:	1a9b      	subs	r3, r3, r2
 8017a02:	009b      	lsls	r3, r3, #2
 8017a04:	585b      	ldr	r3, [r3, r1]
 8017a06:	2100      	movs	r1, #0
 8017a08:	0018      	movs	r0, r3
 8017a0a:	f7ff fed4 	bl	80177b6 <LL_UCPD_SetTxMode>
          break;
 8017a0e:	e056      	b.n	8017abe <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 8017a10:	240f      	movs	r4, #15
 8017a12:	193b      	adds	r3, r7, r4
 8017a14:	781a      	ldrb	r2, [r3, #0]
 8017a16:	496a      	ldr	r1, [pc, #424]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017a18:	0013      	movs	r3, r2
 8017a1a:	011b      	lsls	r3, r3, #4
 8017a1c:	1a9b      	subs	r3, r3, r2
 8017a1e:	009b      	lsls	r3, r3, #2
 8017a20:	585b      	ldr	r3, [r3, r1]
 8017a22:	4a6a      	ldr	r2, [pc, #424]	@ (8017bcc <USBPD_HW_IF_SendBuffer+0x2b4>)
 8017a24:	0011      	movs	r1, r2
 8017a26:	0018      	movs	r0, r3
 8017a28:	f7ff ff16 	bl	8017858 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8017a2c:	193b      	adds	r3, r7, r4
 8017a2e:	781a      	ldrb	r2, [r3, #0]
 8017a30:	4963      	ldr	r1, [pc, #396]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017a32:	0013      	movs	r3, r2
 8017a34:	011b      	lsls	r3, r3, #4
 8017a36:	1a9b      	subs	r3, r3, r2
 8017a38:	009b      	lsls	r3, r3, #2
 8017a3a:	585b      	ldr	r3, [r3, r1]
 8017a3c:	2100      	movs	r1, #0
 8017a3e:	0018      	movs	r0, r3
 8017a40:	f7ff feb9 	bl	80177b6 <LL_UCPD_SetTxMode>
          break;
 8017a44:	e03b      	b.n	8017abe <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 8017a46:	240f      	movs	r4, #15
 8017a48:	193b      	adds	r3, r7, r4
 8017a4a:	781a      	ldrb	r2, [r3, #0]
 8017a4c:	495c      	ldr	r1, [pc, #368]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017a4e:	0013      	movs	r3, r2
 8017a50:	011b      	lsls	r3, r3, #4
 8017a52:	1a9b      	subs	r3, r3, r2
 8017a54:	009b      	lsls	r3, r3, #2
 8017a56:	585b      	ldr	r3, [r3, r1]
 8017a58:	4a5d      	ldr	r2, [pc, #372]	@ (8017bd0 <USBPD_HW_IF_SendBuffer+0x2b8>)
 8017a5a:	0011      	movs	r1, r2
 8017a5c:	0018      	movs	r0, r3
 8017a5e:	f7ff fefb 	bl	8017858 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8017a62:	193b      	adds	r3, r7, r4
 8017a64:	781a      	ldrb	r2, [r3, #0]
 8017a66:	4956      	ldr	r1, [pc, #344]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017a68:	0013      	movs	r3, r2
 8017a6a:	011b      	lsls	r3, r3, #4
 8017a6c:	1a9b      	subs	r3, r3, r2
 8017a6e:	009b      	lsls	r3, r3, #2
 8017a70:	585b      	ldr	r3, [r3, r1]
 8017a72:	2100      	movs	r1, #0
 8017a74:	0018      	movs	r0, r3
 8017a76:	f7ff fe9e 	bl	80177b6 <LL_UCPD_SetTxMode>
          break;
 8017a7a:	e020      	b.n	8017abe <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 8017a7c:	230f      	movs	r3, #15
 8017a7e:	18fb      	adds	r3, r7, r3
 8017a80:	781a      	ldrb	r2, [r3, #0]
 8017a82:	494f      	ldr	r1, [pc, #316]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017a84:	0013      	movs	r3, r2
 8017a86:	011b      	lsls	r3, r3, #4
 8017a88:	1a9b      	subs	r3, r3, r2
 8017a8a:	009b      	lsls	r3, r3, #2
 8017a8c:	585b      	ldr	r3, [r3, r1]
 8017a8e:	2101      	movs	r1, #1
 8017a90:	0018      	movs	r0, r3
 8017a92:	f7ff fe90 	bl	80177b6 <LL_UCPD_SetTxMode>
          break;
 8017a96:	e012      	b.n	8017abe <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8017a98:	230f      	movs	r3, #15
 8017a9a:	18fb      	adds	r3, r7, r3
 8017a9c:	781a      	ldrb	r2, [r3, #0]
 8017a9e:	4948      	ldr	r1, [pc, #288]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017aa0:	0013      	movs	r3, r2
 8017aa2:	011b      	lsls	r3, r3, #4
 8017aa4:	1a9b      	subs	r3, r3, r2
 8017aa6:	009b      	lsls	r3, r3, #2
 8017aa8:	585b      	ldr	r3, [r3, r1]
 8017aaa:	2102      	movs	r1, #2
 8017aac:	0018      	movs	r0, r3
 8017aae:	f7ff fe82 	bl	80177b6 <LL_UCPD_SetTxMode>
          break;
 8017ab2:	e004      	b.n	8017abe <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        default :
          _status = USBPD_ERROR;
 8017ab4:	2327      	movs	r3, #39	@ 0x27
 8017ab6:	18fb      	adds	r3, r7, r3
 8017ab8:	2202      	movs	r2, #2
 8017aba:	701a      	strb	r2, [r3, #0]
          break;
 8017abc:	46c0      	nop			@ (mov r8, r8)
      }

      if (USBPD_OK == _status)
 8017abe:	2327      	movs	r3, #39	@ 0x27
 8017ac0:	18fb      	adds	r3, r7, r3
 8017ac2:	781b      	ldrb	r3, [r3, #0]
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d173      	bne.n	8017bb0 <USBPD_HW_IF_SendBuffer+0x298>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8017ac8:	200f      	movs	r0, #15
 8017aca:	183b      	adds	r3, r7, r0
 8017acc:	781a      	ldrb	r2, [r3, #0]
 8017ace:	493c      	ldr	r1, [pc, #240]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017ad0:	0013      	movs	r3, r2
 8017ad2:	011b      	lsls	r3, r3, #4
 8017ad4:	1a9b      	subs	r3, r3, r2
 8017ad6:	009b      	lsls	r3, r3, #2
 8017ad8:	18cb      	adds	r3, r1, r3
 8017ada:	3304      	adds	r3, #4
 8017adc:	681b      	ldr	r3, [r3, #0]
 8017ade:	6819      	ldr	r1, [r3, #0]
 8017ae0:	183b      	adds	r3, r7, r0
 8017ae2:	781a      	ldrb	r2, [r3, #0]
 8017ae4:	4836      	ldr	r0, [pc, #216]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017ae6:	0013      	movs	r3, r2
 8017ae8:	011b      	lsls	r3, r3, #4
 8017aea:	1a9b      	subs	r3, r3, r2
 8017aec:	009b      	lsls	r3, r3, #2
 8017aee:	18c3      	adds	r3, r0, r3
 8017af0:	3304      	adds	r3, #4
 8017af2:	681b      	ldr	r3, [r3, #0]
 8017af4:	2201      	movs	r2, #1
 8017af6:	4391      	bics	r1, r2
 8017af8:	000a      	movs	r2, r1
 8017afa:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8017afc:	46c0      	nop			@ (mov r8, r8)
 8017afe:	200f      	movs	r0, #15
 8017b00:	183b      	adds	r3, r7, r0
 8017b02:	781a      	ldrb	r2, [r3, #0]
 8017b04:	492e      	ldr	r1, [pc, #184]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017b06:	0013      	movs	r3, r2
 8017b08:	011b      	lsls	r3, r3, #4
 8017b0a:	1a9b      	subs	r3, r3, r2
 8017b0c:	009b      	lsls	r3, r3, #2
 8017b0e:	18cb      	adds	r3, r1, r3
 8017b10:	3304      	adds	r3, #4
 8017b12:	681b      	ldr	r3, [r3, #0]
 8017b14:	681b      	ldr	r3, [r3, #0]
 8017b16:	2201      	movs	r2, #1
 8017b18:	4013      	ands	r3, r2
 8017b1a:	2b01      	cmp	r3, #1
 8017b1c:	d0ef      	beq.n	8017afe <USBPD_HW_IF_SendBuffer+0x1e6>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 8017b1e:	0004      	movs	r4, r0
 8017b20:	193b      	adds	r3, r7, r4
 8017b22:	781a      	ldrb	r2, [r3, #0]
 8017b24:	4926      	ldr	r1, [pc, #152]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017b26:	0013      	movs	r3, r2
 8017b28:	011b      	lsls	r3, r3, #4
 8017b2a:	1a9b      	subs	r3, r3, r2
 8017b2c:	009b      	lsls	r3, r3, #2
 8017b2e:	18cb      	adds	r3, r1, r3
 8017b30:	3304      	adds	r3, #4
 8017b32:	681b      	ldr	r3, [r3, #0]
 8017b34:	68ba      	ldr	r2, [r7, #8]
 8017b36:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 8017b38:	193b      	adds	r3, r7, r4
 8017b3a:	781a      	ldrb	r2, [r3, #0]
 8017b3c:	4920      	ldr	r1, [pc, #128]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017b3e:	0013      	movs	r3, r2
 8017b40:	011b      	lsls	r3, r3, #4
 8017b42:	1a9b      	subs	r3, r3, r2
 8017b44:	009b      	lsls	r3, r3, #2
 8017b46:	18cb      	adds	r3, r1, r3
 8017b48:	3304      	adds	r3, #4
 8017b4a:	681b      	ldr	r3, [r3, #0]
 8017b4c:	687a      	ldr	r2, [r7, #4]
 8017b4e:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8017b50:	193b      	adds	r3, r7, r4
 8017b52:	781a      	ldrb	r2, [r3, #0]
 8017b54:	491a      	ldr	r1, [pc, #104]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017b56:	0013      	movs	r3, r2
 8017b58:	011b      	lsls	r3, r3, #4
 8017b5a:	1a9b      	subs	r3, r3, r2
 8017b5c:	009b      	lsls	r3, r3, #2
 8017b5e:	18cb      	adds	r3, r1, r3
 8017b60:	3304      	adds	r3, #4
 8017b62:	681b      	ldr	r3, [r3, #0]
 8017b64:	6819      	ldr	r1, [r3, #0]
 8017b66:	193b      	adds	r3, r7, r4
 8017b68:	781a      	ldrb	r2, [r3, #0]
 8017b6a:	4815      	ldr	r0, [pc, #84]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017b6c:	0013      	movs	r3, r2
 8017b6e:	011b      	lsls	r3, r3, #4
 8017b70:	1a9b      	subs	r3, r3, r2
 8017b72:	009b      	lsls	r3, r3, #2
 8017b74:	18c3      	adds	r3, r0, r3
 8017b76:	3304      	adds	r3, #4
 8017b78:	681b      	ldr	r3, [r3, #0]
 8017b7a:	2201      	movs	r2, #1
 8017b7c:	430a      	orrs	r2, r1
 8017b7e:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 8017b80:	193b      	adds	r3, r7, r4
 8017b82:	781a      	ldrb	r2, [r3, #0]
 8017b84:	490e      	ldr	r1, [pc, #56]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017b86:	0013      	movs	r3, r2
 8017b88:	011b      	lsls	r3, r3, #4
 8017b8a:	1a9b      	subs	r3, r3, r2
 8017b8c:	009b      	lsls	r3, r3, #2
 8017b8e:	585b      	ldr	r3, [r3, r1]
 8017b90:	687a      	ldr	r2, [r7, #4]
 8017b92:	0011      	movs	r1, r2
 8017b94:	0018      	movs	r0, r3
 8017b96:	f7ff fe6b 	bl	8017870 <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8017b9a:	193b      	adds	r3, r7, r4
 8017b9c:	781a      	ldrb	r2, [r3, #0]
 8017b9e:	4908      	ldr	r1, [pc, #32]	@ (8017bc0 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017ba0:	0013      	movs	r3, r2
 8017ba2:	011b      	lsls	r3, r3, #4
 8017ba4:	1a9b      	subs	r3, r3, r2
 8017ba6:	009b      	lsls	r3, r3, #2
 8017ba8:	585b      	ldr	r3, [r3, r1]
 8017baa:	0018      	movs	r0, r3
 8017bac:	f7ff fdf5 	bl	801779a <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 8017bb0:	2327      	movs	r3, #39	@ 0x27
 8017bb2:	18fb      	adds	r3, r7, r3
 8017bb4:	781b      	ldrb	r3, [r3, #0]
}
 8017bb6:	0018      	movs	r0, r3
 8017bb8:	46bd      	mov	sp, r7
 8017bba:	b00b      	add	sp, #44	@ 0x2c
 8017bbc:	bd90      	pop	{r4, r7, pc}
 8017bbe:	46c0      	nop			@ (mov r8, r8)
 8017bc0:	20011c2c 	.word	0x20011c2c
 8017bc4:	08020308 	.word	0x08020308
 8017bc8:	0008e318 	.word	0x0008e318
 8017bcc:	00031b18 	.word	0x00031b18
 8017bd0:	000360d8 	.word	0x000360d8

08017bd4 <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 8017bd4:	b580      	push	{r7, lr}
 8017bd6:	b082      	sub	sp, #8
 8017bd8:	af00      	add	r7, sp, #0
 8017bda:	0002      	movs	r2, r0
 8017bdc:	1dfb      	adds	r3, r7, #7
 8017bde:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8017be0:	1dfb      	adds	r3, r7, #7
 8017be2:	781a      	ldrb	r2, [r3, #0]
 8017be4:	490c      	ldr	r1, [pc, #48]	@ (8017c18 <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 8017be6:	0013      	movs	r3, r2
 8017be8:	011b      	lsls	r3, r3, #4
 8017bea:	1a9b      	subs	r3, r3, r2
 8017bec:	009b      	lsls	r3, r3, #2
 8017bee:	585b      	ldr	r3, [r3, r1]
 8017bf0:	2102      	movs	r1, #2
 8017bf2:	0018      	movs	r0, r3
 8017bf4:	f7ff fddf 	bl	80177b6 <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8017bf8:	1dfb      	adds	r3, r7, #7
 8017bfa:	781a      	ldrb	r2, [r3, #0]
 8017bfc:	4906      	ldr	r1, [pc, #24]	@ (8017c18 <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 8017bfe:	0013      	movs	r3, r2
 8017c00:	011b      	lsls	r3, r3, #4
 8017c02:	1a9b      	subs	r3, r3, r2
 8017c04:	009b      	lsls	r3, r3, #2
 8017c06:	585b      	ldr	r3, [r3, r1]
 8017c08:	0018      	movs	r0, r3
 8017c0a:	f7ff fdc6 	bl	801779a <LL_UCPD_SendMessage>
}
 8017c0e:	46c0      	nop			@ (mov r8, r8)
 8017c10:	46bd      	mov	sp, r7
 8017c12:	b002      	add	sp, #8
 8017c14:	bd80      	pop	{r7, pc}
 8017c16:	46c0      	nop			@ (mov r8, r8)
 8017c18:	20011c2c 	.word	0x20011c2c

08017c1c <USBPDM1_AssertRp>:
#endif /* !USBPDCORE_LIB_NO_PD */

void USBPDM1_AssertRp(uint8_t PortNum)
{
 8017c1c:	b580      	push	{r7, lr}
 8017c1e:	b082      	sub	sp, #8
 8017c20:	af00      	add	r7, sp, #0
 8017c22:	0002      	movs	r2, r0
 8017c24:	1dfb      	adds	r3, r7, #7
 8017c26:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8017c28:	2001      	movs	r0, #1
 8017c2a:	f7ff fc7d 	bl	8017528 <LL_APB2_GRP1_EnableClock>
  switch (Ports[PortNum].params->RpResistor)
 8017c2e:	1dfb      	adds	r3, r7, #7
 8017c30:	781a      	ldrb	r2, [r3, #0]
 8017c32:	4953      	ldr	r1, [pc, #332]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017c34:	0013      	movs	r3, r2
 8017c36:	011b      	lsls	r3, r3, #4
 8017c38:	1a9b      	subs	r3, r3, r2
 8017c3a:	009b      	lsls	r3, r3, #2
 8017c3c:	18cb      	adds	r3, r1, r3
 8017c3e:	3310      	adds	r3, #16
 8017c40:	681b      	ldr	r3, [r3, #0]
 8017c42:	789b      	ldrb	r3, [r3, #2]
 8017c44:	079b      	lsls	r3, r3, #30
 8017c46:	0f9b      	lsrs	r3, r3, #30
 8017c48:	b2db      	uxtb	r3, r3
 8017c4a:	2b02      	cmp	r3, #2
 8017c4c:	d021      	beq.n	8017c92 <USBPDM1_AssertRp+0x76>
 8017c4e:	dc2f      	bgt.n	8017cb0 <USBPDM1_AssertRp+0x94>
 8017c50:	2b00      	cmp	r3, #0
 8017c52:	d002      	beq.n	8017c5a <USBPDM1_AssertRp+0x3e>
 8017c54:	2b01      	cmp	r3, #1
 8017c56:	d00d      	beq.n	8017c74 <USBPDM1_AssertRp+0x58>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 8017c58:	e02a      	b.n	8017cb0 <USBPDM1_AssertRp+0x94>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 8017c5a:	1dfb      	adds	r3, r7, #7
 8017c5c:	781a      	ldrb	r2, [r3, #0]
 8017c5e:	4948      	ldr	r1, [pc, #288]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017c60:	0013      	movs	r3, r2
 8017c62:	011b      	lsls	r3, r3, #4
 8017c64:	1a9b      	subs	r3, r3, r2
 8017c66:	009b      	lsls	r3, r3, #2
 8017c68:	585b      	ldr	r3, [r3, r1]
 8017c6a:	2180      	movs	r1, #128	@ 0x80
 8017c6c:	0018      	movs	r0, r3
 8017c6e:	f7ff fd31 	bl	80176d4 <LL_UCPD_SetRpResistor>
      break;
 8017c72:	e01e      	b.n	8017cb2 <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8017c74:	1dfb      	adds	r3, r7, #7
 8017c76:	781a      	ldrb	r2, [r3, #0]
 8017c78:	4941      	ldr	r1, [pc, #260]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017c7a:	0013      	movs	r3, r2
 8017c7c:	011b      	lsls	r3, r3, #4
 8017c7e:	1a9b      	subs	r3, r3, r2
 8017c80:	009b      	lsls	r3, r3, #2
 8017c82:	585b      	ldr	r3, [r3, r1]
 8017c84:	2280      	movs	r2, #128	@ 0x80
 8017c86:	0052      	lsls	r2, r2, #1
 8017c88:	0011      	movs	r1, r2
 8017c8a:	0018      	movs	r0, r3
 8017c8c:	f7ff fd22 	bl	80176d4 <LL_UCPD_SetRpResistor>
      break;
 8017c90:	e00f      	b.n	8017cb2 <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8017c92:	1dfb      	adds	r3, r7, #7
 8017c94:	781a      	ldrb	r2, [r3, #0]
 8017c96:	493a      	ldr	r1, [pc, #232]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017c98:	0013      	movs	r3, r2
 8017c9a:	011b      	lsls	r3, r3, #4
 8017c9c:	1a9b      	subs	r3, r3, r2
 8017c9e:	009b      	lsls	r3, r3, #2
 8017ca0:	585b      	ldr	r3, [r3, r1]
 8017ca2:	22c0      	movs	r2, #192	@ 0xc0
 8017ca4:	0052      	lsls	r2, r2, #1
 8017ca6:	0011      	movs	r1, r2
 8017ca8:	0018      	movs	r0, r3
 8017caa:	f7ff fd13 	bl	80176d4 <LL_UCPD_SetRpResistor>
      break;
 8017cae:	e000      	b.n	8017cb2 <USBPDM1_AssertRp+0x96>
      break;
 8017cb0:	46c0      	nop			@ (mov r8, r8)
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8017cb2:	1dfb      	adds	r3, r7, #7
 8017cb4:	781a      	ldrb	r2, [r3, #0]
 8017cb6:	4932      	ldr	r1, [pc, #200]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017cb8:	0013      	movs	r3, r2
 8017cba:	011b      	lsls	r3, r3, #4
 8017cbc:	1a9b      	subs	r3, r3, r2
 8017cbe:	009b      	lsls	r3, r3, #2
 8017cc0:	585b      	ldr	r3, [r3, r1]
 8017cc2:	2100      	movs	r1, #0
 8017cc4:	0018      	movs	r0, r3
 8017cc6:	f7ff fcd1 	bl	801766c <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8017cca:	1dfb      	adds	r3, r7, #7
 8017ccc:	781a      	ldrb	r2, [r3, #0]
 8017cce:	492c      	ldr	r1, [pc, #176]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017cd0:	0013      	movs	r3, r2
 8017cd2:	011b      	lsls	r3, r3, #4
 8017cd4:	1a9b      	subs	r3, r3, r2
 8017cd6:	009b      	lsls	r3, r3, #2
 8017cd8:	585b      	ldr	r3, [r3, r1]
 8017cda:	0018      	movs	r0, r3
 8017cdc:	f7ff fcea 	bl	80176b4 <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 8017ce0:	1dfb      	adds	r3, r7, #7
 8017ce2:	781a      	ldrb	r2, [r3, #0]
 8017ce4:	4926      	ldr	r1, [pc, #152]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017ce6:	0013      	movs	r3, r2
 8017ce8:	011b      	lsls	r3, r3, #4
 8017cea:	1a9b      	subs	r3, r3, r2
 8017cec:	009b      	lsls	r3, r3, #2
 8017cee:	18cb      	adds	r3, r1, r3
 8017cf0:	3334      	adds	r3, #52	@ 0x34
 8017cf2:	681b      	ldr	r3, [r3, #0]
 8017cf4:	2b00      	cmp	r3, #0
 8017cf6:	d10e      	bne.n	8017d16 <USBPDM1_AssertRp+0xfa>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8017cf8:	1dfb      	adds	r3, r7, #7
 8017cfa:	781a      	ldrb	r2, [r3, #0]
 8017cfc:	4920      	ldr	r1, [pc, #128]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017cfe:	0013      	movs	r3, r2
 8017d00:	011b      	lsls	r3, r3, #4
 8017d02:	1a9b      	subs	r3, r3, r2
 8017d04:	009b      	lsls	r3, r3, #2
 8017d06:	585b      	ldr	r3, [r3, r1]
 8017d08:	22c0      	movs	r2, #192	@ 0xc0
 8017d0a:	0112      	lsls	r2, r2, #4
 8017d0c:	0011      	movs	r1, r2
 8017d0e:	0018      	movs	r0, r3
 8017d10:	f7ff fcac 	bl	801766c <LL_UCPD_SetccEnable>
 8017d14:	e01b      	b.n	8017d4e <USBPDM1_AssertRp+0x132>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8017d16:	1dfb      	adds	r3, r7, #7
 8017d18:	781a      	ldrb	r2, [r3, #0]
 8017d1a:	4919      	ldr	r1, [pc, #100]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017d1c:	0013      	movs	r3, r2
 8017d1e:	011b      	lsls	r3, r3, #4
 8017d20:	1a9b      	subs	r3, r3, r2
 8017d22:	009b      	lsls	r3, r3, #2
 8017d24:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8017d26:	1dfb      	adds	r3, r7, #7
 8017d28:	781a      	ldrb	r2, [r3, #0]
 8017d2a:	4915      	ldr	r1, [pc, #84]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017d2c:	0013      	movs	r3, r2
 8017d2e:	011b      	lsls	r3, r3, #4
 8017d30:	1a9b      	subs	r3, r3, r2
 8017d32:	009b      	lsls	r3, r3, #2
 8017d34:	18cb      	adds	r3, r1, r3
 8017d36:	3334      	adds	r3, #52	@ 0x34
 8017d38:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8017d3a:	2b01      	cmp	r3, #1
 8017d3c:	d102      	bne.n	8017d44 <USBPDM1_AssertRp+0x128>
 8017d3e:	2380      	movs	r3, #128	@ 0x80
 8017d40:	00db      	lsls	r3, r3, #3
 8017d42:	e001      	b.n	8017d48 <USBPDM1_AssertRp+0x12c>
 8017d44:	2380      	movs	r3, #128	@ 0x80
 8017d46:	011b      	lsls	r3, r3, #4
 8017d48:	0019      	movs	r1, r3
 8017d4a:	f7ff fc8f 	bl	801766c <LL_UCPD_SetccEnable>
  }
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8017d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8017d84 <USBPDM1_AssertRp+0x168>)
 8017d50:	6819      	ldr	r1, [r3, #0]
 8017d52:	1dfb      	adds	r3, r7, #7
 8017d54:	781a      	ldrb	r2, [r3, #0]
 8017d56:	480a      	ldr	r0, [pc, #40]	@ (8017d80 <USBPDM1_AssertRp+0x164>)
 8017d58:	0013      	movs	r3, r2
 8017d5a:	011b      	lsls	r3, r3, #4
 8017d5c:	1a9b      	subs	r3, r3, r2
 8017d5e:	009b      	lsls	r3, r3, #2
 8017d60:	581b      	ldr	r3, [r3, r0]
 8017d62:	4a09      	ldr	r2, [pc, #36]	@ (8017d88 <USBPDM1_AssertRp+0x16c>)
 8017d64:	4293      	cmp	r3, r2
 8017d66:	d102      	bne.n	8017d6e <USBPDM1_AssertRp+0x152>
 8017d68:	2380      	movs	r3, #128	@ 0x80
 8017d6a:	009b      	lsls	r3, r3, #2
 8017d6c:	e001      	b.n	8017d72 <USBPDM1_AssertRp+0x156>
 8017d6e:	2380      	movs	r3, #128	@ 0x80
 8017d70:	00db      	lsls	r3, r3, #3
 8017d72:	4a04      	ldr	r2, [pc, #16]	@ (8017d84 <USBPDM1_AssertRp+0x168>)
 8017d74:	430b      	orrs	r3, r1
 8017d76:	6013      	str	r3, [r2, #0]

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 8017d78:	46c0      	nop			@ (mov r8, r8)
 8017d7a:	46bd      	mov	sp, r7
 8017d7c:	b002      	add	sp, #8
 8017d7e:	bd80      	pop	{r7, pc}
 8017d80:	20011c2c 	.word	0x20011c2c
 8017d84:	40010000 	.word	0x40010000
 8017d88:	4000a000 	.word	0x4000a000

08017d8c <USBPDM1_DeAssertRp>:

void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 8017d8c:	b580      	push	{r7, lr}
 8017d8e:	b082      	sub	sp, #8
 8017d90:	af00      	add	r7, sp, #0
 8017d92:	0002      	movs	r2, r0
 8017d94:	1dfb      	adds	r3, r7, #7
 8017d96:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8017d98:	46c0      	nop			@ (mov r8, r8)
 8017d9a:	46bd      	mov	sp, r7
 8017d9c:	b002      	add	sp, #8
 8017d9e:	bd80      	pop	{r7, pc}

08017da0 <USBPDM1_AssertRd>:

void USBPDM1_AssertRd(uint8_t PortNum)
{
 8017da0:	b580      	push	{r7, lr}
 8017da2:	b082      	sub	sp, #8
 8017da4:	af00      	add	r7, sp, #0
 8017da6:	0002      	movs	r2, r0
 8017da8:	1dfb      	adds	r3, r7, #7
 8017daa:	701a      	strb	r2, [r3, #0]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 8017dac:	1dfb      	adds	r3, r7, #7
 8017dae:	781a      	ldrb	r2, [r3, #0]
 8017db0:	494b      	ldr	r1, [pc, #300]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017db2:	0013      	movs	r3, r2
 8017db4:	011b      	lsls	r3, r3, #4
 8017db6:	1a9b      	subs	r3, r3, r2
 8017db8:	009b      	lsls	r3, r3, #2
 8017dba:	585b      	ldr	r3, [r3, r1]
 8017dbc:	0018      	movs	r0, r3
 8017dbe:	f7ff fbf7 	bl	80175b0 <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 8017dc2:	1dfb      	adds	r3, r7, #7
 8017dc4:	781a      	ldrb	r2, [r3, #0]
 8017dc6:	4946      	ldr	r1, [pc, #280]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017dc8:	0013      	movs	r3, r2
 8017dca:	011b      	lsls	r3, r3, #4
 8017dcc:	1a9b      	subs	r3, r3, r2
 8017dce:	009b      	lsls	r3, r3, #2
 8017dd0:	585b      	ldr	r3, [r3, r1]
 8017dd2:	0018      	movs	r0, r3
 8017dd4:	f7ff fc0c 	bl	80175f0 <LL_UCPD_TypeCDetectionCC1Disable>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8017dd8:	2001      	movs	r0, #1
 8017dda:	f7ff fba5 	bl	8017528 <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8017dde:	1dfb      	adds	r3, r7, #7
 8017de0:	781a      	ldrb	r2, [r3, #0]
 8017de2:	493f      	ldr	r1, [pc, #252]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017de4:	0013      	movs	r3, r2
 8017de6:	011b      	lsls	r3, r3, #4
 8017de8:	1a9b      	subs	r3, r3, r2
 8017dea:	009b      	lsls	r3, r3, #2
 8017dec:	585b      	ldr	r3, [r3, r1]
 8017dee:	2100      	movs	r1, #0
 8017df0:	0018      	movs	r0, r3
 8017df2:	f7ff fc3b 	bl	801766c <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 8017df6:	1dfb      	adds	r3, r7, #7
 8017df8:	781a      	ldrb	r2, [r3, #0]
 8017dfa:	4939      	ldr	r1, [pc, #228]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017dfc:	0013      	movs	r3, r2
 8017dfe:	011b      	lsls	r3, r3, #4
 8017e00:	1a9b      	subs	r3, r3, r2
 8017e02:	009b      	lsls	r3, r3, #2
 8017e04:	585b      	ldr	r3, [r3, r1]
 8017e06:	0018      	movs	r0, r3
 8017e08:	f7ff fc44 	bl	8017694 <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 8017e0c:	1dfb      	adds	r3, r7, #7
 8017e0e:	781a      	ldrb	r2, [r3, #0]
 8017e10:	4933      	ldr	r1, [pc, #204]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017e12:	0013      	movs	r3, r2
 8017e14:	011b      	lsls	r3, r3, #4
 8017e16:	1a9b      	subs	r3, r3, r2
 8017e18:	009b      	lsls	r3, r3, #2
 8017e1a:	18cb      	adds	r3, r1, r3
 8017e1c:	3334      	adds	r3, #52	@ 0x34
 8017e1e:	681b      	ldr	r3, [r3, #0]
 8017e20:	2b00      	cmp	r3, #0
 8017e22:	d10e      	bne.n	8017e42 <USBPDM1_AssertRd+0xa2>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8017e24:	1dfb      	adds	r3, r7, #7
 8017e26:	781a      	ldrb	r2, [r3, #0]
 8017e28:	492d      	ldr	r1, [pc, #180]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017e2a:	0013      	movs	r3, r2
 8017e2c:	011b      	lsls	r3, r3, #4
 8017e2e:	1a9b      	subs	r3, r3, r2
 8017e30:	009b      	lsls	r3, r3, #2
 8017e32:	585b      	ldr	r3, [r3, r1]
 8017e34:	22c0      	movs	r2, #192	@ 0xc0
 8017e36:	0112      	lsls	r2, r2, #4
 8017e38:	0011      	movs	r1, r2
 8017e3a:	0018      	movs	r0, r3
 8017e3c:	f7ff fc16 	bl	801766c <LL_UCPD_SetccEnable>
 8017e40:	e01b      	b.n	8017e7a <USBPDM1_AssertRd+0xda>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8017e42:	1dfb      	adds	r3, r7, #7
 8017e44:	781a      	ldrb	r2, [r3, #0]
 8017e46:	4926      	ldr	r1, [pc, #152]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017e48:	0013      	movs	r3, r2
 8017e4a:	011b      	lsls	r3, r3, #4
 8017e4c:	1a9b      	subs	r3, r3, r2
 8017e4e:	009b      	lsls	r3, r3, #2
 8017e50:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8017e52:	1dfb      	adds	r3, r7, #7
 8017e54:	781a      	ldrb	r2, [r3, #0]
 8017e56:	4922      	ldr	r1, [pc, #136]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017e58:	0013      	movs	r3, r2
 8017e5a:	011b      	lsls	r3, r3, #4
 8017e5c:	1a9b      	subs	r3, r3, r2
 8017e5e:	009b      	lsls	r3, r3, #2
 8017e60:	18cb      	adds	r3, r1, r3
 8017e62:	3334      	adds	r3, #52	@ 0x34
 8017e64:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8017e66:	2b01      	cmp	r3, #1
 8017e68:	d102      	bne.n	8017e70 <USBPDM1_AssertRd+0xd0>
 8017e6a:	2380      	movs	r3, #128	@ 0x80
 8017e6c:	00db      	lsls	r3, r3, #3
 8017e6e:	e001      	b.n	8017e74 <USBPDM1_AssertRd+0xd4>
 8017e70:	2380      	movs	r3, #128	@ 0x80
 8017e72:	011b      	lsls	r3, r3, #4
 8017e74:	0019      	movs	r1, r3
 8017e76:	f7ff fbf9 	bl	801766c <LL_UCPD_SetccEnable>
  }

  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8017e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8017ee4 <USBPDM1_AssertRd+0x144>)
 8017e7c:	6819      	ldr	r1, [r3, #0]
 8017e7e:	1dfb      	adds	r3, r7, #7
 8017e80:	781a      	ldrb	r2, [r3, #0]
 8017e82:	4817      	ldr	r0, [pc, #92]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017e84:	0013      	movs	r3, r2
 8017e86:	011b      	lsls	r3, r3, #4
 8017e88:	1a9b      	subs	r3, r3, r2
 8017e8a:	009b      	lsls	r3, r3, #2
 8017e8c:	581b      	ldr	r3, [r3, r0]
 8017e8e:	4a16      	ldr	r2, [pc, #88]	@ (8017ee8 <USBPDM1_AssertRd+0x148>)
 8017e90:	4293      	cmp	r3, r2
 8017e92:	d102      	bne.n	8017e9a <USBPDM1_AssertRd+0xfa>
 8017e94:	2380      	movs	r3, #128	@ 0x80
 8017e96:	009b      	lsls	r3, r3, #2
 8017e98:	e001      	b.n	8017e9e <USBPDM1_AssertRd+0xfe>
 8017e9a:	2380      	movs	r3, #128	@ 0x80
 8017e9c:	00db      	lsls	r3, r3, #3
 8017e9e:	4a11      	ldr	r2, [pc, #68]	@ (8017ee4 <USBPDM1_AssertRd+0x144>)
 8017ea0:	430b      	orrs	r3, r1
 8017ea2:	6013      	str	r3, [r2, #0]
  HAL_Delay(1);
 8017ea4:	2001      	movs	r0, #1
 8017ea6:	f7f1 fb1f 	bl	80094e8 <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 8017eaa:	1dfb      	adds	r3, r7, #7
 8017eac:	781a      	ldrb	r2, [r3, #0]
 8017eae:	490c      	ldr	r1, [pc, #48]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017eb0:	0013      	movs	r3, r2
 8017eb2:	011b      	lsls	r3, r3, #4
 8017eb4:	1a9b      	subs	r3, r3, r2
 8017eb6:	009b      	lsls	r3, r3, #2
 8017eb8:	585b      	ldr	r3, [r3, r1]
 8017eba:	0018      	movs	r0, r3
 8017ebc:	f7ff fb68 	bl	8017590 <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 8017ec0:	1dfb      	adds	r3, r7, #7
 8017ec2:	781a      	ldrb	r2, [r3, #0]
 8017ec4:	4906      	ldr	r1, [pc, #24]	@ (8017ee0 <USBPDM1_AssertRd+0x140>)
 8017ec6:	0013      	movs	r3, r2
 8017ec8:	011b      	lsls	r3, r3, #4
 8017eca:	1a9b      	subs	r3, r3, r2
 8017ecc:	009b      	lsls	r3, r3, #2
 8017ece:	585b      	ldr	r3, [r3, r1]
 8017ed0:	0018      	movs	r0, r3
 8017ed2:	f7ff fb7d 	bl	80175d0 <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 8017ed6:	46c0      	nop			@ (mov r8, r8)
 8017ed8:	46bd      	mov	sp, r7
 8017eda:	b002      	add	sp, #8
 8017edc:	bd80      	pop	{r7, pc}
 8017ede:	46c0      	nop			@ (mov r8, r8)
 8017ee0:	20011c2c 	.word	0x20011c2c
 8017ee4:	40010000 	.word	0x40010000
 8017ee8:	4000a000 	.word	0x4000a000

08017eec <USBPDM1_DeAssertRd>:

void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 8017eec:	b580      	push	{r7, lr}
 8017eee:	b082      	sub	sp, #8
 8017ef0:	af00      	add	r7, sp, #0
 8017ef2:	0002      	movs	r2, r0
 8017ef4:	1dfb      	adds	r3, r7, #7
 8017ef6:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8017ef8:	46c0      	nop			@ (mov r8, r8)
 8017efa:	46bd      	mov	sp, r7
 8017efc:	b002      	add	sp, #8
 8017efe:	bd80      	pop	{r7, pc}

08017f00 <USBPDM1_EnterErrorRecovery>:

void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 8017f00:	b580      	push	{r7, lr}
 8017f02:	b082      	sub	sp, #8
 8017f04:	af00      	add	r7, sp, #0
 8017f06:	0002      	movs	r2, r0
 8017f08:	1dfb      	adds	r3, r7, #7
 8017f0a:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8017f0c:	2001      	movs	r0, #1
 8017f0e:	f7ff fb0b 	bl	8017528 <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8017f12:	1dfb      	adds	r3, r7, #7
 8017f14:	781a      	ldrb	r2, [r3, #0]
 8017f16:	4930      	ldr	r1, [pc, #192]	@ (8017fd8 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017f18:	0013      	movs	r3, r2
 8017f1a:	011b      	lsls	r3, r3, #4
 8017f1c:	1a9b      	subs	r3, r3, r2
 8017f1e:	009b      	lsls	r3, r3, #2
 8017f20:	585b      	ldr	r3, [r3, r1]
 8017f22:	0018      	movs	r0, r3
 8017f24:	f7ff fbc6 	bl	80176b4 <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 8017f28:	1dfb      	adds	r3, r7, #7
 8017f2a:	781a      	ldrb	r2, [r3, #0]
 8017f2c:	492a      	ldr	r1, [pc, #168]	@ (8017fd8 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017f2e:	0013      	movs	r3, r2
 8017f30:	011b      	lsls	r3, r3, #4
 8017f32:	1a9b      	subs	r3, r3, r2
 8017f34:	009b      	lsls	r3, r3, #2
 8017f36:	585b      	ldr	r3, [r3, r1]
 8017f38:	2100      	movs	r1, #0
 8017f3a:	0018      	movs	r0, r3
 8017f3c:	f7ff fbca 	bl	80176d4 <LL_UCPD_SetRpResistor>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8017f40:	1dfb      	adds	r3, r7, #7
 8017f42:	781a      	ldrb	r2, [r3, #0]
 8017f44:	4924      	ldr	r1, [pc, #144]	@ (8017fd8 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017f46:	0013      	movs	r3, r2
 8017f48:	011b      	lsls	r3, r3, #4
 8017f4a:	1a9b      	subs	r3, r3, r2
 8017f4c:	009b      	lsls	r3, r3, #2
 8017f4e:	585b      	ldr	r3, [r3, r1]
 8017f50:	2100      	movs	r1, #0
 8017f52:	0018      	movs	r0, r3
 8017f54:	f7ff fb8a 	bl	801766c <LL_UCPD_SetccEnable>
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8017f58:	4b20      	ldr	r3, [pc, #128]	@ (8017fdc <USBPDM1_EnterErrorRecovery+0xdc>)
 8017f5a:	6819      	ldr	r1, [r3, #0]
 8017f5c:	1dfb      	adds	r3, r7, #7
 8017f5e:	781a      	ldrb	r2, [r3, #0]
 8017f60:	481d      	ldr	r0, [pc, #116]	@ (8017fd8 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017f62:	0013      	movs	r3, r2
 8017f64:	011b      	lsls	r3, r3, #4
 8017f66:	1a9b      	subs	r3, r3, r2
 8017f68:	009b      	lsls	r3, r3, #2
 8017f6a:	581b      	ldr	r3, [r3, r0]
 8017f6c:	4a1c      	ldr	r2, [pc, #112]	@ (8017fe0 <USBPDM1_EnterErrorRecovery+0xe0>)
 8017f6e:	4293      	cmp	r3, r2
 8017f70:	d102      	bne.n	8017f78 <USBPDM1_EnterErrorRecovery+0x78>
 8017f72:	2380      	movs	r3, #128	@ 0x80
 8017f74:	009b      	lsls	r3, r3, #2
 8017f76:	e001      	b.n	8017f7c <USBPDM1_EnterErrorRecovery+0x7c>
 8017f78:	2380      	movs	r3, #128	@ 0x80
 8017f7a:	00db      	lsls	r3, r3, #3
 8017f7c:	4a17      	ldr	r2, [pc, #92]	@ (8017fdc <USBPDM1_EnterErrorRecovery+0xdc>)
 8017f7e:	430b      	orrs	r3, r1
 8017f80:	6013      	str	r3, [r2, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8017f82:	1dfb      	adds	r3, r7, #7
 8017f84:	781a      	ldrb	r2, [r3, #0]
 8017f86:	4914      	ldr	r1, [pc, #80]	@ (8017fd8 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017f88:	0013      	movs	r3, r2
 8017f8a:	011b      	lsls	r3, r3, #4
 8017f8c:	1a9b      	subs	r3, r3, r2
 8017f8e:	009b      	lsls	r3, r3, #2
 8017f90:	585b      	ldr	r3, [r3, r1]
 8017f92:	0018      	movs	r0, r3
 8017f94:	f7ff fbd2 	bl	801773c <LL_UCPD_RxDisable>

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8017f98:	1dfb      	adds	r3, r7, #7
 8017f9a:	781a      	ldrb	r2, [r3, #0]
 8017f9c:	490e      	ldr	r1, [pc, #56]	@ (8017fd8 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017f9e:	0013      	movs	r3, r2
 8017fa0:	011b      	lsls	r3, r3, #4
 8017fa2:	1a9b      	subs	r3, r3, r2
 8017fa4:	009b      	lsls	r3, r3, #2
 8017fa6:	18cb      	adds	r3, r1, r3
 8017fa8:	330c      	adds	r3, #12
 8017faa:	681b      	ldr	r3, [r3, #0]
 8017fac:	7a1b      	ldrb	r3, [r3, #8]
 8017fae:	2202      	movs	r2, #2
 8017fb0:	4013      	ands	r3, r2
 8017fb2:	b2db      	uxtb	r3, r3
 8017fb4:	2b00      	cmp	r3, #0
 8017fb6:	d00a      	beq.n	8017fce <USBPDM1_EnterErrorRecovery+0xce>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8017fb8:	1dfb      	adds	r3, r7, #7
 8017fba:	781a      	ldrb	r2, [r3, #0]
 8017fbc:	4906      	ldr	r1, [pc, #24]	@ (8017fd8 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017fbe:	0013      	movs	r3, r2
 8017fc0:	011b      	lsls	r3, r3, #4
 8017fc2:	1a9b      	subs	r3, r3, r2
 8017fc4:	009b      	lsls	r3, r3, #2
 8017fc6:	585b      	ldr	r3, [r3, r1]
 8017fc8:	0018      	movs	r0, r3
 8017fca:	f7ff fb3f 	bl	801764c <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */
}
 8017fce:	46c0      	nop			@ (mov r8, r8)
 8017fd0:	46bd      	mov	sp, r7
 8017fd2:	b002      	add	sp, #8
 8017fd4:	bd80      	pop	{r7, pc}
 8017fd6:	46c0      	nop			@ (mov r8, r8)
 8017fd8:	20011c2c 	.word	0x20011c2c
 8017fdc:	40010000 	.word	0x40010000
 8017fe0:	4000a000 	.word	0x4000a000

08017fe4 <USBPD_HW_IF_EnableRX>:
             UCPD_IMR_RXORDDETIE | UCPD_IMR_RXHRSTDETIE | UCPD_IMR_RXOVRIE | UCPD_IMR_RXMSGENDIE);
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
}

void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 8017fe4:	b580      	push	{r7, lr}
 8017fe6:	b082      	sub	sp, #8
 8017fe8:	af00      	add	r7, sp, #0
 8017fea:	0002      	movs	r2, r0
 8017fec:	1dfb      	adds	r3, r7, #7
 8017fee:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 8017ff0:	1dfb      	adds	r3, r7, #7
 8017ff2:	781a      	ldrb	r2, [r3, #0]
 8017ff4:	4906      	ldr	r1, [pc, #24]	@ (8018010 <USBPD_HW_IF_EnableRX+0x2c>)
 8017ff6:	0013      	movs	r3, r2
 8017ff8:	011b      	lsls	r3, r3, #4
 8017ffa:	1a9b      	subs	r3, r3, r2
 8017ffc:	009b      	lsls	r3, r3, #2
 8017ffe:	585b      	ldr	r3, [r3, r1]
 8018000:	0018      	movs	r0, r3
 8018002:	f7ff fb8d 	bl	8017720 <LL_UCPD_RxEnable>
}
 8018006:	46c0      	nop			@ (mov r8, r8)
 8018008:	46bd      	mov	sp, r7
 801800a:	b002      	add	sp, #8
 801800c:	bd80      	pop	{r7, pc}
 801800e:	46c0      	nop			@ (mov r8, r8)
 8018010:	20011c2c 	.word	0x20011c2c

08018014 <USBPD_HW_IF_DisableRX>:

void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 8018014:	b580      	push	{r7, lr}
 8018016:	b082      	sub	sp, #8
 8018018:	af00      	add	r7, sp, #0
 801801a:	0002      	movs	r2, r0
 801801c:	1dfb      	adds	r3, r7, #7
 801801e:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8018020:	1dfb      	adds	r3, r7, #7
 8018022:	781a      	ldrb	r2, [r3, #0]
 8018024:	4906      	ldr	r1, [pc, #24]	@ (8018040 <USBPD_HW_IF_DisableRX+0x2c>)
 8018026:	0013      	movs	r3, r2
 8018028:	011b      	lsls	r3, r3, #4
 801802a:	1a9b      	subs	r3, r3, r2
 801802c:	009b      	lsls	r3, r3, #2
 801802e:	585b      	ldr	r3, [r3, r1]
 8018030:	0018      	movs	r0, r3
 8018032:	f7ff fb83 	bl	801773c <LL_UCPD_RxDisable>
}
 8018036:	46c0      	nop			@ (mov r8, r8)
 8018038:	46bd      	mov	sp, r7
 801803a:	b002      	add	sp, #8
 801803c:	bd80      	pop	{r7, pc}
 801803e:	46c0      	nop			@ (mov r8, r8)
 8018040:	20011c2c 	.word	0x20011c2c

08018044 <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 8018044:	b590      	push	{r4, r7, lr}
 8018046:	b085      	sub	sp, #20
 8018048:	af00      	add	r7, sp, #0
 801804a:	0002      	movs	r2, r0
 801804c:	6039      	str	r1, [r7, #0]
 801804e:	1dfb      	adds	r3, r7, #7
 8018050:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 8018052:	f000 fc51 	bl	80188f8 <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 8018056:	1dfb      	adds	r3, r7, #7
 8018058:	781c      	ldrb	r4, [r3, #0]
 801805a:	1dfb      	adds	r3, r7, #7
 801805c:	781b      	ldrb	r3, [r3, #0]
 801805e:	0018      	movs	r0, r3
 8018060:	f7fe fd02 	bl	8016a68 <USBPD_HW_Init_DMATxInstance>
 8018064:	0001      	movs	r1, r0
 8018066:	4aa6      	ldr	r2, [pc, #664]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 8018068:	0023      	movs	r3, r4
 801806a:	011b      	lsls	r3, r3, #4
 801806c:	1b1b      	subs	r3, r3, r4
 801806e:	009b      	lsls	r3, r3, #2
 8018070:	18d3      	adds	r3, r2, r3
 8018072:	3304      	adds	r3, #4
 8018074:	6019      	str	r1, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 8018076:	1dfb      	adds	r3, r7, #7
 8018078:	781c      	ldrb	r4, [r3, #0]
 801807a:	1dfb      	adds	r3, r7, #7
 801807c:	781b      	ldrb	r3, [r3, #0]
 801807e:	0018      	movs	r0, r3
 8018080:	f7fe fc88 	bl	8016994 <USBPD_HW_Init_DMARxInstance>
 8018084:	0001      	movs	r1, r0
 8018086:	4a9e      	ldr	r2, [pc, #632]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 8018088:	0023      	movs	r3, r4
 801808a:	011b      	lsls	r3, r3, #4
 801808c:	1b1b      	subs	r3, r3, r4
 801808e:	009b      	lsls	r3, r3, #2
 8018090:	18d3      	adds	r3, r2, r3
 8018092:	3308      	adds	r3, #8
 8018094:	6019      	str	r1, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 8018096:	1dfb      	adds	r3, r7, #7
 8018098:	781a      	ldrb	r2, [r3, #0]
 801809a:	4999      	ldr	r1, [pc, #612]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 801809c:	0013      	movs	r3, r2
 801809e:	011b      	lsls	r3, r3, #4
 80180a0:	1a9b      	subs	r3, r3, r2
 80180a2:	009b      	lsls	r3, r3, #2
 80180a4:	585b      	ldr	r3, [r3, r1]
 80180a6:	3330      	adds	r3, #48	@ 0x30
 80180a8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 80180aa:	1dfb      	adds	r3, r7, #7
 80180ac:	781a      	ldrb	r2, [r3, #0]
 80180ae:	4994      	ldr	r1, [pc, #592]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80180b0:	0013      	movs	r3, r2
 80180b2:	011b      	lsls	r3, r3, #4
 80180b4:	1a9b      	subs	r3, r3, r2
 80180b6:	009b      	lsls	r3, r3, #2
 80180b8:	18cb      	adds	r3, r1, r3
 80180ba:	3308      	adds	r3, #8
 80180bc:	681b      	ldr	r3, [r3, #0]
 80180be:	68fa      	ldr	r2, [r7, #12]
 80180c0:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 80180c2:	1dfb      	adds	r3, r7, #7
 80180c4:	781a      	ldrb	r2, [r3, #0]
 80180c6:	498e      	ldr	r1, [pc, #568]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80180c8:	0013      	movs	r3, r2
 80180ca:	011b      	lsls	r3, r3, #4
 80180cc:	1a9b      	subs	r3, r3, r2
 80180ce:	009b      	lsls	r3, r3, #2
 80180d0:	18cb      	adds	r3, r1, r3
 80180d2:	3330      	adds	r3, #48	@ 0x30
 80180d4:	6818      	ldr	r0, [r3, #0]
 80180d6:	1dfb      	adds	r3, r7, #7
 80180d8:	781a      	ldrb	r2, [r3, #0]
 80180da:	4989      	ldr	r1, [pc, #548]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80180dc:	0013      	movs	r3, r2
 80180de:	011b      	lsls	r3, r3, #4
 80180e0:	1a9b      	subs	r3, r3, r2
 80180e2:	009b      	lsls	r3, r3, #2
 80180e4:	18cb      	adds	r3, r1, r3
 80180e6:	3308      	adds	r3, #8
 80180e8:	681b      	ldr	r3, [r3, #0]
 80180ea:	0002      	movs	r2, r0
 80180ec:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 80180ee:	1dfb      	adds	r3, r7, #7
 80180f0:	781a      	ldrb	r2, [r3, #0]
 80180f2:	4983      	ldr	r1, [pc, #524]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80180f4:	0013      	movs	r3, r2
 80180f6:	011b      	lsls	r3, r3, #4
 80180f8:	1a9b      	subs	r3, r3, r2
 80180fa:	009b      	lsls	r3, r3, #2
 80180fc:	18cb      	adds	r3, r1, r3
 80180fe:	3308      	adds	r3, #8
 8018100:	681b      	ldr	r3, [r3, #0]
 8018102:	2284      	movs	r2, #132	@ 0x84
 8018104:	0052      	lsls	r2, r2, #1
 8018106:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 8018108:	1dfb      	adds	r3, r7, #7
 801810a:	781a      	ldrb	r2, [r3, #0]
 801810c:	497c      	ldr	r1, [pc, #496]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 801810e:	0013      	movs	r3, r2
 8018110:	011b      	lsls	r3, r3, #4
 8018112:	1a9b      	subs	r3, r3, r2
 8018114:	009b      	lsls	r3, r3, #2
 8018116:	18cb      	adds	r3, r1, r3
 8018118:	3308      	adds	r3, #8
 801811a:	681b      	ldr	r3, [r3, #0]
 801811c:	6819      	ldr	r1, [r3, #0]
 801811e:	1dfb      	adds	r3, r7, #7
 8018120:	781a      	ldrb	r2, [r3, #0]
 8018122:	4877      	ldr	r0, [pc, #476]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 8018124:	0013      	movs	r3, r2
 8018126:	011b      	lsls	r3, r3, #4
 8018128:	1a9b      	subs	r3, r3, r2
 801812a:	009b      	lsls	r3, r3, #2
 801812c:	18c3      	adds	r3, r0, r3
 801812e:	3308      	adds	r3, #8
 8018130:	681b      	ldr	r3, [r3, #0]
 8018132:	2201      	movs	r2, #1
 8018134:	430a      	orrs	r2, r1
 8018136:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 8018138:	1dfb      	adds	r3, r7, #7
 801813a:	781a      	ldrb	r2, [r3, #0]
 801813c:	4970      	ldr	r1, [pc, #448]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 801813e:	0013      	movs	r3, r2
 8018140:	011b      	lsls	r3, r3, #4
 8018142:	1a9b      	subs	r3, r3, r2
 8018144:	009b      	lsls	r3, r3, #2
 8018146:	585b      	ldr	r3, [r3, r1]
 8018148:	3324      	adds	r3, #36	@ 0x24
 801814a:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 801814c:	1dfb      	adds	r3, r7, #7
 801814e:	781a      	ldrb	r2, [r3, #0]
 8018150:	496b      	ldr	r1, [pc, #428]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 8018152:	0013      	movs	r3, r2
 8018154:	011b      	lsls	r3, r3, #4
 8018156:	1a9b      	subs	r3, r3, r2
 8018158:	009b      	lsls	r3, r3, #2
 801815a:	18cb      	adds	r3, r1, r3
 801815c:	3304      	adds	r3, #4
 801815e:	681b      	ldr	r3, [r3, #0]
 8018160:	68fa      	ldr	r2, [r7, #12]
 8018162:	609a      	str	r2, [r3, #8]
  /* disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 8018164:	1dfb      	adds	r3, r7, #7
 8018166:	781a      	ldrb	r2, [r3, #0]
 8018168:	4965      	ldr	r1, [pc, #404]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 801816a:	0013      	movs	r3, r2
 801816c:	011b      	lsls	r3, r3, #4
 801816e:	1a9b      	subs	r3, r3, r2
 8018170:	009b      	lsls	r3, r3, #2
 8018172:	585b      	ldr	r3, [r3, r1]
 8018174:	6919      	ldr	r1, [r3, #16]
 8018176:	1dfb      	adds	r3, r7, #7
 8018178:	781a      	ldrb	r2, [r3, #0]
 801817a:	4861      	ldr	r0, [pc, #388]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 801817c:	0013      	movs	r3, r2
 801817e:	011b      	lsls	r3, r3, #4
 8018180:	1a9b      	subs	r3, r3, r2
 8018182:	009b      	lsls	r3, r3, #2
 8018184:	581b      	ldr	r3, [r3, r0]
 8018186:	4a5f      	ldr	r2, [pc, #380]	@ (8018304 <HW_SignalAttachement+0x2c0>)
 8018188:	430a      	orrs	r2, r1
 801818a:	611a      	str	r2, [r3, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 801818c:	1dfb      	adds	r3, r7, #7
 801818e:	781a      	ldrb	r2, [r3, #0]
 8018190:	495b      	ldr	r1, [pc, #364]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 8018192:	0013      	movs	r3, r2
 8018194:	011b      	lsls	r3, r3, #4
 8018196:	1a9b      	subs	r3, r3, r2
 8018198:	009b      	lsls	r3, r3, #2
 801819a:	18cb      	adds	r3, r1, r3
 801819c:	3334      	adds	r3, #52	@ 0x34
 801819e:	683a      	ldr	r2, [r7, #0]
 80181a0:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 80181a2:	1dfb      	adds	r3, r7, #7
 80181a4:	781a      	ldrb	r2, [r3, #0]
 80181a6:	4956      	ldr	r1, [pc, #344]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80181a8:	0013      	movs	r3, r2
 80181aa:	011b      	lsls	r3, r3, #4
 80181ac:	1a9b      	subs	r3, r3, r2
 80181ae:	009b      	lsls	r3, r3, #2
 80181b0:	5858      	ldr	r0, [r3, r1]
 80181b2:	1dfb      	adds	r3, r7, #7
 80181b4:	781a      	ldrb	r2, [r3, #0]
 80181b6:	4952      	ldr	r1, [pc, #328]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80181b8:	0013      	movs	r3, r2
 80181ba:	011b      	lsls	r3, r3, #4
 80181bc:	1a9b      	subs	r3, r3, r2
 80181be:	009b      	lsls	r3, r3, #2
 80181c0:	18cb      	adds	r3, r1, r3
 80181c2:	3334      	adds	r3, #52	@ 0x34
 80181c4:	681b      	ldr	r3, [r3, #0]
 80181c6:	2b01      	cmp	r3, #1
 80181c8:	d101      	bne.n	80181ce <HW_SignalAttachement+0x18a>
 80181ca:	2300      	movs	r3, #0
 80181cc:	e000      	b.n	80181d0 <HW_SignalAttachement+0x18c>
 80181ce:	2340      	movs	r3, #64	@ 0x40
 80181d0:	0019      	movs	r1, r3
 80181d2:	f7ff fa93 	bl	80176fc <LL_UCPD_SetCCPin>
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 80181d6:	1dfb      	adds	r3, r7, #7
 80181d8:	781a      	ldrb	r2, [r3, #0]
 80181da:	4949      	ldr	r1, [pc, #292]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80181dc:	0013      	movs	r3, r2
 80181de:	011b      	lsls	r3, r3, #4
 80181e0:	1a9b      	subs	r3, r3, r2
 80181e2:	009b      	lsls	r3, r3, #2
 80181e4:	18cb      	adds	r3, r1, r3
 80181e6:	330c      	adds	r3, #12
 80181e8:	681b      	ldr	r3, [r3, #0]
 80181ea:	7a1b      	ldrb	r3, [r3, #8]
 80181ec:	2202      	movs	r2, #2
 80181ee:	4013      	ands	r3, r2
 80181f0:	b2db      	uxtb	r3, r3
 80181f2:	2b00      	cmp	r3, #0
 80181f4:	d034      	beq.n	8018260 <HW_SignalAttachement+0x21c>
  {
    /* Set GPIO to allow the FRSTX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 80181f6:	1dfb      	adds	r3, r7, #7
 80181f8:	781a      	ldrb	r2, [r3, #0]
 80181fa:	4941      	ldr	r1, [pc, #260]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80181fc:	0013      	movs	r3, r2
 80181fe:	011b      	lsls	r3, r3, #4
 8018200:	1a9b      	subs	r3, r3, r2
 8018202:	009b      	lsls	r3, r3, #2
 8018204:	18cb      	adds	r3, r1, r3
 8018206:	3334      	adds	r3, #52	@ 0x34
 8018208:	681b      	ldr	r3, [r3, #0]
 801820a:	2b01      	cmp	r3, #1
 801820c:	d101      	bne.n	8018212 <HW_SignalAttachement+0x1ce>
 801820e:	2301      	movs	r3, #1
 8018210:	e000      	b.n	8018214 <HW_SignalAttachement+0x1d0>
 8018212:	2302      	movs	r3, #2
 8018214:	1dfa      	adds	r2, r7, #7
 8018216:	7812      	ldrb	r2, [r2, #0]
 8018218:	0019      	movs	r1, r3
 801821a:	0010      	movs	r0, r2
 801821c:	f7fe fc92 	bl	8016b44 <USBPD_HW_SetFRSSignalling>
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 8018220:	1dfb      	adds	r3, r7, #7
 8018222:	781a      	ldrb	r2, [r3, #0]
 8018224:	4936      	ldr	r1, [pc, #216]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 8018226:	0013      	movs	r3, r2
 8018228:	011b      	lsls	r3, r3, #4
 801822a:	1a9b      	subs	r3, r3, r2
 801822c:	009b      	lsls	r3, r3, #2
 801822e:	585b      	ldr	r3, [r3, r1]
 8018230:	0018      	movs	r0, r3
 8018232:	f7ff f9fb 	bl	801762c <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 8018236:	1dfb      	adds	r3, r7, #7
 8018238:	781a      	ldrb	r2, [r3, #0]
 801823a:	4931      	ldr	r1, [pc, #196]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 801823c:	0013      	movs	r3, r2
 801823e:	011b      	lsls	r3, r3, #4
 8018240:	1a9b      	subs	r3, r3, r2
 8018242:	009b      	lsls	r3, r3, #2
 8018244:	585b      	ldr	r3, [r3, r1]
 8018246:	6919      	ldr	r1, [r3, #16]
 8018248:	1dfb      	adds	r3, r7, #7
 801824a:	781a      	ldrb	r2, [r3, #0]
 801824c:	482c      	ldr	r0, [pc, #176]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 801824e:	0013      	movs	r3, r2
 8018250:	011b      	lsls	r3, r3, #4
 8018252:	1a9b      	subs	r3, r3, r2
 8018254:	009b      	lsls	r3, r3, #2
 8018256:	581b      	ldr	r3, [r3, r0]
 8018258:	2280      	movs	r2, #128	@ 0x80
 801825a:	0352      	lsls	r2, r2, #13
 801825c:	430a      	orrs	r2, r1
 801825e:	611a      	str	r2, [r3, #16]
  }
#endif /* USBPD_REV30_SUPPORT */

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 8018260:	1dfb      	adds	r3, r7, #7
 8018262:	781a      	ldrb	r2, [r3, #0]
 8018264:	4926      	ldr	r1, [pc, #152]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 8018266:	0013      	movs	r3, r2
 8018268:	011b      	lsls	r3, r3, #4
 801826a:	1a9b      	subs	r3, r3, r2
 801826c:	009b      	lsls	r3, r3, #2
 801826e:	18cb      	adds	r3, r1, r3
 8018270:	3334      	adds	r3, #52	@ 0x34
 8018272:	681b      	ldr	r3, [r3, #0]
 8018274:	2b01      	cmp	r3, #1
 8018276:	d10e      	bne.n	8018296 <HW_SignalAttachement+0x252>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 8018278:	1dfb      	adds	r3, r7, #7
 801827a:	781a      	ldrb	r2, [r3, #0]
 801827c:	4920      	ldr	r1, [pc, #128]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 801827e:	0013      	movs	r3, r2
 8018280:	011b      	lsls	r3, r3, #4
 8018282:	1a9b      	subs	r3, r3, r2
 8018284:	009b      	lsls	r3, r3, #2
 8018286:	585b      	ldr	r3, [r3, r1]
 8018288:	2280      	movs	r2, #128	@ 0x80
 801828a:	00d2      	lsls	r2, r2, #3
 801828c:	0011      	movs	r1, r2
 801828e:	0018      	movs	r0, r3
 8018290:	f7ff f9ec 	bl	801766c <LL_UCPD_SetccEnable>
 8018294:	e00d      	b.n	80182b2 <HW_SignalAttachement+0x26e>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 8018296:	1dfb      	adds	r3, r7, #7
 8018298:	781a      	ldrb	r2, [r3, #0]
 801829a:	4919      	ldr	r1, [pc, #100]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 801829c:	0013      	movs	r3, r2
 801829e:	011b      	lsls	r3, r3, #4
 80182a0:	1a9b      	subs	r3, r3, r2
 80182a2:	009b      	lsls	r3, r3, #2
 80182a4:	585b      	ldr	r3, [r3, r1]
 80182a6:	2280      	movs	r2, #128	@ 0x80
 80182a8:	0112      	lsls	r2, r2, #4
 80182aa:	0011      	movs	r1, r2
 80182ac:	0018      	movs	r0, r3
 80182ae:	f7ff f9dd 	bl	801766c <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 80182b2:	1dfb      	adds	r3, r7, #7
 80182b4:	781a      	ldrb	r2, [r3, #0]
 80182b6:	4912      	ldr	r1, [pc, #72]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80182b8:	0013      	movs	r3, r2
 80182ba:	011b      	lsls	r3, r3, #4
 80182bc:	1a9b      	subs	r3, r3, r2
 80182be:	009b      	lsls	r3, r3, #2
 80182c0:	585b      	ldr	r3, [r3, r1]
 80182c2:	2100      	movs	r1, #0
 80182c4:	0018      	movs	r0, r3
 80182c6:	f7ff fa48 	bl	801775a <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 80182ca:	1dfb      	adds	r3, r7, #7
 80182cc:	781a      	ldrb	r2, [r3, #0]
 80182ce:	490c      	ldr	r1, [pc, #48]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80182d0:	0013      	movs	r3, r2
 80182d2:	011b      	lsls	r3, r3, #4
 80182d4:	1a9b      	subs	r3, r3, r2
 80182d6:	009b      	lsls	r3, r3, #2
 80182d8:	585b      	ldr	r3, [r3, r1]
 80182da:	0018      	movs	r0, r3
 80182dc:	f7ff fa7d 	bl	80177da <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 80182e0:	1dfb      	adds	r3, r7, #7
 80182e2:	781a      	ldrb	r2, [r3, #0]
 80182e4:	4906      	ldr	r1, [pc, #24]	@ (8018300 <HW_SignalAttachement+0x2bc>)
 80182e6:	0013      	movs	r3, r2
 80182e8:	011b      	lsls	r3, r3, #4
 80182ea:	1a9b      	subs	r3, r3, r2
 80182ec:	009b      	lsls	r3, r3, #2
 80182ee:	585b      	ldr	r3, [r3, r1]
 80182f0:	0018      	movs	r0, r3
 80182f2:	f7ff fa91 	bl	8017818 <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 80182f6:	46c0      	nop			@ (mov r8, r8)
 80182f8:	46bd      	mov	sp, r7
 80182fa:	b005      	add	sp, #20
 80182fc:	bd90      	pop	{r4, r7, pc}
 80182fe:	46c0      	nop			@ (mov r8, r8)
 8018300:	20011c2c 	.word	0x20011c2c
 8018304:	00001e7e 	.word	0x00001e7e

08018308 <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 8018308:	b580      	push	{r7, lr}
 801830a:	b082      	sub	sp, #8
 801830c:	af00      	add	r7, sp, #0
 801830e:	0002      	movs	r2, r0
 8018310:	1dfb      	adds	r3, r7, #7
 8018312:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 8018314:	1dfb      	adds	r3, r7, #7
 8018316:	781a      	ldrb	r2, [r3, #0]
 8018318:	4941      	ldr	r1, [pc, #260]	@ (8018420 <HW_SignalDetachment+0x118>)
 801831a:	0013      	movs	r3, r2
 801831c:	011b      	lsls	r3, r3, #4
 801831e:	1a9b      	subs	r3, r3, r2
 8018320:	009b      	lsls	r3, r3, #2
 8018322:	585b      	ldr	r3, [r3, r1]
 8018324:	0018      	movs	r0, r3
 8018326:	f7ff fa67 	bl	80177f8 <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 801832a:	1dfb      	adds	r3, r7, #7
 801832c:	781a      	ldrb	r2, [r3, #0]
 801832e:	493c      	ldr	r1, [pc, #240]	@ (8018420 <HW_SignalDetachment+0x118>)
 8018330:	0013      	movs	r3, r2
 8018332:	011b      	lsls	r3, r3, #4
 8018334:	1a9b      	subs	r3, r3, r2
 8018336:	009b      	lsls	r3, r3, #2
 8018338:	585b      	ldr	r3, [r3, r1]
 801833a:	0018      	movs	r0, r3
 801833c:	f7ff fa7c 	bl	8017838 <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8018340:	1dfb      	adds	r3, r7, #7
 8018342:	781a      	ldrb	r2, [r3, #0]
 8018344:	4936      	ldr	r1, [pc, #216]	@ (8018420 <HW_SignalDetachment+0x118>)
 8018346:	0013      	movs	r3, r2
 8018348:	011b      	lsls	r3, r3, #4
 801834a:	1a9b      	subs	r3, r3, r2
 801834c:	009b      	lsls	r3, r3, #2
 801834e:	585b      	ldr	r3, [r3, r1]
 8018350:	0018      	movs	r0, r3
 8018352:	f7ff f9f3 	bl	801773c <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 8018356:	1dfb      	adds	r3, r7, #7
 8018358:	781a      	ldrb	r2, [r3, #0]
 801835a:	4931      	ldr	r1, [pc, #196]	@ (8018420 <HW_SignalDetachment+0x118>)
 801835c:	0013      	movs	r3, r2
 801835e:	011b      	lsls	r3, r3, #4
 8018360:	1a9b      	subs	r3, r3, r2
 8018362:	009b      	lsls	r3, r3, #2
 8018364:	585b      	ldr	r3, [r3, r1]
 8018366:	22c0      	movs	r2, #192	@ 0xc0
 8018368:	0212      	lsls	r2, r2, #8
 801836a:	611a      	str	r2, [r3, #16]
    /* Enable detection interrupt */
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 801836c:	1dfb      	adds	r3, r7, #7
 801836e:	781b      	ldrb	r3, [r3, #0]
 8018370:	0018      	movs	r0, r3
 8018372:	f7fe fbdd 	bl	8016b30 <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 8018376:	1dfb      	adds	r3, r7, #7
 8018378:	781b      	ldrb	r3, [r3, #0]
 801837a:	0018      	movs	r0, r3
 801837c:	f7fe fb6a 	bl	8016a54 <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8018380:	1dfb      	adds	r3, r7, #7
 8018382:	781a      	ldrb	r2, [r3, #0]
 8018384:	4926      	ldr	r1, [pc, #152]	@ (8018420 <HW_SignalDetachment+0x118>)
 8018386:	0013      	movs	r3, r2
 8018388:	011b      	lsls	r3, r3, #4
 801838a:	1a9b      	subs	r3, r3, r2
 801838c:	009b      	lsls	r3, r3, #2
 801838e:	585b      	ldr	r3, [r3, r1]
 8018390:	22c0      	movs	r2, #192	@ 0xc0
 8018392:	0112      	lsls	r2, r2, #4
 8018394:	0011      	movs	r1, r2
 8018396:	0018      	movs	r0, r3
 8018398:	f7ff f968 	bl	801766c <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 801839c:	1dfb      	adds	r3, r7, #7
 801839e:	781a      	ldrb	r2, [r3, #0]
 80183a0:	491f      	ldr	r1, [pc, #124]	@ (8018420 <HW_SignalDetachment+0x118>)
 80183a2:	0013      	movs	r3, r2
 80183a4:	011b      	lsls	r3, r3, #4
 80183a6:	1a9b      	subs	r3, r3, r2
 80183a8:	009b      	lsls	r3, r3, #2
 80183aa:	18cb      	adds	r3, r1, r3
 80183ac:	3310      	adds	r3, #16
 80183ae:	681b      	ldr	r3, [r3, #0]
 80183b0:	781b      	ldrb	r3, [r3, #0]
 80183b2:	2204      	movs	r2, #4
 80183b4:	4013      	ands	r3, r2
 80183b6:	b2db      	uxtb	r3, r3
 80183b8:	2b00      	cmp	r3, #0
 80183ba:	d104      	bne.n	80183c6 <HW_SignalDetachment+0xbe>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 80183bc:	1dfb      	adds	r3, r7, #7
 80183be:	781b      	ldrb	r3, [r3, #0]
 80183c0:	0018      	movs	r0, r3
 80183c2:	f006 fb64 	bl	801ea8e <BSP_USBPD_PWR_VBUSDeInit>
  }

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 80183c6:	1dfb      	adds	r3, r7, #7
 80183c8:	781a      	ldrb	r2, [r3, #0]
 80183ca:	4915      	ldr	r1, [pc, #84]	@ (8018420 <HW_SignalDetachment+0x118>)
 80183cc:	0013      	movs	r3, r2
 80183ce:	011b      	lsls	r3, r3, #4
 80183d0:	1a9b      	subs	r3, r3, r2
 80183d2:	009b      	lsls	r3, r3, #2
 80183d4:	18cb      	adds	r3, r1, r3
 80183d6:	330c      	adds	r3, #12
 80183d8:	681b      	ldr	r3, [r3, #0]
 80183da:	7a1b      	ldrb	r3, [r3, #8]
 80183dc:	2202      	movs	r2, #2
 80183de:	4013      	ands	r3, r2
 80183e0:	b2db      	uxtb	r3, r3
 80183e2:	2b00      	cmp	r3, #0
 80183e4:	d00a      	beq.n	80183fc <HW_SignalDetachment+0xf4>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 80183e6:	1dfb      	adds	r3, r7, #7
 80183e8:	781a      	ldrb	r2, [r3, #0]
 80183ea:	490d      	ldr	r1, [pc, #52]	@ (8018420 <HW_SignalDetachment+0x118>)
 80183ec:	0013      	movs	r3, r2
 80183ee:	011b      	lsls	r3, r3, #4
 80183f0:	1a9b      	subs	r3, r3, r2
 80183f2:	009b      	lsls	r3, r3, #2
 80183f4:	585b      	ldr	r3, [r3, r1]
 80183f6:	0018      	movs	r0, r3
 80183f8:	f7ff f928 	bl	801764c <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 80183fc:	1dfb      	adds	r3, r7, #7
 80183fe:	781a      	ldrb	r2, [r3, #0]
 8018400:	4907      	ldr	r1, [pc, #28]	@ (8018420 <HW_SignalDetachment+0x118>)
 8018402:	0013      	movs	r3, r2
 8018404:	011b      	lsls	r3, r3, #4
 8018406:	1a9b      	subs	r3, r3, r2
 8018408:	009b      	lsls	r3, r3, #2
 801840a:	18cb      	adds	r3, r1, r3
 801840c:	3334      	adds	r3, #52	@ 0x34
 801840e:	2200      	movs	r2, #0
 8018410:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 8018412:	f000 fb0f 	bl	8018a34 <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 8018416:	46c0      	nop			@ (mov r8, r8)
 8018418:	46bd      	mov	sp, r7
 801841a:	b002      	add	sp, #8
 801841c:	bd80      	pop	{r7, pc}
 801841e:	46c0      	nop			@ (mov r8, r8)
 8018420:	20011c2c 	.word	0x20011c2c

08018424 <USBPD_HW_IF_SetResistor_SinkTxNG>:

void USBPD_HW_IF_SetResistor_SinkTxNG(uint8_t PortNum)
{
 8018424:	b580      	push	{r7, lr}
 8018426:	b082      	sub	sp, #8
 8018428:	af00      	add	r7, sp, #0
 801842a:	0002      	movs	r2, r0
 801842c:	1dfb      	adds	r3, r7, #7
 801842e:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 1.5A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8018430:	1dfb      	adds	r3, r7, #7
 8018432:	781a      	ldrb	r2, [r3, #0]
 8018434:	4907      	ldr	r1, [pc, #28]	@ (8018454 <USBPD_HW_IF_SetResistor_SinkTxNG+0x30>)
 8018436:	0013      	movs	r3, r2
 8018438:	011b      	lsls	r3, r3, #4
 801843a:	1a9b      	subs	r3, r3, r2
 801843c:	009b      	lsls	r3, r3, #2
 801843e:	585b      	ldr	r3, [r3, r1]
 8018440:	2280      	movs	r2, #128	@ 0x80
 8018442:	0052      	lsls	r2, r2, #1
 8018444:	0011      	movs	r1, r2
 8018446:	0018      	movs	r0, r3
 8018448:	f7ff f944 	bl	80176d4 <LL_UCPD_SetRpResistor>
}
 801844c:	46c0      	nop			@ (mov r8, r8)
 801844e:	46bd      	mov	sp, r7
 8018450:	b002      	add	sp, #8
 8018452:	bd80      	pop	{r7, pc}
 8018454:	20011c2c 	.word	0x20011c2c

08018458 <USBPD_HW_IF_SetResistor_SinkTxOK>:

void USBPD_HW_IF_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8018458:	b580      	push	{r7, lr}
 801845a:	b082      	sub	sp, #8
 801845c:	af00      	add	r7, sp, #0
 801845e:	0002      	movs	r2, r0
 8018460:	1dfb      	adds	r3, r7, #7
 8018462:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 3.0A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8018464:	1dfb      	adds	r3, r7, #7
 8018466:	781a      	ldrb	r2, [r3, #0]
 8018468:	4907      	ldr	r1, [pc, #28]	@ (8018488 <USBPD_HW_IF_SetResistor_SinkTxOK+0x30>)
 801846a:	0013      	movs	r3, r2
 801846c:	011b      	lsls	r3, r3, #4
 801846e:	1a9b      	subs	r3, r3, r2
 8018470:	009b      	lsls	r3, r3, #2
 8018472:	585b      	ldr	r3, [r3, r1]
 8018474:	22c0      	movs	r2, #192	@ 0xc0
 8018476:	0052      	lsls	r2, r2, #1
 8018478:	0011      	movs	r1, r2
 801847a:	0018      	movs	r0, r3
 801847c:	f7ff f92a 	bl	80176d4 <LL_UCPD_SetRpResistor>
}
 8018480:	46c0      	nop			@ (mov r8, r8)
 8018482:	46bd      	mov	sp, r7
 8018484:	b002      	add	sp, #8
 8018486:	bd80      	pop	{r7, pc}
 8018488:	20011c2c 	.word	0x20011c2c

0801848c <USBPD_HW_IF_IsResistor_SinkTxOk>:

uint8_t USBPD_HW_IF_IsResistor_SinkTxOk(uint8_t PortNum)
{
 801848c:	b580      	push	{r7, lr}
 801848e:	b082      	sub	sp, #8
 8018490:	af00      	add	r7, sp, #0
 8018492:	0002      	movs	r2, r0
 8018494:	1dfb      	adds	r3, r7, #7
 8018496:	701a      	strb	r2, [r3, #0]

  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, (UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS));
#endif /* _LOW_POWER */

  switch (Ports[PortNum].CCx)
 8018498:	1dfb      	adds	r3, r7, #7
 801849a:	781a      	ldrb	r2, [r3, #0]
 801849c:	491c      	ldr	r1, [pc, #112]	@ (8018510 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 801849e:	0013      	movs	r3, r2
 80184a0:	011b      	lsls	r3, r3, #4
 80184a2:	1a9b      	subs	r3, r3, r2
 80184a4:	009b      	lsls	r3, r3, #2
 80184a6:	18cb      	adds	r3, r1, r3
 80184a8:	3334      	adds	r3, #52	@ 0x34
 80184aa:	681b      	ldr	r3, [r3, #0]
 80184ac:	2b01      	cmp	r3, #1
 80184ae:	d002      	beq.n	80184b6 <USBPD_HW_IF_IsResistor_SinkTxOk+0x2a>
 80184b0:	2b02      	cmp	r3, #2
 80184b2:	d012      	beq.n	80184da <USBPD_HW_IF_IsResistor_SinkTxOk+0x4e>
      {
        return USBPD_TRUE;
      }
      break;
    default:
      break;
 80184b4:	e026      	b.n	8018504 <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) == LL_UCPD_SNK_CC1_VRP30A)
 80184b6:	1dfb      	adds	r3, r7, #7
 80184b8:	781a      	ldrb	r2, [r3, #0]
 80184ba:	4915      	ldr	r1, [pc, #84]	@ (8018510 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 80184bc:	0013      	movs	r3, r2
 80184be:	011b      	lsls	r3, r3, #4
 80184c0:	1a9b      	subs	r3, r3, r2
 80184c2:	009b      	lsls	r3, r3, #2
 80184c4:	585b      	ldr	r3, [r3, r1]
 80184c6:	695a      	ldr	r2, [r3, #20]
 80184c8:	23c0      	movs	r3, #192	@ 0xc0
 80184ca:	029b      	lsls	r3, r3, #10
 80184cc:	401a      	ands	r2, r3
 80184ce:	23c0      	movs	r3, #192	@ 0xc0
 80184d0:	029b      	lsls	r3, r3, #10
 80184d2:	429a      	cmp	r2, r3
 80184d4:	d113      	bne.n	80184fe <USBPD_HW_IF_IsResistor_SinkTxOk+0x72>
        return USBPD_TRUE;
 80184d6:	2301      	movs	r3, #1
 80184d8:	e015      	b.n	8018506 <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) == LL_UCPD_SNK_CC2_VRP30A)
 80184da:	1dfb      	adds	r3, r7, #7
 80184dc:	781a      	ldrb	r2, [r3, #0]
 80184de:	490c      	ldr	r1, [pc, #48]	@ (8018510 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 80184e0:	0013      	movs	r3, r2
 80184e2:	011b      	lsls	r3, r3, #4
 80184e4:	1a9b      	subs	r3, r3, r2
 80184e6:	009b      	lsls	r3, r3, #2
 80184e8:	585b      	ldr	r3, [r3, r1]
 80184ea:	695a      	ldr	r2, [r3, #20]
 80184ec:	23c0      	movs	r3, #192	@ 0xc0
 80184ee:	031b      	lsls	r3, r3, #12
 80184f0:	401a      	ands	r2, r3
 80184f2:	23c0      	movs	r3, #192	@ 0xc0
 80184f4:	031b      	lsls	r3, r3, #12
 80184f6:	429a      	cmp	r2, r3
 80184f8:	d103      	bne.n	8018502 <USBPD_HW_IF_IsResistor_SinkTxOk+0x76>
        return USBPD_TRUE;
 80184fa:	2301      	movs	r3, #1
 80184fc:	e003      	b.n	8018506 <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      break;
 80184fe:	46c0      	nop			@ (mov r8, r8)
 8018500:	e000      	b.n	8018504 <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      break;
 8018502:	46c0      	nop			@ (mov r8, r8)
  }

  return USBPD_FALSE;
 8018504:	2300      	movs	r3, #0
}
 8018506:	0018      	movs	r0, r3
 8018508:	46bd      	mov	sp, r7
 801850a:	b002      	add	sp, #8
 801850c:	bd80      	pop	{r7, pc}
 801850e:	46c0      	nop			@ (mov r8, r8)
 8018510:	20011c2c 	.word	0x20011c2c

08018514 <USBPD_HW_IF_FastRoleSwapSignalling>:

void USBPD_HW_IF_FastRoleSwapSignalling(uint8_t PortNum)
{
 8018514:	b580      	push	{r7, lr}
 8018516:	b082      	sub	sp, #8
 8018518:	af00      	add	r7, sp, #0
 801851a:	0002      	movs	r2, r0
 801851c:	1dfb      	adds	r3, r7, #7
 801851e:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SignalFRSTX(Ports[PortNum].husbpd);
 8018520:	1dfb      	adds	r3, r7, #7
 8018522:	781a      	ldrb	r2, [r3, #0]
 8018524:	4906      	ldr	r1, [pc, #24]	@ (8018540 <USBPD_HW_IF_FastRoleSwapSignalling+0x2c>)
 8018526:	0013      	movs	r3, r2
 8018528:	011b      	lsls	r3, r3, #4
 801852a:	1a9b      	subs	r3, r3, r2
 801852c:	009b      	lsls	r3, r3, #2
 801852e:	585b      	ldr	r3, [r3, r1]
 8018530:	0018      	movs	r0, r3
 8018532:	f7ff f86c 	bl	801760e <LL_UCPD_SignalFRSTX>
}
 8018536:	46c0      	nop			@ (mov r8, r8)
 8018538:	46bd      	mov	sp, r7
 801853a:	b002      	add	sp, #8
 801853c:	bd80      	pop	{r7, pc}
 801853e:	46c0      	nop			@ (mov r8, r8)
 8018540:	20011c2c 	.word	0x20011c2c

08018544 <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 8018544:	b580      	push	{r7, lr}
 8018546:	b084      	sub	sp, #16
 8018548:	af00      	add	r7, sp, #0
 801854a:	0002      	movs	r2, r0
 801854c:	1dfb      	adds	r3, r7, #7
 801854e:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 8018550:	1dfb      	adds	r3, r7, #7
 8018552:	781b      	ldrb	r3, [r3, #0]
 8018554:	220c      	movs	r2, #12
 8018556:	18ba      	adds	r2, r7, r2
 8018558:	0011      	movs	r1, r2
 801855a:	0018      	movs	r0, r3
 801855c:	f006 faa9 	bl	801eab2 <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 8018560:	68fb      	ldr	r3, [r7, #12]
 8018562:	b29b      	uxth	r3, r3
}
 8018564:	0018      	movs	r0, r3
 8018566:	46bd      	mov	sp, r7
 8018568:	b004      	add	sp, #16
 801856a:	bd80      	pop	{r7, pc}

0801856c <LL_APB1_GRP1_EnableClock>:
{
 801856c:	b580      	push	{r7, lr}
 801856e:	b084      	sub	sp, #16
 8018570:	af00      	add	r7, sp, #0
 8018572:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 8018574:	4b07      	ldr	r3, [pc, #28]	@ (8018594 <LL_APB1_GRP1_EnableClock+0x28>)
 8018576:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8018578:	4b06      	ldr	r3, [pc, #24]	@ (8018594 <LL_APB1_GRP1_EnableClock+0x28>)
 801857a:	687a      	ldr	r2, [r7, #4]
 801857c:	430a      	orrs	r2, r1
 801857e:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8018580:	4b04      	ldr	r3, [pc, #16]	@ (8018594 <LL_APB1_GRP1_EnableClock+0x28>)
 8018582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018584:	687a      	ldr	r2, [r7, #4]
 8018586:	4013      	ands	r3, r2
 8018588:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801858a:	68fb      	ldr	r3, [r7, #12]
}
 801858c:	46c0      	nop			@ (mov r8, r8)
 801858e:	46bd      	mov	sp, r7
 8018590:	b004      	add	sp, #16
 8018592:	bd80      	pop	{r7, pc}
 8018594:	40021000 	.word	0x40021000

08018598 <LL_APB1_GRP1_DisableClock>:
{
 8018598:	b580      	push	{r7, lr}
 801859a:	b082      	sub	sp, #8
 801859c:	af00      	add	r7, sp, #0
 801859e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR1, Periphs);
 80185a0:	4b05      	ldr	r3, [pc, #20]	@ (80185b8 <LL_APB1_GRP1_DisableClock+0x20>)
 80185a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80185a4:	687b      	ldr	r3, [r7, #4]
 80185a6:	43d9      	mvns	r1, r3
 80185a8:	4b03      	ldr	r3, [pc, #12]	@ (80185b8 <LL_APB1_GRP1_DisableClock+0x20>)
 80185aa:	400a      	ands	r2, r1
 80185ac:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80185ae:	46c0      	nop			@ (mov r8, r8)
 80185b0:	46bd      	mov	sp, r7
 80185b2:	b002      	add	sp, #8
 80185b4:	bd80      	pop	{r7, pc}
 80185b6:	46c0      	nop			@ (mov r8, r8)
 80185b8:	40021000 	.word	0x40021000

080185bc <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80185bc:	b580      	push	{r7, lr}
 80185be:	b082      	sub	sp, #8
 80185c0:	af00      	add	r7, sp, #0
 80185c2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80185c4:	687b      	ldr	r3, [r7, #4]
 80185c6:	681b      	ldr	r3, [r3, #0]
 80185c8:	2201      	movs	r2, #1
 80185ca:	431a      	orrs	r2, r3
 80185cc:	687b      	ldr	r3, [r7, #4]
 80185ce:	601a      	str	r2, [r3, #0]
}
 80185d0:	46c0      	nop			@ (mov r8, r8)
 80185d2:	46bd      	mov	sp, r7
 80185d4:	b002      	add	sp, #8
 80185d6:	bd80      	pop	{r7, pc}

080185d8 <LL_TIM_SetCounterMode>:
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
{
 80185d8:	b580      	push	{r7, lr}
 80185da:	b082      	sub	sp, #8
 80185dc:	af00      	add	r7, sp, #0
 80185de:	6078      	str	r0, [r7, #4]
 80185e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 80185e2:	687b      	ldr	r3, [r7, #4]
 80185e4:	681b      	ldr	r3, [r3, #0]
 80185e6:	2270      	movs	r2, #112	@ 0x70
 80185e8:	4393      	bics	r3, r2
 80185ea:	001a      	movs	r2, r3
 80185ec:	683b      	ldr	r3, [r7, #0]
 80185ee:	431a      	orrs	r2, r3
 80185f0:	687b      	ldr	r3, [r7, #4]
 80185f2:	601a      	str	r2, [r3, #0]
}
 80185f4:	46c0      	nop			@ (mov r8, r8)
 80185f6:	46bd      	mov	sp, r7
 80185f8:	b002      	add	sp, #8
 80185fa:	bd80      	pop	{r7, pc}

080185fc <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80185fc:	b580      	push	{r7, lr}
 80185fe:	b082      	sub	sp, #8
 8018600:	af00      	add	r7, sp, #0
 8018602:	6078      	str	r0, [r7, #4]
 8018604:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8018606:	687b      	ldr	r3, [r7, #4]
 8018608:	683a      	ldr	r2, [r7, #0]
 801860a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801860c:	46c0      	nop			@ (mov r8, r8)
 801860e:	46bd      	mov	sp, r7
 8018610:	b002      	add	sp, #8
 8018612:	bd80      	pop	{r7, pc}

08018614 <LL_TIM_GetPrescaler>:
  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
  * @param  TIMx Timer instance
  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
  */
__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
{
 8018614:	b580      	push	{r7, lr}
 8018616:	b082      	sub	sp, #8
 8018618:	af00      	add	r7, sp, #0
 801861a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 801861c:	687b      	ldr	r3, [r7, #4]
 801861e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8018620:	0018      	movs	r0, r3
 8018622:	46bd      	mov	sp, r7
 8018624:	b002      	add	sp, #8
 8018626:	bd80      	pop	{r7, pc}

08018628 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8018628:	b580      	push	{r7, lr}
 801862a:	b082      	sub	sp, #8
 801862c:	af00      	add	r7, sp, #0
 801862e:	6078      	str	r0, [r7, #4]
 8018630:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8018632:	687b      	ldr	r3, [r7, #4]
 8018634:	683a      	ldr	r2, [r7, #0]
 8018636:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8018638:	46c0      	nop			@ (mov r8, r8)
 801863a:	46bd      	mov	sp, r7
 801863c:	b002      	add	sp, #8
 801863e:	bd80      	pop	{r7, pc}

08018640 <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM1
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8018640:	b580      	push	{r7, lr}
 8018642:	b086      	sub	sp, #24
 8018644:	af00      	add	r7, sp, #0
 8018646:	60f8      	str	r0, [r7, #12]
 8018648:	60b9      	str	r1, [r7, #8]
 801864a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 801864c:	68bb      	ldr	r3, [r7, #8]
 801864e:	2b01      	cmp	r3, #1
 8018650:	d02c      	beq.n	80186ac <LL_TIM_OC_SetMode+0x6c>
 8018652:	68bb      	ldr	r3, [r7, #8]
 8018654:	2b04      	cmp	r3, #4
 8018656:	d027      	beq.n	80186a8 <LL_TIM_OC_SetMode+0x68>
 8018658:	68bb      	ldr	r3, [r7, #8]
 801865a:	2b10      	cmp	r3, #16
 801865c:	d022      	beq.n	80186a4 <LL_TIM_OC_SetMode+0x64>
 801865e:	68bb      	ldr	r3, [r7, #8]
 8018660:	2b40      	cmp	r3, #64	@ 0x40
 8018662:	d01d      	beq.n	80186a0 <LL_TIM_OC_SetMode+0x60>
 8018664:	68ba      	ldr	r2, [r7, #8]
 8018666:	2380      	movs	r3, #128	@ 0x80
 8018668:	005b      	lsls	r3, r3, #1
 801866a:	429a      	cmp	r2, r3
 801866c:	d016      	beq.n	801869c <LL_TIM_OC_SetMode+0x5c>
 801866e:	68ba      	ldr	r2, [r7, #8]
 8018670:	2380      	movs	r3, #128	@ 0x80
 8018672:	00db      	lsls	r3, r3, #3
 8018674:	429a      	cmp	r2, r3
 8018676:	d00f      	beq.n	8018698 <LL_TIM_OC_SetMode+0x58>
 8018678:	68ba      	ldr	r2, [r7, #8]
 801867a:	2380      	movs	r3, #128	@ 0x80
 801867c:	015b      	lsls	r3, r3, #5
 801867e:	429a      	cmp	r2, r3
 8018680:	d008      	beq.n	8018694 <LL_TIM_OC_SetMode+0x54>
 8018682:	68ba      	ldr	r2, [r7, #8]
 8018684:	2380      	movs	r3, #128	@ 0x80
 8018686:	025b      	lsls	r3, r3, #9
 8018688:	429a      	cmp	r2, r3
 801868a:	d101      	bne.n	8018690 <LL_TIM_OC_SetMode+0x50>
 801868c:	2307      	movs	r3, #7
 801868e:	e00e      	b.n	80186ae <LL_TIM_OC_SetMode+0x6e>
 8018690:	2308      	movs	r3, #8
 8018692:	e00c      	b.n	80186ae <LL_TIM_OC_SetMode+0x6e>
 8018694:	2306      	movs	r3, #6
 8018696:	e00a      	b.n	80186ae <LL_TIM_OC_SetMode+0x6e>
 8018698:	2305      	movs	r3, #5
 801869a:	e008      	b.n	80186ae <LL_TIM_OC_SetMode+0x6e>
 801869c:	2304      	movs	r3, #4
 801869e:	e006      	b.n	80186ae <LL_TIM_OC_SetMode+0x6e>
 80186a0:	2303      	movs	r3, #3
 80186a2:	e004      	b.n	80186ae <LL_TIM_OC_SetMode+0x6e>
 80186a4:	2302      	movs	r3, #2
 80186a6:	e002      	b.n	80186ae <LL_TIM_OC_SetMode+0x6e>
 80186a8:	2301      	movs	r3, #1
 80186aa:	e000      	b.n	80186ae <LL_TIM_OC_SetMode+0x6e>
 80186ac:	2300      	movs	r3, #0
 80186ae:	2017      	movs	r0, #23
 80186b0:	183a      	adds	r2, r7, r0
 80186b2:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80186b4:	68fb      	ldr	r3, [r7, #12]
 80186b6:	3318      	adds	r3, #24
 80186b8:	0019      	movs	r1, r3
 80186ba:	183b      	adds	r3, r7, r0
 80186bc:	781b      	ldrb	r3, [r3, #0]
 80186be:	4a0e      	ldr	r2, [pc, #56]	@ (80186f8 <LL_TIM_OC_SetMode+0xb8>)
 80186c0:	5cd3      	ldrb	r3, [r2, r3]
 80186c2:	18cb      	adds	r3, r1, r3
 80186c4:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80186c6:	693b      	ldr	r3, [r7, #16]
 80186c8:	681b      	ldr	r3, [r3, #0]
 80186ca:	183a      	adds	r2, r7, r0
 80186cc:	7812      	ldrb	r2, [r2, #0]
 80186ce:	490b      	ldr	r1, [pc, #44]	@ (80186fc <LL_TIM_OC_SetMode+0xbc>)
 80186d0:	5c8a      	ldrb	r2, [r1, r2]
 80186d2:	0011      	movs	r1, r2
 80186d4:	4a0a      	ldr	r2, [pc, #40]	@ (8018700 <LL_TIM_OC_SetMode+0xc0>)
 80186d6:	408a      	lsls	r2, r1
 80186d8:	43d2      	mvns	r2, r2
 80186da:	401a      	ands	r2, r3
 80186dc:	183b      	adds	r3, r7, r0
 80186de:	781b      	ldrb	r3, [r3, #0]
 80186e0:	4906      	ldr	r1, [pc, #24]	@ (80186fc <LL_TIM_OC_SetMode+0xbc>)
 80186e2:	5ccb      	ldrb	r3, [r1, r3]
 80186e4:	0019      	movs	r1, r3
 80186e6:	687b      	ldr	r3, [r7, #4]
 80186e8:	408b      	lsls	r3, r1
 80186ea:	431a      	orrs	r2, r3
 80186ec:	693b      	ldr	r3, [r7, #16]
 80186ee:	601a      	str	r2, [r3, #0]
}
 80186f0:	46c0      	nop			@ (mov r8, r8)
 80186f2:	46bd      	mov	sp, r7
 80186f4:	b006      	add	sp, #24
 80186f6:	bd80      	pop	{r7, pc}
 80186f8:	08020328 	.word	0x08020328
 80186fc:	08020334 	.word	0x08020334
 8018700:	00010073 	.word	0x00010073

08018704 <LL_TIM_OC_SetPolarity>:
  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
  *         @arg @ref LL_TIM_OCPOLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
{
 8018704:	b580      	push	{r7, lr}
 8018706:	b086      	sub	sp, #24
 8018708:	af00      	add	r7, sp, #0
 801870a:	60f8      	str	r0, [r7, #12]
 801870c:	60b9      	str	r1, [r7, #8]
 801870e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8018710:	68bb      	ldr	r3, [r7, #8]
 8018712:	2b01      	cmp	r3, #1
 8018714:	d02c      	beq.n	8018770 <LL_TIM_OC_SetPolarity+0x6c>
 8018716:	68bb      	ldr	r3, [r7, #8]
 8018718:	2b04      	cmp	r3, #4
 801871a:	d027      	beq.n	801876c <LL_TIM_OC_SetPolarity+0x68>
 801871c:	68bb      	ldr	r3, [r7, #8]
 801871e:	2b10      	cmp	r3, #16
 8018720:	d022      	beq.n	8018768 <LL_TIM_OC_SetPolarity+0x64>
 8018722:	68bb      	ldr	r3, [r7, #8]
 8018724:	2b40      	cmp	r3, #64	@ 0x40
 8018726:	d01d      	beq.n	8018764 <LL_TIM_OC_SetPolarity+0x60>
 8018728:	68ba      	ldr	r2, [r7, #8]
 801872a:	2380      	movs	r3, #128	@ 0x80
 801872c:	005b      	lsls	r3, r3, #1
 801872e:	429a      	cmp	r2, r3
 8018730:	d016      	beq.n	8018760 <LL_TIM_OC_SetPolarity+0x5c>
 8018732:	68ba      	ldr	r2, [r7, #8]
 8018734:	2380      	movs	r3, #128	@ 0x80
 8018736:	00db      	lsls	r3, r3, #3
 8018738:	429a      	cmp	r2, r3
 801873a:	d00f      	beq.n	801875c <LL_TIM_OC_SetPolarity+0x58>
 801873c:	68ba      	ldr	r2, [r7, #8]
 801873e:	2380      	movs	r3, #128	@ 0x80
 8018740:	015b      	lsls	r3, r3, #5
 8018742:	429a      	cmp	r2, r3
 8018744:	d008      	beq.n	8018758 <LL_TIM_OC_SetPolarity+0x54>
 8018746:	68ba      	ldr	r2, [r7, #8]
 8018748:	2380      	movs	r3, #128	@ 0x80
 801874a:	025b      	lsls	r3, r3, #9
 801874c:	429a      	cmp	r2, r3
 801874e:	d101      	bne.n	8018754 <LL_TIM_OC_SetPolarity+0x50>
 8018750:	2307      	movs	r3, #7
 8018752:	e00e      	b.n	8018772 <LL_TIM_OC_SetPolarity+0x6e>
 8018754:	2308      	movs	r3, #8
 8018756:	e00c      	b.n	8018772 <LL_TIM_OC_SetPolarity+0x6e>
 8018758:	2306      	movs	r3, #6
 801875a:	e00a      	b.n	8018772 <LL_TIM_OC_SetPolarity+0x6e>
 801875c:	2305      	movs	r3, #5
 801875e:	e008      	b.n	8018772 <LL_TIM_OC_SetPolarity+0x6e>
 8018760:	2304      	movs	r3, #4
 8018762:	e006      	b.n	8018772 <LL_TIM_OC_SetPolarity+0x6e>
 8018764:	2303      	movs	r3, #3
 8018766:	e004      	b.n	8018772 <LL_TIM_OC_SetPolarity+0x6e>
 8018768:	2302      	movs	r3, #2
 801876a:	e002      	b.n	8018772 <LL_TIM_OC_SetPolarity+0x6e>
 801876c:	2301      	movs	r3, #1
 801876e:	e000      	b.n	8018772 <LL_TIM_OC_SetPolarity+0x6e>
 8018770:	2300      	movs	r3, #0
 8018772:	2017      	movs	r0, #23
 8018774:	183a      	adds	r2, r7, r0
 8018776:	7013      	strb	r3, [r2, #0]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8018778:	68fb      	ldr	r3, [r7, #12]
 801877a:	6a1b      	ldr	r3, [r3, #32]
 801877c:	183a      	adds	r2, r7, r0
 801877e:	7812      	ldrb	r2, [r2, #0]
 8018780:	490a      	ldr	r1, [pc, #40]	@ (80187ac <LL_TIM_OC_SetPolarity+0xa8>)
 8018782:	5c8a      	ldrb	r2, [r1, r2]
 8018784:	0011      	movs	r1, r2
 8018786:	2202      	movs	r2, #2
 8018788:	408a      	lsls	r2, r1
 801878a:	43d2      	mvns	r2, r2
 801878c:	401a      	ands	r2, r3
 801878e:	183b      	adds	r3, r7, r0
 8018790:	781b      	ldrb	r3, [r3, #0]
 8018792:	4906      	ldr	r1, [pc, #24]	@ (80187ac <LL_TIM_OC_SetPolarity+0xa8>)
 8018794:	5ccb      	ldrb	r3, [r1, r3]
 8018796:	0019      	movs	r1, r3
 8018798:	687b      	ldr	r3, [r7, #4]
 801879a:	408b      	lsls	r3, r1
 801879c:	431a      	orrs	r2, r3
 801879e:	68fb      	ldr	r3, [r7, #12]
 80187a0:	621a      	str	r2, [r3, #32]
}
 80187a2:	46c0      	nop			@ (mov r8, r8)
 80187a4:	46bd      	mov	sp, r7
 80187a6:	b006      	add	sp, #24
 80187a8:	bd80      	pop	{r7, pc}
 80187aa:	46c0      	nop			@ (mov r8, r8)
 80187ac:	08020340 	.word	0x08020340

080187b0 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80187b0:	b580      	push	{r7, lr}
 80187b2:	b082      	sub	sp, #8
 80187b4:	af00      	add	r7, sp, #0
 80187b6:	6078      	str	r0, [r7, #4]
 80187b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80187ba:	687b      	ldr	r3, [r7, #4]
 80187bc:	683a      	ldr	r2, [r7, #0]
 80187be:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80187c0:	46c0      	nop			@ (mov r8, r8)
 80187c2:	46bd      	mov	sp, r7
 80187c4:	b002      	add	sp, #8
 80187c6:	bd80      	pop	{r7, pc}

080187c8 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80187c8:	b580      	push	{r7, lr}
 80187ca:	b082      	sub	sp, #8
 80187cc:	af00      	add	r7, sp, #0
 80187ce:	6078      	str	r0, [r7, #4]
 80187d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80187d2:	687b      	ldr	r3, [r7, #4]
 80187d4:	683a      	ldr	r2, [r7, #0]
 80187d6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80187d8:	46c0      	nop			@ (mov r8, r8)
 80187da:	46bd      	mov	sp, r7
 80187dc:	b002      	add	sp, #8
 80187de:	bd80      	pop	{r7, pc}

080187e0 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80187e0:	b580      	push	{r7, lr}
 80187e2:	b082      	sub	sp, #8
 80187e4:	af00      	add	r7, sp, #0
 80187e6:	6078      	str	r0, [r7, #4]
 80187e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80187ea:	687b      	ldr	r3, [r7, #4]
 80187ec:	683a      	ldr	r2, [r7, #0]
 80187ee:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80187f0:	46c0      	nop			@ (mov r8, r8)
 80187f2:	46bd      	mov	sp, r7
 80187f4:	b002      	add	sp, #8
 80187f6:	bd80      	pop	{r7, pc}

080187f8 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80187f8:	b580      	push	{r7, lr}
 80187fa:	b082      	sub	sp, #8
 80187fc:	af00      	add	r7, sp, #0
 80187fe:	6078      	str	r0, [r7, #4]
 8018800:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8018802:	687b      	ldr	r3, [r7, #4]
 8018804:	683a      	ldr	r2, [r7, #0]
 8018806:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8018808:	46c0      	nop			@ (mov r8, r8)
 801880a:	46bd      	mov	sp, r7
 801880c:	b002      	add	sp, #8
 801880e:	bd80      	pop	{r7, pc}

08018810 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8018810:	b580      	push	{r7, lr}
 8018812:	b082      	sub	sp, #8
 8018814:	af00      	add	r7, sp, #0
 8018816:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8018818:	687b      	ldr	r3, [r7, #4]
 801881a:	2203      	movs	r2, #3
 801881c:	4252      	negs	r2, r2
 801881e:	611a      	str	r2, [r3, #16]
}
 8018820:	46c0      	nop			@ (mov r8, r8)
 8018822:	46bd      	mov	sp, r7
 8018824:	b002      	add	sp, #8
 8018826:	bd80      	pop	{r7, pc}

08018828 <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 8018828:	b580      	push	{r7, lr}
 801882a:	b082      	sub	sp, #8
 801882c:	af00      	add	r7, sp, #0
 801882e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8018830:	687b      	ldr	r3, [r7, #4]
 8018832:	691b      	ldr	r3, [r3, #16]
 8018834:	2202      	movs	r2, #2
 8018836:	4013      	ands	r3, r2
 8018838:	2b02      	cmp	r3, #2
 801883a:	d101      	bne.n	8018840 <LL_TIM_IsActiveFlag_CC1+0x18>
 801883c:	2301      	movs	r3, #1
 801883e:	e000      	b.n	8018842 <LL_TIM_IsActiveFlag_CC1+0x1a>
 8018840:	2300      	movs	r3, #0
}
 8018842:	0018      	movs	r0, r3
 8018844:	46bd      	mov	sp, r7
 8018846:	b002      	add	sp, #8
 8018848:	bd80      	pop	{r7, pc}

0801884a <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 801884a:	b580      	push	{r7, lr}
 801884c:	b082      	sub	sp, #8
 801884e:	af00      	add	r7, sp, #0
 8018850:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8018852:	687b      	ldr	r3, [r7, #4]
 8018854:	2205      	movs	r2, #5
 8018856:	4252      	negs	r2, r2
 8018858:	611a      	str	r2, [r3, #16]
}
 801885a:	46c0      	nop			@ (mov r8, r8)
 801885c:	46bd      	mov	sp, r7
 801885e:	b002      	add	sp, #8
 8018860:	bd80      	pop	{r7, pc}

08018862 <LL_TIM_IsActiveFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
{
 8018862:	b580      	push	{r7, lr}
 8018864:	b082      	sub	sp, #8
 8018866:	af00      	add	r7, sp, #0
 8018868:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	691b      	ldr	r3, [r3, #16]
 801886e:	2204      	movs	r2, #4
 8018870:	4013      	ands	r3, r2
 8018872:	2b04      	cmp	r3, #4
 8018874:	d101      	bne.n	801887a <LL_TIM_IsActiveFlag_CC2+0x18>
 8018876:	2301      	movs	r3, #1
 8018878:	e000      	b.n	801887c <LL_TIM_IsActiveFlag_CC2+0x1a>
 801887a:	2300      	movs	r3, #0
}
 801887c:	0018      	movs	r0, r3
 801887e:	46bd      	mov	sp, r7
 8018880:	b002      	add	sp, #8
 8018882:	bd80      	pop	{r7, pc}

08018884 <LL_TIM_ClearFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
{
 8018884:	b580      	push	{r7, lr}
 8018886:	b082      	sub	sp, #8
 8018888:	af00      	add	r7, sp, #0
 801888a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 801888c:	687b      	ldr	r3, [r7, #4]
 801888e:	2209      	movs	r2, #9
 8018890:	4252      	negs	r2, r2
 8018892:	611a      	str	r2, [r3, #16]
}
 8018894:	46c0      	nop			@ (mov r8, r8)
 8018896:	46bd      	mov	sp, r7
 8018898:	b002      	add	sp, #8
 801889a:	bd80      	pop	{r7, pc}

0801889c <LL_TIM_IsActiveFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
{
 801889c:	b580      	push	{r7, lr}
 801889e:	b082      	sub	sp, #8
 80188a0:	af00      	add	r7, sp, #0
 80188a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 80188a4:	687b      	ldr	r3, [r7, #4]
 80188a6:	691b      	ldr	r3, [r3, #16]
 80188a8:	2208      	movs	r2, #8
 80188aa:	4013      	ands	r3, r2
 80188ac:	2b08      	cmp	r3, #8
 80188ae:	d101      	bne.n	80188b4 <LL_TIM_IsActiveFlag_CC3+0x18>
 80188b0:	2301      	movs	r3, #1
 80188b2:	e000      	b.n	80188b6 <LL_TIM_IsActiveFlag_CC3+0x1a>
 80188b4:	2300      	movs	r3, #0
}
 80188b6:	0018      	movs	r0, r3
 80188b8:	46bd      	mov	sp, r7
 80188ba:	b002      	add	sp, #8
 80188bc:	bd80      	pop	{r7, pc}

080188be <LL_TIM_ClearFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
{
 80188be:	b580      	push	{r7, lr}
 80188c0:	b082      	sub	sp, #8
 80188c2:	af00      	add	r7, sp, #0
 80188c4:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 80188c6:	687b      	ldr	r3, [r7, #4]
 80188c8:	2211      	movs	r2, #17
 80188ca:	4252      	negs	r2, r2
 80188cc:	611a      	str	r2, [r3, #16]
}
 80188ce:	46c0      	nop			@ (mov r8, r8)
 80188d0:	46bd      	mov	sp, r7
 80188d2:	b002      	add	sp, #8
 80188d4:	bd80      	pop	{r7, pc}

080188d6 <LL_TIM_IsActiveFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
{
 80188d6:	b580      	push	{r7, lr}
 80188d8:	b082      	sub	sp, #8
 80188da:	af00      	add	r7, sp, #0
 80188dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 80188de:	687b      	ldr	r3, [r7, #4]
 80188e0:	691b      	ldr	r3, [r3, #16]
 80188e2:	2210      	movs	r2, #16
 80188e4:	4013      	ands	r3, r2
 80188e6:	2b10      	cmp	r3, #16
 80188e8:	d101      	bne.n	80188ee <LL_TIM_IsActiveFlag_CC4+0x18>
 80188ea:	2301      	movs	r3, #1
 80188ec:	e000      	b.n	80188f0 <LL_TIM_IsActiveFlag_CC4+0x1a>
 80188ee:	2300      	movs	r3, #0
}
 80188f0:	0018      	movs	r0, r3
 80188f2:	46bd      	mov	sp, r7
 80188f4:	b002      	add	sp, #8
 80188f6:	bd80      	pop	{r7, pc}

080188f8 <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 80188f8:	b5b0      	push	{r4, r5, r7, lr}
 80188fa:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 80188fc:	4b47      	ldr	r3, [pc, #284]	@ (8018a1c <USBPD_TIM_Init+0x124>)
 80188fe:	781b      	ldrb	r3, [r3, #0]
 8018900:	b25b      	sxtb	r3, r3
 8018902:	2b00      	cmp	r3, #0
 8018904:	d000      	beq.n	8018908 <USBPD_TIM_Init+0x10>
 8018906:	e07c      	b.n	8018a02 <USBPD_TIM_Init+0x10a>
  {
    TIMX_CLK_ENABLE;
 8018908:	2002      	movs	r0, #2
 801890a:	f7ff fe2f 	bl	801856c <LL_APB1_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 801890e:	4b44      	ldr	r3, [pc, #272]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 8018910:	2100      	movs	r1, #0
 8018912:	0018      	movs	r0, r3
 8018914:	f7ff fe60 	bl	80185d8 <LL_TIM_SetCounterMode>

    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 8018918:	4b42      	ldr	r3, [pc, #264]	@ (8018a24 <USBPD_TIM_Init+0x12c>)
 801891a:	681b      	ldr	r3, [r3, #0]
 801891c:	4a42      	ldr	r2, [pc, #264]	@ (8018a28 <USBPD_TIM_Init+0x130>)
 801891e:	4293      	cmp	r3, r2
 8018920:	d90b      	bls.n	801893a <USBPD_TIM_Init+0x42>
 8018922:	4b40      	ldr	r3, [pc, #256]	@ (8018a24 <USBPD_TIM_Init+0x12c>)
 8018924:	681b      	ldr	r3, [r3, #0]
 8018926:	4a41      	ldr	r2, [pc, #260]	@ (8018a2c <USBPD_TIM_Init+0x134>)
 8018928:	4694      	mov	ip, r2
 801892a:	4463      	add	r3, ip
 801892c:	4940      	ldr	r1, [pc, #256]	@ (8018a30 <USBPD_TIM_Init+0x138>)
 801892e:	0018      	movs	r0, r3
 8018930:	f7ed fd88 	bl	8006444 <__udivsi3>
 8018934:	0003      	movs	r3, r0
 8018936:	3b01      	subs	r3, #1
 8018938:	e000      	b.n	801893c <USBPD_TIM_Init+0x44>
 801893a:	2300      	movs	r3, #0
 801893c:	4a38      	ldr	r2, [pc, #224]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 801893e:	0019      	movs	r1, r3
 8018940:	0010      	movs	r0, r2
 8018942:	f7ff fe5b 	bl	80185fc <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 8018946:	4b37      	ldr	r3, [pc, #220]	@ (8018a24 <USBPD_TIM_Init+0x12c>)
 8018948:	681c      	ldr	r4, [r3, #0]
 801894a:	4b35      	ldr	r3, [pc, #212]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 801894c:	0018      	movs	r0, r3
 801894e:	f7ff fe61 	bl	8018614 <LL_TIM_GetPrescaler>
 8018952:	0003      	movs	r3, r0
 8018954:	3301      	adds	r3, #1
 8018956:	0019      	movs	r1, r3
 8018958:	0020      	movs	r0, r4
 801895a:	f7ed fd73 	bl	8006444 <__udivsi3>
 801895e:	0003      	movs	r3, r0
 8018960:	2b63      	cmp	r3, #99	@ 0x63
 8018962:	d910      	bls.n	8018986 <USBPD_TIM_Init+0x8e>
 8018964:	4b2f      	ldr	r3, [pc, #188]	@ (8018a24 <USBPD_TIM_Init+0x12c>)
 8018966:	681c      	ldr	r4, [r3, #0]
 8018968:	4b2d      	ldr	r3, [pc, #180]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 801896a:	0018      	movs	r0, r3
 801896c:	f7ff fe52 	bl	8018614 <LL_TIM_GetPrescaler>
 8018970:	0003      	movs	r3, r0
 8018972:	3301      	adds	r3, #1
 8018974:	2264      	movs	r2, #100	@ 0x64
 8018976:	4353      	muls	r3, r2
 8018978:	0019      	movs	r1, r3
 801897a:	0020      	movs	r0, r4
 801897c:	f7ed fd62 	bl	8006444 <__udivsi3>
 8018980:	0003      	movs	r3, r0
 8018982:	3b01      	subs	r3, #1
 8018984:	e000      	b.n	8018988 <USBPD_TIM_Init+0x90>
 8018986:	2300      	movs	r3, #0
 8018988:	4a25      	ldr	r2, [pc, #148]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 801898a:	0019      	movs	r1, r3
 801898c:	0010      	movs	r0, r2
 801898e:	f7ff fe4b 	bl	8018628 <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 8018992:	4b23      	ldr	r3, [pc, #140]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 8018994:	2230      	movs	r2, #48	@ 0x30
 8018996:	2101      	movs	r1, #1
 8018998:	0018      	movs	r0, r3
 801899a:	f7ff fe51 	bl	8018640 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 801899e:	4b20      	ldr	r3, [pc, #128]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 80189a0:	2230      	movs	r2, #48	@ 0x30
 80189a2:	2110      	movs	r1, #16
 80189a4:	0018      	movs	r0, r3
 80189a6:	f7ff fe4b 	bl	8018640 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 80189aa:	2380      	movs	r3, #128	@ 0x80
 80189ac:	005b      	lsls	r3, r3, #1
 80189ae:	481c      	ldr	r0, [pc, #112]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 80189b0:	2230      	movs	r2, #48	@ 0x30
 80189b2:	0019      	movs	r1, r3
 80189b4:	f7ff fe44 	bl	8018640 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 80189b8:	2380      	movs	r3, #128	@ 0x80
 80189ba:	015b      	lsls	r3, r3, #5
 80189bc:	4818      	ldr	r0, [pc, #96]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 80189be:	2230      	movs	r2, #48	@ 0x30
 80189c0:	0019      	movs	r1, r3
 80189c2:	f7ff fe3d 	bl	8018640 <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 80189c6:	4b16      	ldr	r3, [pc, #88]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 80189c8:	2200      	movs	r2, #0
 80189ca:	2101      	movs	r1, #1
 80189cc:	0018      	movs	r0, r3
 80189ce:	f7ff fe99 	bl	8018704 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 80189d2:	4b13      	ldr	r3, [pc, #76]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 80189d4:	2200      	movs	r2, #0
 80189d6:	2110      	movs	r1, #16
 80189d8:	0018      	movs	r0, r3
 80189da:	f7ff fe93 	bl	8018704 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 80189de:	2380      	movs	r3, #128	@ 0x80
 80189e0:	005b      	lsls	r3, r3, #1
 80189e2:	480f      	ldr	r0, [pc, #60]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 80189e4:	2200      	movs	r2, #0
 80189e6:	0019      	movs	r1, r3
 80189e8:	f7ff fe8c 	bl	8018704 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 80189ec:	2380      	movs	r3, #128	@ 0x80
 80189ee:	015b      	lsls	r3, r3, #5
 80189f0:	480b      	ldr	r0, [pc, #44]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 80189f2:	2200      	movs	r2, #0
 80189f4:	0019      	movs	r1, r3
 80189f6:	f7ff fe85 	bl	8018704 <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 80189fa:	4b09      	ldr	r3, [pc, #36]	@ (8018a20 <USBPD_TIM_Init+0x128>)
 80189fc:	0018      	movs	r0, r3
 80189fe:	f7ff fddd 	bl	80185bc <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 8018a02:	4b06      	ldr	r3, [pc, #24]	@ (8018a1c <USBPD_TIM_Init+0x124>)
 8018a04:	781b      	ldrb	r3, [r3, #0]
 8018a06:	b25b      	sxtb	r3, r3
 8018a08:	b2db      	uxtb	r3, r3
 8018a0a:	3301      	adds	r3, #1
 8018a0c:	b2db      	uxtb	r3, r3
 8018a0e:	b25a      	sxtb	r2, r3
 8018a10:	4b02      	ldr	r3, [pc, #8]	@ (8018a1c <USBPD_TIM_Init+0x124>)
 8018a12:	701a      	strb	r2, [r3, #0]
}
 8018a14:	46c0      	nop			@ (mov r8, r8)
 8018a16:	46bd      	mov	sp, r7
 8018a18:	bdb0      	pop	{r4, r5, r7, pc}
 8018a1a:	46c0      	nop			@ (mov r8, r8)
 8018a1c:	20011ca4 	.word	0x20011ca4
 8018a20:	40000400 	.word	0x40000400
 8018a24:	20000004 	.word	0x20000004
 8018a28:	000f423f 	.word	0x000f423f
 8018a2c:	0007a120 	.word	0x0007a120
 8018a30:	000f4240 	.word	0x000f4240

08018a34 <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 8018a34:	b580      	push	{r7, lr}
 8018a36:	af00      	add	r7, sp, #0
  timer_initcounter--;
 8018a38:	4b09      	ldr	r3, [pc, #36]	@ (8018a60 <USBPD_TIM_DeInit+0x2c>)
 8018a3a:	781b      	ldrb	r3, [r3, #0]
 8018a3c:	b25b      	sxtb	r3, r3
 8018a3e:	b2db      	uxtb	r3, r3
 8018a40:	3b01      	subs	r3, #1
 8018a42:	b2db      	uxtb	r3, r3
 8018a44:	b25a      	sxtb	r2, r3
 8018a46:	4b06      	ldr	r3, [pc, #24]	@ (8018a60 <USBPD_TIM_DeInit+0x2c>)
 8018a48:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 8018a4a:	4b05      	ldr	r3, [pc, #20]	@ (8018a60 <USBPD_TIM_DeInit+0x2c>)
 8018a4c:	781b      	ldrb	r3, [r3, #0]
 8018a4e:	b25b      	sxtb	r3, r3
 8018a50:	2b00      	cmp	r3, #0
 8018a52:	d102      	bne.n	8018a5a <USBPD_TIM_DeInit+0x26>
  {
    TIMX_CLK_DISABLE;
 8018a54:	2002      	movs	r0, #2
 8018a56:	f7ff fd9f 	bl	8018598 <LL_APB1_GRP1_DisableClock>
  }
}
 8018a5a:	46c0      	nop			@ (mov r8, r8)
 8018a5c:	46bd      	mov	sp, r7
 8018a5e:	bd80      	pop	{r7, pc}
 8018a60:	20011ca4 	.word	0x20011ca4

08018a64 <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 8018a64:	b580      	push	{r7, lr}
 8018a66:	b082      	sub	sp, #8
 8018a68:	af00      	add	r7, sp, #0
 8018a6a:	0002      	movs	r2, r0
 8018a6c:	6039      	str	r1, [r7, #0]
 8018a6e:	1dfb      	adds	r3, r7, #7
 8018a70:	701a      	strb	r2, [r3, #0]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 8018a72:	1dfb      	adds	r3, r7, #7
 8018a74:	781b      	ldrb	r3, [r3, #0]
 8018a76:	2b03      	cmp	r3, #3
 8018a78:	d044      	beq.n	8018b04 <USBPD_TIM_Start+0xa0>
 8018a7a:	dc57      	bgt.n	8018b2c <USBPD_TIM_Start+0xc8>
 8018a7c:	2b02      	cmp	r3, #2
 8018a7e:	d02d      	beq.n	8018adc <USBPD_TIM_Start+0x78>
 8018a80:	dc54      	bgt.n	8018b2c <USBPD_TIM_Start+0xc8>
 8018a82:	2b00      	cmp	r3, #0
 8018a84:	d002      	beq.n	8018a8c <USBPD_TIM_Start+0x28>
 8018a86:	2b01      	cmp	r3, #1
 8018a88:	d014      	beq.n	8018ab4 <USBPD_TIM_Start+0x50>
      break;
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
      break;
    default:
      break;
 8018a8a:	e04f      	b.n	8018b2c <USBPD_TIM_Start+0xc8>
      TIMX_CHANNEL1_SETEVENT;
 8018a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018a8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018a90:	683b      	ldr	r3, [r7, #0]
 8018a92:	18d3      	adds	r3, r2, r3
 8018a94:	4929      	ldr	r1, [pc, #164]	@ (8018b3c <USBPD_TIM_Start+0xd8>)
 8018a96:	0018      	movs	r0, r3
 8018a98:	f7ed fd5a 	bl	8006550 <__aeabi_uidivmod>
 8018a9c:	000b      	movs	r3, r1
 8018a9e:	001a      	movs	r2, r3
 8018aa0:	4b25      	ldr	r3, [pc, #148]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018aa2:	0011      	movs	r1, r2
 8018aa4:	0018      	movs	r0, r3
 8018aa6:	f7ff fe83 	bl	80187b0 <LL_TIM_OC_SetCompareCH1>
 8018aaa:	4b23      	ldr	r3, [pc, #140]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018aac:	0018      	movs	r0, r3
 8018aae:	f7ff feaf 	bl	8018810 <LL_TIM_ClearFlag_CC1>
      break;
 8018ab2:	e03c      	b.n	8018b2e <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL2_SETEVENT;
 8018ab4:	4b20      	ldr	r3, [pc, #128]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018ab6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018ab8:	683b      	ldr	r3, [r7, #0]
 8018aba:	18d3      	adds	r3, r2, r3
 8018abc:	491f      	ldr	r1, [pc, #124]	@ (8018b3c <USBPD_TIM_Start+0xd8>)
 8018abe:	0018      	movs	r0, r3
 8018ac0:	f7ed fd46 	bl	8006550 <__aeabi_uidivmod>
 8018ac4:	000b      	movs	r3, r1
 8018ac6:	001a      	movs	r2, r3
 8018ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018aca:	0011      	movs	r1, r2
 8018acc:	0018      	movs	r0, r3
 8018ace:	f7ff fe7b 	bl	80187c8 <LL_TIM_OC_SetCompareCH2>
 8018ad2:	4b19      	ldr	r3, [pc, #100]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018ad4:	0018      	movs	r0, r3
 8018ad6:	f7ff feb8 	bl	801884a <LL_TIM_ClearFlag_CC2>
      break;
 8018ada:	e028      	b.n	8018b2e <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL3_SETEVENT;
 8018adc:	4b16      	ldr	r3, [pc, #88]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018ade:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018ae0:	683b      	ldr	r3, [r7, #0]
 8018ae2:	18d3      	adds	r3, r2, r3
 8018ae4:	4915      	ldr	r1, [pc, #84]	@ (8018b3c <USBPD_TIM_Start+0xd8>)
 8018ae6:	0018      	movs	r0, r3
 8018ae8:	f7ed fd32 	bl	8006550 <__aeabi_uidivmod>
 8018aec:	000b      	movs	r3, r1
 8018aee:	001a      	movs	r2, r3
 8018af0:	4b11      	ldr	r3, [pc, #68]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018af2:	0011      	movs	r1, r2
 8018af4:	0018      	movs	r0, r3
 8018af6:	f7ff fe73 	bl	80187e0 <LL_TIM_OC_SetCompareCH3>
 8018afa:	4b0f      	ldr	r3, [pc, #60]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018afc:	0018      	movs	r0, r3
 8018afe:	f7ff fec1 	bl	8018884 <LL_TIM_ClearFlag_CC3>
      break;
 8018b02:	e014      	b.n	8018b2e <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL4_SETEVENT;
 8018b04:	4b0c      	ldr	r3, [pc, #48]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018b06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018b08:	683b      	ldr	r3, [r7, #0]
 8018b0a:	18d3      	adds	r3, r2, r3
 8018b0c:	490b      	ldr	r1, [pc, #44]	@ (8018b3c <USBPD_TIM_Start+0xd8>)
 8018b0e:	0018      	movs	r0, r3
 8018b10:	f7ed fd1e 	bl	8006550 <__aeabi_uidivmod>
 8018b14:	000b      	movs	r3, r1
 8018b16:	001a      	movs	r2, r3
 8018b18:	4b07      	ldr	r3, [pc, #28]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018b1a:	0011      	movs	r1, r2
 8018b1c:	0018      	movs	r0, r3
 8018b1e:	f7ff fe6b 	bl	80187f8 <LL_TIM_OC_SetCompareCH4>
 8018b22:	4b05      	ldr	r3, [pc, #20]	@ (8018b38 <USBPD_TIM_Start+0xd4>)
 8018b24:	0018      	movs	r0, r3
 8018b26:	f7ff feca 	bl	80188be <LL_TIM_ClearFlag_CC4>
      break;
 8018b2a:	e000      	b.n	8018b2e <USBPD_TIM_Start+0xca>
      break;
 8018b2c:	46c0      	nop			@ (mov r8, r8)
  }
}
 8018b2e:	46c0      	nop			@ (mov r8, r8)
 8018b30:	46bd      	mov	sp, r7
 8018b32:	b002      	add	sp, #8
 8018b34:	bd80      	pop	{r7, pc}
 8018b36:	46c0      	nop			@ (mov r8, r8)
 8018b38:	40000400 	.word	0x40000400
 8018b3c:	00002710 	.word	0x00002710

08018b40 <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 8018b40:	b580      	push	{r7, lr}
 8018b42:	b084      	sub	sp, #16
 8018b44:	af00      	add	r7, sp, #0
 8018b46:	0002      	movs	r2, r0
 8018b48:	1dfb      	adds	r3, r7, #7
 8018b4a:	701a      	strb	r2, [r3, #0]
  uint32_t _expired = 1u;
 8018b4c:	2301      	movs	r3, #1
 8018b4e:	60fb      	str	r3, [r7, #12]
  switch (Id)
 8018b50:	1dfb      	adds	r3, r7, #7
 8018b52:	781b      	ldrb	r3, [r3, #0]
 8018b54:	2b03      	cmp	r3, #3
 8018b56:	d01d      	beq.n	8018b94 <USBPD_TIM_IsExpired+0x54>
 8018b58:	dc23      	bgt.n	8018ba2 <USBPD_TIM_IsExpired+0x62>
 8018b5a:	2b02      	cmp	r3, #2
 8018b5c:	d013      	beq.n	8018b86 <USBPD_TIM_IsExpired+0x46>
 8018b5e:	dc20      	bgt.n	8018ba2 <USBPD_TIM_IsExpired+0x62>
 8018b60:	2b00      	cmp	r3, #0
 8018b62:	d002      	beq.n	8018b6a <USBPD_TIM_IsExpired+0x2a>
 8018b64:	2b01      	cmp	r3, #1
 8018b66:	d007      	beq.n	8018b78 <USBPD_TIM_IsExpired+0x38>
      break;
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
      break;
    default:
      break;
 8018b68:	e01b      	b.n	8018ba2 <USBPD_TIM_IsExpired+0x62>
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 8018b6a:	4b11      	ldr	r3, [pc, #68]	@ (8018bb0 <USBPD_TIM_IsExpired+0x70>)
 8018b6c:	0018      	movs	r0, r3
 8018b6e:	f7ff fe5b 	bl	8018828 <LL_TIM_IsActiveFlag_CC1>
 8018b72:	0003      	movs	r3, r0
 8018b74:	60fb      	str	r3, [r7, #12]
      break;
 8018b76:	e015      	b.n	8018ba4 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 8018b78:	4b0d      	ldr	r3, [pc, #52]	@ (8018bb0 <USBPD_TIM_IsExpired+0x70>)
 8018b7a:	0018      	movs	r0, r3
 8018b7c:	f7ff fe71 	bl	8018862 <LL_TIM_IsActiveFlag_CC2>
 8018b80:	0003      	movs	r3, r0
 8018b82:	60fb      	str	r3, [r7, #12]
      break;
 8018b84:	e00e      	b.n	8018ba4 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 8018b86:	4b0a      	ldr	r3, [pc, #40]	@ (8018bb0 <USBPD_TIM_IsExpired+0x70>)
 8018b88:	0018      	movs	r0, r3
 8018b8a:	f7ff fe87 	bl	801889c <LL_TIM_IsActiveFlag_CC3>
 8018b8e:	0003      	movs	r3, r0
 8018b90:	60fb      	str	r3, [r7, #12]
      break;
 8018b92:	e007      	b.n	8018ba4 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 8018b94:	4b06      	ldr	r3, [pc, #24]	@ (8018bb0 <USBPD_TIM_IsExpired+0x70>)
 8018b96:	0018      	movs	r0, r3
 8018b98:	f7ff fe9d 	bl	80188d6 <LL_TIM_IsActiveFlag_CC4>
 8018b9c:	0003      	movs	r3, r0
 8018b9e:	60fb      	str	r3, [r7, #12]
      break;
 8018ba0:	e000      	b.n	8018ba4 <USBPD_TIM_IsExpired+0x64>
      break;
 8018ba2:	46c0      	nop			@ (mov r8, r8)
  }
  return _expired;
 8018ba4:	68fb      	ldr	r3, [r7, #12]
}
 8018ba6:	0018      	movs	r0, r3
 8018ba8:	46bd      	mov	sp, r7
 8018baa:	b004      	add	sp, #16
 8018bac:	bd80      	pop	{r7, pc}
 8018bae:	46c0      	nop			@ (mov r8, r8)
 8018bb0:	40000400 	.word	0x40000400

08018bb4 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 8018bb4:	b580      	push	{r7, lr}
 8018bb6:	b084      	sub	sp, #16
 8018bb8:	af00      	add	r7, sp, #0
 8018bba:	60f8      	str	r0, [r7, #12]
 8018bbc:	60b9      	str	r1, [r7, #8]
 8018bbe:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 8018bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8018bf4 <_ux_system_error_handler+0x40>)
 8018bc2:	681b      	ldr	r3, [r3, #0]
 8018bc4:	687a      	ldr	r2, [r7, #4]
 8018bc6:	651a      	str	r2, [r3, #80]	@ 0x50
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 8018bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8018bf4 <_ux_system_error_handler+0x40>)
 8018bca:	681b      	ldr	r3, [r3, #0]
 8018bcc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018bce:	3201      	adds	r2, #1
 8018bd0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 8018bd2:	4b08      	ldr	r3, [pc, #32]	@ (8018bf4 <_ux_system_error_handler+0x40>)
 8018bd4:	681b      	ldr	r3, [r3, #0]
 8018bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018bd8:	2b00      	cmp	r3, #0
 8018bda:	d006      	beq.n	8018bea <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 8018bdc:	4b05      	ldr	r3, [pc, #20]	@ (8018bf4 <_ux_system_error_handler+0x40>)
 8018bde:	681b      	ldr	r3, [r3, #0]
 8018be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018be2:	687a      	ldr	r2, [r7, #4]
 8018be4:	68b9      	ldr	r1, [r7, #8]
 8018be6:	68f8      	ldr	r0, [r7, #12]
 8018be8:	4798      	blx	r3
    }
}
 8018bea:	46c0      	nop			@ (mov r8, r8)
 8018bec:	46bd      	mov	sp, r7
 8018bee:	b004      	add	sp, #16
 8018bf0:	bd80      	pop	{r7, pc}
 8018bf2:	46c0      	nop			@ (mov r8, r8)
 8018bf4:	20011ca8 	.word	0x20011ca8

08018bf8 <_ux_system_initialize>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size, 
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 8018bf8:	b580      	push	{r7, lr}
 8018bfa:	b08a      	sub	sp, #40	@ 0x28
 8018bfc:	af00      	add	r7, sp, #0
 8018bfe:	60f8      	str	r0, [r7, #12]
 8018c00:	60b9      	str	r1, [r7, #8]
 8018c02:	607a      	str	r2, [r7, #4]
 8018c04:	603b      	str	r3, [r7, #0]
UINT                status;
#endif


    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 8018c06:	68ba      	ldr	r2, [r7, #8]
 8018c08:	68fb      	ldr	r3, [r7, #12]
 8018c0a:	2100      	movs	r1, #0
 8018c0c:	0018      	movs	r0, r3
 8018c0e:	f000 fc27 	bl	8019460 <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 8018c12:	4b50      	ldr	r3, [pc, #320]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018c14:	68fa      	ldr	r2, [r7, #12]
 8018c16:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 8018c18:	235c      	movs	r3, #92	@ 0x5c
 8018c1a:	627b      	str	r3, [r7, #36]	@ 0x24
#endif 

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8018c1c:	68fa      	ldr	r2, [r7, #12]
 8018c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018c20:	18d2      	adds	r2, r2, r3
 8018c22:	4b4d      	ldr	r3, [pc, #308]	@ (8018d58 <_ux_system_initialize+0x160>)
 8018c24:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_SLAVE);
 8018c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018c28:	33d1      	adds	r3, #209	@ 0xd1
 8018c2a:	33ff      	adds	r3, #255	@ 0xff
 8018c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif 


    /* Set the cache safe memory for the dynamic pool */
    _ux_system -> ux_system_regular_memory_pool_start =  (UX_MEMORY_BLOCK *) (((UCHAR *) regular_memory_pool_start) 
 8018c2e:	4b49      	ldr	r3, [pc, #292]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018c30:	681b      	ldr	r3, [r3, #0]
 8018c32:	68f9      	ldr	r1, [r7, #12]
 8018c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018c36:	188a      	adds	r2, r1, r2
 8018c38:	601a      	str	r2, [r3, #0]
                                                            + memory_pool_offset);

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start =   (ALIGN_TYPE) _ux_system -> ux_system_regular_memory_pool_start;
 8018c3a:	4b46      	ldr	r3, [pc, #280]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018c3c:	681b      	ldr	r3, [r3, #0]
 8018c3e:	681b      	ldr	r3, [r3, #0]
 8018c40:	623b      	str	r3, [r7, #32]
    int_memory_pool_start +=  UX_ALIGN_MIN;
 8018c42:	6a3b      	ldr	r3, [r7, #32]
 8018c44:	330f      	adds	r3, #15
 8018c46:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8018c48:	6a3b      	ldr	r3, [r7, #32]
 8018c4a:	220f      	movs	r2, #15
 8018c4c:	4393      	bics	r3, r2
 8018c4e:	623b      	str	r3, [r7, #32]
    
    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 8018c50:	68fa      	ldr	r2, [r7, #12]
 8018c52:	68bb      	ldr	r3, [r7, #8]
 8018c54:	18d3      	adds	r3, r2, r3
 8018c56:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 8018c58:	69fb      	ldr	r3, [r7, #28]
 8018c5a:	6a3a      	ldr	r2, [r7, #32]
 8018c5c:	429a      	cmp	r2, r3
 8018c5e:	d301      	bcc.n	8018c64 <_ux_system_initialize+0x6c>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 8018c60:	2312      	movs	r3, #18
 8018c62:	e073      	b.n	8018d4c <_ux_system_initialize+0x154>
    }

    /* Now, we have a project structure allocated, save the regular memory allocation details */
    _ux_system -> ux_system_regular_memory_pool_size =     (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 8018c64:	69f9      	ldr	r1, [r7, #28]
 8018c66:	4b3b      	ldr	r3, [pc, #236]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018c68:	681b      	ldr	r3, [r3, #0]
 8018c6a:	6a3a      	ldr	r2, [r7, #32]
 8018c6c:	1a8a      	subs	r2, r1, r2
 8018c6e:	605a      	str	r2, [r3, #4]
    _ux_system -> ux_system_regular_memory_pool_free =     _ux_system -> ux_system_regular_memory_pool_size;
 8018c70:	4b38      	ldr	r3, [pc, #224]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018c72:	681a      	ldr	r2, [r3, #0]
 8018c74:	4b37      	ldr	r3, [pc, #220]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018c76:	681b      	ldr	r3, [r3, #0]
 8018c78:	6852      	ldr	r2, [r2, #4]
 8018c7a:	609a      	str	r2, [r3, #8]
    _ux_system -> ux_system_regular_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 8018c7c:	4b35      	ldr	r3, [pc, #212]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018c7e:	681b      	ldr	r3, [r3, #0]
 8018c80:	6a3a      	ldr	r2, [r7, #32]
 8018c82:	601a      	str	r2, [r3, #0]

    /* Build the first free memory block */
    memory_block =                             _ux_system -> ux_system_regular_memory_pool_start;
 8018c84:	4b33      	ldr	r3, [pc, #204]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018c86:	681b      	ldr	r3, [r3, #0]
 8018c88:	681b      	ldr	r3, [r3, #0]
 8018c8a:	61bb      	str	r3, [r7, #24]
    memory_block -> ux_memory_block_size =     _ux_system -> ux_system_regular_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8018c8c:	4b31      	ldr	r3, [pc, #196]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018c8e:	681b      	ldr	r3, [r3, #0]
 8018c90:	685b      	ldr	r3, [r3, #4]
 8018c92:	3b10      	subs	r3, #16
 8018c94:	001a      	movs	r2, r3
 8018c96:	69bb      	ldr	r3, [r7, #24]
 8018c98:	601a      	str	r2, [r3, #0]
    memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 8018c9a:	69bb      	ldr	r3, [r7, #24]
 8018c9c:	2200      	movs	r2, #0
 8018c9e:	605a      	str	r2, [r3, #4]

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if (cache_safe_memory_pool_start == UX_NULL)
 8018ca0:	687b      	ldr	r3, [r7, #4]
 8018ca2:	2b00      	cmp	r3, #0
 8018ca4:	d112      	bne.n	8018ccc <_ux_system_initialize+0xd4>
    {

        /* Cache safe memory is the same as regular memory.  */
        _ux_system -> ux_system_cache_safe_memory_pool_size =  _ux_system -> ux_system_regular_memory_pool_size;
 8018ca6:	4b2b      	ldr	r3, [pc, #172]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018ca8:	681a      	ldr	r2, [r3, #0]
 8018caa:	4b2a      	ldr	r3, [pc, #168]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018cac:	681b      	ldr	r3, [r3, #0]
 8018cae:	6852      	ldr	r2, [r2, #4]
 8018cb0:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =  _ux_system -> ux_system_regular_memory_pool_free;
 8018cb2:	4b28      	ldr	r3, [pc, #160]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018cb4:	681a      	ldr	r2, [r3, #0]
 8018cb6:	4b27      	ldr	r3, [pc, #156]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018cb8:	681b      	ldr	r3, [r3, #0]
 8018cba:	6892      	ldr	r2, [r2, #8]
 8018cbc:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start = _ux_system -> ux_system_regular_memory_pool_start;
 8018cbe:	4b25      	ldr	r3, [pc, #148]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018cc0:	681a      	ldr	r2, [r3, #0]
 8018cc2:	4b24      	ldr	r3, [pc, #144]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018cc4:	681b      	ldr	r3, [r3, #0]
 8018cc6:	6812      	ldr	r2, [r2, #0]
 8018cc8:	60da      	str	r2, [r3, #12]
 8018cca:	e02f      	b.n	8018d2c <_ux_system_initialize+0x134>
    }
    else
    {
    
        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 8018ccc:	687b      	ldr	r3, [r7, #4]
 8018cce:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 8018cd0:	6a3b      	ldr	r3, [r7, #32]
 8018cd2:	330f      	adds	r3, #15
 8018cd4:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8018cd6:	6a3b      	ldr	r3, [r7, #32]
 8018cd8:	220f      	movs	r2, #15
 8018cda:	4393      	bics	r3, r2
 8018cdc:	623b      	str	r3, [r7, #32]
    
        /* Save the cache safe memory allocation details */
        _ux_system -> ux_system_cache_safe_memory_pool_size =     cache_safe_memory_size - UX_ALIGN_MIN;
 8018cde:	4b1d      	ldr	r3, [pc, #116]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018ce0:	681b      	ldr	r3, [r3, #0]
 8018ce2:	683a      	ldr	r2, [r7, #0]
 8018ce4:	3a0f      	subs	r2, #15
 8018ce6:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =     _ux_system -> ux_system_cache_safe_memory_pool_size;
 8018ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018cea:	681a      	ldr	r2, [r3, #0]
 8018cec:	4b19      	ldr	r3, [pc, #100]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018cee:	681b      	ldr	r3, [r3, #0]
 8018cf0:	6912      	ldr	r2, [r2, #16]
 8018cf2:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 8018cf4:	4b17      	ldr	r3, [pc, #92]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018cf6:	681b      	ldr	r3, [r3, #0]
 8018cf8:	6a3a      	ldr	r2, [r7, #32]
 8018cfa:	60da      	str	r2, [r3, #12]
    
        /* Reset this memory block */
        _ux_utility_memory_set(_ux_system -> ux_system_cache_safe_memory_pool_start, 0, _ux_system -> ux_system_cache_safe_memory_pool_size); /* Use case of memset is verified. */
 8018cfc:	4b15      	ldr	r3, [pc, #84]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018cfe:	681b      	ldr	r3, [r3, #0]
 8018d00:	68d8      	ldr	r0, [r3, #12]
 8018d02:	4b14      	ldr	r3, [pc, #80]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018d04:	681b      	ldr	r3, [r3, #0]
 8018d06:	691b      	ldr	r3, [r3, #16]
 8018d08:	001a      	movs	r2, r3
 8018d0a:	2100      	movs	r1, #0
 8018d0c:	f000 fba8 	bl	8019460 <_ux_utility_memory_set>
    
        /* Build the first free memory block */
        memory_block =                             _ux_system -> ux_system_cache_safe_memory_pool_start;
 8018d10:	4b10      	ldr	r3, [pc, #64]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018d12:	681b      	ldr	r3, [r3, #0]
 8018d14:	68db      	ldr	r3, [r3, #12]
 8018d16:	61bb      	str	r3, [r7, #24]
        memory_block -> ux_memory_block_size =     _ux_system -> ux_system_cache_safe_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8018d18:	4b0e      	ldr	r3, [pc, #56]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018d1a:	681b      	ldr	r3, [r3, #0]
 8018d1c:	691b      	ldr	r3, [r3, #16]
 8018d1e:	3b10      	subs	r3, #16
 8018d20:	001a      	movs	r2, r3
 8018d22:	69bb      	ldr	r3, [r7, #24]
 8018d24:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 8018d26:	69bb      	ldr	r3, [r7, #24]
 8018d28:	2200      	movs	r2, #0
 8018d2a:	605a      	str	r2, [r3, #4]
#endif

#if !defined(UX_STANDALONE)

    /* Create the Mutex object used by USBX to control critical sections.  */
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
 8018d2c:	4b09      	ldr	r3, [pc, #36]	@ (8018d54 <_ux_system_initialize+0x15c>)
 8018d2e:	681b      	ldr	r3, [r3, #0]
 8018d30:	331c      	adds	r3, #28
 8018d32:	4a0a      	ldr	r2, [pc, #40]	@ (8018d5c <_ux_system_initialize+0x164>)
 8018d34:	0011      	movs	r1, r2
 8018d36:	0018      	movs	r0, r3
 8018d38:	f000 fbae 	bl	8019498 <_ux_utility_mutex_create>
 8018d3c:	0003      	movs	r3, r0
 8018d3e:	617b      	str	r3, [r7, #20]
    if(status != UX_SUCCESS)
 8018d40:	697b      	ldr	r3, [r7, #20]
 8018d42:	2b00      	cmp	r3, #0
 8018d44:	d001      	beq.n	8018d4a <_ux_system_initialize+0x152>
        return(UX_MUTEX_ERROR);
 8018d46:	2317      	movs	r3, #23
 8018d48:	e000      	b.n	8018d4c <_ux_system_initialize+0x154>
#endif

    return(UX_SUCCESS);
 8018d4a:	2300      	movs	r3, #0
}
 8018d4c:	0018      	movs	r0, r3
 8018d4e:	46bd      	mov	sp, r7
 8018d50:	b00a      	add	sp, #40	@ 0x28
 8018d52:	bd80      	pop	{r7, pc}
 8018d54:	20011ca8 	.word	0x20011ca8
 8018d58:	20011cac 	.word	0x20011cac
 8018d5c:	08020110 	.word	0x08020110

08018d60 <_ux_utility_delay_ms>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_delay_ms(ULONG ms_wait)
{
 8018d60:	b580      	push	{r7, lr}
 8018d62:	b084      	sub	sp, #16
 8018d64:	af00      	add	r7, sp, #0
 8018d66:	6078      	str	r0, [r7, #4]
    while(_ux_utility_time_elapsed(ticks, _ux_utility_time_get()) <
            UX_MS_TO_TICK_NON_ZERO(ms_wait));
#else

    /* translate ms into ticks. */
    ticks = (ULONG)(ms_wait * UX_PERIODIC_RATE) / 1000;
 8018d68:	687b      	ldr	r3, [r7, #4]
 8018d6a:	2264      	movs	r2, #100	@ 0x64
 8018d6c:	4353      	muls	r3, r2
 8018d6e:	22fa      	movs	r2, #250	@ 0xfa
 8018d70:	0091      	lsls	r1, r2, #2
 8018d72:	0018      	movs	r0, r3
 8018d74:	f7ed fb66 	bl	8006444 <__udivsi3>
 8018d78:	0003      	movs	r3, r0
 8018d7a:	60fb      	str	r3, [r7, #12]
    
    /* For safety add 1 to ticks.  */
    ticks++;
 8018d7c:	68fb      	ldr	r3, [r7, #12]
 8018d7e:	3301      	adds	r3, #1
 8018d80:	60fb      	str	r3, [r7, #12]

    /* Call ThreadX sleep function.  */
    tx_thread_sleep(ticks);
 8018d82:	68fb      	ldr	r3, [r7, #12]
 8018d84:	0018      	movs	r0, r3
 8018d86:	f7fa fbeb 	bl	8013560 <_tx_thread_sleep>
#endif

    /* Return completion status.  */
    return;
 8018d8a:	46c0      	nop			@ (mov r8, r8)
}
 8018d8c:	46bd      	mov	sp, r7
 8018d8e:	b004      	add	sp, #16
 8018d90:	bd80      	pop	{r7, pc}

08018d92 <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 8018d92:	b580      	push	{r7, lr}
 8018d94:	b084      	sub	sp, #16
 8018d96:	af00      	add	r7, sp, #0
 8018d98:	60f8      	str	r0, [r7, #12]
 8018d9a:	60b9      	str	r1, [r7, #8]
 8018d9c:	607a      	str	r2, [r7, #4]
 8018d9e:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 8018da0:	e028      	b.n	8018df4 <_ux_utility_descriptor_parse+0x62>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 8018da2:	68bb      	ldr	r3, [r7, #8]
 8018da4:	1c5a      	adds	r2, r3, #1
 8018da6:	60ba      	str	r2, [r7, #8]
 8018da8:	781b      	ldrb	r3, [r3, #0]
 8018daa:	2b02      	cmp	r3, #2
 8018dac:	d00c      	beq.n	8018dc8 <_ux_utility_descriptor_parse+0x36>
 8018dae:	2b04      	cmp	r3, #4
 8018db0:	d115      	bne.n	8018dde <_ux_utility_descriptor_parse+0x4c>

        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 8018db2:	68fb      	ldr	r3, [r7, #12]
 8018db4:	0018      	movs	r0, r3
 8018db6:	f000 f87d 	bl	8018eb4 <_ux_utility_long_get>
 8018dba:	0002      	movs	r2, r0
 8018dbc:	683b      	ldr	r3, [r7, #0]
 8018dbe:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 8018dc0:	68fb      	ldr	r3, [r7, #12]
 8018dc2:	3304      	adds	r3, #4
 8018dc4:	60fb      	str	r3, [r7, #12]
            break;                   
 8018dc6:	e012      	b.n	8018dee <_ux_utility_descriptor_parse+0x5c>

        case 2:

            *((ULONG *) descriptor) = (ULONG) _ux_utility_short_get(raw_descriptor);
 8018dc8:	68fb      	ldr	r3, [r7, #12]
 8018dca:	0018      	movs	r0, r3
 8018dcc:	f000 fc1d 	bl	801960a <_ux_utility_short_get>
 8018dd0:	0002      	movs	r2, r0
 8018dd2:	683b      	ldr	r3, [r7, #0]
 8018dd4:	601a      	str	r2, [r3, #0]
            raw_descriptor += 2;
 8018dd6:	68fb      	ldr	r3, [r7, #12]
 8018dd8:	3302      	adds	r3, #2
 8018dda:	60fb      	str	r3, [r7, #12]
            break;                   
 8018ddc:	e007      	b.n	8018dee <_ux_utility_descriptor_parse+0x5c>

        default:

            *((ULONG *) descriptor) =  (ULONG) *raw_descriptor;
 8018dde:	68fb      	ldr	r3, [r7, #12]
 8018de0:	781b      	ldrb	r3, [r3, #0]
 8018de2:	001a      	movs	r2, r3
 8018de4:	683b      	ldr	r3, [r7, #0]
 8018de6:	601a      	str	r2, [r3, #0]
            raw_descriptor++;
 8018de8:	68fb      	ldr	r3, [r7, #12]
 8018dea:	3301      	adds	r3, #1
 8018dec:	60fb      	str	r3, [r7, #12]
        }

        /* Add the size of the component to the destination.  */
        descriptor +=  4;
 8018dee:	683b      	ldr	r3, [r7, #0]
 8018df0:	3304      	adds	r3, #4
 8018df2:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 8018df4:	687b      	ldr	r3, [r7, #4]
 8018df6:	1e5a      	subs	r2, r3, #1
 8018df8:	607a      	str	r2, [r7, #4]
 8018dfa:	2b00      	cmp	r3, #0
 8018dfc:	d1d1      	bne.n	8018da2 <_ux_utility_descriptor_parse+0x10>
    }

    /* Return to caller.  */
    return;
 8018dfe:	46c0      	nop			@ (mov r8, r8)
}
 8018e00:	46bd      	mov	sp, r7
 8018e02:	b004      	add	sp, #16
 8018e04:	bd80      	pop	{r7, pc}

08018e06 <_ux_utility_event_flags_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_create(UX_EVENT_FLAGS_GROUP*group_ptr, CHAR *name)
{
 8018e06:	b580      	push	{r7, lr}
 8018e08:	b084      	sub	sp, #16
 8018e0a:	af00      	add	r7, sp, #0
 8018e0c:	6078      	str	r0, [r7, #4]
 8018e0e:	6039      	str	r1, [r7, #0]

UINT    status;

    /* Call ThreadX to create the event flags.  */
    status =  tx_event_flags_create(group_ptr, name);
 8018e10:	6839      	ldr	r1, [r7, #0]
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	2224      	movs	r2, #36	@ 0x24
 8018e16:	0018      	movs	r0, r3
 8018e18:	f7fb fc00 	bl	801461c <_txe_event_flags_create>
 8018e1c:	0003      	movs	r3, r0
 8018e1e:	60fb      	str	r3, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8018e20:	68fb      	ldr	r3, [r7, #12]
 8018e22:	2b00      	cmp	r3, #0
 8018e24:	d004      	beq.n	8018e30 <_ux_utility_event_flags_create+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_EVENT_ERROR);
 8018e26:	2218      	movs	r2, #24
 8018e28:	2108      	movs	r1, #8
 8018e2a:	2002      	movs	r0, #2
 8018e2c:	f7ff fec2 	bl	8018bb4 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_EVENT_ERROR, group_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 8018e30:	68fb      	ldr	r3, [r7, #12]
}
 8018e32:	0018      	movs	r0, r3
 8018e34:	46bd      	mov	sp, r7
 8018e36:	b004      	add	sp, #16
 8018e38:	bd80      	pop	{r7, pc}

08018e3a <_ux_utility_event_flags_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_delete(UX_EVENT_FLAGS_GROUP*group_ptr)            
{
 8018e3a:	b580      	push	{r7, lr}
 8018e3c:	b084      	sub	sp, #16
 8018e3e:	af00      	add	r7, sp, #0
 8018e40:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to delete the event flags.  */
    status =  tx_event_flags_delete(group_ptr);
 8018e42:	687b      	ldr	r3, [r7, #4]
 8018e44:	0018      	movs	r0, r3
 8018e46:	f7fb fc7b 	bl	8014740 <_txe_event_flags_delete>
 8018e4a:	0003      	movs	r3, r0
 8018e4c:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 8018e4e:	68fb      	ldr	r3, [r7, #12]
}
 8018e50:	0018      	movs	r0, r3
 8018e52:	46bd      	mov	sp, r7
 8018e54:	b004      	add	sp, #16
 8018e56:	bd80      	pop	{r7, pc}

08018e58 <_ux_utility_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_get(UX_EVENT_FLAGS_GROUP*group_ptr, ULONG requested_flags, 
                                        UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 8018e58:	b590      	push	{r4, r7, lr}
 8018e5a:	b089      	sub	sp, #36	@ 0x24
 8018e5c:	af02      	add	r7, sp, #8
 8018e5e:	60f8      	str	r0, [r7, #12]
 8018e60:	60b9      	str	r1, [r7, #8]
 8018e62:	607a      	str	r2, [r7, #4]
 8018e64:	603b      	str	r3, [r7, #0]

UINT    status;
ULONG   local_actual_flags_ptr;

    /* Call ThreadX to get the event flags.  */
    status =  tx_event_flags_get(group_ptr, requested_flags, get_option, &local_actual_flags_ptr, wait_option);
 8018e66:	2310      	movs	r3, #16
 8018e68:	18fc      	adds	r4, r7, r3
 8018e6a:	687a      	ldr	r2, [r7, #4]
 8018e6c:	68b9      	ldr	r1, [r7, #8]
 8018e6e:	68f8      	ldr	r0, [r7, #12]
 8018e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e72:	9300      	str	r3, [sp, #0]
 8018e74:	0023      	movs	r3, r4
 8018e76:	f7fb fca1 	bl	80147bc <_txe_event_flags_get>
 8018e7a:	0003      	movs	r3, r0
 8018e7c:	617b      	str	r3, [r7, #20]

    /* Update the actual flags.  */
    *actual_flags_ptr = local_actual_flags_ptr;
 8018e7e:	693a      	ldr	r2, [r7, #16]
 8018e80:	683b      	ldr	r3, [r7, #0]
 8018e82:	601a      	str	r2, [r3, #0]
    
    /* Return completion status.  */
    return(status);
 8018e84:	697b      	ldr	r3, [r7, #20]
}
 8018e86:	0018      	movs	r0, r3
 8018e88:	46bd      	mov	sp, r7
 8018e8a:	b007      	add	sp, #28
 8018e8c:	bd90      	pop	{r4, r7, pc}

08018e8e <_ux_utility_event_flags_set>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_set(UX_EVENT_FLAGS_GROUP*group_ptr, ULONG flags_to_set,
                                  UINT set_option)
{
 8018e8e:	b580      	push	{r7, lr}
 8018e90:	b086      	sub	sp, #24
 8018e92:	af00      	add	r7, sp, #0
 8018e94:	60f8      	str	r0, [r7, #12]
 8018e96:	60b9      	str	r1, [r7, #8]
 8018e98:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to set the event flags.  */
    status =  tx_event_flags_set(group_ptr, flags_to_set, set_option);
 8018e9a:	687a      	ldr	r2, [r7, #4]
 8018e9c:	68b9      	ldr	r1, [r7, #8]
 8018e9e:	68fb      	ldr	r3, [r7, #12]
 8018ea0:	0018      	movs	r0, r3
 8018ea2:	f7fb fce3 	bl	801486c <_txe_event_flags_set>
 8018ea6:	0003      	movs	r3, r0
 8018ea8:	617b      	str	r3, [r7, #20]

    /* Return completion status.  */
    return(status);
 8018eaa:	697b      	ldr	r3, [r7, #20]
}
 8018eac:	0018      	movs	r0, r3
 8018eae:	46bd      	mov	sp, r7
 8018eb0:	b006      	add	sp, #24
 8018eb2:	bd80      	pop	{r7, pc}

08018eb4 <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 8018eb4:	b580      	push	{r7, lr}
 8018eb6:	b084      	sub	sp, #16
 8018eb8:	af00      	add	r7, sp, #0
 8018eba:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 8018ebc:	687b      	ldr	r3, [r7, #4]
 8018ebe:	1c5a      	adds	r2, r3, #1
 8018ec0:	607a      	str	r2, [r7, #4]
 8018ec2:	781b      	ldrb	r3, [r3, #0]
 8018ec4:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 8018ec6:	687b      	ldr	r3, [r7, #4]
 8018ec8:	1c5a      	adds	r2, r3, #1
 8018eca:	607a      	str	r2, [r7, #4]
 8018ecc:	781b      	ldrb	r3, [r3, #0]
 8018ece:	021b      	lsls	r3, r3, #8
 8018ed0:	68fa      	ldr	r2, [r7, #12]
 8018ed2:	4313      	orrs	r3, r2
 8018ed4:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 8018ed6:	687b      	ldr	r3, [r7, #4]
 8018ed8:	1c5a      	adds	r2, r3, #1
 8018eda:	607a      	str	r2, [r7, #4]
 8018edc:	781b      	ldrb	r3, [r3, #0]
 8018ede:	041b      	lsls	r3, r3, #16
 8018ee0:	68fa      	ldr	r2, [r7, #12]
 8018ee2:	4313      	orrs	r3, r2
 8018ee4:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 8018ee6:	687b      	ldr	r3, [r7, #4]
 8018ee8:	781b      	ldrb	r3, [r3, #0]
 8018eea:	061b      	lsls	r3, r3, #24
 8018eec:	68fa      	ldr	r2, [r7, #12]
 8018eee:	4313      	orrs	r3, r2
 8018ef0:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 8018ef2:	68fb      	ldr	r3, [r7, #12]
}
 8018ef4:	0018      	movs	r0, r3
 8018ef6:	46bd      	mov	sp, r7
 8018ef8:	b004      	add	sp, #16
 8018efa:	bd80      	pop	{r7, pc}

08018efc <_ux_utility_long_get_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get_big_endian(UCHAR * address)
{
 8018efc:	b580      	push	{r7, lr}
 8018efe:	b084      	sub	sp, #16
 8018f00:	af00      	add	r7, sp, #0
 8018f02:	6078      	str	r0, [r7, #4]

ULONG  value;


    /* We read a byte at a time from the address.  */
    value =  (ULONG) ((*address++) << 24);
 8018f04:	687b      	ldr	r3, [r7, #4]
 8018f06:	1c5a      	adds	r2, r3, #1
 8018f08:	607a      	str	r2, [r7, #4]
 8018f0a:	781b      	ldrb	r3, [r3, #0]
 8018f0c:	061b      	lsls	r3, r3, #24
 8018f0e:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG) ((*address++) << 16);
 8018f10:	687b      	ldr	r3, [r7, #4]
 8018f12:	1c5a      	adds	r2, r3, #1
 8018f14:	607a      	str	r2, [r7, #4]
 8018f16:	781b      	ldrb	r3, [r3, #0]
 8018f18:	041b      	lsls	r3, r3, #16
 8018f1a:	68fa      	ldr	r2, [r7, #12]
 8018f1c:	4313      	orrs	r3, r2
 8018f1e:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG) ((*address++) << 8);
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	1c5a      	adds	r2, r3, #1
 8018f24:	607a      	str	r2, [r7, #4]
 8018f26:	781b      	ldrb	r3, [r3, #0]
 8018f28:	021b      	lsls	r3, r3, #8
 8018f2a:	68fa      	ldr	r2, [r7, #12]
 8018f2c:	4313      	orrs	r3, r2
 8018f2e:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG) *address;
 8018f30:	687b      	ldr	r3, [r7, #4]
 8018f32:	781b      	ldrb	r3, [r3, #0]
 8018f34:	001a      	movs	r2, r3
 8018f36:	68fb      	ldr	r3, [r7, #12]
 8018f38:	4313      	orrs	r3, r2
 8018f3a:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 8018f3c:	68fb      	ldr	r3, [r7, #12]
}
 8018f3e:	0018      	movs	r0, r3
 8018f40:	46bd      	mov	sp, r7
 8018f42:	b004      	add	sp, #16
 8018f44:	bd80      	pop	{r7, pc}

08018f46 <_ux_utility_long_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put(UCHAR * address, ULONG value)
{
 8018f46:	b580      	push	{r7, lr}
 8018f48:	b082      	sub	sp, #8
 8018f4a:	af00      	add	r7, sp, #0
 8018f4c:	6078      	str	r0, [r7, #4]
 8018f4e:	6039      	str	r1, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 8018f50:	687b      	ldr	r3, [r7, #4]
 8018f52:	1c5a      	adds	r2, r3, #1
 8018f54:	607a      	str	r2, [r7, #4]
 8018f56:	683a      	ldr	r2, [r7, #0]
 8018f58:	b2d2      	uxtb	r2, r2
 8018f5a:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 8018f5c:	683b      	ldr	r3, [r7, #0]
 8018f5e:	0a19      	lsrs	r1, r3, #8
 8018f60:	687b      	ldr	r3, [r7, #4]
 8018f62:	1c5a      	adds	r2, r3, #1
 8018f64:	607a      	str	r2, [r7, #4]
 8018f66:	b2ca      	uxtb	r2, r1
 8018f68:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 8018f6a:	683b      	ldr	r3, [r7, #0]
 8018f6c:	0c19      	lsrs	r1, r3, #16
 8018f6e:	687b      	ldr	r3, [r7, #4]
 8018f70:	1c5a      	adds	r2, r3, #1
 8018f72:	607a      	str	r2, [r7, #4]
 8018f74:	b2ca      	uxtb	r2, r1
 8018f76:	701a      	strb	r2, [r3, #0]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 8018f78:	683b      	ldr	r3, [r7, #0]
 8018f7a:	0e1b      	lsrs	r3, r3, #24
 8018f7c:	b2da      	uxtb	r2, r3
 8018f7e:	687b      	ldr	r3, [r7, #4]
 8018f80:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 8018f82:	46c0      	nop			@ (mov r8, r8)
}
 8018f84:	46bd      	mov	sp, r7
 8018f86:	b002      	add	sp, #8
 8018f88:	bd80      	pop	{r7, pc}

08018f8a <_ux_utility_long_put_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put_big_endian(UCHAR * address, ULONG value)
{
 8018f8a:	b580      	push	{r7, lr}
 8018f8c:	b084      	sub	sp, #16
 8018f8e:	af00      	add	r7, sp, #0
 8018f90:	6078      	str	r0, [r7, #4]
 8018f92:	6039      	str	r1, [r7, #0]

ULONG   low_word_value;
ULONG   high_word_value;

    /* First we swap the value words.  */
    low_word_value =  value >> 16;
 8018f94:	683b      	ldr	r3, [r7, #0]
 8018f96:	0c1b      	lsrs	r3, r3, #16
 8018f98:	60fb      	str	r3, [r7, #12]
    high_word_value =  value << 16;
 8018f9a:	683b      	ldr	r3, [r7, #0]
 8018f9c:	041b      	lsls	r3, r3, #16
 8018f9e:	60bb      	str	r3, [r7, #8]
    value =  high_word_value | low_word_value;
 8018fa0:	68ba      	ldr	r2, [r7, #8]
 8018fa2:	68fb      	ldr	r3, [r7, #12]
 8018fa4:	4313      	orrs	r3, r2
 8018fa6:	603b      	str	r3, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 8018fa8:	683b      	ldr	r3, [r7, #0]
 8018faa:	0a19      	lsrs	r1, r3, #8
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	1c5a      	adds	r2, r3, #1
 8018fb0:	607a      	str	r2, [r7, #4]
 8018fb2:	b2ca      	uxtb	r2, r1
 8018fb4:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) (value & 0xff);
 8018fb6:	687b      	ldr	r3, [r7, #4]
 8018fb8:	1c5a      	adds	r2, r3, #1
 8018fba:	607a      	str	r2, [r7, #4]
 8018fbc:	683a      	ldr	r2, [r7, #0]
 8018fbe:	b2d2      	uxtb	r2, r2
 8018fc0:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 24 ) & 0xff);
 8018fc2:	683b      	ldr	r3, [r7, #0]
 8018fc4:	0e19      	lsrs	r1, r3, #24
 8018fc6:	687b      	ldr	r3, [r7, #4]
 8018fc8:	1c5a      	adds	r2, r3, #1
 8018fca:	607a      	str	r2, [r7, #4]
 8018fcc:	b2ca      	uxtb	r2, r1
 8018fce:	701a      	strb	r2, [r3, #0]
    *address   =  (UCHAR) ((value >> 16) & 0xff);
 8018fd0:	683b      	ldr	r3, [r7, #0]
 8018fd2:	0c1b      	lsrs	r3, r3, #16
 8018fd4:	b2da      	uxtb	r2, r3
 8018fd6:	687b      	ldr	r3, [r7, #4]
 8018fd8:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 8018fda:	46c0      	nop			@ (mov r8, r8)
}
 8018fdc:	46bd      	mov	sp, r7
 8018fde:	b004      	add	sp, #16
 8018fe0:	bd80      	pop	{r7, pc}
	...

08018fe4 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 8018fe4:	b580      	push	{r7, lr}
 8018fe6:	b08c      	sub	sp, #48	@ 0x30
 8018fe8:	af00      	add	r7, sp, #0
 8018fea:	60f8      	str	r0, [r7, #12]
 8018fec:	60b9      	str	r1, [r7, #8]
 8018fee:	607a      	str	r2, [r7, #4]
UCHAR               *memory_buffer;
ALIGN_TYPE          int_memory_buffer;


    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 8018ff0:	4b7f      	ldr	r3, [pc, #508]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 8018ff2:	681b      	ldr	r3, [r3, #0]
 8018ff4:	331c      	adds	r3, #28
 8018ff6:	0018      	movs	r0, r3
 8018ff8:	f000 fa75 	bl	80194e6 <_ux_utility_mutex_on>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 8018ffc:	68fb      	ldr	r3, [r7, #12]
 8018ffe:	3301      	adds	r3, #1
 8019000:	d101      	bne.n	8019006 <_ux_utility_memory_allocate+0x22>
        memory_alignment = UX_NO_ALIGN;
 8019002:	2300      	movs	r3, #0
 8019004:	60fb      	str	r3, [r7, #12]
    
#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 8019006:	68fb      	ldr	r3, [r7, #12]
 8019008:	2b0e      	cmp	r3, #14
 801900a:	d801      	bhi.n	8019010 <_ux_utility_memory_allocate+0x2c>
        memory_alignment =  UX_ALIGN_MIN;
 801900c:	230f      	movs	r3, #15
 801900e:	60fb      	str	r3, [r7, #12]

    /* Adjust the memory alignment since our macros are one minus the desired alignment.
       Also determine the amount of extra memory we need for the alignment, which is one
       minus the actual alignment.  */
    memory_for_alignment =  memory_alignment;
 8019010:	68fb      	ldr	r3, [r7, #12]
 8019012:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_alignment++;
 8019014:	68fb      	ldr	r3, [r7, #12]
 8019016:	3301      	adds	r3, #1
 8019018:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 16, so we need
       to add the amount of memory required such that the memory buffer after the block has 
       the correct alignment. For example, if the memory block has a size of 24, then we need
       to make sure it is placed on an 8-byte alignment that is after a 16-byte alignment so
       that the memory right after the memory block is 16-byte aligned (8 + 24 = 32).  */
    memory_size_requested =  (memory_size_requested +    UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 801901a:	687b      	ldr	r3, [r7, #4]
 801901c:	330f      	adds	r3, #15
 801901e:	220f      	movs	r2, #15
 8019020:	4393      	bics	r3, r2
 8019022:	607b      	str	r3, [r7, #4]
    /* Try to find the best block for this memory by requesting the maximum amount of
       memory we'll need which is calculated as follows: the amount memory requested by
       the caller plus the maximum amount of memory wasted due to alignment plus 2 memory
       blocks structs - one for the new memory block we'll create for the user block and one
       that we might create if there is extra memory after doing the alignment.  */
    memory_block =  _ux_utility_memory_free_block_best_get(memory_cache_flag, memory_size_requested + memory_for_alignment + (ULONG)sizeof(UX_MEMORY_BLOCK));
 8019024:	687a      	ldr	r2, [r7, #4]
 8019026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019028:	18d3      	adds	r3, r2, r3
 801902a:	3310      	adds	r3, #16
 801902c:	001a      	movs	r2, r3
 801902e:	68bb      	ldr	r3, [r7, #8]
 8019030:	0011      	movs	r1, r2
 8019032:	0018      	movs	r0, r3
 8019034:	f000 f9d4 	bl	80193e0 <_ux_utility_memory_free_block_best_get>
 8019038:	0003      	movs	r3, r0
 801903a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* If the block returned is NULL, there is no free memory in the pool
       for that size. */
    if (memory_block == UX_NULL)
 801903c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801903e:	2b00      	cmp	r3, #0
 8019040:	d10c      	bne.n	801905c <_ux_utility_memory_allocate+0x78>
    {

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8019042:	4b6b      	ldr	r3, [pc, #428]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 8019044:	681b      	ldr	r3, [r3, #0]
 8019046:	331c      	adds	r3, #28
 8019048:	0018      	movs	r0, r3
 801904a:	f000 fa40 	bl	80194ce <_ux_utility_mutex_off>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 801904e:	2212      	movs	r2, #18
 8019050:	2108      	movs	r1, #8
 8019052:	2002      	movs	r0, #2
 8019054:	f7ff fdae 	bl	8018bb4 <_ux_system_error_handler>

        /* Return NULL to indicate no block was found.  */
        return(UX_NULL);
 8019058:	2300      	movs	r3, #0
 801905a:	e0c5      	b.n	80191e8 <_ux_utility_memory_allocate+0x204>
    }

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 801905c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801905e:	3310      	adds	r3, #16
 8019060:	623b      	str	r3, [r7, #32]

    /* Are we already aligned?  */
    if ((int_memory_buffer & (memory_alignment - 1)) == 0)
 8019062:	68fb      	ldr	r3, [r7, #12]
 8019064:	3b01      	subs	r3, #1
 8019066:	6a3a      	ldr	r2, [r7, #32]
 8019068:	4013      	ands	r3, r2
 801906a:	d127      	bne.n	80190bc <_ux_utility_memory_allocate+0xd8>
    {

        /* Setup the new memory block.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 801906c:	687b      	ldr	r3, [r7, #4]
 801906e:	3310      	adds	r3, #16
 8019070:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019072:	18d3      	adds	r3, r2, r3
 8019074:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 8019076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019078:	689a      	ldr	r2, [r3, #8]
 801907a:	69fb      	ldr	r3, [r7, #28]
 801907c:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 801907e:	69fb      	ldr	r3, [r7, #28]
 8019080:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019082:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size - memory_size_requested - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8019084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019086:	681a      	ldr	r2, [r3, #0]
 8019088:	687b      	ldr	r3, [r7, #4]
 801908a:	1ad3      	subs	r3, r2, r3
 801908c:	3b10      	subs	r3, #16
 801908e:	001a      	movs	r2, r3
 8019090:	69fb      	ldr	r3, [r7, #28]
 8019092:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8019094:	69fb      	ldr	r3, [r7, #28]
 8019096:	2200      	movs	r2, #0
 8019098:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        memory_block -> ux_memory_block_size =  memory_size_requested;
 801909a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801909c:	687a      	ldr	r2, [r7, #4]
 801909e:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_next =  new_memory_block;
 80190a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80190a2:	69fa      	ldr	r2, [r7, #28]
 80190a4:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 80190a6:	68bb      	ldr	r3, [r7, #8]
 80190a8:	2280      	movs	r2, #128	@ 0x80
 80190aa:	0612      	lsls	r2, r2, #24
 80190ac:	431a      	orrs	r2, r3
 80190ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80190b0:	605a      	str	r2, [r3, #4]

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 80190b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80190b4:	681b      	ldr	r3, [r3, #0]
 80190b6:	3310      	adds	r3, #16
 80190b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80190ba:	e05f      	b.n	801917c <_ux_utility_memory_allocate+0x198>
    {

        /* Align the buffer. The first thing we do is increment by the size of a
           memory block because we have to make sure we have enough memory for at
           least that.  */
        int_memory_buffer +=  (ULONG)sizeof(UX_MEMORY_BLOCK);
 80190bc:	6a3b      	ldr	r3, [r7, #32]
 80190be:	3310      	adds	r3, #16
 80190c0:	623b      	str	r3, [r7, #32]
        int_memory_buffer +=  memory_alignment - 1;
 80190c2:	68fa      	ldr	r2, [r7, #12]
 80190c4:	6a3b      	ldr	r3, [r7, #32]
 80190c6:	18d3      	adds	r3, r2, r3
 80190c8:	3b01      	subs	r3, #1
 80190ca:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~(((ALIGN_TYPE) memory_alignment) - 1);
 80190cc:	68fb      	ldr	r3, [r7, #12]
 80190ce:	425a      	negs	r2, r3
 80190d0:	6a3b      	ldr	r3, [r7, #32]
 80190d2:	4013      	ands	r3, r2
 80190d4:	623b      	str	r3, [r7, #32]

        /* Setup the new memory block. Note that its size is updated again later.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) (int_memory_buffer - (ULONG)sizeof(UX_MEMORY_BLOCK));
 80190d6:	6a3b      	ldr	r3, [r7, #32]
 80190d8:	3b10      	subs	r3, #16
 80190da:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 80190dc:	69fb      	ldr	r3, [r7, #28]
 80190de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80190e0:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 80190e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80190e4:	689a      	ldr	r2, [r3, #8]
 80190e6:	69fb      	ldr	r3, [r7, #28]
 80190e8:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size;
 80190ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80190ec:	681a      	ldr	r2, [r3, #0]
 80190ee:	69fb      	ldr	r3, [r7, #28]
 80190f0:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 80190f2:	68bb      	ldr	r3, [r7, #8]
 80190f4:	2280      	movs	r2, #128	@ 0x80
 80190f6:	0612      	lsls	r2, r2, #24
 80190f8:	431a      	orrs	r2, r3
 80190fa:	69fb      	ldr	r3, [r7, #28]
 80190fc:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        int_memory_buffer =  (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 80190fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019100:	3310      	adds	r3, #16
 8019102:	623b      	str	r3, [r7, #32]
        memory_block -> ux_memory_block_next =  new_memory_block;
 8019104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019106:	69fa      	ldr	r2, [r7, #28]
 8019108:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size =  (ULONG) ((ALIGN_TYPE) new_memory_block - int_memory_buffer);
 801910a:	69fa      	ldr	r2, [r7, #28]
 801910c:	6a3b      	ldr	r3, [r7, #32]
 801910e:	1ad2      	subs	r2, r2, r3
 8019110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019112:	601a      	str	r2, [r3, #0]

        /* Update the new memory block's size.  */
        new_memory_block -> ux_memory_block_size -=  (memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK));
 8019114:	69fb      	ldr	r3, [r7, #28]
 8019116:	681a      	ldr	r2, [r3, #0]
 8019118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801911a:	681b      	ldr	r3, [r3, #0]
 801911c:	1ad3      	subs	r3, r2, r3
 801911e:	3b10      	subs	r3, #16
 8019120:	001a      	movs	r2, r3
 8019122:	69fb      	ldr	r3, [r7, #28]
 8019124:	601a      	str	r2, [r3, #0]

        /* Calculate how much memory is leftover in the new memory block after doing
           the alignment.  */
        leftover =  new_memory_block -> ux_memory_block_size - memory_size_requested;
 8019126:	69fb      	ldr	r3, [r7, #28]
 8019128:	681a      	ldr	r2, [r3, #0]
 801912a:	687b      	ldr	r3, [r7, #4]
 801912c:	1ad3      	subs	r3, r2, r3
 801912e:	61bb      	str	r3, [r7, #24]

        /* Can we fit another block after the new block? */
        if (leftover > sizeof(UX_MEMORY_BLOCK))
 8019130:	69bb      	ldr	r3, [r7, #24]
 8019132:	2b10      	cmp	r3, #16
 8019134:	d91c      	bls.n	8019170 <_ux_utility_memory_allocate+0x18c>
        {

            /* Setup the leftover memory block.  */
            leftover_memory_block = (UX_MEMORY_BLOCK *) ((ALIGN_TYPE) new_memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 8019136:	69fa      	ldr	r2, [r7, #28]
 8019138:	687b      	ldr	r3, [r7, #4]
 801913a:	18d3      	adds	r3, r2, r3
 801913c:	3310      	adds	r3, #16
 801913e:	617b      	str	r3, [r7, #20]
            leftover_memory_block -> ux_memory_block_next =  new_memory_block -> ux_memory_block_next;
 8019140:	69fb      	ldr	r3, [r7, #28]
 8019142:	689a      	ldr	r2, [r3, #8]
 8019144:	697b      	ldr	r3, [r7, #20]
 8019146:	609a      	str	r2, [r3, #8]
            leftover_memory_block -> ux_memory_block_previous =  new_memory_block;
 8019148:	697b      	ldr	r3, [r7, #20]
 801914a:	69fa      	ldr	r2, [r7, #28]
 801914c:	60da      	str	r2, [r3, #12]
            leftover_memory_block -> ux_memory_block_size =  leftover - (ULONG)sizeof(UX_MEMORY_BLOCK);
 801914e:	69bb      	ldr	r3, [r7, #24]
 8019150:	3b10      	subs	r3, #16
 8019152:	001a      	movs	r2, r3
 8019154:	697b      	ldr	r3, [r7, #20]
 8019156:	601a      	str	r2, [r3, #0]
            leftover_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8019158:	697b      	ldr	r3, [r7, #20]
 801915a:	2200      	movs	r2, #0
 801915c:	605a      	str	r2, [r3, #4]

            new_memory_block -> ux_memory_block_next =  leftover_memory_block;
 801915e:	69fb      	ldr	r3, [r7, #28]
 8019160:	697a      	ldr	r2, [r7, #20]
 8019162:	609a      	str	r2, [r3, #8]
            new_memory_block -> ux_memory_block_size -=  leftover;
 8019164:	69fb      	ldr	r3, [r7, #28]
 8019166:	681a      	ldr	r2, [r3, #0]
 8019168:	69bb      	ldr	r3, [r7, #24]
 801916a:	1ad2      	subs	r2, r2, r3
 801916c:	69fb      	ldr	r3, [r7, #28]
 801916e:	601a      	str	r2, [r3, #0]
        }

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  new_memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8019170:	69fb      	ldr	r3, [r7, #28]
 8019172:	681b      	ldr	r3, [r3, #0]
 8019174:	3310      	adds	r3, #16
 8019176:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The new memory block is the one we give to the user.  */
        memory_block =  new_memory_block;
 8019178:	69fb      	ldr	r3, [r7, #28]
 801917a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* The memory to be returned is after the block header.  */
    memory_buffer =  ((UCHAR *) memory_block) + sizeof(UX_MEMORY_BLOCK);
 801917c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801917e:	3310      	adds	r3, #16
 8019180:	613b      	str	r3, [r7, #16]

    /* Clear the memory block.  */
    _ux_utility_memory_set(memory_buffer, 0, memory_size_requested); /* Use case of memset is verified. */
 8019182:	687a      	ldr	r2, [r7, #4]
 8019184:	693b      	ldr	r3, [r7, #16]
 8019186:	2100      	movs	r1, #0
 8019188:	0018      	movs	r0, r3
 801918a:	f000 f969 	bl	8019460 <_ux_utility_memory_set>

    /* Update the memory free in the pool.  */
    if (_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 801918e:	4b18      	ldr	r3, [pc, #96]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 8019190:	681b      	ldr	r3, [r3, #0]
 8019192:	68da      	ldr	r2, [r3, #12]
 8019194:	4b16      	ldr	r3, [pc, #88]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 8019196:	681b      	ldr	r3, [r3, #0]
 8019198:	681b      	ldr	r3, [r3, #0]
 801919a:	429a      	cmp	r2, r3
 801919c:	d108      	bne.n	80191b0 <_ux_utility_memory_allocate+0x1cc>
    {

        /* There is only one memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 801919e:	4b14      	ldr	r3, [pc, #80]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 80191a0:	681b      	ldr	r3, [r3, #0]
 80191a2:	6899      	ldr	r1, [r3, #8]
 80191a4:	4b12      	ldr	r3, [pc, #72]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 80191a6:	681b      	ldr	r3, [r3, #0]
 80191a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80191aa:	1a8a      	subs	r2, r1, r2
 80191ac:	609a      	str	r2, [r3, #8]
 80191ae:	e014      	b.n	80191da <_ux_utility_memory_allocate+0x1f6>
    }
    else
    {

       switch (memory_cache_flag)
 80191b0:	68bb      	ldr	r3, [r7, #8]
 80191b2:	2b01      	cmp	r3, #1
 80191b4:	d108      	bne.n	80191c8 <_ux_utility_memory_allocate+0x1e4>
       {

            case UX_CACHE_SAFE_MEMORY:
                /* Update the amount of free memory in the cache safe memory pool.  */
                _ux_system -> ux_system_cache_safe_memory_pool_free -= memory_removed_from_pool;
 80191b6:	4b0e      	ldr	r3, [pc, #56]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 80191b8:	681b      	ldr	r3, [r3, #0]
 80191ba:	6959      	ldr	r1, [r3, #20]
 80191bc:	4b0c      	ldr	r3, [pc, #48]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 80191be:	681b      	ldr	r3, [r3, #0]
 80191c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80191c2:	1a8a      	subs	r2, r1, r2
 80191c4:	615a      	str	r2, [r3, #20]

            break;
 80191c6:	e008      	b.n	80191da <_ux_utility_memory_allocate+0x1f6>

            default:
                /* Update the amount of free memory in the regular memory pool.  */
                _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 80191c8:	4b09      	ldr	r3, [pc, #36]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 80191ca:	681b      	ldr	r3, [r3, #0]
 80191cc:	6899      	ldr	r1, [r3, #8]
 80191ce:	4b08      	ldr	r3, [pc, #32]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 80191d0:	681b      	ldr	r3, [r3, #0]
 80191d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80191d4:	1a8a      	subs	r2, r1, r2
 80191d6:	609a      	str	r2, [r3, #8]
            break;
 80191d8:	46c0      	nop			@ (mov r8, r8)
        _ux_system -> ux_system_cache_safe_memory_pool_min_free = _ux_system -> ux_system_cache_safe_memory_pool_free;

#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 80191da:	4b05      	ldr	r3, [pc, #20]	@ (80191f0 <_ux_utility_memory_allocate+0x20c>)
 80191dc:	681b      	ldr	r3, [r3, #0]
 80191de:	331c      	adds	r3, #28
 80191e0:	0018      	movs	r0, r3
 80191e2:	f000 f974 	bl	80194ce <_ux_utility_mutex_off>

    /* The memory block pointer contains a memory area properly
       aligned.  */
    return(memory_buffer);
 80191e6:	693b      	ldr	r3, [r7, #16]
}                                
 80191e8:	0018      	movs	r0, r3
 80191ea:	46bd      	mov	sp, r7
 80191ec:	b00c      	add	sp, #48	@ 0x30
 80191ee:	bd80      	pop	{r7, pc}
 80191f0:	20011ca8 	.word	0x20011ca8

080191f4 <_ux_utility_memory_allocate_mulc_safe>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
 80191f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80191f6:	b085      	sub	sp, #20
 80191f8:	af00      	add	r7, sp, #0
 80191fa:	60f8      	str	r0, [r7, #12]
 80191fc:	60b9      	str	r1, [r7, #8]
 80191fe:	607a      	str	r2, [r7, #4]
 8019200:	603b      	str	r3, [r7, #0]
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8019202:	683b      	ldr	r3, [r7, #0]
 8019204:	2b00      	cmp	r3, #0
 8019206:	d024      	beq.n	8019252 <_ux_utility_memory_allocate_mulc_safe+0x5e>
 8019208:	2000      	movs	r0, #0
 801920a:	687b      	ldr	r3, [r7, #4]
 801920c:	0c19      	lsrs	r1, r3, #16
 801920e:	687b      	ldr	r3, [r7, #4]
 8019210:	1c1e      	adds	r6, r3, #0
 8019212:	683b      	ldr	r3, [r7, #0]
 8019214:	0c1b      	lsrs	r3, r3, #16
 8019216:	683a      	ldr	r2, [r7, #0]
 8019218:	1c15      	adds	r5, r2, #0
 801921a:	b28a      	uxth	r2, r1
 801921c:	2a00      	cmp	r2, #0
 801921e:	d105      	bne.n	801922c <_ux_utility_memory_allocate_mulc_safe+0x38>
 8019220:	b29a      	uxth	r2, r3
 8019222:	2a00      	cmp	r2, #0
 8019224:	d013      	beq.n	801924e <_ux_utility_memory_allocate_mulc_safe+0x5a>
 8019226:	1c19      	adds	r1, r3, #0
 8019228:	1c34      	adds	r4, r6, #0
 801922a:	e003      	b.n	8019234 <_ux_utility_memory_allocate_mulc_safe+0x40>
 801922c:	b29b      	uxth	r3, r3
 801922e:	2b00      	cmp	r3, #0
 8019230:	d10c      	bne.n	801924c <_ux_utility_memory_allocate_mulc_safe+0x58>
 8019232:	1c2c      	adds	r4, r5, #0
 8019234:	b2b3      	uxth	r3, r6
 8019236:	b2aa      	uxth	r2, r5
 8019238:	435a      	muls	r2, r3
 801923a:	b2a3      	uxth	r3, r4
 801923c:	b289      	uxth	r1, r1
 801923e:	434b      	muls	r3, r1
 8019240:	0c12      	lsrs	r2, r2, #16
 8019242:	189b      	adds	r3, r3, r2
 8019244:	141b      	asrs	r3, r3, #16
 8019246:	b29b      	uxth	r3, r3
 8019248:	2b00      	cmp	r3, #0
 801924a:	d000      	beq.n	801924e <_ux_utility_memory_allocate_mulc_safe+0x5a>
 801924c:	2001      	movs	r0, #1
 801924e:	1e03      	subs	r3, r0, #0
 8019250:	d109      	bne.n	8019266 <_ux_utility_memory_allocate_mulc_safe+0x72>
 8019252:	687b      	ldr	r3, [r7, #4]
 8019254:	683a      	ldr	r2, [r7, #0]
 8019256:	435a      	muls	r2, r3
 8019258:	68b9      	ldr	r1, [r7, #8]
 801925a:	68fb      	ldr	r3, [r7, #12]
 801925c:	0018      	movs	r0, r3
 801925e:	f7ff fec1 	bl	8018fe4 <_ux_utility_memory_allocate>
 8019262:	0003      	movs	r3, r0
 8019264:	e000      	b.n	8019268 <_ux_utility_memory_allocate_mulc_safe+0x74>
 8019266:	2300      	movs	r3, #0
}
 8019268:	0018      	movs	r0, r3
 801926a:	46bd      	mov	sp, r7
 801926c:	b005      	add	sp, #20
 801926e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019270 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 8019270:	b580      	push	{r7, lr}
 8019272:	b086      	sub	sp, #24
 8019274:	af00      	add	r7, sp, #0
 8019276:	60f8      	str	r0, [r7, #12]
 8019278:	60b9      	str	r1, [r7, #8]
 801927a:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 801927c:	68bb      	ldr	r3, [r7, #8]
 801927e:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 8019280:	68fb      	ldr	r3, [r7, #12]
 8019282:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 8019284:	e007      	b.n	8019296 <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 8019286:	697a      	ldr	r2, [r7, #20]
 8019288:	1c53      	adds	r3, r2, #1
 801928a:	617b      	str	r3, [r7, #20]
 801928c:	693b      	ldr	r3, [r7, #16]
 801928e:	1c59      	adds	r1, r3, #1
 8019290:	6139      	str	r1, [r7, #16]
 8019292:	7812      	ldrb	r2, [r2, #0]
 8019294:	701a      	strb	r2, [r3, #0]
    while(length--)
 8019296:	687b      	ldr	r3, [r7, #4]
 8019298:	1e5a      	subs	r2, r3, #1
 801929a:	607a      	str	r2, [r7, #4]
 801929c:	2b00      	cmp	r3, #0
 801929e:	d1f2      	bne.n	8019286 <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 80192a0:	46c0      	nop			@ (mov r8, r8)
}
 80192a2:	46bd      	mov	sp, r7
 80192a4:	b006      	add	sp, #24
 80192a6:	bd80      	pop	{r7, pc}

080192a8 <_ux_utility_memory_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 80192a8:	b580      	push	{r7, lr}
 80192aa:	b086      	sub	sp, #24
 80192ac:	af00      	add	r7, sp, #0
 80192ae:	6078      	str	r0, [r7, #4]
UCHAR               *regular_start, *regular_end;
UCHAR               *cache_safe_start, *cache_safe_end;
#endif

    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 80192b0:	4b49      	ldr	r3, [pc, #292]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 80192b2:	681b      	ldr	r3, [r3, #0]
 80192b4:	331c      	adds	r3, #28
 80192b6:	0018      	movs	r0, r3
 80192b8:	f000 f915 	bl	80194e6 <_ux_utility_mutex_on>
    }
#endif

    /* The memory block for this memory pointer is located right before the
       memory.  */
    memory_block =  (UX_MEMORY_BLOCK *) (((UCHAR *) memory) - sizeof(UX_MEMORY_BLOCK));
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	3b10      	subs	r3, #16
 80192c0:	617b      	str	r3, [r7, #20]
    
    /* Keep track of the memory returned to the pool.  */
    memory_size_returned = memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 80192c2:	697b      	ldr	r3, [r7, #20]
 80192c4:	681b      	ldr	r3, [r3, #0]
 80192c6:	3310      	adds	r3, #16
 80192c8:	60fb      	str	r3, [r7, #12]

    /* Check this memory block to see if it valid.  */
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 80192ca:	697b      	ldr	r3, [r7, #20]
 80192cc:	685a      	ldr	r2, [r3, #4]
 80192ce:	2380      	movs	r3, #128	@ 0x80
 80192d0:	061b      	lsls	r3, r3, #24
 80192d2:	429a      	cmp	r2, r3
 80192d4:	d010      	beq.n	80192f8 <_ux_utility_memory_free+0x50>
        memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_CACHE_SAFE_MEMORY))
 80192d6:	697b      	ldr	r3, [r7, #20]
 80192d8:	685b      	ldr	r3, [r3, #4]
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 80192da:	4a40      	ldr	r2, [pc, #256]	@ (80193dc <_ux_utility_memory_free+0x134>)
 80192dc:	4293      	cmp	r3, r2
 80192de:	d00b      	beq.n	80192f8 <_ux_utility_memory_free+0x50>
    {

        /* Not valid. Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 80192e0:	4b3d      	ldr	r3, [pc, #244]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 80192e2:	681b      	ldr	r3, [r3, #0]
 80192e4:	331c      	adds	r3, #28
 80192e6:	0018      	movs	r0, r3
 80192e8:	f000 f8f1 	bl	80194ce <_ux_utility_mutex_off>

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);
 80192ec:	2219      	movs	r2, #25
 80192ee:	2108      	movs	r1, #8
 80192f0:	2002      	movs	r0, #2
 80192f2:	f7ff fc5f 	bl	8018bb4 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_CORRUPTED, memory, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return to caller.  */
        return;
 80192f6:	e06c      	b.n	80193d2 <_ux_utility_memory_free+0x12a>
        _ux_system -> ux_system_cache_safe_memory_pool_alloc_total -= memory_block -> ux_memory_block_size;
    }
#endif

    /* We mark this memory block as being unused.  */
    memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 80192f8:	697b      	ldr	r3, [r7, #20]
 80192fa:	2200      	movs	r2, #0
 80192fc:	605a      	str	r2, [r3, #4]
    
    /* Now we must concatenate as many free blocks as possible,
       that include the blocks before and the blocks after the current
       block.  Scan memory backwards.  */

     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 80192fe:	e007      	b.n	8019310 <_ux_utility_memory_free+0x68>
     {

        /* Check if the block is free.  */            
        if (memory_block -> ux_memory_block_previous -> ux_memory_block_status == UX_MEMORY_UNUSED)
 8019300:	697b      	ldr	r3, [r7, #20]
 8019302:	68db      	ldr	r3, [r3, #12]
 8019304:	685b      	ldr	r3, [r3, #4]
 8019306:	2b00      	cmp	r3, #0
 8019308:	d107      	bne.n	801931a <_ux_utility_memory_free+0x72>

            /* The memory block before is free. This will be our starting point to 
               concatenate memory.  */
            memory_block =  memory_block -> ux_memory_block_previous;
 801930a:	697b      	ldr	r3, [r7, #20]
 801930c:	68db      	ldr	r3, [r3, #12]
 801930e:	617b      	str	r3, [r7, #20]
     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 8019310:	697b      	ldr	r3, [r7, #20]
 8019312:	68db      	ldr	r3, [r3, #12]
 8019314:	2b00      	cmp	r3, #0
 8019316:	d1f3      	bne.n	8019300 <_ux_utility_memory_free+0x58>
 8019318:	e000      	b.n	801931c <_ux_utility_memory_free+0x74>

        else

            /* The previous memory block is not free.  */
            break;
 801931a:	46c0      	nop			@ (mov r8, r8)
    }

    /* The pointer to the memory block is now our first free block. We use this 
       starting address to concatenate all the contiguous memory block.  */
    next_block =  memory_block -> ux_memory_block_next;
 801931c:	697b      	ldr	r3, [r7, #20]
 801931e:	689b      	ldr	r3, [r3, #8]
 8019320:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 8019322:	e01a      	b.n	801935a <_ux_utility_memory_free+0xb2>
    {

        /* Determine if the memory block is used.  */
        if (next_block -> ux_memory_block_status != UX_MEMORY_UNUSED)
 8019324:	693b      	ldr	r3, [r7, #16]
 8019326:	685b      	ldr	r3, [r3, #4]
 8019328:	2b00      	cmp	r3, #0
 801932a:	d006      	beq.n	801933a <_ux_utility_memory_free+0x92>
        {

            /* Yes, move to next block.  */
            memory_block -> ux_memory_block_next =  next_block;
 801932c:	697b      	ldr	r3, [r7, #20]
 801932e:	693a      	ldr	r2, [r7, #16]
 8019330:	609a      	str	r2, [r3, #8]
            next_block -> ux_memory_block_previous =  memory_block;
 8019332:	693b      	ldr	r3, [r7, #16]
 8019334:	697a      	ldr	r2, [r7, #20]
 8019336:	60da      	str	r2, [r3, #12]
            break;
 8019338:	e012      	b.n	8019360 <_ux_utility_memory_free+0xb8>
        }

        memory_block -> ux_memory_block_next =  next_block -> ux_memory_block_next;
 801933a:	693b      	ldr	r3, [r7, #16]
 801933c:	689a      	ldr	r2, [r3, #8]
 801933e:	697b      	ldr	r3, [r7, #20]
 8019340:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size +=  next_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8019342:	697b      	ldr	r3, [r7, #20]
 8019344:	681a      	ldr	r2, [r3, #0]
 8019346:	693b      	ldr	r3, [r7, #16]
 8019348:	681b      	ldr	r3, [r3, #0]
 801934a:	18d3      	adds	r3, r2, r3
 801934c:	3310      	adds	r3, #16
 801934e:	001a      	movs	r2, r3
 8019350:	697b      	ldr	r3, [r7, #20]
 8019352:	601a      	str	r2, [r3, #0]
        next_block =  next_block -> ux_memory_block_next;                       
 8019354:	693b      	ldr	r3, [r7, #16]
 8019356:	689b      	ldr	r3, [r3, #8]
 8019358:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 801935a:	693b      	ldr	r3, [r7, #16]
 801935c:	2b00      	cmp	r3, #0
 801935e:	d1e1      	bne.n	8019324 <_ux_utility_memory_free+0x7c>
    }

    /* Update the memory free in the appropriate pool.  We need to know if this 
       block is in regular memory or cache safe memory.  */
    if(_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 8019360:	4b1d      	ldr	r3, [pc, #116]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 8019362:	681b      	ldr	r3, [r3, #0]
 8019364:	68da      	ldr	r2, [r3, #12]
 8019366:	4b1c      	ldr	r3, [pc, #112]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 8019368:	681b      	ldr	r3, [r3, #0]
 801936a:	681b      	ldr	r3, [r3, #0]
 801936c:	429a      	cmp	r2, r3
 801936e:	d108      	bne.n	8019382 <_ux_utility_memory_free+0xda>
    {

        /* There is only one regular memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 8019370:	4b19      	ldr	r3, [pc, #100]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 8019372:	681b      	ldr	r3, [r3, #0]
 8019374:	6899      	ldr	r1, [r3, #8]
 8019376:	4b18      	ldr	r3, [pc, #96]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 8019378:	681b      	ldr	r3, [r3, #0]
 801937a:	68fa      	ldr	r2, [r7, #12]
 801937c:	188a      	adds	r2, r1, r2
 801937e:	609a      	str	r2, [r3, #8]
 8019380:	e020      	b.n	80193c4 <_ux_utility_memory_free+0x11c>
    }
    else
    {

        /* Which pool is this memory in ?  */
        memory_address = (UCHAR *) _ux_system -> ux_system_regular_memory_pool_start;
 8019382:	4b15      	ldr	r3, [pc, #84]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 8019384:	681b      	ldr	r3, [r3, #0]
 8019386:	681b      	ldr	r3, [r3, #0]
 8019388:	60bb      	str	r3, [r7, #8]
        
        /* If the memory address is in this range, we are in the regular memory pool.  */
        if ((UCHAR *) memory_block >= memory_address && (UCHAR *) memory_block < (memory_address + _ux_system -> ux_system_regular_memory_pool_size))
 801938a:	697a      	ldr	r2, [r7, #20]
 801938c:	68bb      	ldr	r3, [r7, #8]
 801938e:	429a      	cmp	r2, r3
 8019390:	d310      	bcc.n	80193b4 <_ux_utility_memory_free+0x10c>
 8019392:	4b11      	ldr	r3, [pc, #68]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 8019394:	681b      	ldr	r3, [r3, #0]
 8019396:	685b      	ldr	r3, [r3, #4]
 8019398:	68ba      	ldr	r2, [r7, #8]
 801939a:	18d3      	adds	r3, r2, r3
 801939c:	697a      	ldr	r2, [r7, #20]
 801939e:	429a      	cmp	r2, r3
 80193a0:	d208      	bcs.n	80193b4 <_ux_utility_memory_free+0x10c>

            /* Update the regular memory pool.  */
            _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 80193a2:	4b0d      	ldr	r3, [pc, #52]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 80193a4:	681b      	ldr	r3, [r3, #0]
 80193a6:	6899      	ldr	r1, [r3, #8]
 80193a8:	4b0b      	ldr	r3, [pc, #44]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 80193aa:	681b      	ldr	r3, [r3, #0]
 80193ac:	68fa      	ldr	r2, [r7, #12]
 80193ae:	188a      	adds	r2, r1, r2
 80193b0:	609a      	str	r2, [r3, #8]
 80193b2:	e007      	b.n	80193c4 <_ux_utility_memory_free+0x11c>

        else
        
            /* Update the cache safe memory pool.  */
            _ux_system -> ux_system_cache_safe_memory_pool_free += memory_size_returned;
 80193b4:	4b08      	ldr	r3, [pc, #32]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 80193b6:	681b      	ldr	r3, [r3, #0]
 80193b8:	6959      	ldr	r1, [r3, #20]
 80193ba:	4b07      	ldr	r3, [pc, #28]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 80193bc:	681b      	ldr	r3, [r3, #0]
 80193be:	68fa      	ldr	r2, [r7, #12]
 80193c0:	188a      	adds	r2, r1, r2
 80193c2:	615a      	str	r2, [r3, #20]
        
    }

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 80193c4:	4b04      	ldr	r3, [pc, #16]	@ (80193d8 <_ux_utility_memory_free+0x130>)
 80193c6:	681b      	ldr	r3, [r3, #0]
 80193c8:	331c      	adds	r3, #28
 80193ca:	0018      	movs	r0, r3
 80193cc:	f000 f87f 	bl	80194ce <_ux_utility_mutex_off>

    /* Return to caller.  */
    return;
 80193d0:	46c0      	nop			@ (mov r8, r8)
}
 80193d2:	46bd      	mov	sp, r7
 80193d4:	b006      	add	sp, #24
 80193d6:	bd80      	pop	{r7, pc}
 80193d8:	20011ca8 	.word	0x20011ca8
 80193dc:	80000001 	.word	0x80000001

080193e0 <_ux_utility_memory_free_block_best_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_MEMORY_BLOCK  *_ux_utility_memory_free_block_best_get(ULONG memory_cache_flag, 
                                                        ULONG memory_size_requested)
{
 80193e0:	b580      	push	{r7, lr}
 80193e2:	b084      	sub	sp, #16
 80193e4:	af00      	add	r7, sp, #0
 80193e6:	6078      	str	r0, [r7, #4]
 80193e8:	6039      	str	r1, [r7, #0]
UX_MEMORY_BLOCK     *memory_block;
UX_MEMORY_BLOCK     *best_memory_block;
    

    /* Reset the free memory block.  */
    best_memory_block =  UX_NULL;
 80193ea:	2300      	movs	r3, #0
 80193ec:	60bb      	str	r3, [r7, #8]
    
    /* Check the type of memory we need.  */
    switch (memory_cache_flag)
 80193ee:	687b      	ldr	r3, [r7, #4]
 80193f0:	2b00      	cmp	r3, #0
 80193f2:	d003      	beq.n	80193fc <_ux_utility_memory_free_block_best_get+0x1c>
 80193f4:	687b      	ldr	r3, [r7, #4]
 80193f6:	2b01      	cmp	r3, #1
 80193f8:	d005      	beq.n	8019406 <_ux_utility_memory_free_block_best_get+0x26>
 80193fa:	e009      	b.n	8019410 <_ux_utility_memory_free_block_best_get+0x30>
    {

        case UX_REGULAR_MEMORY            :

            /* Start at the beginning of the regular memory pool.  */
            memory_block =  _ux_system -> ux_system_regular_memory_pool_start;
 80193fc:	4b17      	ldr	r3, [pc, #92]	@ (801945c <_ux_utility_memory_free_block_best_get+0x7c>)
 80193fe:	681b      	ldr	r3, [r3, #0]
 8019400:	681b      	ldr	r3, [r3, #0]
 8019402:	60fb      	str	r3, [r7, #12]
            break;
 8019404:	e006      	b.n	8019414 <_ux_utility_memory_free_block_best_get+0x34>
            
        case UX_CACHE_SAFE_MEMORY       :

            /* Start at the beginning of the cache safe memory pool.  */
            memory_block =  _ux_system -> ux_system_cache_safe_memory_pool_start;
 8019406:	4b15      	ldr	r3, [pc, #84]	@ (801945c <_ux_utility_memory_free_block_best_get+0x7c>)
 8019408:	681b      	ldr	r3, [r3, #0]
 801940a:	68db      	ldr	r3, [r3, #12]
 801940c:	60fb      	str	r3, [r7, #12]
            break;
 801940e:	e001      	b.n	8019414 <_ux_utility_memory_free_block_best_get+0x34>
        
        default                            :
        
            /* Wrong memory type.  */
            return(UX_NULL);
 8019410:	2300      	movs	r3, #0
 8019412:	e01e      	b.n	8019452 <_ux_utility_memory_free_block_best_get+0x72>

    }

    /* Loop on all memory blocks from the beginning.  */
    while (memory_block != UX_NULL)
 8019414:	e019      	b.n	801944a <_ux_utility_memory_free_block_best_get+0x6a>
    {

        /* Check the memory block status.  */
        if (memory_block -> ux_memory_block_status == UX_MEMORY_UNUSED)
 8019416:	68fb      	ldr	r3, [r7, #12]
 8019418:	685b      	ldr	r3, [r3, #4]
 801941a:	2b00      	cmp	r3, #0
 801941c:	d112      	bne.n	8019444 <_ux_utility_memory_free_block_best_get+0x64>
        {

            /* Check the size of this free block and see if it will 
               fit the memory requirement.  */
            if (memory_block -> ux_memory_block_size > memory_size_requested)
 801941e:	68fb      	ldr	r3, [r7, #12]
 8019420:	681b      	ldr	r3, [r3, #0]
 8019422:	683a      	ldr	r2, [r7, #0]
 8019424:	429a      	cmp	r2, r3
 8019426:	d20d      	bcs.n	8019444 <_ux_utility_memory_free_block_best_get+0x64>
            {
                
                /* This memory block will do. Now see if it is the best.
                   The best memory block is the one whose memory is closest
                   to the memory requested.  */
                if (best_memory_block == UX_NULL)
 8019428:	68bb      	ldr	r3, [r7, #8]
 801942a:	2b00      	cmp	r3, #0
 801942c:	d102      	bne.n	8019434 <_ux_utility_memory_free_block_best_get+0x54>

                    /* Initialize the best block with the first free one.  */
                    best_memory_block =  memory_block;
 801942e:	68fb      	ldr	r3, [r7, #12]
 8019430:	60bb      	str	r3, [r7, #8]
 8019432:	e007      	b.n	8019444 <_ux_utility_memory_free_block_best_get+0x64>
                else
                {

                    if (memory_block -> ux_memory_block_size < best_memory_block -> ux_memory_block_size)
 8019434:	68fb      	ldr	r3, [r7, #12]
 8019436:	681a      	ldr	r2, [r3, #0]
 8019438:	68bb      	ldr	r3, [r7, #8]
 801943a:	681b      	ldr	r3, [r3, #0]
 801943c:	429a      	cmp	r2, r3
 801943e:	d201      	bcs.n	8019444 <_ux_utility_memory_free_block_best_get+0x64>

                        /* We have discovered a better fit block.  */
                        best_memory_block =  memory_block;
 8019440:	68fb      	ldr	r3, [r7, #12]
 8019442:	60bb      	str	r3, [r7, #8]
                }                    
            }
        }

        /* Search the next free block until the end.  */            
        memory_block =  memory_block -> ux_memory_block_next;
 8019444:	68fb      	ldr	r3, [r7, #12]
 8019446:	689b      	ldr	r3, [r3, #8]
 8019448:	60fb      	str	r3, [r7, #12]
    while (memory_block != UX_NULL)
 801944a:	68fb      	ldr	r3, [r7, #12]
 801944c:	2b00      	cmp	r3, #0
 801944e:	d1e2      	bne.n	8019416 <_ux_utility_memory_free_block_best_get+0x36>
    }

    /* If no free memory block was found, the return value will be NULL.  */
    return(best_memory_block);        
 8019450:	68bb      	ldr	r3, [r7, #8]
}                                
 8019452:	0018      	movs	r0, r3
 8019454:	46bd      	mov	sp, r7
 8019456:	b004      	add	sp, #16
 8019458:	bd80      	pop	{r7, pc}
 801945a:	46c0      	nop			@ (mov r8, r8)
 801945c:	20011ca8 	.word	0x20011ca8

08019460 <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 8019460:	b580      	push	{r7, lr}
 8019462:	b086      	sub	sp, #24
 8019464:	af00      	add	r7, sp, #0
 8019466:	60f8      	str	r0, [r7, #12]
 8019468:	607a      	str	r2, [r7, #4]
 801946a:	230b      	movs	r3, #11
 801946c:	18fb      	adds	r3, r7, r3
 801946e:	1c0a      	adds	r2, r1, #0
 8019470:	701a      	strb	r2, [r3, #0]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 8019472:	68fb      	ldr	r3, [r7, #12]
 8019474:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 8019476:	e006      	b.n	8019486 <_ux_utility_memory_set+0x26>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 8019478:	697b      	ldr	r3, [r7, #20]
 801947a:	1c5a      	adds	r2, r3, #1
 801947c:	617a      	str	r2, [r7, #20]
 801947e:	220b      	movs	r2, #11
 8019480:	18ba      	adds	r2, r7, r2
 8019482:	7812      	ldrb	r2, [r2, #0]
 8019484:	701a      	strb	r2, [r3, #0]
    while(length--)
 8019486:	687b      	ldr	r3, [r7, #4]
 8019488:	1e5a      	subs	r2, r3, #1
 801948a:	607a      	str	r2, [r7, #4]
 801948c:	2b00      	cmp	r3, #0
 801948e:	d1f3      	bne.n	8019478 <_ux_utility_memory_set+0x18>
    }

    /* Return to caller.  */
    return; 
 8019490:	46c0      	nop			@ (mov r8, r8)
}
 8019492:	46bd      	mov	sp, r7
 8019494:	b006      	add	sp, #24
 8019496:	bd80      	pop	{r7, pc}

08019498 <_ux_utility_mutex_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_mutex_create(UX_MUTEX *mutex, CHAR *mutex_name)
{
 8019498:	b580      	push	{r7, lr}
 801949a:	b084      	sub	sp, #16
 801949c:	af00      	add	r7, sp, #0
 801949e:	6078      	str	r0, [r7, #4]
 80194a0:	6039      	str	r1, [r7, #0]

UINT    status;


    /* Call ThreadX to create the Mutex object.  */
    status =  tx_mutex_create(mutex, (CHAR *) mutex_name, TX_NO_INHERIT);   
 80194a2:	6839      	ldr	r1, [r7, #0]
 80194a4:	6878      	ldr	r0, [r7, #4]
 80194a6:	2334      	movs	r3, #52	@ 0x34
 80194a8:	2200      	movs	r2, #0
 80194aa:	f7fb fa0f 	bl	80148cc <_txe_mutex_create>
 80194ae:	0003      	movs	r3, r0
 80194b0:	60fb      	str	r3, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80194b2:	68fb      	ldr	r3, [r7, #12]
 80194b4:	2b00      	cmp	r3, #0
 80194b6:	d005      	beq.n	80194c4 <_ux_utility_mutex_create+0x2c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 80194b8:	68fb      	ldr	r3, [r7, #12]
 80194ba:	001a      	movs	r2, r3
 80194bc:	2108      	movs	r1, #8
 80194be:	2002      	movs	r0, #2
 80194c0:	f7ff fb78 	bl	8018bb4 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MUTEX_ERROR, mutex, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 80194c4:	68fb      	ldr	r3, [r7, #12]
}
 80194c6:	0018      	movs	r0, r3
 80194c8:	46bd      	mov	sp, r7
 80194ca:	b004      	add	sp, #16
 80194cc:	bd80      	pop	{r7, pc}

080194ce <_ux_utility_mutex_off>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_off(UX_MUTEX *mutex)
{
 80194ce:	b580      	push	{r7, lr}
 80194d0:	b082      	sub	sp, #8
 80194d2:	af00      	add	r7, sp, #0
 80194d4:	6078      	str	r0, [r7, #4]

    /* Call ThreadX to release protection.  */
    tx_mutex_put(mutex);
 80194d6:	687b      	ldr	r3, [r7, #4]
 80194d8:	0018      	movs	r0, r3
 80194da:	f7fb faf3 	bl	8014ac4 <_txe_mutex_put>

    /* Return to caller.  */
    return;
 80194de:	46c0      	nop			@ (mov r8, r8)
}
 80194e0:	46bd      	mov	sp, r7
 80194e2:	b002      	add	sp, #8
 80194e4:	bd80      	pop	{r7, pc}

080194e6 <_ux_utility_mutex_on>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_on(UX_MUTEX *mutex)
{
 80194e6:	b580      	push	{r7, lr}
 80194e8:	b084      	sub	sp, #16
 80194ea:	af00      	add	r7, sp, #0
 80194ec:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to get system mutex.  */
    status =  tx_mutex_get(mutex, TX_WAIT_FOREVER);
 80194ee:	2301      	movs	r3, #1
 80194f0:	425a      	negs	r2, r3
 80194f2:	687b      	ldr	r3, [r7, #4]
 80194f4:	0011      	movs	r1, r2
 80194f6:	0018      	movs	r0, r3
 80194f8:	f7fb fa86 	bl	8014a08 <_txe_mutex_get>
 80194fc:	0003      	movs	r3, r0
 80194fe:	60fb      	str	r3, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8019500:	68fb      	ldr	r3, [r7, #12]
 8019502:	2b00      	cmp	r3, #0
 8019504:	d006      	beq.n	8019514 <_ux_utility_mutex_on+0x2e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8019506:	68fb      	ldr	r3, [r7, #12]
 8019508:	001a      	movs	r2, r3
 801950a:	2108      	movs	r1, #8
 801950c:	2002      	movs	r0, #2
 801950e:	f7ff fb51 	bl	8018bb4 <_ux_system_error_handler>
    }

    /* Return to caller.  */
    return;
 8019512:	46c0      	nop			@ (mov r8, r8)
 8019514:	46c0      	nop			@ (mov r8, r8)
}
 8019516:	46bd      	mov	sp, r7
 8019518:	b004      	add	sp, #16
 801951a:	bd80      	pop	{r7, pc}

0801951c <_ux_utility_semaphore_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_create(UX_SEMAPHORE *semaphore, CHAR *semaphore_name, UINT initial_count)
{
 801951c:	b580      	push	{r7, lr}
 801951e:	b086      	sub	sp, #24
 8019520:	af00      	add	r7, sp, #0
 8019522:	60f8      	str	r0, [r7, #12]
 8019524:	60b9      	str	r1, [r7, #8]
 8019526:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to create the semaphore.  */
    status =  tx_semaphore_create(semaphore, (CHAR *) semaphore_name, initial_count);
 8019528:	687a      	ldr	r2, [r7, #4]
 801952a:	68b9      	ldr	r1, [r7, #8]
 801952c:	68f8      	ldr	r0, [r7, #12]
 801952e:	231c      	movs	r3, #28
 8019530:	f7fb fc4c 	bl	8014dcc <_txe_semaphore_create>
 8019534:	0003      	movs	r3, r0
 8019536:	617b      	str	r3, [r7, #20]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8019538:	697b      	ldr	r3, [r7, #20]
 801953a:	2b00      	cmp	r3, #0
 801953c:	d005      	beq.n	801954a <_ux_utility_semaphore_create+0x2e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 801953e:	697b      	ldr	r3, [r7, #20]
 8019540:	001a      	movs	r2, r3
 8019542:	2108      	movs	r1, #8
 8019544:	2002      	movs	r0, #2
 8019546:	f7ff fb35 	bl	8018bb4 <_ux_system_error_handler>
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_SEMAPHORE_ERROR, semaphore, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 801954a:	697b      	ldr	r3, [r7, #20]
}
 801954c:	0018      	movs	r0, r3
 801954e:	46bd      	mov	sp, r7
 8019550:	b006      	add	sp, #24
 8019552:	bd80      	pop	{r7, pc}

08019554 <_ux_utility_semaphore_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_delete(UX_SEMAPHORE *semaphore)
{
 8019554:	b580      	push	{r7, lr}
 8019556:	b084      	sub	sp, #16
 8019558:	af00      	add	r7, sp, #0
 801955a:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX Semaphore delete function.  */
    status =  tx_semaphore_delete(semaphore);
 801955c:	687b      	ldr	r3, [r7, #4]
 801955e:	0018      	movs	r0, r3
 8019560:	f7fb fcca 	bl	8014ef8 <_txe_semaphore_delete>
 8019564:	0003      	movs	r3, r0
 8019566:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 8019568:	68fb      	ldr	r3, [r7, #12]
}
 801956a:	0018      	movs	r0, r3
 801956c:	46bd      	mov	sp, r7
 801956e:	b004      	add	sp, #16
 8019570:	bd80      	pop	{r7, pc}
	...

08019574 <_ux_utility_semaphore_get>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_get(UX_SEMAPHORE *semaphore, ULONG semaphore_signal)
{
 8019574:	b590      	push	{r4, r7, lr}
 8019576:	b093      	sub	sp, #76	@ 0x4c
 8019578:	af06      	add	r7, sp, #24
 801957a:	6078      	str	r0, [r7, #4]
 801957c:	6039      	str	r1, [r7, #0]
ULONG       time_slice;
UX_THREAD   *next_thread;
UX_THREAD   *suspended_thread;

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 801957e:	f7f9 fe19 	bl	80131b4 <_tx_thread_identify>
 8019582:	0003      	movs	r3, r0
 8019584:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Retrieve information about the previously created thread "my_thread." */
    tx_thread_info_get(my_thread, &name, &state, &run_count,
 8019586:	231c      	movs	r3, #28
 8019588:	18fc      	adds	r4, r7, r3
 801958a:	2320      	movs	r3, #32
 801958c:	18fa      	adds	r2, r7, r3
 801958e:	2324      	movs	r3, #36	@ 0x24
 8019590:	18f9      	adds	r1, r7, r3
 8019592:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8019594:	2308      	movs	r3, #8
 8019596:	18fb      	adds	r3, r7, r3
 8019598:	9304      	str	r3, [sp, #16]
 801959a:	230c      	movs	r3, #12
 801959c:	18fb      	adds	r3, r7, r3
 801959e:	9303      	str	r3, [sp, #12]
 80195a0:	2310      	movs	r3, #16
 80195a2:	18fb      	adds	r3, r7, r3
 80195a4:	9302      	str	r3, [sp, #8]
 80195a6:	2314      	movs	r3, #20
 80195a8:	18fb      	adds	r3, r7, r3
 80195aa:	9301      	str	r3, [sp, #4]
 80195ac:	2318      	movs	r3, #24
 80195ae:	18fb      	adds	r3, r7, r3
 80195b0:	9300      	str	r3, [sp, #0]
 80195b2:	0023      	movs	r3, r4
 80195b4:	f7fb fe60 	bl	8015278 <_txe_thread_info_get>
                       &priority, &preemption_threshold,
                       &time_slice, &next_thread,&suspended_thread);

    /* Is this the lowest priority thread in the system trying to use TX services ? */
    if (priority > _ux_system -> ux_system_thread_lowest_priority)
 80195b8:	4b0b      	ldr	r3, [pc, #44]	@ (80195e8 <_ux_utility_semaphore_get+0x74>)
 80195ba:	681b      	ldr	r3, [r3, #0]
 80195bc:	699a      	ldr	r2, [r3, #24]
 80195be:	69bb      	ldr	r3, [r7, #24]
 80195c0:	429a      	cmp	r2, r3
 80195c2:	d203      	bcs.n	80195cc <_ux_utility_semaphore_get+0x58>
    {

        /* We need to remember this thread priority.  */
        _ux_system -> ux_system_thread_lowest_priority = priority;
 80195c4:	4b08      	ldr	r3, [pc, #32]	@ (80195e8 <_ux_utility_semaphore_get+0x74>)
 80195c6:	681b      	ldr	r3, [r3, #0]
 80195c8:	69ba      	ldr	r2, [r7, #24]
 80195ca:	619a      	str	r2, [r3, #24]
        
    }

    /* Get ThreadX semaphore instance.  */
    status =  tx_semaphore_get(semaphore, semaphore_signal);
 80195cc:	683a      	ldr	r2, [r7, #0]
 80195ce:	687b      	ldr	r3, [r7, #4]
 80195d0:	0011      	movs	r1, r2
 80195d2:	0018      	movs	r0, r3
 80195d4:	f7fb fcce 	bl	8014f74 <_txe_semaphore_get>
 80195d8:	0003      	movs	r3, r0
 80195da:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Return completion status.  */
    return(status);
 80195dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 80195de:	0018      	movs	r0, r3
 80195e0:	46bd      	mov	sp, r7
 80195e2:	b00d      	add	sp, #52	@ 0x34
 80195e4:	bd90      	pop	{r4, r7, pc}
 80195e6:	46c0      	nop			@ (mov r8, r8)
 80195e8:	20011ca8 	.word	0x20011ca8

080195ec <_ux_utility_semaphore_put>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(UX_SEMAPHORE *semaphore)
{
 80195ec:	b580      	push	{r7, lr}
 80195ee:	b084      	sub	sp, #16
 80195f0:	af00      	add	r7, sp, #0
 80195f2:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 80195f4:	687b      	ldr	r3, [r7, #4]
 80195f6:	0018      	movs	r0, r3
 80195f8:	f7fb fd00 	bl	8014ffc <_txe_semaphore_put>
 80195fc:	0003      	movs	r3, r0
 80195fe:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 8019600:	68fb      	ldr	r3, [r7, #12]
}
 8019602:	0018      	movs	r0, r3
 8019604:	46bd      	mov	sp, r7
 8019606:	b004      	add	sp, #16
 8019608:	bd80      	pop	{r7, pc}

0801960a <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 801960a:	b580      	push	{r7, lr}
 801960c:	b084      	sub	sp, #16
 801960e:	af00      	add	r7, sp, #0
 8019610:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 8019612:	687b      	ldr	r3, [r7, #4]
 8019614:	1c5a      	adds	r2, r3, #1
 8019616:	607a      	str	r2, [r7, #4]
 8019618:	781a      	ldrb	r2, [r3, #0]
 801961a:	200e      	movs	r0, #14
 801961c:	183b      	adds	r3, r7, r0
 801961e:	801a      	strh	r2, [r3, #0]
    value |=  (USHORT)(*address << 8);
 8019620:	687b      	ldr	r3, [r7, #4]
 8019622:	781b      	ldrb	r3, [r3, #0]
 8019624:	021b      	lsls	r3, r3, #8
 8019626:	b299      	uxth	r1, r3
 8019628:	183b      	adds	r3, r7, r0
 801962a:	183a      	adds	r2, r7, r0
 801962c:	8812      	ldrh	r2, [r2, #0]
 801962e:	430a      	orrs	r2, r1
 8019630:	801a      	strh	r2, [r3, #0]

    /* Return to caller.  */
    return((ULONG) value);
 8019632:	183b      	adds	r3, r7, r0
 8019634:	881b      	ldrh	r3, [r3, #0]
}
 8019636:	0018      	movs	r0, r3
 8019638:	46bd      	mov	sp, r7
 801963a:	b004      	add	sp, #16
 801963c:	bd80      	pop	{r7, pc}

0801963e <_ux_utility_short_get_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG   _ux_utility_short_get_big_endian(UCHAR * address)
{
 801963e:	b580      	push	{r7, lr}
 8019640:	b084      	sub	sp, #16
 8019642:	af00      	add	r7, sp, #0
 8019644:	6078      	str	r0, [r7, #4]

USHORT  value;

    /* We read a byte at a time from the address.  */
    value =  (USHORT)((*address++) << 8);
 8019646:	687b      	ldr	r3, [r7, #4]
 8019648:	1c5a      	adds	r2, r3, #1
 801964a:	607a      	str	r2, [r7, #4]
 801964c:	781b      	ldrb	r3, [r3, #0]
 801964e:	001a      	movs	r2, r3
 8019650:	200e      	movs	r0, #14
 8019652:	183b      	adds	r3, r7, r0
 8019654:	0212      	lsls	r2, r2, #8
 8019656:	801a      	strh	r2, [r3, #0]
    value =  (USHORT)(value | *address);
 8019658:	687b      	ldr	r3, [r7, #4]
 801965a:	781b      	ldrb	r3, [r3, #0]
 801965c:	0019      	movs	r1, r3
 801965e:	183b      	adds	r3, r7, r0
 8019660:	183a      	adds	r2, r7, r0
 8019662:	8812      	ldrh	r2, [r2, #0]
 8019664:	430a      	orrs	r2, r1
 8019666:	801a      	strh	r2, [r3, #0]

    /* Return 16-bit value.  */
    return((ULONG) value);
 8019668:	183b      	adds	r3, r7, r0
 801966a:	881b      	ldrh	r3, [r3, #0]
}
 801966c:	0018      	movs	r0, r3
 801966e:	46bd      	mov	sp, r7
 8019670:	b004      	add	sp, #16
 8019672:	bd80      	pop	{r7, pc}

08019674 <_ux_utility_short_put_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_short_put_big_endian(UCHAR * address, USHORT value)
{
 8019674:	b580      	push	{r7, lr}
 8019676:	b084      	sub	sp, #16
 8019678:	af00      	add	r7, sp, #0
 801967a:	6078      	str	r0, [r7, #4]
 801967c:	000a      	movs	r2, r1
 801967e:	1cbb      	adds	r3, r7, #2
 8019680:	801a      	strh	r2, [r3, #0]
USHORT  low_byte_value;
USHORT  high_byte_value;

    
    /* First we swap the value bytes. */
    low_byte_value =  value >> 8;
 8019682:	200e      	movs	r0, #14
 8019684:	183b      	adds	r3, r7, r0
 8019686:	1cba      	adds	r2, r7, #2
 8019688:	8812      	ldrh	r2, [r2, #0]
 801968a:	0a12      	lsrs	r2, r2, #8
 801968c:	801a      	strh	r2, [r3, #0]
    high_byte_value =  (USHORT)(value<< 8);
 801968e:	210c      	movs	r1, #12
 8019690:	187b      	adds	r3, r7, r1
 8019692:	1cba      	adds	r2, r7, #2
 8019694:	8812      	ldrh	r2, [r2, #0]
 8019696:	0212      	lsls	r2, r2, #8
 8019698:	801a      	strh	r2, [r3, #0]
    value =  high_byte_value | low_byte_value;
 801969a:	1cbb      	adds	r3, r7, #2
 801969c:	1879      	adds	r1, r7, r1
 801969e:	183a      	adds	r2, r7, r0
 80196a0:	8809      	ldrh	r1, [r1, #0]
 80196a2:	8812      	ldrh	r2, [r2, #0]
 80196a4:	430a      	orrs	r2, r1
 80196a6:	801a      	strh	r2, [r3, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 80196a8:	687b      	ldr	r3, [r7, #4]
 80196aa:	1c5a      	adds	r2, r3, #1
 80196ac:	607a      	str	r2, [r7, #4]
 80196ae:	1cba      	adds	r2, r7, #2
 80196b0:	8812      	ldrh	r2, [r2, #0]
 80196b2:	b2d2      	uxtb	r2, r2
 80196b4:	701a      	strb	r2, [r3, #0]
    *address=     (UCHAR) ((value >> 8) & 0xff);
 80196b6:	1cbb      	adds	r3, r7, #2
 80196b8:	881b      	ldrh	r3, [r3, #0]
 80196ba:	0a1b      	lsrs	r3, r3, #8
 80196bc:	b29b      	uxth	r3, r3
 80196be:	b2da      	uxtb	r2, r3
 80196c0:	687b      	ldr	r3, [r7, #4]
 80196c2:	701a      	strb	r2, [r3, #0]

    /* Return to caller. */
    return;
 80196c4:	46c0      	nop			@ (mov r8, r8)
}
 80196c6:	46bd      	mov	sp, r7
 80196c8:	b004      	add	sp, #16
 80196ca:	bd80      	pop	{r7, pc}

080196cc <_ux_utility_string_length_check>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 80196cc:	b580      	push	{r7, lr}
 80196ce:	b086      	sub	sp, #24
 80196d0:	af00      	add	r7, sp, #0
 80196d2:	60f8      	str	r0, [r7, #12]
 80196d4:	60b9      	str	r1, [r7, #8]
 80196d6:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 80196d8:	68fb      	ldr	r3, [r7, #12]
 80196da:	2b00      	cmp	r3, #0
 80196dc:	d101      	bne.n	80196e2 <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 80196de:	23ff      	movs	r3, #255	@ 0xff
 80196e0:	e01d      	b.n	801971e <_ux_utility_string_length_check+0x52>

    string_length = 0;
 80196e2:	2300      	movs	r3, #0
 80196e4:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 80196e6:	68fa      	ldr	r2, [r7, #12]
 80196e8:	697b      	ldr	r3, [r7, #20]
 80196ea:	18d3      	adds	r3, r2, r3
 80196ec:	781b      	ldrb	r3, [r3, #0]
 80196ee:	2b00      	cmp	r3, #0
 80196f0:	d00d      	beq.n	801970e <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 80196f2:	697b      	ldr	r3, [r7, #20]
 80196f4:	3301      	adds	r3, #1
 80196f6:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 80196f8:	697a      	ldr	r2, [r7, #20]
 80196fa:	687b      	ldr	r3, [r7, #4]
 80196fc:	429a      	cmp	r2, r3
 80196fe:	d9f2      	bls.n	80196e6 <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 8019700:	22ff      	movs	r2, #255	@ 0xff
 8019702:	2108      	movs	r1, #8
 8019704:	2002      	movs	r0, #2
 8019706:	f7ff fa55 	bl	8018bb4 <_ux_system_error_handler>

            return(UX_ERROR);
 801970a:	23ff      	movs	r3, #255	@ 0xff
 801970c:	e007      	b.n	801971e <_ux_utility_string_length_check+0x52>
            break;
 801970e:	46c0      	nop			@ (mov r8, r8)
        }
    }

    if (string_length_ptr)
 8019710:	68bb      	ldr	r3, [r7, #8]
 8019712:	2b00      	cmp	r3, #0
 8019714:	d002      	beq.n	801971c <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 8019716:	68bb      	ldr	r3, [r7, #8]
 8019718:	697a      	ldr	r2, [r7, #20]
 801971a:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 801971c:	2300      	movs	r3, #0
}
 801971e:	0018      	movs	r0, r3
 8019720:	46bd      	mov	sp, r7
 8019722:	b006      	add	sp, #24
 8019724:	bd80      	pop	{r7, pc}

08019726 <_ux_utility_thread_create>:
UINT  _ux_utility_thread_create(UX_THREAD *thread_ptr, CHAR *name, 
                VOID (*entry_function)(ULONG), ULONG entry_input,
                VOID *stack_start, ULONG stack_size, 
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start)
{
 8019726:	b590      	push	{r4, r7, lr}
 8019728:	b08f      	sub	sp, #60	@ 0x3c
 801972a:	af08      	add	r7, sp, #32
 801972c:	60f8      	str	r0, [r7, #12]
 801972e:	60b9      	str	r1, [r7, #8]
 8019730:	607a      	str	r2, [r7, #4]
 8019732:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Call ThreadX to create USBX thread.  */
    status =  tx_thread_create(thread_ptr,name,entry_function,entry_input,
 8019734:	683c      	ldr	r4, [r7, #0]
 8019736:	687a      	ldr	r2, [r7, #4]
 8019738:	68b9      	ldr	r1, [r7, #8]
 801973a:	68f8      	ldr	r0, [r7, #12]
 801973c:	23b0      	movs	r3, #176	@ 0xb0
 801973e:	9306      	str	r3, [sp, #24]
 8019740:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019742:	9305      	str	r3, [sp, #20]
 8019744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019746:	9304      	str	r3, [sp, #16]
 8019748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801974a:	9303      	str	r3, [sp, #12]
 801974c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801974e:	9302      	str	r3, [sp, #8]
 8019750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019752:	9301      	str	r3, [sp, #4]
 8019754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019756:	9300      	str	r3, [sp, #0]
 8019758:	0023      	movs	r3, r4
 801975a:	f7fb fc6f 	bl	801503c <_txe_thread_create>
 801975e:	0003      	movs	r3, r0
 8019760:	617b      	str	r3, [r7, #20]
                    stack_start,stack_size, priority,preempt_threshold,time_slice,auto_start);

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8019762:	697b      	ldr	r3, [r7, #20]
 8019764:	2b00      	cmp	r3, #0
 8019766:	d005      	beq.n	8019774 <_ux_utility_thread_create+0x4e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8019768:	697b      	ldr	r3, [r7, #20]
 801976a:	001a      	movs	r2, r3
 801976c:	2108      	movs	r1, #8
 801976e:	2002      	movs	r0, #2
 8019770:	f7ff fa20 	bl	8018bb4 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_THREAD_ERROR, thread_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 8019774:	697b      	ldr	r3, [r7, #20]
}
 8019776:	0018      	movs	r0, r3
 8019778:	46bd      	mov	sp, r7
 801977a:	b007      	add	sp, #28
 801977c:	bd90      	pop	{r4, r7, pc}

0801977e <_ux_utility_thread_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_delete(UX_THREAD *thread_ptr)
{
 801977e:	b580      	push	{r7, lr}
 8019780:	b084      	sub	sp, #16
 8019782:	af00      	add	r7, sp, #0
 8019784:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to terminate the USBX thread.  */
    tx_thread_terminate(thread_ptr);
 8019786:	687b      	ldr	r3, [r7, #4]
 8019788:	0018      	movs	r0, r3
 801978a:	f7fb fe01 	bl	8015390 <_txe_thread_terminate>

    /* Call ThreadX to delete the USBX thread.  */
    status =  tx_thread_delete(thread_ptr);
 801978e:	687b      	ldr	r3, [r7, #4]
 8019790:	0018      	movs	r0, r3
 8019792:	f7fb fd45 	bl	8015220 <_txe_thread_delete>
 8019796:	0003      	movs	r3, r0
 8019798:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 801979a:	68fb      	ldr	r3, [r7, #12]
}
 801979c:	0018      	movs	r0, r3
 801979e:	46bd      	mov	sp, r7
 80197a0:	b004      	add	sp, #16
 80197a2:	bd80      	pop	{r7, pc}

080197a4 <_ux_utility_thread_relinquish>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_thread_relinquish(VOID)
{
 80197a4:	b580      	push	{r7, lr}
 80197a6:	af00      	add	r7, sp, #0

    /* Call ThreadX to relinquish a USBX thread.  */
    tx_thread_relinquish();
 80197a8:	f7fb fd96 	bl	80152d8 <_txe_thread_relinquish>

}
 80197ac:	46c0      	nop			@ (mov r8, r8)
 80197ae:	46bd      	mov	sp, r7
 80197b0:	bd80      	pop	{r7, pc}

080197b2 <_ux_utility_thread_resume>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_resume(UX_THREAD *thread_ptr)
{
 80197b2:	b580      	push	{r7, lr}
 80197b4:	b084      	sub	sp, #16
 80197b6:	af00      	add	r7, sp, #0
 80197b8:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to resume USBX thread.  */
    status =  tx_thread_resume(thread_ptr);
 80197ba:	687b      	ldr	r3, [r7, #4]
 80197bc:	0018      	movs	r0, r3
 80197be:	f7fb fda7 	bl	8015310 <_txe_thread_resume>
 80197c2:	0003      	movs	r3, r0
 80197c4:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 80197c6:	68fb      	ldr	r3, [r7, #12]
}
 80197c8:	0018      	movs	r0, r3
 80197ca:	46bd      	mov	sp, r7
 80197cc:	b004      	add	sp, #16
 80197ce:	bd80      	pop	{r7, pc}

080197d0 <_ux_utility_thread_suspend>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_suspend(UX_THREAD *thread_ptr)
{
 80197d0:	b580      	push	{r7, lr}
 80197d2:	b084      	sub	sp, #16
 80197d4:	af00      	add	r7, sp, #0
 80197d6:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to suspend USBX thread.  */
    status =  tx_thread_suspend(thread_ptr);
 80197d8:	687b      	ldr	r3, [r7, #4]
 80197da:	0018      	movs	r0, r3
 80197dc:	f7fb fdb8 	bl	8015350 <_txe_thread_suspend>
 80197e0:	0003      	movs	r3, r0
 80197e2:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 80197e4:	68fb      	ldr	r3, [r7, #12]
}
 80197e6:	0018      	movs	r0, r3
 80197e8:	46bd      	mov	sp, r7
 80197ea:	b004      	add	sp, #16
 80197ec:	bd80      	pop	{r7, pc}

080197ee <_ux_device_class_hid_activate>:
/*                                            added packet size assert,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 80197ee:	b580      	push	{r7, lr}
 80197f0:	b088      	sub	sp, #32
 80197f2:	af00      	add	r7, sp, #0
 80197f4:	6078      	str	r0, [r7, #4]

UX_SLAVE_INTERFACE                      *interface;
UX_SLAVE_CLASS_HID                      *hid;
UX_SLAVE_CLASS                          *class_inst;
UX_SLAVE_ENDPOINT                       *endpoint_interrupt;
UX_SLAVE_ENDPOINT                       *endpoint_in = UX_NULL;
 80197f6:	2300      	movs	r3, #0
 80197f8:	61bb      	str	r3, [r7, #24]
#if defined(UX_DEVICE_CLASS_HID_INTERRUPT_OUT_SUPPORT)
UX_SLAVE_ENDPOINT                       *endpoint_out = UX_NULL;
#endif

    /* Get the class container.  */
    class_inst =  command -> ux_slave_class_command_class_ptr;
 80197fa:	687b      	ldr	r3, [r7, #4]
 80197fc:	6a1b      	ldr	r3, [r3, #32]
 80197fe:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    hid =  (UX_SLAVE_CLASS_HID *) class_inst -> ux_slave_class_instance;
 8019800:	697b      	ldr	r3, [r7, #20]
 8019802:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019804:	613b      	str	r3, [r7, #16]

    /* Get the interface that owns this instance.  */
    interface =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 8019806:	687b      	ldr	r3, [r7, #4]
 8019808:	689b      	ldr	r3, [r3, #8]
 801980a:	60fb      	str	r3, [r7, #12]

    /* Store the class instance into the interface.  */
    interface -> ux_slave_interface_class_instance =  (VOID *)hid;
 801980c:	68fb      	ldr	r3, [r7, #12]
 801980e:	693a      	ldr	r2, [r7, #16]
 8019810:	609a      	str	r2, [r3, #8]

    /* Now the opposite, store the interface in the class instance.  */
    hid -> ux_slave_class_hid_interface =  interface;
 8019812:	693b      	ldr	r3, [r7, #16]
 8019814:	68fa      	ldr	r2, [r7, #12]
 8019816:	601a      	str	r2, [r3, #0]

    /* Locate the endpoints.  */
    endpoint_interrupt =  interface -> ux_slave_interface_first_endpoint;
 8019818:	68fb      	ldr	r3, [r7, #12]
 801981a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801981c:	61fb      	str	r3, [r7, #28]

    /* Check if interrupt IN endpoint exists.  */
    while (endpoint_interrupt != UX_NULL)
 801981e:	e010      	b.n	8019842 <_ux_device_class_hid_activate+0x54>
    {
        if ((endpoint_interrupt -> ux_slave_endpoint_descriptor.bmAttributes &
 8019820:	69fb      	ldr	r3, [r7, #28]
 8019822:	699b      	ldr	r3, [r3, #24]
 8019824:	2203      	movs	r2, #3
 8019826:	4013      	ands	r3, r2
 8019828:	2b03      	cmp	r3, #3
 801982a:	d107      	bne.n	801983c <_ux_device_class_hid_activate+0x4e>
             UX_MASK_ENDPOINT_TYPE) == UX_INTERRUPT_ENDPOINT)
        {
            if ((endpoint_interrupt -> ux_slave_endpoint_descriptor.bEndpointAddress &
 801982c:	69fb      	ldr	r3, [r7, #28]
 801982e:	695b      	ldr	r3, [r3, #20]
 8019830:	2280      	movs	r2, #128	@ 0x80
 8019832:	4013      	ands	r3, r2
 8019834:	d002      	beq.n	801983c <_ux_device_class_hid_activate+0x4e>
                 UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
            {

                /* It's interrupt IN endpoint we need.  */
                endpoint_in = endpoint_interrupt;
 8019836:	69fb      	ldr	r3, [r7, #28]
 8019838:	61bb      	str	r3, [r7, #24]
#if defined(UX_DEVICE_CLASS_HID_INTERRUPT_OUT_SUPPORT)
                if (endpoint_out != UX_NULL)
#endif
                    break;
 801983a:	e005      	b.n	8019848 <_ux_device_class_hid_activate+0x5a>
            }
#endif
        }

        /* Try next endpoint.  */
        endpoint_interrupt =  endpoint_interrupt -> ux_slave_endpoint_next_endpoint;
 801983c:	69fb      	ldr	r3, [r7, #28]
 801983e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019840:	61fb      	str	r3, [r7, #28]
    while (endpoint_interrupt != UX_NULL)
 8019842:	69fb      	ldr	r3, [r7, #28]
 8019844:	2b00      	cmp	r3, #0
 8019846:	d1eb      	bne.n	8019820 <_ux_device_class_hid_activate+0x32>
    }

    /* Check if we found right endpoint.  */
    if (endpoint_in == UX_NULL)
 8019848:	69bb      	ldr	r3, [r7, #24]
 801984a:	2b00      	cmp	r3, #0
 801984c:	d101      	bne.n	8019852 <_ux_device_class_hid_activate+0x64>
        return (UX_ERROR);
 801984e:	23ff      	movs	r3, #255	@ 0xff
 8019850:	e014      	b.n	801987c <_ux_device_class_hid_activate+0x8e>
    UX_ASSERT(UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH >=
              endpoint_in -> ux_slave_endpoint_transfer_request.
                            ux_slave_transfer_request_transfer_length);

    /* Default HID protocol is report protocol.  */
    hid -> ux_device_class_hid_protocol = UX_DEVICE_CLASS_HID_PROTOCOL_REPORT;
 8019852:	693b      	ldr	r3, [r7, #16]
 8019854:	2201      	movs	r2, #1
 8019856:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Save the endpoints in the hid instance.  */
    hid -> ux_device_class_hid_interrupt_endpoint         = endpoint_in;
 8019858:	693b      	ldr	r3, [r7, #16]
 801985a:	69ba      	ldr	r2, [r7, #24]
 801985c:	605a      	str	r2, [r3, #4]
#endif

#if !defined(UX_DEVICE_STANDALONE)

    /* Resume thread.  */
    _ux_device_thread_resume(&class_inst -> ux_slave_class_thread);
 801985e:	697b      	ldr	r3, [r7, #20]
 8019860:	3350      	adds	r3, #80	@ 0x50
 8019862:	0018      	movs	r0, r3
 8019864:	f7ff ffa5 	bl	80197b2 <_ux_utility_thread_resume>
    hid -> ux_device_class_hid_event_state = UX_STATE_RESET;
#endif


    /* If there is a activate function call it.  */
    if (hid -> ux_slave_class_hid_instance_activate != UX_NULL)
 8019868:	693b      	ldr	r3, [r7, #16]
 801986a:	695b      	ldr	r3, [r3, #20]
 801986c:	2b00      	cmp	r3, #0
 801986e:	d004      	beq.n	801987a <_ux_device_class_hid_activate+0x8c>
    {

        /* Invoke the application.  */
        hid -> ux_slave_class_hid_instance_activate(hid);
 8019870:	693b      	ldr	r3, [r7, #16]
 8019872:	695b      	ldr	r3, [r3, #20]
 8019874:	693a      	ldr	r2, [r7, #16]
 8019876:	0010      	movs	r0, r2
 8019878:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, hid, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
 801987a:	2300      	movs	r3, #0
}
 801987c:	0018      	movs	r0, r3
 801987e:	46bd      	mov	sp, r7
 8019880:	b008      	add	sp, #32
 8019882:	bd80      	pop	{r7, pc}

08019884 <_ux_device_class_hid_control_request>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 8019884:	b580      	push	{r7, lr}
 8019886:	b08c      	sub	sp, #48	@ 0x30
 8019888:	af00      	add	r7, sp, #0
 801988a:	6078      	str	r0, [r7, #4]
ULONG                       descriptor_type;
UCHAR                       duration;
UX_SLAVE_CLASS_HID          *hid;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801988c:	4b5a      	ldr	r3, [pc, #360]	@ (80199f8 <_ux_device_class_hid_control_request+0x174>)
 801988e:	681b      	ldr	r3, [r3, #0]
 8019890:	3320      	adds	r3, #32
 8019892:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 8019894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019896:	336c      	adds	r3, #108	@ 0x6c
 8019898:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801989a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801989c:	2255      	movs	r2, #85	@ 0x55
 801989e:	5c9b      	ldrb	r3, [r3, r2]
 80198a0:	627b      	str	r3, [r7, #36]	@ 0x24
    request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 80198a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80198a4:	3354      	adds	r3, #84	@ 0x54
 80198a6:	3302      	adds	r3, #2
 80198a8:	0018      	movs	r0, r3
 80198aa:	f7ff feae 	bl	801960a <_ux_utility_short_get>
 80198ae:	0003      	movs	r3, r0
 80198b0:	623b      	str	r3, [r7, #32]
    request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 80198b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80198b4:	3354      	adds	r3, #84	@ 0x54
 80198b6:	3304      	adds	r3, #4
 80198b8:	0018      	movs	r0, r3
 80198ba:	f7ff fea6 	bl	801960a <_ux_utility_short_get>
 80198be:	0003      	movs	r3, r0
 80198c0:	61fb      	str	r3, [r7, #28]
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 80198c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80198c4:	3354      	adds	r3, #84	@ 0x54
 80198c6:	3306      	adds	r3, #6
 80198c8:	0018      	movs	r0, r3
 80198ca:	f7ff fe9e 	bl	801960a <_ux_utility_short_get>
 80198ce:	0003      	movs	r3, r0
 80198d0:	61bb      	str	r3, [r7, #24]

    /* Duration - upper byte of wValue.  */
    duration       =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE + 1);
 80198d2:	2317      	movs	r3, #23
 80198d4:	18fb      	adds	r3, r7, r3
 80198d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80198d8:	2157      	movs	r1, #87	@ 0x57
 80198da:	5c52      	ldrb	r2, [r2, r1]
 80198dc:	701a      	strb	r2, [r3, #0]
    
     /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 80198de:	687b      	ldr	r3, [r7, #4]
 80198e0:	6a1b      	ldr	r3, [r3, #32]
 80198e2:	613b      	str	r3, [r7, #16]
    
    /* Get the storage instance from this class container.  */
    hid =  (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 80198e4:	693b      	ldr	r3, [r7, #16]
 80198e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80198e8:	60fb      	str	r3, [r7, #12]

    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 80198ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80198ec:	2b0b      	cmp	r3, #11
 80198ee:	d900      	bls.n	80198f2 <_ux_device_class_hid_control_request+0x6e>
 80198f0:	e079      	b.n	80199e6 <_ux_device_class_hid_control_request+0x162>
 80198f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80198f4:	009a      	lsls	r2, r3, #2
 80198f6:	4b41      	ldr	r3, [pc, #260]	@ (80199fc <_ux_device_class_hid_control_request+0x178>)
 80198f8:	18d3      	adds	r3, r2, r3
 80198fa:	681b      	ldr	r3, [r3, #0]
 80198fc:	469f      	mov	pc, r3
    {

        case UX_DEVICE_CLASS_HID_COMMAND_GET_REPORT:

            /* Send the requested report to the host.  */
            _ux_device_class_hid_report_get(hid, request_value, request_index, request_length);
 80198fe:	69bb      	ldr	r3, [r7, #24]
 8019900:	69fa      	ldr	r2, [r7, #28]
 8019902:	6a39      	ldr	r1, [r7, #32]
 8019904:	68f8      	ldr	r0, [r7, #12]
 8019906:	f000 fbc1 	bl	801a08c <_ux_device_class_hid_report_get>
            break;
 801990a:	e06f      	b.n	80199ec <_ux_device_class_hid_control_request+0x168>

        case UX_DEVICE_CLASS_HID_COMMAND_SET_REPORT:

            /* Extract the descriptor type.  */
            descriptor_type =  (request_value & 0xff00) >> 8;
 801990c:	6a3b      	ldr	r3, [r7, #32]
 801990e:	0a1b      	lsrs	r3, r3, #8
 8019910:	22ff      	movs	r2, #255	@ 0xff
 8019912:	4013      	ands	r3, r2
 8019914:	60bb      	str	r3, [r7, #8]

            /* Get the requested report from the host.  */
            _ux_device_class_hid_report_set(hid, descriptor_type, request_index, request_length);
 8019916:	69bb      	ldr	r3, [r7, #24]
 8019918:	69fa      	ldr	r2, [r7, #28]
 801991a:	68b9      	ldr	r1, [r7, #8]
 801991c:	68f8      	ldr	r0, [r7, #12]
 801991e:	f000 fc4b 	bl	801a1b8 <_ux_device_class_hid_report_set>
            break;
 8019922:	e063      	b.n	80199ec <_ux_device_class_hid_control_request+0x168>

        case UX_GET_DESCRIPTOR:

            /* Send the requested descriptor to the host.  */
            _ux_device_class_hid_descriptor_send(hid, request_value, request_index, request_length);
 8019924:	69bb      	ldr	r3, [r7, #24]
 8019926:	69fa      	ldr	r2, [r7, #28]
 8019928:	6a39      	ldr	r1, [r7, #32]
 801992a:	68f8      	ldr	r0, [r7, #12]
 801992c:	f000 f886 	bl	8019a3c <_ux_device_class_hid_descriptor_send>
            break;            
 8019930:	e05c      	b.n	80199ec <_ux_device_class_hid_control_request+0x168>
        case UX_DEVICE_CLASS_HID_COMMAND_GET_IDLE:
        case UX_DEVICE_CLASS_HID_COMMAND_SET_IDLE:

            /* Ignore Report ID for now.  */

            if (request == UX_DEVICE_CLASS_HID_COMMAND_GET_IDLE)
 8019932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019934:	2b02      	cmp	r3, #2
 8019936:	d10c      	bne.n	8019952 <_ux_device_class_hid_control_request+0xce>
            {

                /* Send the idle rate.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)hid -> ux_device_class_hid_event_idle_rate;
 8019938:	68fb      	ldr	r3, [r7, #12]
 801993a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801993c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801993e:	68db      	ldr	r3, [r3, #12]
 8019940:	b2d2      	uxtb	r2, r2
 8019942:	701a      	strb	r2, [r3, #0]
                _ux_device_stack_transfer_request(transfer_request, 1, request_length);
 8019944:	69ba      	ldr	r2, [r7, #24]
 8019946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019948:	2101      	movs	r1, #1
 801994a:	0018      	movs	r0, r3
 801994c:	f004 fc56 	bl	801e1fc <_ux_device_stack_transfer_request>
                        _ux_utility_event_flags_set(&hid -> ux_device_class_hid_event_flags_group, UX_DEVICE_CLASS_HID_NEW_IDLE_RATE, UX_OR);
#endif
                    }
                }
            }
            break;
 8019950:	e04b      	b.n	80199ea <_ux_device_class_hid_control_request+0x166>
                if ((UCHAR)hid -> ux_device_class_hid_event_idle_rate != duration)
 8019952:	68fb      	ldr	r3, [r7, #12]
 8019954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8019956:	b2db      	uxtb	r3, r3
 8019958:	2117      	movs	r1, #23
 801995a:	187a      	adds	r2, r7, r1
 801995c:	7812      	ldrb	r2, [r2, #0]
 801995e:	429a      	cmp	r2, r3
 8019960:	d043      	beq.n	80199ea <_ux_device_class_hid_control_request+0x166>
                    hid -> ux_device_class_hid_event_idle_rate = duration;
 8019962:	187b      	adds	r3, r7, r1
 8019964:	781a      	ldrb	r2, [r3, #0]
 8019966:	68fb      	ldr	r3, [r7, #12]
 8019968:	64da      	str	r2, [r3, #76]	@ 0x4c
                    if (duration == 0)
 801996a:	187b      	adds	r3, r7, r1
 801996c:	781b      	ldrb	r3, [r3, #0]
 801996e:	2b00      	cmp	r3, #0
 8019970:	d104      	bne.n	801997c <_ux_device_class_hid_control_request+0xf8>
                        hid -> ux_device_class_hid_event_wait_timeout = UX_WAIT_FOREVER;
 8019972:	68fb      	ldr	r3, [r7, #12]
 8019974:	2201      	movs	r2, #1
 8019976:	4252      	negs	r2, r2
 8019978:	651a      	str	r2, [r3, #80]	@ 0x50
            break;
 801997a:	e036      	b.n	80199ea <_ux_device_class_hid_control_request+0x166>
                        hid -> ux_device_class_hid_event_wait_timeout = (ULONG)UX_MS_TO_TICK((ULONG)duration << 2u);
 801997c:	2317      	movs	r3, #23
 801997e:	18fb      	adds	r3, r7, r3
 8019980:	781a      	ldrb	r2, [r3, #0]
 8019982:	0013      	movs	r3, r2
 8019984:	009b      	lsls	r3, r3, #2
 8019986:	189b      	adds	r3, r3, r2
 8019988:	009a      	lsls	r2, r3, #2
 801998a:	189b      	adds	r3, r3, r2
 801998c:	011b      	lsls	r3, r3, #4
 801998e:	001a      	movs	r2, r3
 8019990:	23fa      	movs	r3, #250	@ 0xfa
 8019992:	0099      	lsls	r1, r3, #2
 8019994:	0010      	movs	r0, r2
 8019996:	f7ec fd55 	bl	8006444 <__udivsi3>
 801999a:	0003      	movs	r3, r0
 801999c:	001a      	movs	r2, r3
 801999e:	68fb      	ldr	r3, [r7, #12]
 80199a0:	651a      	str	r2, [r3, #80]	@ 0x50
                        if (hid -> ux_device_class_hid_event_wait_timeout == 0)
 80199a2:	68fb      	ldr	r3, [r7, #12]
 80199a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80199a6:	2b00      	cmp	r3, #0
 80199a8:	d104      	bne.n	80199b4 <_ux_device_class_hid_control_request+0x130>
                            hid -> ux_device_class_hid_event_wait_timeout ++;
 80199aa:	68fb      	ldr	r3, [r7, #12]
 80199ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80199ae:	1c5a      	adds	r2, r3, #1
 80199b0:	68fb      	ldr	r3, [r7, #12]
 80199b2:	651a      	str	r2, [r3, #80]	@ 0x50
                        _ux_utility_event_flags_set(&hid -> ux_device_class_hid_event_flags_group, UX_DEVICE_CLASS_HID_NEW_IDLE_RATE, UX_OR);
 80199b4:	68fb      	ldr	r3, [r7, #12]
 80199b6:	3328      	adds	r3, #40	@ 0x28
 80199b8:	2200      	movs	r2, #0
 80199ba:	2102      	movs	r1, #2
 80199bc:	0018      	movs	r0, r3
 80199be:	f7ff fa66 	bl	8018e8e <_ux_utility_event_flags_set>
            break;
 80199c2:	e012      	b.n	80199ea <_ux_device_class_hid_control_request+0x166>

        case UX_DEVICE_CLASS_HID_COMMAND_GET_PROTOCOL:

            /* Send the protocol.  */
            *transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)hid -> ux_device_class_hid_protocol;
 80199c4:	68fb      	ldr	r3, [r7, #12]
 80199c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80199c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80199ca:	68db      	ldr	r3, [r3, #12]
 80199cc:	b2d2      	uxtb	r2, r2
 80199ce:	701a      	strb	r2, [r3, #0]
            _ux_device_stack_transfer_request(transfer_request, 1, request_length);
 80199d0:	69ba      	ldr	r2, [r7, #24]
 80199d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80199d4:	2101      	movs	r1, #1
 80199d6:	0018      	movs	r0, r3
 80199d8:	f004 fc10 	bl	801e1fc <_ux_device_stack_transfer_request>
            break;
 80199dc:	e006      	b.n	80199ec <_ux_device_class_hid_control_request+0x168>

        case UX_DEVICE_CLASS_HID_COMMAND_SET_PROTOCOL:

            /* Accept the protocol.  */
            hid -> ux_device_class_hid_protocol = request_value;
 80199de:	68fb      	ldr	r3, [r7, #12]
 80199e0:	6a3a      	ldr	r2, [r7, #32]
 80199e2:	655a      	str	r2, [r3, #84]	@ 0x54
            break;
 80199e4:	e002      	b.n	80199ec <_ux_device_class_hid_control_request+0x168>

        default:

            /* Unknown function. It's not handled.  */
            return(UX_ERROR);
 80199e6:	23ff      	movs	r3, #255	@ 0xff
 80199e8:	e001      	b.n	80199ee <_ux_device_class_hid_control_request+0x16a>
            break;
 80199ea:	46c0      	nop			@ (mov r8, r8)
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 80199ec:	2300      	movs	r3, #0
}
 80199ee:	0018      	movs	r0, r3
 80199f0:	46bd      	mov	sp, r7
 80199f2:	b00c      	add	sp, #48	@ 0x30
 80199f4:	bd80      	pop	{r7, pc}
 80199f6:	46c0      	nop			@ (mov r8, r8)
 80199f8:	20011cac 	.word	0x20011cac
 80199fc:	0802034c 	.word	0x0802034c

08019a00 <_ux_device_class_hid_deactivate>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 8019a00:	b580      	push	{r7, lr}
 8019a02:	b084      	sub	sp, #16
 8019a04:	af00      	add	r7, sp, #0
 8019a06:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_HID         *hid;
UX_SLAVE_CLASS             *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8019a08:	687b      	ldr	r3, [r7, #4]
 8019a0a:	6a1b      	ldr	r3, [r3, #32]
 8019a0c:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    hid = (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 8019a0e:	68fb      	ldr	r3, [r7, #12]
 8019a10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019a12:	60bb      	str	r3, [r7, #8]

    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(hid -> ux_device_class_hid_interrupt_endpoint, UX_TRANSFER_BUS_RESET);
 8019a14:	68bb      	ldr	r3, [r7, #8]
 8019a16:	685b      	ldr	r3, [r3, #4]
 8019a18:	2126      	movs	r1, #38	@ 0x26
 8019a1a:	0018      	movs	r0, r3
 8019a1c:	f004 fbda 	bl	801e1d4 <_ux_device_stack_transfer_all_request_abort>

    /* If there is a deactivate function call it.  */
    if (hid -> ux_slave_class_hid_instance_deactivate != UX_NULL)
 8019a20:	68bb      	ldr	r3, [r7, #8]
 8019a22:	699b      	ldr	r3, [r3, #24]
 8019a24:	2b00      	cmp	r3, #0
 8019a26:	d004      	beq.n	8019a32 <_ux_device_class_hid_deactivate+0x32>
    {
        /* Invoke the application.  */
        hid -> ux_slave_class_hid_instance_deactivate(hid);
 8019a28:	68bb      	ldr	r3, [r7, #8]
 8019a2a:	699b      	ldr	r3, [r3, #24]
 8019a2c:	68ba      	ldr	r2, [r7, #8]
 8019a2e:	0010      	movs	r0, r2
 8019a30:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(hid);

    /* Return completion status.  */
    return(UX_SUCCESS);
 8019a32:	2300      	movs	r3, #0
}
 8019a34:	0018      	movs	r0, r3
 8019a36:	46bd      	mov	sp, r7
 8019a38:	b004      	add	sp, #16
 8019a3a:	bd80      	pop	{r7, pc}

08019a3c <_ux_device_class_hid_descriptor_send>:
/*                                            resulting in version 6.1.8  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_descriptor_send(UX_SLAVE_CLASS_HID *hid, ULONG descriptor_type, 
                                            ULONG request_index, ULONG host_length)
{
 8019a3c:	b580      	push	{r7, lr}
 8019a3e:	b08e      	sub	sp, #56	@ 0x38
 8019a40:	af00      	add	r7, sp, #0
 8019a42:	60f8      	str	r0, [r7, #12]
 8019a44:	60b9      	str	r1, [r7, #8]
 8019a46:	607a      	str	r2, [r7, #4]
 8019a48:	603b      	str	r3, [r7, #0]
UX_SLAVE_TRANSFER               *transfer_request;
UX_SLAVE_ENDPOINT               *endpoint;
UCHAR *                         device_framework;
UCHAR *                         device_framework_end;
ULONG                           descriptor_length;
UINT                            status =  UX_ERROR;
 8019a4a:	23ff      	movs	r3, #255	@ 0xff
 8019a4c:	633b      	str	r3, [r7, #48]	@ 0x30
ULONG                           length;
UCHAR                           interface_number = 0xFF;
 8019a4e:	232b      	movs	r3, #43	@ 0x2b
 8019a50:	18fb      	adds	r3, r7, r3
 8019a52:	22ff      	movs	r2, #255	@ 0xff
 8019a54:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_DESCRIPTOR_SEND, hid, descriptor_type, request_index, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8019a56:	4b61      	ldr	r3, [pc, #388]	@ (8019bdc <_ux_device_class_hid_descriptor_send+0x1a0>)
 8019a58:	681b      	ldr	r3, [r3, #0]
 8019a5a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8019a5c:	4b5f      	ldr	r3, [pc, #380]	@ (8019bdc <_ux_device_class_hid_descriptor_send+0x1a0>)
 8019a5e:	681b      	ldr	r3, [r3, #0]
 8019a60:	3320      	adds	r3, #32
 8019a62:	623b      	str	r3, [r7, #32]
    
    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8019a64:	6a3b      	ldr	r3, [r7, #32]
 8019a66:	333c      	adds	r3, #60	@ 0x3c
 8019a68:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8019a6a:	69fb      	ldr	r3, [r7, #28]
 8019a6c:	3330      	adds	r3, #48	@ 0x30
 8019a6e:	61bb      	str	r3, [r7, #24]

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8019a70:	69bb      	ldr	r3, [r7, #24]
 8019a72:	2203      	movs	r2, #3
 8019a74:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 8019a76:	68bb      	ldr	r3, [r7, #8]
 8019a78:	0a1b      	lsrs	r3, r3, #8
 8019a7a:	b2db      	uxtb	r3, r3
 8019a7c:	60bb      	str	r3, [r7, #8]

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 8019a7e:	68bb      	ldr	r3, [r7, #8]
 8019a80:	2b21      	cmp	r3, #33	@ 0x21
 8019a82:	d003      	beq.n	8019a8c <_ux_device_class_hid_descriptor_send+0x50>
 8019a84:	68bb      	ldr	r3, [r7, #8]
 8019a86:	2b22      	cmp	r3, #34	@ 0x22
 8019a88:	d069      	beq.n	8019b5e <_ux_device_class_hid_descriptor_send+0x122>
 8019a8a:	e098      	b.n	8019bbe <_ux_device_class_hid_descriptor_send+0x182>
    {

    case UX_DEVICE_CLASS_HID_DESCRIPTOR_HID:
    
        /* We should have a HID descriptor as part of the config descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 8019a8c:	4b53      	ldr	r3, [pc, #332]	@ (8019bdc <_ux_device_class_hid_descriptor_send+0x1a0>)
 8019a8e:	681a      	ldr	r2, [r3, #0]
 8019a90:	2394      	movs	r3, #148	@ 0x94
 8019a92:	005b      	lsls	r3, r3, #1
 8019a94:	58d3      	ldr	r3, [r2, r3]
 8019a96:	637b      	str	r3, [r7, #52]	@ 0x34
        device_framework_end = device_framework + _ux_system_slave -> ux_system_slave_device_framework_length;
 8019a98:	4b50      	ldr	r3, [pc, #320]	@ (8019bdc <_ux_device_class_hid_descriptor_send+0x1a0>)
 8019a9a:	681a      	ldr	r2, [r3, #0]
 8019a9c:	2396      	movs	r3, #150	@ 0x96
 8019a9e:	005b      	lsls	r3, r3, #1
 8019aa0:	58d3      	ldr	r3, [r2, r3]
 8019aa2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019aa4:	18d3      	adds	r3, r2, r3
 8019aa6:	613b      	str	r3, [r7, #16]

        /* Parse the device framework and locate the HID descriptor.  
           There is only one HID descriptor.  */
        while (device_framework < device_framework_end)
 8019aa8:	e048      	b.n	8019b3c <_ux_device_class_hid_descriptor_send+0x100>
        {

            /* Get the type of the current descriptor.  */
            descriptor_type =  *(device_framework + 1);
 8019aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019aac:	3301      	adds	r3, #1
 8019aae:	781b      	ldrb	r3, [r3, #0]
 8019ab0:	60bb      	str	r3, [r7, #8]

            /* And its length.  */
            descriptor_length =  (ULONG) *device_framework;
 8019ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019ab4:	781b      	ldrb	r3, [r3, #0]
 8019ab6:	617b      	str	r3, [r7, #20]

            /* Save interface number for later check.  */
            if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 8019ab8:	68bb      	ldr	r3, [r7, #8]
 8019aba:	2b04      	cmp	r3, #4
 8019abc:	d104      	bne.n	8019ac8 <_ux_device_class_hid_descriptor_send+0x8c>
                interface_number = *(device_framework + 2);
 8019abe:	232b      	movs	r3, #43	@ 0x2b
 8019ac0:	18fb      	adds	r3, r7, r3
 8019ac2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019ac4:	7892      	ldrb	r2, [r2, #2]
 8019ac6:	701a      	strb	r2, [r3, #0]

            /* Check if this is a HID report descriptor.  */
            if ((descriptor_type == UX_DEVICE_CLASS_HID_DESCRIPTOR_HID) &&
 8019ac8:	68bb      	ldr	r3, [r7, #8]
 8019aca:	2b21      	cmp	r3, #33	@ 0x21
 8019acc:	d132      	bne.n	8019b34 <_ux_device_class_hid_descriptor_send+0xf8>
                (interface_number == (UCHAR)request_index))
 8019ace:	687b      	ldr	r3, [r7, #4]
 8019ad0:	b2db      	uxtb	r3, r3
            if ((descriptor_type == UX_DEVICE_CLASS_HID_DESCRIPTOR_HID) &&
 8019ad2:	222b      	movs	r2, #43	@ 0x2b
 8019ad4:	18ba      	adds	r2, r7, r2
 8019ad6:	7812      	ldrb	r2, [r2, #0]
 8019ad8:	429a      	cmp	r2, r3
 8019ada:	d12b      	bne.n	8019b34 <_ux_device_class_hid_descriptor_send+0xf8>
            {

                /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                   and do not return more than what is allowed.  */
                if (descriptor_length < host_length)
 8019adc:	697a      	ldr	r2, [r7, #20]
 8019ade:	683b      	ldr	r3, [r7, #0]
 8019ae0:	429a      	cmp	r2, r3
 8019ae2:	d202      	bcs.n	8019aea <_ux_device_class_hid_descriptor_send+0xae>
                    length =  descriptor_length;
 8019ae4:	697b      	ldr	r3, [r7, #20]
 8019ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019ae8:	e001      	b.n	8019aee <_ux_device_class_hid_descriptor_send+0xb2>
                else                            
                    length =  host_length;                
 8019aea:	683b      	ldr	r3, [r7, #0]
 8019aec:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Check buffer length, since descriptor length may exceed buffer...  */
                if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8019aee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019af0:	2380      	movs	r3, #128	@ 0x80
 8019af2:	005b      	lsls	r3, r3, #1
 8019af4:	429a      	cmp	r2, r3
 8019af6:	d90d      	bls.n	8019b14 <_ux_device_class_hid_descriptor_send+0xd8>
                {

                    /* Error trap. */
                    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_MEMORY_INSUFFICIENT);
 8019af8:	2212      	movs	r2, #18
 8019afa:	2107      	movs	r1, #7
 8019afc:	2002      	movs	r0, #2
 8019afe:	f7ff f859 	bl	8018bb4 <_ux_system_error_handler>

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, hid, 0, 0, UX_TRACE_ERRORS, 0, 0)

                    /* Stall the endpoint.  */
                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8019b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b04:	699b      	ldr	r3, [r3, #24]
 8019b06:	69fa      	ldr	r2, [r7, #28]
 8019b08:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019b0a:	2114      	movs	r1, #20
 8019b0c:	4798      	blx	r3
 8019b0e:	0003      	movs	r3, r0
 8019b10:	633b      	str	r3, [r7, #48]	@ 0x30
                    break;
 8019b12:	e017      	b.n	8019b44 <_ux_device_class_hid_descriptor_send+0x108>
                }

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8019b14:	69bb      	ldr	r3, [r7, #24]
 8019b16:	68db      	ldr	r3, [r3, #12]
 8019b18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019b1a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8019b1c:	0018      	movs	r0, r3
 8019b1e:	f7ff fba7 	bl	8019270 <_ux_utility_memory_copy>
                                            device_framework, length); /* Use case of memcpy is verified. */

                /* We can return the configuration descriptor.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8019b22:	683a      	ldr	r2, [r7, #0]
 8019b24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019b26:	69bb      	ldr	r3, [r7, #24]
 8019b28:	0018      	movs	r0, r3
 8019b2a:	f004 fb67 	bl	801e1fc <_ux_device_stack_transfer_request>
 8019b2e:	0003      	movs	r3, r0
 8019b30:	633b      	str	r3, [r7, #48]	@ 0x30
                break;
 8019b32:	e007      	b.n	8019b44 <_ux_device_class_hid_descriptor_send+0x108>
                
            }

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 8019b34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019b36:	697b      	ldr	r3, [r7, #20]
 8019b38:	18d3      	adds	r3, r2, r3
 8019b3a:	637b      	str	r3, [r7, #52]	@ 0x34
        while (device_framework < device_framework_end)
 8019b3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019b3e:	693b      	ldr	r3, [r7, #16]
 8019b40:	429a      	cmp	r2, r3
 8019b42:	d3b2      	bcc.n	8019aaa <_ux_device_class_hid_descriptor_send+0x6e>
        }

        /* Stall the endpoint if not found or corrupt.  */
        if (device_framework >= device_framework_end)
 8019b44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019b46:	693b      	ldr	r3, [r7, #16]
 8019b48:	429a      	cmp	r2, r3
 8019b4a:	d340      	bcc.n	8019bce <_ux_device_class_hid_descriptor_send+0x192>
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8019b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b4e:	699b      	ldr	r3, [r3, #24]
 8019b50:	69fa      	ldr	r2, [r7, #28]
 8019b52:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019b54:	2114      	movs	r1, #20
 8019b56:	4798      	blx	r3
 8019b58:	0003      	movs	r3, r0
 8019b5a:	633b      	str	r3, [r7, #48]	@ 0x30

        break;
 8019b5c:	e037      	b.n	8019bce <_ux_device_class_hid_descriptor_send+0x192>

    case UX_DEVICE_CLASS_HID_DESCRIPTOR_REPORT:
        
        /* Get the length of entire configuration descriptor.  */
        descriptor_length =  hid -> ux_device_class_hid_report_length;
 8019b5e:	68fb      	ldr	r3, [r7, #12]
 8019b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019b62:	617b      	str	r3, [r7, #20]

        /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
           and do not return more than what is allowed.  */
        if (descriptor_length < host_length)
 8019b64:	697a      	ldr	r2, [r7, #20]
 8019b66:	683b      	ldr	r3, [r7, #0]
 8019b68:	429a      	cmp	r2, r3
 8019b6a:	d202      	bcs.n	8019b72 <_ux_device_class_hid_descriptor_send+0x136>
            length =  descriptor_length;
 8019b6c:	697b      	ldr	r3, [r7, #20]
 8019b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019b70:	e001      	b.n	8019b76 <_ux_device_class_hid_descriptor_send+0x13a>
        else                            
            length =  host_length;                
 8019b72:	683b      	ldr	r3, [r7, #0]
 8019b74:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check buffer length, since total descriptors length may exceed buffer...  */
        if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8019b76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019b78:	2380      	movs	r3, #128	@ 0x80
 8019b7a:	005b      	lsls	r3, r3, #1
 8019b7c:	429a      	cmp	r2, r3
 8019b7e:	d90d      	bls.n	8019b9c <_ux_device_class_hid_descriptor_send+0x160>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_MEMORY_INSUFFICIENT);
 8019b80:	2212      	movs	r2, #18
 8019b82:	2107      	movs	r1, #7
 8019b84:	2002      	movs	r0, #2
 8019b86:	f7ff f815 	bl	8018bb4 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, hid, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* Stall the endpoint.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8019b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b8c:	699b      	ldr	r3, [r3, #24]
 8019b8e:	69fa      	ldr	r2, [r7, #28]
 8019b90:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019b92:	2114      	movs	r1, #20
 8019b94:	4798      	blx	r3
 8019b96:	0003      	movs	r3, r0
 8019b98:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 8019b9a:	e019      	b.n	8019bd0 <_ux_device_class_hid_descriptor_send+0x194>
        }

        /* Copy the device descriptor into the transfer request memory.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8019b9c:	69bb      	ldr	r3, [r7, #24]
 8019b9e:	68d8      	ldr	r0, [r3, #12]
                                    hid -> ux_device_class_hid_report_address, length); /* Use case of memcpy is verified. */
 8019ba0:	68fb      	ldr	r3, [r7, #12]
 8019ba2:	69db      	ldr	r3, [r3, #28]
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8019ba4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019ba6:	0019      	movs	r1, r3
 8019ba8:	f7ff fb62 	bl	8019270 <_ux_utility_memory_copy>

        /* We can return the report descriptor.  */
        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8019bac:	683a      	ldr	r2, [r7, #0]
 8019bae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019bb0:	69bb      	ldr	r3, [r7, #24]
 8019bb2:	0018      	movs	r0, r3
 8019bb4:	f004 fb22 	bl	801e1fc <_ux_device_stack_transfer_request>
 8019bb8:	0003      	movs	r3, r0
 8019bba:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 8019bbc:	e008      	b.n	8019bd0 <_ux_device_class_hid_descriptor_send+0x194>
        /* Not treated for now.  Fall through and Stall endpoint.  */
        
    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8019bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019bc0:	699b      	ldr	r3, [r3, #24]
 8019bc2:	69fa      	ldr	r2, [r7, #28]
 8019bc4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019bc6:	2114      	movs	r1, #20
 8019bc8:	4798      	blx	r3
        return(UX_ERROR);
 8019bca:	23ff      	movs	r3, #255	@ 0xff
 8019bcc:	e001      	b.n	8019bd2 <_ux_device_class_hid_descriptor_send+0x196>
        break;
 8019bce:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 8019bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8019bd2:	0018      	movs	r0, r3
 8019bd4:	46bd      	mov	sp, r7
 8019bd6:	b00e      	add	sp, #56	@ 0x38
 8019bd8:	bd80      	pop	{r7, pc}
 8019bda:	46c0      	nop			@ (mov r8, r8)
 8019bdc:	20011cac 	.word	0x20011cac

08019be0 <_ux_device_class_hid_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 8019be0:	b580      	push	{r7, lr}
 8019be2:	b084      	sub	sp, #16
 8019be4:	af00      	add	r7, sp, #0
 8019be6:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 8019be8:	687b      	ldr	r3, [r7, #4]
 8019bea:	681b      	ldr	r3, [r3, #0]
 8019bec:	2b07      	cmp	r3, #7
 8019bee:	d834      	bhi.n	8019c5a <_ux_device_class_hid_entry+0x7a>
 8019bf0:	009a      	lsls	r2, r3, #2
 8019bf2:	4b1c      	ldr	r3, [pc, #112]	@ (8019c64 <_ux_device_class_hid_entry+0x84>)
 8019bf4:	18d3      	adds	r3, r2, r3
 8019bf6:	681b      	ldr	r3, [r3, #0]
 8019bf8:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the HID class.  */
        status =  _ux_device_class_hid_initialize(command);
 8019bfa:	687b      	ldr	r3, [r7, #4]
 8019bfc:	0018      	movs	r0, r3
 8019bfe:	f000 f8e7 	bl	8019dd0 <_ux_device_class_hid_initialize>
 8019c02:	0003      	movs	r3, r0
 8019c04:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8019c06:	68fb      	ldr	r3, [r7, #12]
 8019c08:	e028      	b.n	8019c5c <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the HID class.  */
        status =  _ux_device_class_hid_uninitialize(command);
 8019c0a:	687b      	ldr	r3, [r7, #4]
 8019c0c:	0018      	movs	r0, r3
 8019c0e:	f000 fb27 	bl	801a260 <_ux_device_class_hid_uninitialize>
 8019c12:	0003      	movs	r3, r0
 8019c14:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8019c16:	68fb      	ldr	r3, [r7, #12]
 8019c18:	e020      	b.n	8019c5c <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_DEVICE_CLASS_HID_CLASS)
 8019c1a:	687b      	ldr	r3, [r7, #4]
 8019c1c:	695b      	ldr	r3, [r3, #20]
 8019c1e:	2b03      	cmp	r3, #3
 8019c20:	d101      	bne.n	8019c26 <_ux_device_class_hid_entry+0x46>
            return(UX_SUCCESS);
 8019c22:	2300      	movs	r3, #0
 8019c24:	e01a      	b.n	8019c5c <_ux_device_class_hid_entry+0x7c>
        else
            return(UX_NO_CLASS_MATCH);
 8019c26:	2357      	movs	r3, #87	@ 0x57
 8019c28:	e018      	b.n	8019c5c <_ux_device_class_hid_entry+0x7c>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the hid thread needs to be activated.  */
        status =  _ux_device_class_hid_activate(command);
 8019c2a:	687b      	ldr	r3, [r7, #4]
 8019c2c:	0018      	movs	r0, r3
 8019c2e:	f7ff fdde 	bl	80197ee <_ux_device_class_hid_activate>
 8019c32:	0003      	movs	r3, r0
 8019c34:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 8019c36:	68fb      	ldr	r3, [r7, #12]
 8019c38:	e010      	b.n	8019c5c <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the hid thread canceled.  */
        status =  _ux_device_class_hid_deactivate(command);
 8019c3a:	687b      	ldr	r3, [r7, #4]
 8019c3c:	0018      	movs	r0, r3
 8019c3e:	f7ff fedf 	bl	8019a00 <_ux_device_class_hid_deactivate>
 8019c42:	0003      	movs	r3, r0
 8019c44:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8019c46:	68fb      	ldr	r3, [r7, #12]
 8019c48:	e008      	b.n	8019c5c <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_hid_control_request(command);
 8019c4a:	687b      	ldr	r3, [r7, #4]
 8019c4c:	0018      	movs	r0, r3
 8019c4e:	f7ff fe19 	bl	8019884 <_ux_device_class_hid_control_request>
 8019c52:	0003      	movs	r3, r0
 8019c54:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 8019c56:	68fb      	ldr	r3, [r7, #12]
 8019c58:	e000      	b.n	8019c5c <_ux_device_class_hid_entry+0x7c>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 8019c5a:	2354      	movs	r3, #84	@ 0x54
    }   
}
 8019c5c:	0018      	movs	r0, r3
 8019c5e:	46bd      	mov	sp, r7
 8019c60:	b004      	add	sp, #16
 8019c62:	bd80      	pop	{r7, pc}
 8019c64:	0802037c 	.word	0x0802037c

08019c68 <_ux_device_class_hid_event_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_event_get(UX_SLAVE_CLASS_HID *hid, 
                                      UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 8019c68:	b580      	push	{r7, lr}
 8019c6a:	b084      	sub	sp, #16
 8019c6c:	af00      	add	r7, sp, #0
 8019c6e:	6078      	str	r0, [r7, #4]
 8019c70:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_EVENT_GET, hid, hid_event, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the device.  */                   
    device =  &_ux_system_slave -> ux_system_slave_device;
 8019c72:	4b21      	ldr	r3, [pc, #132]	@ (8019cf8 <_ux_device_class_hid_event_get+0x90>)
 8019c74:	681b      	ldr	r3, [r3, #0]
 8019c76:	3320      	adds	r3, #32
 8019c78:	60fb      	str	r3, [r7, #12]
    
    /* Check the device state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8019c7a:	68fb      	ldr	r3, [r7, #12]
 8019c7c:	681b      	ldr	r3, [r3, #0]
 8019c7e:	2b03      	cmp	r3, #3
 8019c80:	d001      	beq.n	8019c86 <_ux_device_class_hid_event_get+0x1e>
        return(UX_DEVICE_HANDLE_UNKNOWN);
 8019c82:	2350      	movs	r3, #80	@ 0x50
 8019c84:	e033      	b.n	8019cee <_ux_device_class_hid_event_get+0x86>

    /* Check if the head and the tail of the event array is the same.  */
    if (hid -> ux_device_class_hid_event_array_head == 
 8019c86:	687b      	ldr	r3, [r7, #4]
 8019c88:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
        hid -> ux_device_class_hid_event_array_tail)
 8019c8a:	687b      	ldr	r3, [r7, #4]
 8019c8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
    if (hid -> ux_device_class_hid_event_array_head == 
 8019c8e:	429a      	cmp	r2, r3
 8019c90:	d101      	bne.n	8019c96 <_ux_device_class_hid_event_get+0x2e>

        /* No event to report.  */
        return(UX_ERROR);        
 8019c92:	23ff      	movs	r3, #255	@ 0xff
 8019c94:	e02b      	b.n	8019cee <_ux_device_class_hid_event_get+0x86>

    /* There is an event to report, get the current pointer to the event.  */
    current_hid_event =  hid -> ux_device_class_hid_event_array_tail;
 8019c96:	687b      	ldr	r3, [r7, #4]
 8019c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019c9a:	60bb      	str	r3, [r7, #8]

    /* Keep the event data length inside buffer area.  */
    if (current_hid_event -> ux_device_class_hid_event_length > UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH)
 8019c9c:	68bb      	ldr	r3, [r7, #8]
 8019c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019ca0:	2b20      	cmp	r3, #32
 8019ca2:	d902      	bls.n	8019caa <_ux_device_class_hid_event_get+0x42>
        current_hid_event -> ux_device_class_hid_event_length = UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH;
 8019ca4:	68bb      	ldr	r3, [r7, #8]
 8019ca6:	2220      	movs	r2, #32
 8019ca8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* fill in the event structure from the user.  */
    hid_event -> ux_device_class_hid_event_length =  current_hid_event -> ux_device_class_hid_event_length;
 8019caa:	68bb      	ldr	r3, [r7, #8]
 8019cac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8019cae:	683b      	ldr	r3, [r7, #0]
 8019cb0:	629a      	str	r2, [r3, #40]	@ 0x28
    _ux_utility_memory_copy(hid_event -> ux_device_class_hid_event_buffer, current_hid_event -> ux_device_class_hid_event_buffer,
 8019cb2:	683b      	ldr	r3, [r7, #0]
 8019cb4:	3308      	adds	r3, #8
 8019cb6:	0018      	movs	r0, r3
 8019cb8:	68bb      	ldr	r3, [r7, #8]
 8019cba:	3308      	adds	r3, #8
 8019cbc:	0019      	movs	r1, r3
 8019cbe:	68bb      	ldr	r3, [r7, #8]
 8019cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019cc2:	001a      	movs	r2, r3
 8019cc4:	f7ff fad4 	bl	8019270 <_ux_utility_memory_copy>
                                current_hid_event -> ux_device_class_hid_event_length); /* Use case of memcpy is verified. */

    /* Adjust the tail pointer.  Check if we are at the end.  */
    if ((current_hid_event + 1) == hid -> ux_device_class_hid_event_array_end)
 8019cc8:	68bb      	ldr	r3, [r7, #8]
 8019cca:	332c      	adds	r3, #44	@ 0x2c
 8019ccc:	001a      	movs	r2, r3
 8019cce:	687b      	ldr	r3, [r7, #4]
 8019cd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019cd2:	429a      	cmp	r2, r3
 8019cd4:	d104      	bne.n	8019ce0 <_ux_device_class_hid_event_get+0x78>

        /* We are at the end, go back to the beginning.  */
        hid -> ux_device_class_hid_event_array_tail =  hid -> ux_device_class_hid_event_array;
 8019cd6:	687b      	ldr	r3, [r7, #4]
 8019cd8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8019cda:	687b      	ldr	r3, [r7, #4]
 8019cdc:	661a      	str	r2, [r3, #96]	@ 0x60
 8019cde:	e005      	b.n	8019cec <_ux_device_class_hid_event_get+0x84>
        
    else        
        /* We are not at the end, increment the tail position.  */
        hid -> ux_device_class_hid_event_array_tail++;
 8019ce0:	687b      	ldr	r3, [r7, #4]
 8019ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019ce4:	332c      	adds	r3, #44	@ 0x2c
 8019ce6:	001a      	movs	r2, r3
 8019ce8:	687b      	ldr	r3, [r7, #4]
 8019cea:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return event status to the user.  */
    return(UX_SUCCESS);
 8019cec:	2300      	movs	r3, #0
}
 8019cee:	0018      	movs	r0, r3
 8019cf0:	46bd      	mov	sp, r7
 8019cf2:	b004      	add	sp, #16
 8019cf4:	bd80      	pop	{r7, pc}
 8019cf6:	46c0      	nop			@ (mov r8, r8)
 8019cf8:	20011cac 	.word	0x20011cac

08019cfc <_ux_device_class_hid_event_set>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_event_set(UX_SLAVE_CLASS_HID *hid, 
                                      UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 8019cfc:	b580      	push	{r7, lr}
 8019cfe:	b084      	sub	sp, #16
 8019d00:	af00      	add	r7, sp, #0
 8019d02:	6078      	str	r0, [r7, #4]
 8019d04:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_EVENT_SET, hid, hid_event, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Current position of the head.  */
    current_hid_event =  hid -> ux_device_class_hid_event_array_head;
 8019d06:	687b      	ldr	r3, [r7, #4]
 8019d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019d0a:	60bb      	str	r3, [r7, #8]
    
    /* If the pointer is NULL, the round robin buffer has not been activated.  */
    if (current_hid_event == UX_NULL)
 8019d0c:	68bb      	ldr	r3, [r7, #8]
 8019d0e:	2b00      	cmp	r3, #0
 8019d10:	d101      	bne.n	8019d16 <_ux_device_class_hid_event_set+0x1a>
        return (UX_ERROR);
 8019d12:	23ff      	movs	r3, #255	@ 0xff
 8019d14:	e057      	b.n	8019dc6 <_ux_device_class_hid_event_set+0xca>
    
    /* Calculate the next position.  */
    if ((current_hid_event + 1) == hid -> ux_device_class_hid_event_array_end)
 8019d16:	68bb      	ldr	r3, [r7, #8]
 8019d18:	332c      	adds	r3, #44	@ 0x2c
 8019d1a:	001a      	movs	r2, r3
 8019d1c:	687b      	ldr	r3, [r7, #4]
 8019d1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019d20:	429a      	cmp	r2, r3
 8019d22:	d103      	bne.n	8019d2c <_ux_device_class_hid_event_set+0x30>

        /* We are at the end, go back to the beginning.  */
        next_hid_event =  hid -> ux_device_class_hid_event_array;
 8019d24:	687b      	ldr	r3, [r7, #4]
 8019d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019d28:	60fb      	str	r3, [r7, #12]
 8019d2a:	e002      	b.n	8019d32 <_ux_device_class_hid_event_set+0x36>
        
    else        

        /* We are not at the end, increment the head position.  */
        next_hid_event = current_hid_event + 1;
 8019d2c:	68bb      	ldr	r3, [r7, #8]
 8019d2e:	332c      	adds	r3, #44	@ 0x2c
 8019d30:	60fb      	str	r3, [r7, #12]
    

    /* Any place left for this event ? */
    if (next_hid_event == hid -> ux_device_class_hid_event_array_tail)
 8019d32:	687b      	ldr	r3, [r7, #4]
 8019d34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019d36:	68fa      	ldr	r2, [r7, #12]
 8019d38:	429a      	cmp	r2, r3
 8019d3a:	d101      	bne.n	8019d40 <_ux_device_class_hid_event_set+0x44>
        return (UX_ERROR);
 8019d3c:	23ff      	movs	r3, #255	@ 0xff
 8019d3e:	e042      	b.n	8019dc6 <_ux_device_class_hid_event_set+0xca>

    /* There is an event to report, get the current pointer to the event.  */
    current_hid_event =  hid -> ux_device_class_hid_event_array_head;
 8019d40:	687b      	ldr	r3, [r7, #4]
 8019d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019d44:	60bb      	str	r3, [r7, #8]

    /* Update the head.  */
    hid -> ux_device_class_hid_event_array_head = next_hid_event;
 8019d46:	687b      	ldr	r3, [r7, #4]
 8019d48:	68fa      	ldr	r2, [r7, #12]
 8019d4a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Check if this event has a report ID.  */
    if (hid -> ux_device_class_hid_report_id == UX_TRUE)
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	6a1b      	ldr	r3, [r3, #32]
 8019d50:	2b01      	cmp	r3, #1
 8019d52:	d121      	bne.n	8019d98 <_ux_device_class_hid_event_set+0x9c>
    {

        /* Yes, there's a report ID. Check to see if our event buffer can also
           fit the extra byte.  */
        if (hid_event -> ux_device_class_hid_event_length + 1 > UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH)
 8019d54:	683b      	ldr	r3, [r7, #0]
 8019d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019d58:	3301      	adds	r3, #1
 8019d5a:	2b20      	cmp	r3, #32
 8019d5c:	d906      	bls.n	8019d6c <_ux_device_class_hid_event_set+0x70>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_MEMORY_INSUFFICIENT);
 8019d5e:	2212      	movs	r2, #18
 8019d60:	2107      	movs	r1, #7
 8019d62:	2002      	movs	r0, #2
 8019d64:	f7fe ff26 	bl	8018bb4 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* Return overflow error.  */
            return(UX_MEMORY_INSUFFICIENT);
 8019d68:	2312      	movs	r3, #18
 8019d6a:	e02c      	b.n	8019dc6 <_ux_device_class_hid_event_set+0xca>
        }

        /* Store the report ID.  */
        *current_hid_event -> ux_device_class_hid_event_buffer =  (UCHAR)(hid_event -> ux_device_class_hid_event_report_id);  
 8019d6c:	683b      	ldr	r3, [r7, #0]
 8019d6e:	681b      	ldr	r3, [r3, #0]
 8019d70:	b2da      	uxtb	r2, r3
 8019d72:	68bb      	ldr	r3, [r7, #8]
 8019d74:	721a      	strb	r2, [r3, #8]
                
        /* Store the data itself.  */
        _ux_utility_memory_copy(current_hid_event -> ux_device_class_hid_event_buffer + 1, hid_event -> ux_device_class_hid_event_buffer,
 8019d76:	68bb      	ldr	r3, [r7, #8]
 8019d78:	3308      	adds	r3, #8
 8019d7a:	1c58      	adds	r0, r3, #1
 8019d7c:	683b      	ldr	r3, [r7, #0]
 8019d7e:	3308      	adds	r3, #8
 8019d80:	0019      	movs	r1, r3
 8019d82:	683b      	ldr	r3, [r7, #0]
 8019d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019d86:	001a      	movs	r2, r3
 8019d88:	f7ff fa72 	bl	8019270 <_ux_utility_memory_copy>
                                hid_event -> ux_device_class_hid_event_length); /* Use case of memcpy is verified. */
    
        /* fill in the event structure from the user.  */
        current_hid_event -> ux_device_class_hid_event_length =  hid_event -> ux_device_class_hid_event_length + 1;    
 8019d8c:	683b      	ldr	r3, [r7, #0]
 8019d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019d90:	1c5a      	adds	r2, r3, #1
 8019d92:	68bb      	ldr	r3, [r7, #8]
 8019d94:	629a      	str	r2, [r3, #40]	@ 0x28
 8019d96:	e00e      	b.n	8019db6 <_ux_device_class_hid_event_set+0xba>
    }
    else
    {
    
        /* No report ID to consider.  */
        _ux_utility_memory_copy(current_hid_event -> ux_device_class_hid_event_buffer, hid_event -> ux_device_class_hid_event_buffer,
 8019d98:	68bb      	ldr	r3, [r7, #8]
 8019d9a:	3308      	adds	r3, #8
 8019d9c:	0018      	movs	r0, r3
 8019d9e:	683b      	ldr	r3, [r7, #0]
 8019da0:	3308      	adds	r3, #8
 8019da2:	0019      	movs	r1, r3
 8019da4:	683b      	ldr	r3, [r7, #0]
 8019da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019da8:	001a      	movs	r2, r3
 8019daa:	f7ff fa61 	bl	8019270 <_ux_utility_memory_copy>
                                hid_event -> ux_device_class_hid_event_length); /* Use case of memcpy is verified. */

        /* fill in the event structure from the user.  */
        current_hid_event -> ux_device_class_hid_event_length = hid_event -> ux_device_class_hid_event_length;    
 8019dae:	683b      	ldr	r3, [r7, #0]
 8019db0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8019db2:	68bb      	ldr	r3, [r7, #8]
 8019db4:	629a      	str	r2, [r3, #40]	@ 0x28
        hid -> ux_device_class_hid_event_state != UX_STATE_EXIT)
        hid -> ux_device_class_hid_event_state = UX_STATE_RESET;
#else

    /* Set an event to wake up the interrupt thread.  */
    _ux_device_event_flags_set(&hid -> ux_device_class_hid_event_flags_group, UX_DEVICE_CLASS_HID_NEW_EVENT, UX_OR);                
 8019db6:	687b      	ldr	r3, [r7, #4]
 8019db8:	3328      	adds	r3, #40	@ 0x28
 8019dba:	2200      	movs	r2, #0
 8019dbc:	2101      	movs	r1, #1
 8019dbe:	0018      	movs	r0, r3
 8019dc0:	f7ff f865 	bl	8018e8e <_ux_utility_event_flags_set>
#endif

    /* Return event status to the user.  */
    return(UX_SUCCESS);
 8019dc4:	2300      	movs	r3, #0
}
 8019dc6:	0018      	movs	r0, r3
 8019dc8:	46bd      	mov	sp, r7
 8019dca:	b004      	add	sp, #16
 8019dcc:	bd80      	pop	{r7, pc}
	...

08019dd0 <_ux_device_class_hid_initialize>:
/*                                            added interrupt OUT support,*/
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8019dd0:	b5b0      	push	{r4, r5, r7, lr}
 8019dd2:	b08c      	sub	sp, #48	@ 0x30
 8019dd4:	af06      	add	r7, sp, #24
 8019dd6:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_HID                      *hid;
UX_SLAVE_CLASS_HID_PARAMETER            *hid_parameter;
UX_SLAVE_CLASS                          *class;
UINT                                    status = UX_SUCCESS;
 8019dd8:	2300      	movs	r3, #0
 8019dda:	617b      	str	r3, [r7, #20]


    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8019ddc:	687b      	ldr	r3, [r7, #4]
 8019dde:	6a1b      	ldr	r3, [r3, #32]
 8019de0:	613b      	str	r3, [r7, #16]

    /* Create an instance of the device hid class.  */
    hid =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_HID));
 8019de2:	2268      	movs	r2, #104	@ 0x68
 8019de4:	2100      	movs	r1, #0
 8019de6:	2000      	movs	r0, #0
 8019de8:	f7ff f8fc 	bl	8018fe4 <_ux_utility_memory_allocate>
 8019dec:	0003      	movs	r3, r0
 8019dee:	60fb      	str	r3, [r7, #12]

    /* Check for successful allocation.  */
    if (hid == UX_NULL)
 8019df0:	68fb      	ldr	r3, [r7, #12]
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	d101      	bne.n	8019dfa <_ux_device_class_hid_initialize+0x2a>
        return(UX_MEMORY_INSUFFICIENT);
 8019df6:	2312      	movs	r3, #18
 8019df8:	e0ac      	b.n	8019f54 <_ux_device_class_hid_initialize+0x184>

    /* Save the address of the HID instance inside the HID container.  */
    class -> ux_slave_class_instance = (VOID *) hid;
 8019dfa:	693b      	ldr	r3, [r7, #16]
 8019dfc:	68fa      	ldr	r2, [r7, #12]
 8019dfe:	649a      	str	r2, [r3, #72]	@ 0x48

#if !defined(UX_DEVICE_STANDALONE)

    /* Allocate some memory for the thread stack. */
    class -> ux_slave_class_thread_stack =  
            _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, UX_DEVICE_CLASS_HID_THREAD_STACK_SIZE);
 8019e00:	2380      	movs	r3, #128	@ 0x80
 8019e02:	00db      	lsls	r3, r3, #3
 8019e04:	001a      	movs	r2, r3
 8019e06:	2100      	movs	r1, #0
 8019e08:	2000      	movs	r0, #0
 8019e0a:	f7ff f8eb 	bl	8018fe4 <_ux_utility_memory_allocate>
 8019e0e:	0001      	movs	r1, r0
    class -> ux_slave_class_thread_stack =  
 8019e10:	693a      	ldr	r2, [r7, #16]
 8019e12:	2380      	movs	r3, #128	@ 0x80
 8019e14:	005b      	lsls	r3, r3, #1
 8019e16:	50d1      	str	r1, [r2, r3]
    
    /* Check for successful allocation.  */
    if (class -> ux_slave_class_thread_stack == UX_NULL)
 8019e18:	693a      	ldr	r2, [r7, #16]
 8019e1a:	2380      	movs	r3, #128	@ 0x80
 8019e1c:	005b      	lsls	r3, r3, #1
 8019e1e:	58d3      	ldr	r3, [r2, r3]
 8019e20:	2b00      	cmp	r3, #0
 8019e22:	d101      	bne.n	8019e28 <_ux_device_class_hid_initialize+0x58>
        status = UX_MEMORY_INSUFFICIENT;
 8019e24:	2312      	movs	r3, #18
 8019e26:	617b      	str	r3, [r7, #20]

    /* This instance needs to be running in a different thread. So start
       a new thread. We pass a pointer to the class to the new thread.  This thread
       does not start until we have a instance of the class. */
    if (status == UX_SUCCESS)
 8019e28:	697b      	ldr	r3, [r7, #20]
 8019e2a:	2b00      	cmp	r3, #0
 8019e2c:	d11b      	bne.n	8019e66 <_ux_device_class_hid_initialize+0x96>
        status =  _ux_device_thread_create(&class -> ux_slave_class_thread, "ux_slave_hid_thread", 
 8019e2e:	693b      	ldr	r3, [r7, #16]
 8019e30:	3350      	adds	r3, #80	@ 0x50
 8019e32:	0018      	movs	r0, r3
 8019e34:	693d      	ldr	r5, [r7, #16]
 8019e36:	693a      	ldr	r2, [r7, #16]
 8019e38:	2380      	movs	r3, #128	@ 0x80
 8019e3a:	005b      	lsls	r3, r3, #1
 8019e3c:	58d3      	ldr	r3, [r2, r3]
 8019e3e:	4c47      	ldr	r4, [pc, #284]	@ (8019f5c <_ux_device_class_hid_initialize+0x18c>)
 8019e40:	4947      	ldr	r1, [pc, #284]	@ (8019f60 <_ux_device_class_hid_initialize+0x190>)
 8019e42:	2200      	movs	r2, #0
 8019e44:	9205      	str	r2, [sp, #20]
 8019e46:	2200      	movs	r2, #0
 8019e48:	9204      	str	r2, [sp, #16]
 8019e4a:	2214      	movs	r2, #20
 8019e4c:	9203      	str	r2, [sp, #12]
 8019e4e:	2214      	movs	r2, #20
 8019e50:	9202      	str	r2, [sp, #8]
 8019e52:	2280      	movs	r2, #128	@ 0x80
 8019e54:	00d2      	lsls	r2, r2, #3
 8019e56:	9201      	str	r2, [sp, #4]
 8019e58:	9300      	str	r3, [sp, #0]
 8019e5a:	002b      	movs	r3, r5
 8019e5c:	0022      	movs	r2, r4
 8019e5e:	f7ff fc62 	bl	8019726 <_ux_utility_thread_create>
 8019e62:	0003      	movs	r3, r0
 8019e64:	617b      	str	r3, [r7, #20]
    /* Set task function.  */
    class -> ux_slave_class_task_function = _ux_device_class_hid_tasks_run;
#endif

    /* Check the creation of this thread.  */
    if (status == UX_SUCCESS)
 8019e66:	697b      	ldr	r3, [r7, #20]
 8019e68:	2b00      	cmp	r3, #0
 8019e6a:	d15c      	bne.n	8019f26 <_ux_device_class_hid_initialize+0x156>
#if !defined(UX_DEVICE_STANDALONE)
        UX_THREAD_EXTENSION_PTR_SET(&(class -> ux_slave_class_thread), class)
#endif

        /* Get the pointer to the application parameters for the hid class.  */
        hid_parameter =  command -> ux_slave_class_command_parameter;
 8019e6c:	687b      	ldr	r3, [r7, #4]
 8019e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019e70:	60bb      	str	r3, [r7, #8]

        /* Store all the application parameter information about the report.  */
        hid -> ux_device_class_hid_report_address             = hid_parameter -> ux_device_class_hid_parameter_report_address;
 8019e72:	68bb      	ldr	r3, [r7, #8]
 8019e74:	689a      	ldr	r2, [r3, #8]
 8019e76:	68fb      	ldr	r3, [r7, #12]
 8019e78:	61da      	str	r2, [r3, #28]
        hid -> ux_device_class_hid_report_length              = hid_parameter -> ux_device_class_hid_parameter_report_length;
 8019e7a:	68bb      	ldr	r3, [r7, #8]
 8019e7c:	691a      	ldr	r2, [r3, #16]
 8019e7e:	68fb      	ldr	r3, [r7, #12]
 8019e80:	625a      	str	r2, [r3, #36]	@ 0x24
        hid -> ux_device_class_hid_report_id                  = hid_parameter -> ux_device_class_hid_parameter_report_id;
 8019e82:	68bb      	ldr	r3, [r7, #8]
 8019e84:	68da      	ldr	r2, [r3, #12]
 8019e86:	68fb      	ldr	r3, [r7, #12]
 8019e88:	621a      	str	r2, [r3, #32]

        /* Store the callback function.  */
        hid -> ux_device_class_hid_callback                   = hid_parameter -> ux_device_class_hid_parameter_callback;
 8019e8a:	68bb      	ldr	r3, [r7, #8]
 8019e8c:	695a      	ldr	r2, [r3, #20]
 8019e8e:	68fb      	ldr	r3, [r7, #12]
 8019e90:	60da      	str	r2, [r3, #12]
        hid -> ux_device_class_hid_get_callback               = hid_parameter -> ux_device_class_hid_parameter_get_callback;
 8019e92:	68bb      	ldr	r3, [r7, #8]
 8019e94:	699a      	ldr	r2, [r3, #24]
 8019e96:	68fb      	ldr	r3, [r7, #12]
 8019e98:	611a      	str	r2, [r3, #16]

        /* Create the event array.  */
        hid -> ux_device_class_hid_event_array =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_HID_EVENT), UX_DEVICE_CLASS_HID_MAX_EVENTS_QUEUE);
 8019e9a:	2310      	movs	r3, #16
 8019e9c:	222c      	movs	r2, #44	@ 0x2c
 8019e9e:	2100      	movs	r1, #0
 8019ea0:	2000      	movs	r0, #0
 8019ea2:	f7ff f9a7 	bl	80191f4 <_ux_utility_memory_allocate_mulc_safe>
 8019ea6:	0002      	movs	r2, r0
 8019ea8:	68fb      	ldr	r3, [r7, #12]
 8019eaa:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Check for successful allocation.  */
        if (hid -> ux_device_class_hid_event_array != UX_NULL)
 8019eac:	68fb      	ldr	r3, [r7, #12]
 8019eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019eb0:	2b00      	cmp	r3, #0
 8019eb2:	d030      	beq.n	8019f16 <_ux_device_class_hid_initialize+0x146>
        {

            /* Initialize the head and tail of the notification round robin buffers. 
               At first, the head and tail are pointing to the beginning of the array.  */
            hid -> ux_device_class_hid_event_array_head =  hid -> ux_device_class_hid_event_array;
 8019eb4:	68fb      	ldr	r3, [r7, #12]
 8019eb6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8019eb8:	68fb      	ldr	r3, [r7, #12]
 8019eba:	65da      	str	r2, [r3, #92]	@ 0x5c
            hid -> ux_device_class_hid_event_array_tail =  hid -> ux_device_class_hid_event_array;
 8019ebc:	68fb      	ldr	r3, [r7, #12]
 8019ebe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8019ec0:	68fb      	ldr	r3, [r7, #12]
 8019ec2:	661a      	str	r2, [r3, #96]	@ 0x60
            hid -> ux_device_class_hid_event_array_end  =  hid -> ux_device_class_hid_event_array + UX_DEVICE_CLASS_HID_MAX_EVENTS_QUEUE;
 8019ec4:	68fb      	ldr	r3, [r7, #12]
 8019ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019ec8:	22b0      	movs	r2, #176	@ 0xb0
 8019eca:	0092      	lsls	r2, r2, #2
 8019ecc:	189a      	adds	r2, r3, r2
 8019ece:	68fb      	ldr	r3, [r7, #12]
 8019ed0:	665a      	str	r2, [r3, #100]	@ 0x64

            /* Store the start and stop signals if needed by the application.  */
            hid -> ux_slave_class_hid_instance_activate = hid_parameter -> ux_slave_class_hid_instance_activate;
 8019ed2:	68bb      	ldr	r3, [r7, #8]
 8019ed4:	681a      	ldr	r2, [r3, #0]
 8019ed6:	68fb      	ldr	r3, [r7, #12]
 8019ed8:	615a      	str	r2, [r3, #20]
            hid -> ux_slave_class_hid_instance_deactivate = hid_parameter -> ux_slave_class_hid_instance_deactivate;
 8019eda:	68bb      	ldr	r3, [r7, #8]
 8019edc:	685a      	ldr	r2, [r3, #4]
 8019ede:	68fb      	ldr	r3, [r7, #12]
 8019ee0:	619a      	str	r2, [r3, #24]

            /* By default no event wait timeout.  */
            hid -> ux_device_class_hid_event_wait_timeout = UX_WAIT_FOREVER;
 8019ee2:	68fb      	ldr	r3, [r7, #12]
 8019ee4:	2201      	movs	r2, #1
 8019ee6:	4252      	negs	r2, r2
 8019ee8:	651a      	str	r2, [r3, #80]	@ 0x50

            return(UX_SUCCESS);
#else

            /* Create a event flag group for the hid class to synchronize with the event interrupt thread.  */
            status =  _ux_utility_event_flags_create(&hid -> ux_device_class_hid_event_flags_group, "ux_device_class_hid_event_flag");
 8019eea:	68fb      	ldr	r3, [r7, #12]
 8019eec:	3328      	adds	r3, #40	@ 0x28
 8019eee:	4a1d      	ldr	r2, [pc, #116]	@ (8019f64 <_ux_device_class_hid_initialize+0x194>)
 8019ef0:	0011      	movs	r1, r2
 8019ef2:	0018      	movs	r0, r3
 8019ef4:	f7fe ff87 	bl	8018e06 <_ux_utility_event_flags_create>
 8019ef8:	0003      	movs	r3, r0
 8019efa:	617b      	str	r3, [r7, #20]

            /* Check status.  */
            if (status == UX_SUCCESS)
 8019efc:	697b      	ldr	r3, [r7, #20]
 8019efe:	2b00      	cmp	r3, #0
 8019f00:	d101      	bne.n	8019f06 <_ux_device_class_hid_initialize+0x136>

                /* There is error, delete event flags.  */
                _ux_utility_event_flags_delete(&hid -> ux_device_class_hid_event_flags_group);
#endif
#else
                return(status);
 8019f02:	697b      	ldr	r3, [r7, #20]
 8019f04:	e026      	b.n	8019f54 <_ux_device_class_hid_initialize+0x184>

            }
            else

                /* It's event error. */
                status =  UX_EVENT_ERROR;
 8019f06:	2318      	movs	r3, #24
 8019f08:	617b      	str	r3, [r7, #20]

            /* Free allocated event array memory.  */
            _ux_utility_memory_free(hid -> ux_device_class_hid_event_array);
 8019f0a:	68fb      	ldr	r3, [r7, #12]
 8019f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019f0e:	0018      	movs	r0, r3
 8019f10:	f7ff f9ca 	bl	80192a8 <_ux_utility_memory_free>
 8019f14:	e001      	b.n	8019f1a <_ux_device_class_hid_initialize+0x14a>
#endif
        }
        else
            status =  UX_MEMORY_INSUFFICIENT;
 8019f16:	2312      	movs	r3, #18
 8019f18:	617b      	str	r3, [r7, #20]

#if !defined(UX_DEVICE_STANDALONE)

        /* Delete thread.  */
        _ux_device_thread_delete(&class -> ux_slave_class_thread);
 8019f1a:	693b      	ldr	r3, [r7, #16]
 8019f1c:	3350      	adds	r3, #80	@ 0x50
 8019f1e:	0018      	movs	r0, r3
 8019f20:	f7ff fc2d 	bl	801977e <_ux_utility_thread_delete>
 8019f24:	e001      	b.n	8019f2a <_ux_device_class_hid_initialize+0x15a>
#endif
    }
    else
        status = (UX_THREAD_ERROR);
 8019f26:	2316      	movs	r3, #22
 8019f28:	617b      	str	r3, [r7, #20]

#if !defined(UX_DEVICE_STANDALONE)

    /* Free stack. */
    if (class -> ux_slave_class_thread_stack)
 8019f2a:	693a      	ldr	r2, [r7, #16]
 8019f2c:	2380      	movs	r3, #128	@ 0x80
 8019f2e:	005b      	lsls	r3, r3, #1
 8019f30:	58d3      	ldr	r3, [r2, r3]
 8019f32:	2b00      	cmp	r3, #0
 8019f34:	d006      	beq.n	8019f44 <_ux_device_class_hid_initialize+0x174>
        _ux_utility_memory_free(class -> ux_slave_class_thread_stack);
 8019f36:	693a      	ldr	r2, [r7, #16]
 8019f38:	2380      	movs	r3, #128	@ 0x80
 8019f3a:	005b      	lsls	r3, r3, #1
 8019f3c:	58d3      	ldr	r3, [r2, r3]
 8019f3e:	0018      	movs	r0, r3
 8019f40:	f7ff f9b2 	bl	80192a8 <_ux_utility_memory_free>
#endif

    /* Unmount instance. */
    class -> ux_slave_class_instance =  UX_NULL;
 8019f44:	693b      	ldr	r3, [r7, #16]
 8019f46:	2200      	movs	r2, #0
 8019f48:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Free HID instance. */
    _ux_utility_memory_free(hid);
 8019f4a:	68fb      	ldr	r3, [r7, #12]
 8019f4c:	0018      	movs	r0, r3
 8019f4e:	f7ff f9ab 	bl	80192a8 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 8019f52:	697b      	ldr	r3, [r7, #20]
}
 8019f54:	0018      	movs	r0, r3
 8019f56:	46bd      	mov	sp, r7
 8019f58:	b006      	add	sp, #24
 8019f5a:	bdb0      	pop	{r4, r5, r7, pc}
 8019f5c:	08019f69 	.word	0x08019f69
 8019f60:	08020120 	.word	0x08020120
 8019f64:	08020134 	.word	0x08020134

08019f68 <_ux_device_class_hid_interrupt_thread>:
/*                                            off for standalone compile, */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_device_class_hid_interrupt_thread(ULONG hid_class)
{
 8019f68:	b590      	push	{r4, r7, lr}
 8019f6a:	b097      	sub	sp, #92	@ 0x5c
 8019f6c:	af02      	add	r7, sp, #8
 8019f6e:	6078      	str	r0, [r7, #4]
UCHAR                       *buffer;
ULONG                       actual_flags;


    /* Cast properly the hid instance.  */
    UX_THREAD_EXTENSION_PTR_GET(class, UX_SLAVE_CLASS, hid_class)
 8019f70:	687b      	ldr	r3, [r7, #4]
 8019f72:	64fb      	str	r3, [r7, #76]	@ 0x4c
    
    /* Get the hid instance from this class container.  */
    hid =  (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 8019f74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019f76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019f78:	64bb      	str	r3, [r7, #72]	@ 0x48
    
    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8019f7a:	4b43      	ldr	r3, [pc, #268]	@ (801a088 <_ux_device_class_hid_interrupt_thread+0x120>)
 8019f7c:	681b      	ldr	r3, [r3, #0]
 8019f7e:	3320      	adds	r3, #32
 8019f80:	647b      	str	r3, [r7, #68]	@ 0x44
    /* This thread runs forever but can be suspended or resumed.  */
    while(1)
    {

        /* All HID events are on the interrupt endpoint IN, from the host.  */
        transfer_request_in =  &hid -> ux_device_class_hid_interrupt_endpoint -> ux_slave_endpoint_transfer_request;
 8019f82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019f84:	685b      	ldr	r3, [r3, #4]
 8019f86:	3330      	adds	r3, #48	@ 0x30
 8019f88:	643b      	str	r3, [r7, #64]	@ 0x40

        /* As long as the device is in the CONFIGURED state.  */
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8019f8a:	e070      	b.n	801a06e <_ux_device_class_hid_interrupt_thread+0x106>
        { 

            /* Wait until we have a event sent by the application
               or a change in the idle state to send last or empty report.  */
            status =  _ux_utility_event_flags_get(&hid -> ux_device_class_hid_event_flags_group,
 8019f8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019f8e:	3328      	adds	r3, #40	@ 0x28
 8019f90:	0018      	movs	r0, r3
 8019f92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019f94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019f96:	2208      	movs	r2, #8
 8019f98:	18ba      	adds	r2, r7, r2
 8019f9a:	9300      	str	r3, [sp, #0]
 8019f9c:	0013      	movs	r3, r2
 8019f9e:	2201      	movs	r2, #1
 8019fa0:	2103      	movs	r1, #3
 8019fa2:	f7fe ff59 	bl	8018e58 <_ux_utility_event_flags_get>
 8019fa6:	0003      	movs	r3, r0
 8019fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                                    UX_DEVICE_CLASS_HID_EVENTS_MASK, UX_OR_CLEAR, &actual_flags,
                                                    hid -> ux_device_class_hid_event_wait_timeout);

            /* If there is no event, check if we have timeout defined.  */
            if (status == UX_NO_EVENTS)
 8019faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019fac:	2b07      	cmp	r3, #7
 8019fae:	d126      	bne.n	8019ffe <_ux_device_class_hid_interrupt_thread+0x96>
            {

                /* There is no event exists on timeout, insert last.  */

                /* Check if no request been ready.  */
                if (transfer_request_in -> ux_slave_transfer_request_requested_length == 0)
 8019fb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019fb2:	695b      	ldr	r3, [r3, #20]
 8019fb4:	2b00      	cmp	r3, #0
 8019fb6:	d10b      	bne.n	8019fd0 <_ux_device_class_hid_interrupt_thread+0x68>
                {

                    /* Assume the request use whole interrupt transfer payload.  */
                    transfer_request_in -> ux_slave_transfer_request_requested_length =
                            transfer_request_in -> ux_slave_transfer_request_transfer_length;
 8019fb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019fba:	6a1a      	ldr	r2, [r3, #32]
                    transfer_request_in -> ux_slave_transfer_request_requested_length =
 8019fbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019fbe:	615a      	str	r2, [r3, #20]

                    /* Set the data to zeros.  */
                    _ux_utility_memory_set(
                        transfer_request_in -> ux_slave_transfer_request_data_pointer, 0,
 8019fc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019fc2:	68d8      	ldr	r0, [r3, #12]
                    _ux_utility_memory_set(
 8019fc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019fc6:	695b      	ldr	r3, [r3, #20]
 8019fc8:	001a      	movs	r2, r3
 8019fca:	2100      	movs	r1, #0
 8019fcc:	f7ff fa48 	bl	8019460 <_ux_utility_memory_set>
                        transfer_request_in -> ux_slave_transfer_request_requested_length); /* Use case of memset is verified. */
                }

                /* Send the request to the device controller.  */
                status =  _ux_device_stack_transfer_request(transfer_request_in, 
 8019fd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019fd2:	6959      	ldr	r1, [r3, #20]
 8019fd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019fd6:	695a      	ldr	r2, [r3, #20]
 8019fd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019fda:	0018      	movs	r0, r3
 8019fdc:	f004 f90e 	bl	801e1fc <_ux_device_stack_transfer_request>
 8019fe0:	0003      	movs	r3, r0
 8019fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                transfer_request_in -> ux_slave_transfer_request_requested_length,
                                transfer_request_in -> ux_slave_transfer_request_requested_length);

                /* Check error code. We don't want to invoke the error callback
                   if the device was disconnected, since that's expected.  */
                if (status != UX_SUCCESS && status != UX_TRANSFER_BUS_RESET)
 8019fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019fe6:	2b00      	cmp	r3, #0
 8019fe8:	d040      	beq.n	801a06c <_ux_device_class_hid_interrupt_thread+0x104>
 8019fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019fec:	2b26      	cmp	r3, #38	@ 0x26
 8019fee:	d03d      	beq.n	801a06c <_ux_device_class_hid_interrupt_thread+0x104>

                    /* Error trap. */
                    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 8019ff0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019ff2:	001a      	movs	r2, r3
 8019ff4:	2107      	movs	r1, #7
 8019ff6:	2002      	movs	r0, #2
 8019ff8:	f7fe fddc 	bl	8018bb4 <_ux_system_error_handler>

                /* Next: check events.  */
                continue;
 8019ffc:	e036      	b.n	801a06c <_ux_device_class_hid_interrupt_thread+0x104>
            }

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 8019ffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a000:	2b00      	cmp	r3, #0
 801a002:	d029      	beq.n	801a058 <_ux_device_class_hid_interrupt_thread+0xf0>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 801a004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a006:	001a      	movs	r2, r3
 801a008:	2107      	movs	r1, #7
 801a00a:	2002      	movs	r0, #2
 801a00c:	f7fe fdd2 	bl	8018bb4 <_ux_system_error_handler>

                /* Do not proceed.  */
                return;
 801a010:	e037      	b.n	801a082 <_ux_device_class_hid_interrupt_thread+0x11a>
            /* Check if we have an event to report.  */
            while (_ux_device_class_hid_event_get(hid, &hid_event) == UX_SUCCESS)
            {

                /* Prepare the event data payload from the hid event structure.  Get a pointer to the buffer area.  */
                buffer =  transfer_request_in -> ux_slave_transfer_request_data_pointer;
 801a012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a014:	68db      	ldr	r3, [r3, #12]
 801a016:	63bb      	str	r3, [r7, #56]	@ 0x38
            
                /* Copy the event buffer into the target buffer.  */
                _ux_utility_memory_copy(buffer, hid_event.ux_device_class_hid_event_buffer, hid_event.ux_device_class_hid_event_length); /* Use case of memcpy is verified. */
 801a018:	240c      	movs	r4, #12
 801a01a:	193b      	adds	r3, r7, r4
 801a01c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801a01e:	193b      	adds	r3, r7, r4
 801a020:	3308      	adds	r3, #8
 801a022:	0019      	movs	r1, r3
 801a024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a026:	0018      	movs	r0, r3
 801a028:	f7ff f922 	bl	8019270 <_ux_utility_memory_copy>
            
                /* Send the request to the device controller.  */
                status =  _ux_device_stack_transfer_request(transfer_request_in, hid_event.ux_device_class_hid_event_length, 
 801a02c:	193b      	adds	r3, r7, r4
 801a02e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 801a030:	193b      	adds	r3, r7, r4
 801a032:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801a034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a036:	0018      	movs	r0, r3
 801a038:	f004 f8e0 	bl	801e1fc <_ux_device_stack_transfer_request>
 801a03c:	0003      	movs	r3, r0
 801a03e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                                                hid_event.ux_device_class_hid_event_length);
                
                /* Check error code. We don't want to invoke the error callback
                   if the device was disconnected, since that's expected.  */
                if (status != UX_SUCCESS && status != UX_TRANSFER_BUS_RESET)
 801a040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a042:	2b00      	cmp	r3, #0
 801a044:	d008      	beq.n	801a058 <_ux_device_class_hid_interrupt_thread+0xf0>
 801a046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a048:	2b26      	cmp	r3, #38	@ 0x26
 801a04a:	d005      	beq.n	801a058 <_ux_device_class_hid_interrupt_thread+0xf0>

                    /* Error trap. */
                    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 801a04c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a04e:	001a      	movs	r2, r3
 801a050:	2107      	movs	r1, #7
 801a052:	2002      	movs	r0, #2
 801a054:	f7fe fdae 	bl	8018bb4 <_ux_system_error_handler>
            while (_ux_device_class_hid_event_get(hid, &hid_event) == UX_SUCCESS)
 801a058:	230c      	movs	r3, #12
 801a05a:	18fa      	adds	r2, r7, r3
 801a05c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a05e:	0011      	movs	r1, r2
 801a060:	0018      	movs	r0, r3
 801a062:	f7ff fe01 	bl	8019c68 <_ux_device_class_hid_event_get>
 801a066:	1e03      	subs	r3, r0, #0
 801a068:	d0d3      	beq.n	801a012 <_ux_device_class_hid_interrupt_thread+0xaa>
 801a06a:	e000      	b.n	801a06e <_ux_device_class_hid_interrupt_thread+0x106>
                continue;
 801a06c:	46c0      	nop			@ (mov r8, r8)
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801a06e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a070:	681b      	ldr	r3, [r3, #0]
 801a072:	2b03      	cmp	r3, #3
 801a074:	d08a      	beq.n	8019f8c <_ux_device_class_hid_interrupt_thread+0x24>
            }                
        }
             
        /* We need to suspend ourselves. We will be resumed by the device enumeration module.  */
        _ux_device_thread_suspend(&class -> ux_slave_class_thread);
 801a076:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a078:	3350      	adds	r3, #80	@ 0x50
 801a07a:	0018      	movs	r0, r3
 801a07c:	f7ff fba8 	bl	80197d0 <_ux_utility_thread_suspend>
        transfer_request_in =  &hid -> ux_device_class_hid_interrupt_endpoint -> ux_slave_endpoint_transfer_request;
 801a080:	e77f      	b.n	8019f82 <_ux_device_class_hid_interrupt_thread+0x1a>
    }
}
 801a082:	46bd      	mov	sp, r7
 801a084:	b015      	add	sp, #84	@ 0x54
 801a086:	bd90      	pop	{r4, r7, pc}
 801a088:	20011cac 	.word	0x20011cac

0801a08c <_ux_device_class_hid_report_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_report_get(UX_SLAVE_CLASS_HID *hid, ULONG descriptor_type, 
                                            ULONG request_index, ULONG host_length)
{
 801a08c:	b590      	push	{r4, r7, lr}
 801a08e:	b097      	sub	sp, #92	@ 0x5c
 801a090:	af00      	add	r7, sp, #0
 801a092:	60f8      	str	r0, [r7, #12]
 801a094:	60b9      	str	r1, [r7, #8]
 801a096:	607a      	str	r2, [r7, #4]
 801a098:	603b      	str	r3, [r7, #0]
UCHAR                           report_id;
UCHAR                           report_type;
UX_SLAVE_CLASS_HID_EVENT        hid_event;
ULONG                           hid_event_length;
UCHAR                           *buffer;
UINT                            status =  UX_ERROR;
 801a09a:	23ff      	movs	r3, #255	@ 0xff
 801a09c:	653b      	str	r3, [r7, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_REPORT_GET, hid, descriptor_type, request_index, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801a09e:	4b45      	ldr	r3, [pc, #276]	@ (801a1b4 <_ux_device_class_hid_report_get+0x128>)
 801a0a0:	681b      	ldr	r3, [r3, #0]
 801a0a2:	3320      	adds	r3, #32
 801a0a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    
    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801a0a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a0a8:	333c      	adds	r3, #60	@ 0x3c
 801a0aa:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801a0ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a0ae:	3330      	adds	r3, #48	@ 0x30
 801a0b0:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Get report ID (wValue.lower) and report type (wValue.higher).  */
    report_id   = *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE + 0);
 801a0b2:	2443      	movs	r4, #67	@ 0x43
 801a0b4:	193b      	adds	r3, r7, r4
 801a0b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a0b8:	2156      	movs	r1, #86	@ 0x56
 801a0ba:	5c52      	ldrb	r2, [r2, r1]
 801a0bc:	701a      	strb	r2, [r3, #0]
    report_type = *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE + 1);
 801a0be:	2042      	movs	r0, #66	@ 0x42
 801a0c0:	183b      	adds	r3, r7, r0
 801a0c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a0c4:	2157      	movs	r1, #87	@ 0x57
 801a0c6:	5c52      	ldrb	r2, [r2, r1]
 801a0c8:	701a      	strb	r2, [r3, #0]

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801a0ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a0cc:	2203      	movs	r2, #3
 801a0ce:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Prepare the event data payload from the hid event structure.  Get a pointer to the buffer area.  */
    buffer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801a0d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a0d2:	68db      	ldr	r3, [r3, #12]
 801a0d4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Initialize event fields.  */
    hid_event.ux_device_class_hid_event_report_id   = report_id;
 801a0d6:	193b      	adds	r3, r7, r4
 801a0d8:	781a      	ldrb	r2, [r3, #0]
 801a0da:	2110      	movs	r1, #16
 801a0dc:	187b      	adds	r3, r7, r1
 801a0de:	601a      	str	r2, [r3, #0]
    hid_event.ux_device_class_hid_event_report_type = report_type;
 801a0e0:	183b      	adds	r3, r7, r0
 801a0e2:	781a      	ldrb	r2, [r3, #0]
 801a0e4:	187b      	adds	r3, r7, r1
 801a0e6:	605a      	str	r2, [r3, #4]
    hid_event.ux_device_class_hid_event_length      = UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH;
 801a0e8:	187b      	adds	r3, r7, r1
 801a0ea:	2220      	movs	r2, #32
 801a0ec:	629a      	str	r2, [r3, #40]	@ 0x28

    /* If it's input report without ID try to get it from event queue head.  */
    if (report_type == UX_DEVICE_CLASS_HID_REPORT_TYPE_INPUT &&
 801a0ee:	183b      	adds	r3, r7, r0
 801a0f0:	781b      	ldrb	r3, [r3, #0]
 801a0f2:	2b01      	cmp	r3, #1
 801a0f4:	d10c      	bne.n	801a110 <_ux_device_class_hid_report_get+0x84>
        hid -> ux_device_class_hid_report_id != UX_TRUE)
 801a0f6:	68fb      	ldr	r3, [r7, #12]
 801a0f8:	6a1b      	ldr	r3, [r3, #32]
    if (report_type == UX_DEVICE_CLASS_HID_REPORT_TYPE_INPUT &&
 801a0fa:	2b01      	cmp	r3, #1
 801a0fc:	d008      	beq.n	801a110 <_ux_device_class_hid_report_get+0x84>

        /* Check if we have an event to report.  */
        status = _ux_device_class_hid_event_get(hid, &hid_event);
 801a0fe:	187a      	adds	r2, r7, r1
 801a100:	68fb      	ldr	r3, [r7, #12]
 801a102:	0011      	movs	r1, r2
 801a104:	0018      	movs	r0, r3
 801a106:	f7ff fdaf 	bl	8019c68 <_ux_device_class_hid_event_get>
 801a10a:	0003      	movs	r3, r0
 801a10c:	653b      	str	r3, [r7, #80]	@ 0x50
 801a10e:	e00c      	b.n	801a12a <_ux_device_class_hid_report_get+0x9e>
    /* Try to get event from application callback.  */
    else
    {
        
        /* Let application fill event.  */
        if (hid -> ux_device_class_hid_get_callback != UX_NULL)
 801a110:	68fb      	ldr	r3, [r7, #12]
 801a112:	691b      	ldr	r3, [r3, #16]
 801a114:	2b00      	cmp	r3, #0
 801a116:	d008      	beq.n	801a12a <_ux_device_class_hid_report_get+0x9e>
            status = hid -> ux_device_class_hid_get_callback(hid, &hid_event);
 801a118:	68fb      	ldr	r3, [r7, #12]
 801a11a:	691b      	ldr	r3, [r3, #16]
 801a11c:	2210      	movs	r2, #16
 801a11e:	18b9      	adds	r1, r7, r2
 801a120:	68fa      	ldr	r2, [r7, #12]
 801a122:	0010      	movs	r0, r2
 801a124:	4798      	blx	r3
 801a126:	0003      	movs	r3, r0
 801a128:	653b      	str	r3, [r7, #80]	@ 0x50
    }

    if (status == UX_SUCCESS)
 801a12a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801a12c:	2b00      	cmp	r3, #0
 801a12e:	d124      	bne.n	801a17a <_ux_device_class_hid_report_get+0xee>
    {

        /* Get the length to send back to the host.  */
        if (host_length < hid_event.ux_device_class_hid_event_length)
 801a130:	2310      	movs	r3, #16
 801a132:	18fb      	adds	r3, r7, r3
 801a134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a136:	683a      	ldr	r2, [r7, #0]
 801a138:	429a      	cmp	r2, r3
 801a13a:	d202      	bcs.n	801a142 <_ux_device_class_hid_report_get+0xb6>
            hid_event_length =  host_length;
 801a13c:	683b      	ldr	r3, [r7, #0]
 801a13e:	657b      	str	r3, [r7, #84]	@ 0x54
 801a140:	e003      	b.n	801a14a <_ux_device_class_hid_report_get+0xbe>
        else
            hid_event_length =  hid_event.ux_device_class_hid_event_length;
 801a142:	2310      	movs	r3, #16
 801a144:	18fb      	adds	r3, r7, r3
 801a146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a148:	657b      	str	r3, [r7, #84]	@ 0x54
        if (hid_event_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801a14a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a14c:	2380      	movs	r3, #128	@ 0x80
 801a14e:	005b      	lsls	r3, r3, #1
 801a150:	429a      	cmp	r2, r3
 801a152:	d902      	bls.n	801a15a <_ux_device_class_hid_report_get+0xce>
            hid_event_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 801a154:	2380      	movs	r3, #128	@ 0x80
 801a156:	005b      	lsls	r3, r3, #1
 801a158:	657b      	str	r3, [r7, #84]	@ 0x54

        /* First reset it.  */
        _ux_utility_memory_set(buffer, 0, hid_event_length); /* Use case of memset is verified. */
 801a15a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a15c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a15e:	2100      	movs	r1, #0
 801a160:	0018      	movs	r0, r3
 801a162:	f7ff f97d 	bl	8019460 <_ux_utility_memory_set>

        /* Copy the event buffer into the target buffer.  */
        _ux_utility_memory_copy(buffer, hid_event.ux_device_class_hid_event_buffer, hid_event_length); /* Use case of memcpy is verified. */
 801a166:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a168:	2310      	movs	r3, #16
 801a16a:	18fb      	adds	r3, r7, r3
 801a16c:	3308      	adds	r3, #8
 801a16e:	0019      	movs	r1, r3
 801a170:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a172:	0018      	movs	r0, r3
 801a174:	f7ff f87c 	bl	8019270 <_ux_utility_memory_copy>
 801a178:	e00e      	b.n	801a198 <_ux_device_class_hid_report_get+0x10c>
    {

        /* There's no event, so send back zero'd memory.  */

        /* Get the length to send back to the host.  */
        if (host_length < UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801a17a:	683b      	ldr	r3, [r7, #0]
 801a17c:	2bff      	cmp	r3, #255	@ 0xff
 801a17e:	d802      	bhi.n	801a186 <_ux_device_class_hid_report_get+0xfa>
            hid_event_length =  host_length;
 801a180:	683b      	ldr	r3, [r7, #0]
 801a182:	657b      	str	r3, [r7, #84]	@ 0x54
 801a184:	e002      	b.n	801a18c <_ux_device_class_hid_report_get+0x100>
        else
            hid_event_length =  UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 801a186:	2380      	movs	r3, #128	@ 0x80
 801a188:	005b      	lsls	r3, r3, #1
 801a18a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Reset it.  */
        _ux_utility_memory_set(buffer, 0, hid_event_length); /* Use case of memset is verified. */
 801a18c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a18e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a190:	2100      	movs	r1, #0
 801a192:	0018      	movs	r0, r3
 801a194:	f7ff f964 	bl	8019460 <_ux_utility_memory_set>
    }

    /* We can send the report.  */
    status =  _ux_device_stack_transfer_request(transfer_request, hid_event_length, host_length);
 801a198:	683a      	ldr	r2, [r7, #0]
 801a19a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801a19c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a19e:	0018      	movs	r0, r3
 801a1a0:	f004 f82c 	bl	801e1fc <_ux_device_stack_transfer_request>
 801a1a4:	0003      	movs	r3, r0
 801a1a6:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Return the status to the caller.  */
    return(status);
 801a1a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 801a1aa:	0018      	movs	r0, r3
 801a1ac:	46bd      	mov	sp, r7
 801a1ae:	b017      	add	sp, #92	@ 0x5c
 801a1b0:	bd90      	pop	{r4, r7, pc}
 801a1b2:	46c0      	nop			@ (mov r8, r8)
 801a1b4:	20011cac 	.word	0x20011cac

0801a1b8 <_ux_device_class_hid_report_set>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_report_set(UX_SLAVE_CLASS_HID *hid, ULONG descriptor_type, 
                                            ULONG request_index, ULONG host_length)
{
 801a1b8:	b590      	push	{r4, r7, lr}
 801a1ba:	b095      	sub	sp, #84	@ 0x54
 801a1bc:	af00      	add	r7, sp, #0
 801a1be:	60f8      	str	r0, [r7, #12]
 801a1c0:	60b9      	str	r1, [r7, #8]
 801a1c2:	607a      	str	r2, [r7, #4]
 801a1c4:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_REPORT_SET, hid, descriptor_type, request_index, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801a1c6:	4b25      	ldr	r3, [pc, #148]	@ (801a25c <_ux_device_class_hid_report_set+0xa4>)
 801a1c8:	681b      	ldr	r3, [r3, #0]
 801a1ca:	3320      	adds	r3, #32
 801a1cc:	64bb      	str	r3, [r7, #72]	@ 0x48
    
    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801a1ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a1d0:	333c      	adds	r3, #60	@ 0x3c
 801a1d2:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801a1d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a1d6:	3330      	adds	r3, #48	@ 0x30
 801a1d8:	643b      	str	r3, [r7, #64]	@ 0x40
    
    /* Set the event type to OUTPUT.  */
    hid_event.ux_device_class_hid_event_report_type =  descriptor_type;
 801a1da:	2114      	movs	r1, #20
 801a1dc:	187b      	adds	r3, r7, r1
 801a1de:	68ba      	ldr	r2, [r7, #8]
 801a1e0:	605a      	str	r2, [r3, #4]
    
    /* Get HID data address.  */
    hid_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 801a1e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a1e4:	68db      	ldr	r3, [r3, #12]
 801a1e6:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for report ID in this HID descriptor.  */
    if (hid -> ux_device_class_hid_report_id == UX_TRUE)
 801a1e8:	68fb      	ldr	r3, [r7, #12]
 801a1ea:	6a1b      	ldr	r3, [r3, #32]
 801a1ec:	2b01      	cmp	r3, #1
 801a1ee:	d10d      	bne.n	801a20c <_ux_device_class_hid_report_set+0x54>
    {
        /* Set the report ID, First byte of data payload.  */
        hid_event.ux_device_class_hid_event_report_id = (ULONG) *hid_buffer;
 801a1f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a1f2:	781b      	ldrb	r3, [r3, #0]
 801a1f4:	001a      	movs	r2, r3
 801a1f6:	187b      	adds	r3, r7, r1
 801a1f8:	601a      	str	r2, [r3, #0]

        /* Set the length = total length - report ID. */
        hid_event.ux_device_class_hid_event_length = transfer_request -> ux_slave_transfer_request_actual_length -1;
 801a1fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a1fc:	699b      	ldr	r3, [r3, #24]
 801a1fe:	1e5a      	subs	r2, r3, #1
 801a200:	187b      	adds	r3, r7, r1
 801a202:	629a      	str	r2, [r3, #40]	@ 0x28
    
        /* Set HID data after report ID.  */
        hid_buffer++;
 801a204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a206:	3301      	adds	r3, #1
 801a208:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a20a:	e007      	b.n	801a21c <_ux_device_class_hid_report_set+0x64>
    }
        
    else
    {    
        /* Set the report ID, not used here.  */
        hid_event.ux_device_class_hid_event_report_id = 0;
 801a20c:	2114      	movs	r1, #20
 801a20e:	187b      	adds	r3, r7, r1
 801a210:	2200      	movs	r2, #0
 801a212:	601a      	str	r2, [r3, #0]

        /* Set the length.  */
        hid_event.ux_device_class_hid_event_length = transfer_request -> ux_slave_transfer_request_actual_length;
 801a214:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a216:	699a      	ldr	r2, [r3, #24]
 801a218:	187b      	adds	r3, r7, r1
 801a21a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
        
    /* Copy the buffer received from the host.  Check for overflow. */
    if (hid_event.ux_device_class_hid_event_length > UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH)
 801a21c:	2214      	movs	r2, #20
 801a21e:	18bb      	adds	r3, r7, r2
 801a220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a222:	2b20      	cmp	r3, #32
 801a224:	d902      	bls.n	801a22c <_ux_device_class_hid_report_set+0x74>
    
        /* Overflow detected.  */
        hid_event.ux_device_class_hid_event_length = UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH;        
 801a226:	18bb      	adds	r3, r7, r2
 801a228:	2220      	movs	r2, #32
 801a22a:	629a      	str	r2, [r3, #40]	@ 0x28
        
    /* Now we can safely copy the payload.  */
    _ux_utility_memory_copy(hid_event.ux_device_class_hid_event_buffer, hid_buffer, 
 801a22c:	2414      	movs	r4, #20
 801a22e:	193b      	adds	r3, r7, r4
 801a230:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801a232:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801a234:	193b      	adds	r3, r7, r4
 801a236:	3308      	adds	r3, #8
 801a238:	0018      	movs	r0, r3
 801a23a:	f7ff f819 	bl	8019270 <_ux_utility_memory_copy>
                                hid_event.ux_device_class_hid_event_length); /* Use case of memcpy is verified. */

    /* If there is a callback defined by the application, send the hid event to it.  */
    if (hid -> ux_device_class_hid_callback != UX_NULL)
 801a23e:	68fb      	ldr	r3, [r7, #12]
 801a240:	68db      	ldr	r3, [r3, #12]
 801a242:	2b00      	cmp	r3, #0
 801a244:	d005      	beq.n	801a252 <_ux_device_class_hid_report_set+0x9a>
    
        /* Callback exists. */
        hid -> ux_device_class_hid_callback(hid, &hid_event);
 801a246:	68fb      	ldr	r3, [r7, #12]
 801a248:	68db      	ldr	r3, [r3, #12]
 801a24a:	1939      	adds	r1, r7, r4
 801a24c:	68fa      	ldr	r2, [r7, #12]
 801a24e:	0010      	movs	r0, r2
 801a250:	4798      	blx	r3
        
    /* Return the status to the caller.  */
    return(UX_SUCCESS);
 801a252:	2300      	movs	r3, #0
}
 801a254:	0018      	movs	r0, r3
 801a256:	46bd      	mov	sp, r7
 801a258:	b015      	add	sp, #84	@ 0x54
 801a25a:	bd90      	pop	{r4, r7, pc}
 801a25c:	20011cac 	.word	0x20011cac

0801a260 <_ux_device_class_hid_uninitialize>:
/*                                            added interrupt OUT support,*/
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801a260:	b580      	push	{r7, lr}
 801a262:	b084      	sub	sp, #16
 801a264:	af00      	add	r7, sp, #0
 801a266:	6078      	str	r0, [r7, #4]
UX_SLAVE_CLASS_HID                      *hid;
UX_SLAVE_CLASS                          *class;


    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 801a268:	687b      	ldr	r3, [r7, #4]
 801a26a:	6a1b      	ldr	r3, [r3, #32]
 801a26c:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    hid = (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 801a26e:	68fb      	ldr	r3, [r7, #12]
 801a270:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a272:	60bb      	str	r3, [r7, #8]

#if !defined(UX_DEVICE_STANDALONE)

    /* Remove HID thread.  */
    _ux_device_thread_delete(&class -> ux_slave_class_thread);
 801a274:	68fb      	ldr	r3, [r7, #12]
 801a276:	3350      	adds	r3, #80	@ 0x50
 801a278:	0018      	movs	r0, r3
 801a27a:	f7ff fa80 	bl	801977e <_ux_utility_thread_delete>

    /* Remove the thread used by HID.  */
    _ux_utility_memory_free(class -> ux_slave_class_thread_stack);
 801a27e:	68fa      	ldr	r2, [r7, #12]
 801a280:	2380      	movs	r3, #128	@ 0x80
 801a282:	005b      	lsls	r3, r3, #1
 801a284:	58d3      	ldr	r3, [r2, r3]
 801a286:	0018      	movs	r0, r3
 801a288:	f7ff f80e 	bl	80192a8 <_ux_utility_memory_free>

    /* Delete the event flag group for the hid class.  */
    _ux_device_event_flags_delete(&hid -> ux_device_class_hid_event_flags_group);
 801a28c:	68bb      	ldr	r3, [r7, #8]
 801a28e:	3328      	adds	r3, #40	@ 0x28
 801a290:	0018      	movs	r0, r3
 801a292:	f7fe fdd2 	bl	8018e3a <_ux_utility_event_flags_delete>
#endif

    /* Free memory for the array. */
    _ux_utility_memory_free(hid -> ux_device_class_hid_event_array);
 801a296:	68bb      	ldr	r3, [r7, #8]
 801a298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a29a:	0018      	movs	r0, r3
 801a29c:	f7ff f804 	bl	80192a8 <_ux_utility_memory_free>
        hid -> ux_device_class_hid_receiver ->
            ux_device_class_hid_receiver_uninitialize(hid -> ux_device_class_hid_receiver);
#endif

    /* Free the resources.  */
    _ux_utility_memory_free(hid);
 801a2a0:	68bb      	ldr	r3, [r7, #8]
 801a2a2:	0018      	movs	r0, r3
 801a2a4:	f7ff f800 	bl	80192a8 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(UX_SUCCESS);
 801a2a8:	2300      	movs	r3, #0
}
 801a2aa:	0018      	movs	r0, r3
 801a2ac:	46bd      	mov	sp, r7
 801a2ae:	b004      	add	sp, #16
 801a2b0:	bd80      	pop	{r7, pc}

0801a2b2 <_ux_device_class_storage_activate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 801a2b2:	b580      	push	{r7, lr}
 801a2b4:	b086      	sub	sp, #24
 801a2b6:	af00      	add	r7, sp, #0
 801a2b8:	6078      	str	r0, [r7, #4]
                                          
UINT                                    status = UX_SUCCESS;
 801a2ba:	2300      	movs	r3, #0
 801a2bc:	617b      	str	r3, [r7, #20]
UX_SLAVE_ENDPOINT                       *endpoint;
#endif


    /* Get the class container.  */
    class_inst =  command -> ux_slave_class_command_class_ptr;
 801a2be:	687b      	ldr	r3, [r7, #4]
 801a2c0:	6a1b      	ldr	r3, [r3, #32]
 801a2c2:	613b      	str	r3, [r7, #16]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *)class_inst -> ux_slave_class_instance;
 801a2c4:	693b      	ldr	r3, [r7, #16]
 801a2c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a2c8:	60fb      	str	r3, [r7, #12]

    /* Get the interface that owns this instance.  */
    interface =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 801a2ca:	687b      	ldr	r3, [r7, #4]
 801a2cc:	689b      	ldr	r3, [r3, #8]
 801a2ce:	60bb      	str	r3, [r7, #8]
    
    /* Store the class instance into the interface.  */
    interface -> ux_slave_interface_class_instance =  (VOID *)storage;
 801a2d0:	68bb      	ldr	r3, [r7, #8]
 801a2d2:	68fa      	ldr	r2, [r7, #12]
 801a2d4:	609a      	str	r2, [r3, #8]
         
    /* Now the opposite, store the interface in the class instance.  */
    storage -> ux_slave_class_storage_interface =  interface;
 801a2d6:	68fb      	ldr	r3, [r7, #12]
 801a2d8:	68ba      	ldr	r2, [r7, #8]
 801a2da:	601a      	str	r2, [r3, #0]

#if !defined(UX_DEVICE_STANDALONE)

    /* Resume thread.  */
    _ux_device_thread_resume(&class_inst -> ux_slave_class_thread); 
 801a2dc:	693b      	ldr	r3, [r7, #16]
 801a2de:	3350      	adds	r3, #80	@ 0x50
 801a2e0:	0018      	movs	r0, r3
 801a2e2:	f7ff fa66 	bl	80197b2 <_ux_utility_thread_resume>

    status = UX_SUCCESS;
#endif

    /* If there is a activate function call it.  */
    if (storage -> ux_slave_class_storage_instance_activate != UX_NULL)
 801a2e6:	68fb      	ldr	r3, [r7, #12]
 801a2e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a2ea:	2b00      	cmp	r3, #0
 801a2ec:	d004      	beq.n	801a2f8 <_ux_device_class_storage_activate+0x46>
    {        
        /* Invoke the application.  */
        storage -> ux_slave_class_storage_instance_activate(storage);
 801a2ee:	68fb      	ldr	r3, [r7, #12]
 801a2f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a2f2:	68fa      	ldr	r2, [r7, #12]
 801a2f4:	0010      	movs	r0, r2
 801a2f6:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, storage, 0, 0, 0)

    /* Return completion status.  */
    return(status);
 801a2f8:	697b      	ldr	r3, [r7, #20]
}
 801a2fa:	0018      	movs	r0, r3
 801a2fc:	46bd      	mov	sp, r7
 801a2fe:	b006      	add	sp, #24
 801a300:	bd80      	pop	{r7, pc}
	...

0801a304 <_ux_device_class_storage_control_request>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 801a304:	b580      	push	{r7, lr}
 801a306:	b08c      	sub	sp, #48	@ 0x30
 801a308:	af00      	add	r7, sp, #0
 801a30a:	6078      	str	r0, [r7, #4]
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;


    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801a30c:	4b3b      	ldr	r3, [pc, #236]	@ (801a3fc <_ux_device_class_storage_control_request+0xf8>)
 801a30e:	681b      	ldr	r3, [r3, #0]
 801a310:	3320      	adds	r3, #32
 801a312:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801a314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a316:	336c      	adds	r3, #108	@ 0x6c
 801a318:	623b      	str	r3, [r7, #32]
    
    /* Extract the request type from the SETUP packet..   */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801a31a:	6a3b      	ldr	r3, [r7, #32]
 801a31c:	2255      	movs	r2, #85	@ 0x55
 801a31e:	5c9b      	ldrb	r3, [r3, r2]
 801a320:	61fb      	str	r3, [r7, #28]
    request_value = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801a322:	6a3b      	ldr	r3, [r7, #32]
 801a324:	3354      	adds	r3, #84	@ 0x54
 801a326:	3302      	adds	r3, #2
 801a328:	0018      	movs	r0, r3
 801a32a:	f7ff f96e 	bl	801960a <_ux_utility_short_get>
 801a32e:	0003      	movs	r3, r0
 801a330:	61bb      	str	r3, [r7, #24]
    request_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801a332:	6a3b      	ldr	r3, [r7, #32]
 801a334:	3354      	adds	r3, #84	@ 0x54
 801a336:	3306      	adds	r3, #6
 801a338:	0018      	movs	r0, r3
 801a33a:	f7ff f966 	bl	801960a <_ux_utility_short_get>
 801a33e:	0003      	movs	r3, r0
 801a340:	617b      	str	r3, [r7, #20]

    /* Check if wValue is valid.  */
    if (request_value != 0)
 801a342:	69bb      	ldr	r3, [r7, #24]
 801a344:	2b00      	cmp	r3, #0
 801a346:	d001      	beq.n	801a34c <_ux_device_class_storage_control_request+0x48>
        return(UX_ERROR);
 801a348:	23ff      	movs	r3, #255	@ 0xff
 801a34a:	e052      	b.n	801a3f2 <_ux_device_class_storage_control_request+0xee>

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 801a34c:	687b      	ldr	r3, [r7, #4]
 801a34e:	6a1b      	ldr	r3, [r3, #32]
 801a350:	613b      	str	r3, [r7, #16]
    
    /* Get the storage instance from this class container.  */
    storage =  (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 801a352:	693b      	ldr	r3, [r7, #16]
 801a354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a356:	60fb      	str	r3, [r7, #12]

    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 801a358:	69fb      	ldr	r3, [r7, #28]
 801a35a:	2bfe      	cmp	r3, #254	@ 0xfe
 801a35c:	d02f      	beq.n	801a3be <_ux_device_class_storage_control_request+0xba>
 801a35e:	69fb      	ldr	r3, [r7, #28]
 801a360:	2bff      	cmp	r3, #255	@ 0xff
 801a362:	d143      	bne.n	801a3ec <_ux_device_class_storage_control_request+0xe8>
    {

    case UX_SLAVE_CLASS_STORAGE_RESET:

        /* Check if wLength is valid.  */
        if (request_length != 0)
 801a364:	697b      	ldr	r3, [r7, #20]
 801a366:	2b00      	cmp	r3, #0
 801a368:	d001      	beq.n	801a36e <_ux_device_class_storage_control_request+0x6a>
            return(UX_ERROR);
 801a36a:	23ff      	movs	r3, #255	@ 0xff
 801a36c:	e041      	b.n	801a3f2 <_ux_device_class_storage_control_request+0xee>
        endpoint_in = storage -> ux_device_class_storage_ep_in;
        endpoint_out = storage -> ux_device_class_storage_ep_out;
#else

        /* We need the interface to the class.  */
        interface =  storage -> ux_slave_class_storage_interface;
 801a36e:	68fb      	ldr	r3, [r7, #12]
 801a370:	681b      	ldr	r3, [r3, #0]
 801a372:	60bb      	str	r3, [r7, #8]
        
        /* Locate the endpoints.  */
        endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 801a374:	68bb      	ldr	r3, [r7, #8]
 801a376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a378:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        /* Check the endpoint direction, if IN we have the correct endpoint.  */
        if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801a37a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a37c:	695b      	ldr	r3, [r3, #20]
 801a37e:	2280      	movs	r2, #128	@ 0x80
 801a380:	4013      	ands	r3, r2
 801a382:	d105      	bne.n	801a390 <_ux_device_class_storage_control_request+0x8c>
        {

            /* Wrong direction, we found the OUT endpoint first.  */
            endpoint_out =  endpoint_in;
 801a384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a386:	62bb      	str	r3, [r7, #40]	@ 0x28
                
            /* So the next endpoint has to be the IN endpoint.  */
            endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 801a388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a38a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a38c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a38e:	e002      	b.n	801a396 <_ux_device_class_storage_control_request+0x92>
        }
        else
        {

            /* We found the endpoint IN first, so next endpoint is OUT.  */
            endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 801a390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a394:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
#endif
            
        /* First cancel any transfer on the endpoint OUT, from the host.  */
        transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 801a396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a398:	3330      	adds	r3, #48	@ 0x30
 801a39a:	623b      	str	r3, [r7, #32]
        _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_APPLICATION_RESET);
 801a39c:	6a3b      	ldr	r3, [r7, #32]
 801a39e:	2128      	movs	r1, #40	@ 0x28
 801a3a0:	0018      	movs	r0, r3
 801a3a2:	f003 fedf 	bl	801e164 <_ux_device_stack_transfer_abort>

        /* Then cancel any transfer on the endpoint IN, from the host.  */
        transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801a3a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a3a8:	3330      	adds	r3, #48	@ 0x30
 801a3aa:	623b      	str	r3, [r7, #32]
        _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_APPLICATION_RESET);
 801a3ac:	6a3b      	ldr	r3, [r7, #32]
 801a3ae:	2128      	movs	r1, #40	@ 0x28
 801a3b0:	0018      	movs	r0, r3
 801a3b2:	f003 fed7 	bl	801e164 <_ux_device_stack_transfer_abort>

        /* Reset phase error.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a3b6:	68fb      	ldr	r3, [r7, #12]
 801a3b8:	2200      	movs	r2, #0
 801a3ba:	651a      	str	r2, [r3, #80]	@ 0x50

        break;
 801a3bc:	e018      	b.n	801a3f0 <_ux_device_class_storage_control_request+0xec>

    case UX_SLAVE_CLASS_STORAGE_GET_MAX_LUN:

        /* Check if wLength is valid.  */
        if (request_length < 1)
 801a3be:	697b      	ldr	r3, [r7, #20]
 801a3c0:	2b00      	cmp	r3, #0
 801a3c2:	d101      	bne.n	801a3c8 <_ux_device_class_storage_control_request+0xc4>
            return(UX_ERROR);
 801a3c4:	23ff      	movs	r3, #255	@ 0xff
 801a3c6:	e014      	b.n	801a3f2 <_ux_device_class_storage_control_request+0xee>

        /* Set the value of the number of LUN in the buffer. The max number of LUN is the
           number of declared LUN - 1.  */
        *transfer_request -> ux_slave_transfer_request_data_pointer =  (UCHAR)(storage -> ux_slave_class_storage_number_lun -1);
 801a3c8:	68fb      	ldr	r3, [r7, #12]
 801a3ca:	685b      	ldr	r3, [r3, #4]
 801a3cc:	b2da      	uxtb	r2, r3
 801a3ce:	6a3b      	ldr	r3, [r7, #32]
 801a3d0:	68db      	ldr	r3, [r3, #12]
 801a3d2:	3a01      	subs	r2, #1
 801a3d4:	b2d2      	uxtb	r2, r2
 801a3d6:	701a      	strb	r2, [r3, #0]

        /* Set the phase of the transfer to data out.  */
        transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801a3d8:	6a3b      	ldr	r3, [r7, #32]
 801a3da:	2203      	movs	r2, #3
 801a3dc:	629a      	str	r2, [r3, #40]	@ 0x28

        /* We can return the LUN number.  */
        _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801a3de:	6a3b      	ldr	r3, [r7, #32]
 801a3e0:	2201      	movs	r2, #1
 801a3e2:	2101      	movs	r1, #1
 801a3e4:	0018      	movs	r0, r3
 801a3e6:	f003 ff09 	bl	801e1fc <_ux_device_stack_transfer_request>
        break;
 801a3ea:	e001      	b.n	801a3f0 <_ux_device_class_storage_control_request+0xec>

    default:

        /* Unknown function. It's not handled.  */
        return(UX_ERROR);
 801a3ec:	23ff      	movs	r3, #255	@ 0xff
 801a3ee:	e000      	b.n	801a3f2 <_ux_device_class_storage_control_request+0xee>
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 801a3f0:	2300      	movs	r3, #0
}
 801a3f2:	0018      	movs	r0, r3
 801a3f4:	46bd      	mov	sp, r7
 801a3f6:	b00c      	add	sp, #48	@ 0x30
 801a3f8:	bd80      	pop	{r7, pc}
 801a3fa:	46c0      	nop			@ (mov r8, r8)
 801a3fc:	20011cac 	.word	0x20011cac

0801a400 <_ux_device_class_storage_csw_send>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_csw_send(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                UX_SLAVE_ENDPOINT *endpoint_in, UCHAR csw_status)
{
 801a400:	b580      	push	{r7, lr}
 801a402:	b088      	sub	sp, #32
 801a404:	af00      	add	r7, sp, #0
 801a406:	60f8      	str	r0, [r7, #12]
 801a408:	60b9      	str	r1, [r7, #8]
 801a40a:	607a      	str	r2, [r7, #4]
 801a40c:	001a      	movs	r2, r3
 801a40e:	1cfb      	adds	r3, r7, #3
 801a410:	701a      	strb	r2, [r3, #0]

UINT                    status = UX_SUCCESS;
 801a412:	2300      	movs	r3, #0
 801a414:	61fb      	str	r3, [r7, #28]
    storage -> ux_device_class_storage_ep_in -> ux_slave_endpoint_transfer_request.
            ux_slave_transfer_request_data_pointer = storage -> ux_device_class_storage_buffer[1];
#endif

    /* If CSW skipped, just return.  */
    if (UX_DEVICE_CLASS_STORAGE_CSW_SKIP(&storage -> ux_slave_class_storage_csw_status))
 801a416:	68fb      	ldr	r3, [r7, #12]
 801a418:	3350      	adds	r3, #80	@ 0x50
 801a41a:	3303      	adds	r3, #3
 801a41c:	781b      	ldrb	r3, [r3, #0]
 801a41e:	2b00      	cmp	r3, #0
 801a420:	d001      	beq.n	801a426 <_ux_device_class_storage_csw_send+0x26>
        return(UX_SUCCESS);
 801a422:	2300      	movs	r3, #0
 801a424:	e031      	b.n	801a48a <_ux_device_class_storage_csw_send+0x8a>

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801a426:	687b      	ldr	r3, [r7, #4]
 801a428:	3330      	adds	r3, #48	@ 0x30
 801a42a:	61bb      	str	r3, [r7, #24]

    /* Get CSW buffer pointer.  */
    csw_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 801a42c:	69bb      	ldr	r3, [r7, #24]
 801a42e:	68db      	ldr	r3, [r3, #12]
 801a430:	617b      	str	r3, [r7, #20]

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(csw_buffer, 0, UX_SLAVE_CLASS_STORAGE_CSW_LENGTH); /* Use case of memset is verified. */
 801a432:	697b      	ldr	r3, [r7, #20]
 801a434:	220d      	movs	r2, #13
 801a436:	2100      	movs	r1, #0
 801a438:	0018      	movs	r0, r3
 801a43a:	f7ff f811 	bl	8019460 <_ux_utility_memory_set>

    /* Store the signature of the CSW.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_SIGNATURE], UX_SLAVE_CLASS_STORAGE_CSW_SIGNATURE_MASK);
 801a43e:	4a15      	ldr	r2, [pc, #84]	@ (801a494 <_ux_device_class_storage_csw_send+0x94>)
 801a440:	697b      	ldr	r3, [r7, #20]
 801a442:	0011      	movs	r1, r2
 801a444:	0018      	movs	r0, r3
 801a446:	f7fe fd7e 	bl	8018f46 <_ux_utility_long_put>

    /* Store the SCSI tag from the CBW.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_TAG], storage -> ux_slave_class_storage_scsi_tag);
 801a44a:	697b      	ldr	r3, [r7, #20]
 801a44c:	1d1a      	adds	r2, r3, #4
 801a44e:	68fb      	ldr	r3, [r7, #12]
 801a450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a452:	0019      	movs	r1, r3
 801a454:	0010      	movs	r0, r2
 801a456:	f7fe fd76 	bl	8018f46 <_ux_utility_long_put>

    /* Store the dCSWDataResidue.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_DATA_RESIDUE], storage -> ux_slave_class_storage_csw_residue);
 801a45a:	697b      	ldr	r3, [r7, #20]
 801a45c:	3308      	adds	r3, #8
 801a45e:	001a      	movs	r2, r3
 801a460:	68fb      	ldr	r3, [r7, #12]
 801a462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801a464:	0019      	movs	r1, r3
 801a466:	0010      	movs	r0, r2
 801a468:	f7fe fd6d 	bl	8018f46 <_ux_utility_long_put>

    /* Store the status of the previous operation.  */
    csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_STATUS] = (UCHAR)storage -> ux_slave_class_storage_csw_status;
 801a46c:	68fb      	ldr	r3, [r7, #12]
 801a46e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801a470:	697b      	ldr	r3, [r7, #20]
 801a472:	330c      	adds	r3, #12
 801a474:	b2d2      	uxtb	r2, r2
 801a476:	701a      	strb	r2, [r3, #0]

    /* We may be in a special state machine condition where the endpoint is stalled waiting for
       a CLEAR_FEATURE.  We will wait until the host clears the endpoint.  
       The transfer_request function does that.  */
    /* Send the CSW back to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, UX_SLAVE_CLASS_STORAGE_CSW_LENGTH, 
 801a478:	69bb      	ldr	r3, [r7, #24]
 801a47a:	220d      	movs	r2, #13
 801a47c:	210d      	movs	r1, #13
 801a47e:	0018      	movs	r0, r3
 801a480:	f003 febc 	bl	801e1fc <_ux_device_stack_transfer_request>
 801a484:	0003      	movs	r3, r0
 801a486:	61fb      	str	r3, [r7, #28]
                                    UX_SLAVE_CLASS_STORAGE_CSW_LENGTH);
#endif

    /* Return completion status.  */
    return(status);
 801a488:	69fb      	ldr	r3, [r7, #28]
}
 801a48a:	0018      	movs	r0, r3
 801a48c:	46bd      	mov	sp, r7
 801a48e:	b008      	add	sp, #32
 801a490:	bd80      	pop	{r7, pc}
 801a492:	46c0      	nop			@ (mov r8, r8)
 801a494:	53425355 	.word	0x53425355

0801a498 <_ux_device_class_storage_deactivate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 801a498:	b580      	push	{r7, lr}
 801a49a:	b086      	sub	sp, #24
 801a49c:	af00      	add	r7, sp, #0
 801a49e:	6078      	str	r0, [r7, #4]
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;
UX_SLAVE_CLASS              *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 801a4a0:	687b      	ldr	r3, [r7, #4]
 801a4a2:	6a1b      	ldr	r3, [r3, #32]
 801a4a4:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *)class -> ux_slave_class_instance;
 801a4a6:	68fb      	ldr	r3, [r7, #12]
 801a4a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a4aa:	60bb      	str	r3, [r7, #8]
    endpoint_in -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer =
                                storage -> ux_device_class_storage_buffer[1];
#else

    /* Locate the endpoints.  */
    endpoint_in =  storage -> ux_slave_class_storage_interface -> ux_slave_interface_first_endpoint;
 801a4ac:	68bb      	ldr	r3, [r7, #8]
 801a4ae:	681b      	ldr	r3, [r3, #0]
 801a4b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a4b2:	617b      	str	r3, [r7, #20]
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801a4b4:	697b      	ldr	r3, [r7, #20]
 801a4b6:	695b      	ldr	r3, [r3, #20]
 801a4b8:	2280      	movs	r2, #128	@ 0x80
 801a4ba:	4013      	ands	r3, r2
 801a4bc:	d105      	bne.n	801a4ca <_ux_device_class_storage_deactivate+0x32>
    {

        /* Wrong direction, we found the OUT endpoint first.  */
        endpoint_out =  endpoint_in;
 801a4be:	697b      	ldr	r3, [r7, #20]
 801a4c0:	613b      	str	r3, [r7, #16]
            
        /* So the next endpoint has to be the IN endpoint.  */
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 801a4c2:	693b      	ldr	r3, [r7, #16]
 801a4c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a4c6:	617b      	str	r3, [r7, #20]
 801a4c8:	e002      	b.n	801a4d0 <_ux_device_class_storage_deactivate+0x38>
    }
    else
    {

        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 801a4ca:	697b      	ldr	r3, [r7, #20]
 801a4cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a4ce:	613b      	str	r3, [r7, #16]
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 801a4d0:	697b      	ldr	r3, [r7, #20]
 801a4d2:	2126      	movs	r1, #38	@ 0x26
 801a4d4:	0018      	movs	r0, r3
 801a4d6:	f003 fe7d 	bl	801e1d4 <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 801a4da:	693b      	ldr	r3, [r7, #16]
 801a4dc:	2126      	movs	r1, #38	@ 0x26
 801a4de:	0018      	movs	r0, r3
 801a4e0:	f003 fe78 	bl	801e1d4 <_ux_device_stack_transfer_all_request_abort>
#endif

    /* If there is a deactivate function call it.  */
    if (storage -> ux_slave_class_storage_instance_deactivate != UX_NULL)
 801a4e4:	68bb      	ldr	r3, [r7, #8]
 801a4e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a4e8:	2b00      	cmp	r3, #0
 801a4ea:	d004      	beq.n	801a4f6 <_ux_device_class_storage_deactivate+0x5e>
    {

        /* Invoke the application.  */
        storage -> ux_slave_class_storage_instance_deactivate(storage);
 801a4ec:	68bb      	ldr	r3, [r7, #8]
 801a4ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a4f0:	68ba      	ldr	r2, [r7, #8]
 801a4f2:	0010      	movs	r0, r2
 801a4f4:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(storage);

    /* Return completion status.  */
    return(UX_SUCCESS);
 801a4f6:	2300      	movs	r3, #0
}
 801a4f8:	0018      	movs	r0, r3
 801a4fa:	46bd      	mov	sp, r7
 801a4fc:	b006      	add	sp, #24
 801a4fe:	bd80      	pop	{r7, pc}

0801a500 <_ux_device_class_storage_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 801a500:	b580      	push	{r7, lr}
 801a502:	b084      	sub	sp, #16
 801a504:	af00      	add	r7, sp, #0
 801a506:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 801a508:	687b      	ldr	r3, [r7, #4]
 801a50a:	681b      	ldr	r3, [r3, #0]
 801a50c:	2b07      	cmp	r3, #7
 801a50e:	d834      	bhi.n	801a57a <_ux_device_class_storage_entry+0x7a>
 801a510:	009a      	lsls	r2, r3, #2
 801a512:	4b1f      	ldr	r3, [pc, #124]	@ (801a590 <_ux_device_class_storage_entry+0x90>)
 801a514:	18d3      	adds	r3, r2, r3
 801a516:	681b      	ldr	r3, [r3, #0]
 801a518:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the Storage class.  */
        status =  _ux_device_class_storage_initialize(command);
 801a51a:	687b      	ldr	r3, [r7, #4]
 801a51c:	0018      	movs	r0, r3
 801a51e:	f000 f859 	bl	801a5d4 <_ux_device_class_storage_initialize>
 801a522:	0003      	movs	r3, r0
 801a524:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801a526:	68fb      	ldr	r3, [r7, #12]
 801a528:	e02d      	b.n	801a586 <_ux_device_class_storage_entry+0x86>
        
    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the Storage class.  */
        status =  _ux_device_class_storage_uninitialize(command);
 801a52a:	687b      	ldr	r3, [r7, #4]
 801a52c:	0018      	movs	r0, r3
 801a52e:	f001 f8bd 	bl	801b6ac <_ux_device_class_storage_uninitialize>
 801a532:	0003      	movs	r3, r0
 801a534:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801a536:	68fb      	ldr	r3, [r7, #12]
 801a538:	e025      	b.n	801a586 <_ux_device_class_storage_entry+0x86>
        

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_STORAGE_CLASS)
 801a53a:	687b      	ldr	r3, [r7, #4]
 801a53c:	695b      	ldr	r3, [r3, #20]
 801a53e:	2b08      	cmp	r3, #8
 801a540:	d101      	bne.n	801a546 <_ux_device_class_storage_entry+0x46>
            return(UX_SUCCESS);
 801a542:	2300      	movs	r3, #0
 801a544:	e01f      	b.n	801a586 <_ux_device_class_storage_entry+0x86>
        else
            return(UX_NO_CLASS_MATCH);
 801a546:	2357      	movs	r3, #87	@ 0x57
 801a548:	e01d      	b.n	801a586 <_ux_device_class_storage_entry+0x86>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the storage thread needs to be activated.  */
        status =  _ux_device_class_storage_activate(command);
 801a54a:	687b      	ldr	r3, [r7, #4]
 801a54c:	0018      	movs	r0, r3
 801a54e:	f7ff feb0 	bl	801a2b2 <_ux_device_class_storage_activate>
 801a552:	0003      	movs	r3, r0
 801a554:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801a556:	68fb      	ldr	r3, [r7, #12]
 801a558:	e015      	b.n	801a586 <_ux_device_class_storage_entry+0x86>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the storage thread canceled.  */
        status =  _ux_device_class_storage_deactivate(command);
 801a55a:	687b      	ldr	r3, [r7, #4]
 801a55c:	0018      	movs	r0, r3
 801a55e:	f7ff ff9b 	bl	801a498 <_ux_device_class_storage_deactivate>
 801a562:	0003      	movs	r3, r0
 801a564:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801a566:	68fb      	ldr	r3, [r7, #12]
 801a568:	e00d      	b.n	801a586 <_ux_device_class_storage_entry+0x86>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_storage_control_request(command);
 801a56a:	687b      	ldr	r3, [r7, #4]
 801a56c:	0018      	movs	r0, r3
 801a56e:	f7ff fec9 	bl	801a304 <_ux_device_class_storage_control_request>
 801a572:	0003      	movs	r3, r0
 801a574:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801a576:	68fb      	ldr	r3, [r7, #12]
 801a578:	e005      	b.n	801a586 <_ux_device_class_storage_entry+0x86>

    default: 

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 801a57a:	2254      	movs	r2, #84	@ 0x54
 801a57c:	2107      	movs	r1, #7
 801a57e:	2002      	movs	r0, #2
 801a580:	f7fe fb18 	bl	8018bb4 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801a584:	2354      	movs	r3, #84	@ 0x54
    }   
}
 801a586:	0018      	movs	r0, r3
 801a588:	46bd      	mov	sp, r7
 801a58a:	b004      	add	sp, #16
 801a58c:	bd80      	pop	{r7, pc}
 801a58e:	46c0      	nop			@ (mov r8, r8)
 801a590:	0802039c 	.word	0x0802039c

0801a594 <_ux_device_class_storage_format>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_format(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR *cbwcb)
{
 801a594:	b580      	push	{r7, lr}
 801a596:	b084      	sub	sp, #16
 801a598:	af00      	add	r7, sp, #0
 801a59a:	60f8      	str	r0, [r7, #12]
 801a59c:	60b9      	str	r1, [r7, #8]
 801a59e:	607a      	str	r2, [r7, #4]
 801a5a0:	603b      	str	r3, [r7, #0]

#if !defined(UX_DEVICE_STANDALONE)

    /* This command is not yet supported. So Stall the endpoint. We stall the
       OUT endpoint because we expect the host to send parameters.  */
    _ux_device_stack_endpoint_stall(endpoint_out);
 801a5a2:	683b      	ldr	r3, [r7, #0]
 801a5a4:	0018      	movs	r0, r3
 801a5a6:	f003 f93d 	bl	801d824 <_ux_device_stack_endpoint_stall>

    UX_PARAMETER_NOT_USED(endpoint_out);
#endif

    /* And update the REQUEST_SENSE codes.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801a5aa:	68f9      	ldr	r1, [r7, #12]
 801a5ac:	68ba      	ldr	r2, [r7, #8]
 801a5ae:	0013      	movs	r3, r2
 801a5b0:	00db      	lsls	r3, r3, #3
 801a5b2:	1a9b      	subs	r3, r3, r2
 801a5b4:	00db      	lsls	r3, r3, #3
 801a5b6:	18cb      	adds	r3, r1, r3
 801a5b8:	3320      	adds	r3, #32
 801a5ba:	4a05      	ldr	r2, [pc, #20]	@ (801a5d0 <_ux_device_class_storage_format+0x3c>)
 801a5bc:	601a      	str	r2, [r3, #0]
                                               UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x05,0x26,0x01);

    /* Now we set the CSW with failure.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a5be:	68fb      	ldr	r3, [r7, #12]
 801a5c0:	2201      	movs	r2, #1
 801a5c2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return not supported error.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 801a5c4:	2354      	movs	r3, #84	@ 0x54
}
 801a5c6:	0018      	movs	r0, r3
 801a5c8:	46bd      	mov	sp, r7
 801a5ca:	b004      	add	sp, #16
 801a5cc:	bd80      	pop	{r7, pc}
 801a5ce:	46c0      	nop			@ (mov r8, r8)
 801a5d0:	00012605 	.word	0x00012605

0801a5d4 <_ux_device_class_storage_initialize>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801a5d4:	b5b0      	push	{r4, r5, r7, lr}
 801a5d6:	b08e      	sub	sp, #56	@ 0x38
 801a5d8:	af06      	add	r7, sp, #24
 801a5da:	6078      	str	r0, [r7, #4]

UINT                                    status = UX_SUCCESS;
 801a5dc:	2300      	movs	r3, #0
 801a5de:	61fb      	str	r3, [r7, #28]
UX_SLAVE_CLASS                          *class_inst;
ULONG                                   lun_index;


    /* Get the pointer to the application parameters for the storage class.  */
    storage_parameter =  command -> ux_slave_class_command_parameter;
 801a5e0:	687b      	ldr	r3, [r7, #4]
 801a5e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a5e4:	617b      	str	r3, [r7, #20]

    /* Ensure the number of LUN declared by the caller does not exceed the
       max number allowed for LUN storage.  */
    if (storage_parameter -> ux_slave_class_storage_parameter_number_lun > UX_MAX_SLAVE_LUN)
 801a5e6:	697b      	ldr	r3, [r7, #20]
 801a5e8:	689b      	ldr	r3, [r3, #8]
 801a5ea:	2b01      	cmp	r3, #1
 801a5ec:	d901      	bls.n	801a5f2 <_ux_device_class_storage_initialize+0x1e>
        return UX_ERROR;
 801a5ee:	23ff      	movs	r3, #255	@ 0xff
 801a5f0:	e16f      	b.n	801a8d2 <_ux_device_class_storage_initialize+0x2fe>

    /* Get the class container.  */
    class_inst =  command -> ux_slave_class_command_class_ptr;
 801a5f2:	687b      	ldr	r3, [r7, #4]
 801a5f4:	6a1b      	ldr	r3, [r3, #32]
 801a5f6:	613b      	str	r3, [r7, #16]

    /* Create an instance of the device storage class.  */
    storage =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_STORAGE));
 801a5f8:	226c      	movs	r2, #108	@ 0x6c
 801a5fa:	2100      	movs	r1, #0
 801a5fc:	2000      	movs	r0, #0
 801a5fe:	f7fe fcf1 	bl	8018fe4 <_ux_utility_memory_allocate>
 801a602:	0003      	movs	r3, r0
 801a604:	60fb      	str	r3, [r7, #12]

    /* Check for successful allocation.  */
    if (storage == UX_NULL)
 801a606:	68fb      	ldr	r3, [r7, #12]
 801a608:	2b00      	cmp	r3, #0
 801a60a:	d101      	bne.n	801a610 <_ux_device_class_storage_initialize+0x3c>
        return(UX_MEMORY_INSUFFICIENT);
 801a60c:	2312      	movs	r3, #18
 801a60e:	e160      	b.n	801a8d2 <_ux_device_class_storage_initialize+0x2fe>

#if !defined(UX_DEVICE_STANDALONE)

    /* Allocate some memory for the thread stack. */
    class_inst -> ux_slave_class_thread_stack = _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, UX_THREAD_STACK_SIZE);
 801a610:	2380      	movs	r3, #128	@ 0x80
 801a612:	00db      	lsls	r3, r3, #3
 801a614:	001a      	movs	r2, r3
 801a616:	2100      	movs	r1, #0
 801a618:	2000      	movs	r0, #0
 801a61a:	f7fe fce3 	bl	8018fe4 <_ux_utility_memory_allocate>
 801a61e:	0001      	movs	r1, r0
 801a620:	693a      	ldr	r2, [r7, #16]
 801a622:	2380      	movs	r3, #128	@ 0x80
 801a624:	005b      	lsls	r3, r3, #1
 801a626:	50d1      	str	r1, [r2, r3]

    /* If it's OK, create thread.  */
    if (class_inst -> ux_slave_class_thread_stack != UX_NULL)
 801a628:	693a      	ldr	r2, [r7, #16]
 801a62a:	2380      	movs	r3, #128	@ 0x80
 801a62c:	005b      	lsls	r3, r3, #1
 801a62e:	58d3      	ldr	r3, [r2, r3]
 801a630:	2b00      	cmp	r3, #0
 801a632:	d01c      	beq.n	801a66e <_ux_device_class_storage_initialize+0x9a>

        /* This instance needs to be running in a different thread. So start
           a new thread. We pass a pointer to the class to the new thread.  This thread
           does not start until we have a instance of the class. */
        status =  _ux_device_thread_create(&class_inst -> ux_slave_class_thread, "ux_slave_storage_thread",
 801a634:	693b      	ldr	r3, [r7, #16]
 801a636:	3350      	adds	r3, #80	@ 0x50
 801a638:	0018      	movs	r0, r3
 801a63a:	693d      	ldr	r5, [r7, #16]
 801a63c:	693a      	ldr	r2, [r7, #16]
 801a63e:	2380      	movs	r3, #128	@ 0x80
 801a640:	005b      	lsls	r3, r3, #1
 801a642:	58d3      	ldr	r3, [r2, r3]
 801a644:	4ca5      	ldr	r4, [pc, #660]	@ (801a8dc <_ux_device_class_storage_initialize+0x308>)
 801a646:	49a6      	ldr	r1, [pc, #664]	@ (801a8e0 <_ux_device_class_storage_initialize+0x30c>)
 801a648:	2200      	movs	r2, #0
 801a64a:	9205      	str	r2, [sp, #20]
 801a64c:	2200      	movs	r2, #0
 801a64e:	9204      	str	r2, [sp, #16]
 801a650:	2214      	movs	r2, #20
 801a652:	9203      	str	r2, [sp, #12]
 801a654:	2214      	movs	r2, #20
 801a656:	9202      	str	r2, [sp, #8]
 801a658:	2280      	movs	r2, #128	@ 0x80
 801a65a:	00d2      	lsls	r2, r2, #3
 801a65c:	9201      	str	r2, [sp, #4]
 801a65e:	9300      	str	r3, [sp, #0]
 801a660:	002b      	movs	r3, r5
 801a662:	0022      	movs	r2, r4
 801a664:	f7ff f85f 	bl	8019726 <_ux_utility_thread_create>
 801a668:	0003      	movs	r3, r0
 801a66a:	61fb      	str	r3, [r7, #28]
 801a66c:	e001      	b.n	801a672 <_ux_device_class_storage_initialize+0x9e>
                    _ux_device_class_storage_thread,
                    (ULONG) (ALIGN_TYPE) class_inst, (VOID *) class_inst -> ux_slave_class_thread_stack,
                    UX_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_CLASS,
                    UX_THREAD_PRIORITY_CLASS, UX_NO_TIME_SLICE, UX_DONT_START);
    else
        status = UX_MEMORY_INSUFFICIENT;
 801a66e:	2312      	movs	r3, #18
 801a670:	61fb      	str	r3, [r7, #28]

    status = UX_SUCCESS;
#endif

    /* If thread resources allocated, go on.  */
    if (status == UX_SUCCESS)
 801a672:	69fb      	ldr	r3, [r7, #28]
 801a674:	2b00      	cmp	r3, #0
 801a676:	d000      	beq.n	801a67a <_ux_device_class_storage_initialize+0xa6>
 801a678:	e11a      	b.n	801a8b0 <_ux_device_class_storage_initialize+0x2dc>
    {

        UX_THREAD_EXTENSION_PTR_SET(&(class_inst -> ux_slave_class_thread), class_inst)

        /* Store the number of LUN declared.  */
        storage -> ux_slave_class_storage_number_lun = storage_parameter -> ux_slave_class_storage_parameter_number_lun;
 801a67a:	697b      	ldr	r3, [r7, #20]
 801a67c:	689a      	ldr	r2, [r3, #8]
 801a67e:	68fb      	ldr	r3, [r7, #12]
 801a680:	605a      	str	r2, [r3, #4]

        /* Copy each individual LUN parameters.  */
        for (lun_index = 0; lun_index < storage -> ux_slave_class_storage_number_lun; lun_index++)
 801a682:	2300      	movs	r3, #0
 801a684:	61bb      	str	r3, [r7, #24]
 801a686:	e0c8      	b.n	801a81a <_ux_device_class_storage_initialize+0x246>
        {

            /* Check block length size. */
            if (storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_block_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 801a688:	6979      	ldr	r1, [r7, #20]
 801a68a:	69ba      	ldr	r2, [r7, #24]
 801a68c:	0013      	movs	r3, r2
 801a68e:	00db      	lsls	r3, r3, #3
 801a690:	1a9b      	subs	r3, r3, r2
 801a692:	00db      	lsls	r3, r3, #3
 801a694:	18cb      	adds	r3, r1, r3
 801a696:	3310      	adds	r3, #16
 801a698:	681a      	ldr	r2, [r3, #0]
 801a69a:	2380      	movs	r3, #128	@ 0x80
 801a69c:	011b      	lsls	r3, r3, #4
 801a69e:	429a      	cmp	r2, r3
 801a6a0:	d902      	bls.n	801a6a8 <_ux_device_class_storage_initialize+0xd4>
            {
                /* Cannot proceed.  */
                status = (UX_MEMORY_INSUFFICIENT);
 801a6a2:	2312      	movs	r3, #18
 801a6a4:	61fb      	str	r3, [r7, #28]
                break;
 801a6a6:	e0be      	b.n	801a826 <_ux_device_class_storage_initialize+0x252>
            }

            /* Store all the application parameter information about the media.  */
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_last_lba       = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_last_lba;
 801a6a8:	6979      	ldr	r1, [r7, #20]
 801a6aa:	69ba      	ldr	r2, [r7, #24]
 801a6ac:	0013      	movs	r3, r2
 801a6ae:	00db      	lsls	r3, r3, #3
 801a6b0:	1a9b      	subs	r3, r3, r2
 801a6b2:	00db      	lsls	r3, r3, #3
 801a6b4:	18cb      	adds	r3, r1, r3
 801a6b6:	330c      	adds	r3, #12
 801a6b8:	6819      	ldr	r1, [r3, #0]
 801a6ba:	68f8      	ldr	r0, [r7, #12]
 801a6bc:	69ba      	ldr	r2, [r7, #24]
 801a6be:	0013      	movs	r3, r2
 801a6c0:	00db      	lsls	r3, r3, #3
 801a6c2:	1a9b      	subs	r3, r3, r2
 801a6c4:	00db      	lsls	r3, r3, #3
 801a6c6:	18c3      	adds	r3, r0, r3
 801a6c8:	3308      	adds	r3, #8
 801a6ca:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_block_length   = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_block_length;
 801a6cc:	6979      	ldr	r1, [r7, #20]
 801a6ce:	69ba      	ldr	r2, [r7, #24]
 801a6d0:	0013      	movs	r3, r2
 801a6d2:	00db      	lsls	r3, r3, #3
 801a6d4:	1a9b      	subs	r3, r3, r2
 801a6d6:	00db      	lsls	r3, r3, #3
 801a6d8:	18cb      	adds	r3, r1, r3
 801a6da:	3310      	adds	r3, #16
 801a6dc:	6819      	ldr	r1, [r3, #0]
 801a6de:	68f8      	ldr	r0, [r7, #12]
 801a6e0:	69ba      	ldr	r2, [r7, #24]
 801a6e2:	0013      	movs	r3, r2
 801a6e4:	00db      	lsls	r3, r3, #3
 801a6e6:	1a9b      	subs	r3, r3, r2
 801a6e8:	00db      	lsls	r3, r3, #3
 801a6ea:	18c3      	adds	r3, r0, r3
 801a6ec:	330c      	adds	r3, #12
 801a6ee:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_type           = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_type;
 801a6f0:	6979      	ldr	r1, [r7, #20]
 801a6f2:	69ba      	ldr	r2, [r7, #24]
 801a6f4:	0013      	movs	r3, r2
 801a6f6:	00db      	lsls	r3, r3, #3
 801a6f8:	1a9b      	subs	r3, r3, r2
 801a6fa:	00db      	lsls	r3, r3, #3
 801a6fc:	18cb      	adds	r3, r1, r3
 801a6fe:	3314      	adds	r3, #20
 801a700:	6819      	ldr	r1, [r3, #0]
 801a702:	68f8      	ldr	r0, [r7, #12]
 801a704:	69ba      	ldr	r2, [r7, #24]
 801a706:	0013      	movs	r3, r2
 801a708:	00db      	lsls	r3, r3, #3
 801a70a:	1a9b      	subs	r3, r3, r2
 801a70c:	00db      	lsls	r3, r3, #3
 801a70e:	18c3      	adds	r3, r0, r3
 801a710:	3310      	adds	r3, #16
 801a712:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_removable_flag = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_removable_flag;
 801a714:	6979      	ldr	r1, [r7, #20]
 801a716:	69ba      	ldr	r2, [r7, #24]
 801a718:	0013      	movs	r3, r2
 801a71a:	00db      	lsls	r3, r3, #3
 801a71c:	1a9b      	subs	r3, r3, r2
 801a71e:	00db      	lsls	r3, r3, #3
 801a720:	18cb      	adds	r3, r1, r3
 801a722:	3318      	adds	r3, #24
 801a724:	6819      	ldr	r1, [r3, #0]
 801a726:	68f8      	ldr	r0, [r7, #12]
 801a728:	69ba      	ldr	r2, [r7, #24]
 801a72a:	0013      	movs	r3, r2
 801a72c:	00db      	lsls	r3, r3, #3
 801a72e:	1a9b      	subs	r3, r3, r2
 801a730:	00db      	lsls	r3, r3, #3
 801a732:	18c3      	adds	r3, r0, r3
 801a734:	3314      	adds	r3, #20
 801a736:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_read_only_flag = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_read_only_flag;
 801a738:	6979      	ldr	r1, [r7, #20]
 801a73a:	69ba      	ldr	r2, [r7, #24]
 801a73c:	0013      	movs	r3, r2
 801a73e:	00db      	lsls	r3, r3, #3
 801a740:	1a9b      	subs	r3, r3, r2
 801a742:	00db      	lsls	r3, r3, #3
 801a744:	18cb      	adds	r3, r1, r3
 801a746:	331c      	adds	r3, #28
 801a748:	6819      	ldr	r1, [r3, #0]
 801a74a:	68f8      	ldr	r0, [r7, #12]
 801a74c:	69ba      	ldr	r2, [r7, #24]
 801a74e:	0013      	movs	r3, r2
 801a750:	00db      	lsls	r3, r3, #3
 801a752:	1a9b      	subs	r3, r3, r2
 801a754:	00db      	lsls	r3, r3, #3
 801a756:	18c3      	adds	r3, r0, r3
 801a758:	3318      	adds	r3, #24
 801a75a:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_read           = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_read;
 801a75c:	6979      	ldr	r1, [r7, #20]
 801a75e:	69ba      	ldr	r2, [r7, #24]
 801a760:	0013      	movs	r3, r2
 801a762:	00db      	lsls	r3, r3, #3
 801a764:	1a9b      	subs	r3, r3, r2
 801a766:	00db      	lsls	r3, r3, #3
 801a768:	18cb      	adds	r3, r1, r3
 801a76a:	3330      	adds	r3, #48	@ 0x30
 801a76c:	6819      	ldr	r1, [r3, #0]
 801a76e:	68f8      	ldr	r0, [r7, #12]
 801a770:	69ba      	ldr	r2, [r7, #24]
 801a772:	0013      	movs	r3, r2
 801a774:	00db      	lsls	r3, r3, #3
 801a776:	1a9b      	subs	r3, r3, r2
 801a778:	00db      	lsls	r3, r3, #3
 801a77a:	18c3      	adds	r3, r0, r3
 801a77c:	332c      	adds	r3, #44	@ 0x2c
 801a77e:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_flush          = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_flush;
 801a780:	6979      	ldr	r1, [r7, #20]
 801a782:	69ba      	ldr	r2, [r7, #24]
 801a784:	0013      	movs	r3, r2
 801a786:	00db      	lsls	r3, r3, #3
 801a788:	1a9b      	subs	r3, r3, r2
 801a78a:	00db      	lsls	r3, r3, #3
 801a78c:	18cb      	adds	r3, r1, r3
 801a78e:	3338      	adds	r3, #56	@ 0x38
 801a790:	6819      	ldr	r1, [r3, #0]
 801a792:	68f8      	ldr	r0, [r7, #12]
 801a794:	69ba      	ldr	r2, [r7, #24]
 801a796:	0013      	movs	r3, r2
 801a798:	00db      	lsls	r3, r3, #3
 801a79a:	1a9b      	subs	r3, r3, r2
 801a79c:	00db      	lsls	r3, r3, #3
 801a79e:	18c3      	adds	r3, r0, r3
 801a7a0:	3334      	adds	r3, #52	@ 0x34
 801a7a2:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_write          = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_write;
 801a7a4:	6979      	ldr	r1, [r7, #20]
 801a7a6:	69ba      	ldr	r2, [r7, #24]
 801a7a8:	0013      	movs	r3, r2
 801a7aa:	00db      	lsls	r3, r3, #3
 801a7ac:	1a9b      	subs	r3, r3, r2
 801a7ae:	00db      	lsls	r3, r3, #3
 801a7b0:	18cb      	adds	r3, r1, r3
 801a7b2:	3334      	adds	r3, #52	@ 0x34
 801a7b4:	6819      	ldr	r1, [r3, #0]
 801a7b6:	68f8      	ldr	r0, [r7, #12]
 801a7b8:	69ba      	ldr	r2, [r7, #24]
 801a7ba:	0013      	movs	r3, r2
 801a7bc:	00db      	lsls	r3, r3, #3
 801a7be:	1a9b      	subs	r3, r3, r2
 801a7c0:	00db      	lsls	r3, r3, #3
 801a7c2:	18c3      	adds	r3, r0, r3
 801a7c4:	3330      	adds	r3, #48	@ 0x30
 801a7c6:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_status         = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_status;
 801a7c8:	6979      	ldr	r1, [r7, #20]
 801a7ca:	69bb      	ldr	r3, [r7, #24]
 801a7cc:	1c5a      	adds	r2, r3, #1
 801a7ce:	0013      	movs	r3, r2
 801a7d0:	00db      	lsls	r3, r3, #3
 801a7d2:	1a9b      	subs	r3, r3, r2
 801a7d4:	00db      	lsls	r3, r3, #3
 801a7d6:	18cb      	adds	r3, r1, r3
 801a7d8:	3304      	adds	r3, #4
 801a7da:	6818      	ldr	r0, [r3, #0]
 801a7dc:	68f9      	ldr	r1, [r7, #12]
 801a7de:	69bb      	ldr	r3, [r7, #24]
 801a7e0:	1c5a      	adds	r2, r3, #1
 801a7e2:	0013      	movs	r3, r2
 801a7e4:	00db      	lsls	r3, r3, #3
 801a7e6:	1a9b      	subs	r3, r3, r2
 801a7e8:	00db      	lsls	r3, r3, #3
 801a7ea:	5058      	str	r0, [r3, r1]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_notification   = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_notification;
 801a7ec:	6979      	ldr	r1, [r7, #20]
 801a7ee:	69bb      	ldr	r3, [r7, #24]
 801a7f0:	1c5a      	adds	r2, r3, #1
 801a7f2:	0013      	movs	r3, r2
 801a7f4:	00db      	lsls	r3, r3, #3
 801a7f6:	1a9b      	subs	r3, r3, r2
 801a7f8:	00db      	lsls	r3, r3, #3
 801a7fa:	18cb      	adds	r3, r1, r3
 801a7fc:	3308      	adds	r3, #8
 801a7fe:	6819      	ldr	r1, [r3, #0]
 801a800:	68f8      	ldr	r0, [r7, #12]
 801a802:	69bb      	ldr	r3, [r7, #24]
 801a804:	1c5a      	adds	r2, r3, #1
 801a806:	0013      	movs	r3, r2
 801a808:	00db      	lsls	r3, r3, #3
 801a80a:	1a9b      	subs	r3, r3, r2
 801a80c:	00db      	lsls	r3, r3, #3
 801a80e:	18c3      	adds	r3, r0, r3
 801a810:	3304      	adds	r3, #4
 801a812:	6019      	str	r1, [r3, #0]
        for (lun_index = 0; lun_index < storage -> ux_slave_class_storage_number_lun; lun_index++)
 801a814:	69bb      	ldr	r3, [r7, #24]
 801a816:	3301      	adds	r3, #1
 801a818:	61bb      	str	r3, [r7, #24]
 801a81a:	68fb      	ldr	r3, [r7, #12]
 801a81c:	685b      	ldr	r3, [r3, #4]
 801a81e:	69ba      	ldr	r2, [r7, #24]
 801a820:	429a      	cmp	r2, r3
 801a822:	d200      	bcs.n	801a826 <_ux_device_class_storage_initialize+0x252>
 801a824:	e730      	b.n	801a688 <_ux_device_class_storage_initialize+0xb4>
        }

        /* If it's OK, complete it.  */
        if (status == UX_SUCCESS)
 801a826:	69fb      	ldr	r3, [r7, #28]
 801a828:	2b00      	cmp	r3, #0
 801a82a:	d13c      	bne.n	801a8a6 <_ux_device_class_storage_initialize+0x2d2>
        {

            /* Store the start and stop signals if needed by the application.  */
            storage -> ux_slave_class_storage_instance_activate = storage_parameter -> ux_slave_class_storage_instance_activate;
 801a82c:	697b      	ldr	r3, [r7, #20]
 801a82e:	681a      	ldr	r2, [r3, #0]
 801a830:	68fb      	ldr	r3, [r7, #12]
 801a832:	655a      	str	r2, [r3, #84]	@ 0x54
            storage -> ux_slave_class_storage_instance_deactivate = storage_parameter -> ux_slave_class_storage_instance_deactivate;
 801a834:	697b      	ldr	r3, [r7, #20]
 801a836:	685a      	ldr	r2, [r3, #4]
 801a838:	68fb      	ldr	r3, [r7, #12]
 801a83a:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Store the vendor id, product id, product revision and product serial.  */
            if (storage_parameter -> ux_slave_class_storage_parameter_vendor_id)
 801a83c:	697b      	ldr	r3, [r7, #20]
 801a83e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a840:	2b00      	cmp	r3, #0
 801a842:	d004      	beq.n	801a84e <_ux_device_class_storage_initialize+0x27a>
                storage -> ux_slave_class_storage_vendor_id = storage_parameter -> ux_slave_class_storage_parameter_vendor_id;
 801a844:	697b      	ldr	r3, [r7, #20]
 801a846:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801a848:	68fb      	ldr	r3, [r7, #12]
 801a84a:	65da      	str	r2, [r3, #92]	@ 0x5c
 801a84c:	e002      	b.n	801a854 <_ux_device_class_storage_initialize+0x280>
            else
                storage -> ux_slave_class_storage_vendor_id = _ux_system_slave_class_storage_vendor_id;
 801a84e:	68fb      	ldr	r3, [r7, #12]
 801a850:	4a24      	ldr	r2, [pc, #144]	@ (801a8e4 <_ux_device_class_storage_initialize+0x310>)
 801a852:	65da      	str	r2, [r3, #92]	@ 0x5c

            if (storage_parameter -> ux_slave_class_storage_parameter_product_id)
 801a854:	697b      	ldr	r3, [r7, #20]
 801a856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a858:	2b00      	cmp	r3, #0
 801a85a:	d004      	beq.n	801a866 <_ux_device_class_storage_initialize+0x292>
                storage -> ux_slave_class_storage_product_id = storage_parameter -> ux_slave_class_storage_parameter_product_id;
 801a85c:	697b      	ldr	r3, [r7, #20]
 801a85e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801a860:	68fb      	ldr	r3, [r7, #12]
 801a862:	661a      	str	r2, [r3, #96]	@ 0x60
 801a864:	e002      	b.n	801a86c <_ux_device_class_storage_initialize+0x298>
            else
                storage -> ux_slave_class_storage_product_id = _ux_system_slave_class_storage_product_id;
 801a866:	68fb      	ldr	r3, [r7, #12]
 801a868:	4a1f      	ldr	r2, [pc, #124]	@ (801a8e8 <_ux_device_class_storage_initialize+0x314>)
 801a86a:	661a      	str	r2, [r3, #96]	@ 0x60

            if (storage_parameter -> ux_slave_class_storage_parameter_product_rev)
 801a86c:	697b      	ldr	r3, [r7, #20]
 801a86e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801a870:	2b00      	cmp	r3, #0
 801a872:	d004      	beq.n	801a87e <_ux_device_class_storage_initialize+0x2aa>
                storage -> ux_slave_class_storage_product_rev = storage_parameter -> ux_slave_class_storage_parameter_product_rev;
 801a874:	697b      	ldr	r3, [r7, #20]
 801a876:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801a878:	68fb      	ldr	r3, [r7, #12]
 801a87a:	665a      	str	r2, [r3, #100]	@ 0x64
 801a87c:	e002      	b.n	801a884 <_ux_device_class_storage_initialize+0x2b0>
            else
                storage -> ux_slave_class_storage_product_rev = _ux_system_slave_class_storage_product_rev;
 801a87e:	68fb      	ldr	r3, [r7, #12]
 801a880:	4a1a      	ldr	r2, [pc, #104]	@ (801a8ec <_ux_device_class_storage_initialize+0x318>)
 801a882:	665a      	str	r2, [r3, #100]	@ 0x64

            if (storage_parameter -> ux_slave_class_storage_parameter_product_serial)
 801a884:	697b      	ldr	r3, [r7, #20]
 801a886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a888:	2b00      	cmp	r3, #0
 801a88a:	d004      	beq.n	801a896 <_ux_device_class_storage_initialize+0x2c2>
                storage -> ux_slave_class_storage_product_serial = storage_parameter -> ux_slave_class_storage_parameter_product_serial;
 801a88c:	697b      	ldr	r3, [r7, #20]
 801a88e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801a890:	68fb      	ldr	r3, [r7, #12]
 801a892:	669a      	str	r2, [r3, #104]	@ 0x68
 801a894:	e002      	b.n	801a89c <_ux_device_class_storage_initialize+0x2c8>
            else
                storage -> ux_slave_class_storage_product_serial = _ux_system_slave_class_storage_product_serial;
 801a896:	68fb      	ldr	r3, [r7, #12]
 801a898:	4a15      	ldr	r2, [pc, #84]	@ (801a8f0 <_ux_device_class_storage_initialize+0x31c>)
 801a89a:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Save the address of the STORAGE instance inside the STORAGE container.  */
            class_inst -> ux_slave_class_instance = (VOID *) storage;
 801a89c:	693b      	ldr	r3, [r7, #16]
 801a89e:	68fa      	ldr	r2, [r7, #12]
 801a8a0:	649a      	str	r2, [r3, #72]	@ 0x48

            return(UX_SUCCESS);
 801a8a2:	2300      	movs	r3, #0
 801a8a4:	e015      	b.n	801a8d2 <_ux_device_class_storage_initialize+0x2fe>
        }

        /* Free thread resources.  */
        _ux_device_thread_delete(&class_inst -> ux_slave_class_thread);
 801a8a6:	693b      	ldr	r3, [r7, #16]
 801a8a8:	3350      	adds	r3, #80	@ 0x50
 801a8aa:	0018      	movs	r0, r3
 801a8ac:	f7fe ff67 	bl	801977e <_ux_utility_thread_delete>
    }

#if !defined(UX_DEVICE_STANDALONE)
    if (class_inst -> ux_slave_class_thread_stack != UX_NULL)
 801a8b0:	693a      	ldr	r2, [r7, #16]
 801a8b2:	2380      	movs	r3, #128	@ 0x80
 801a8b4:	005b      	lsls	r3, r3, #1
 801a8b6:	58d3      	ldr	r3, [r2, r3]
 801a8b8:	2b00      	cmp	r3, #0
 801a8ba:	d005      	beq.n	801a8c8 <_ux_device_class_storage_initialize+0x2f4>
        _ux_utility_memory_free(&class_inst -> ux_slave_class_thread_stack);
 801a8bc:	693b      	ldr	r3, [r7, #16]
 801a8be:	3301      	adds	r3, #1
 801a8c0:	33ff      	adds	r3, #255	@ 0xff
 801a8c2:	0018      	movs	r0, r3
 801a8c4:	f7fe fcf0 	bl	80192a8 <_ux_utility_memory_free>
#endif

    /* Free instance.  */
    _ux_utility_memory_free(storage);
 801a8c8:	68fb      	ldr	r3, [r7, #12]
 801a8ca:	0018      	movs	r0, r3
 801a8cc:	f7fe fcec 	bl	80192a8 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 801a8d0:	69fb      	ldr	r3, [r7, #28]
}
 801a8d2:	0018      	movs	r0, r3
 801a8d4:	46bd      	mov	sp, r7
 801a8d6:	b008      	add	sp, #32
 801a8d8:	bdb0      	pop	{r4, r5, r7, pc}
 801a8da:	46c0      	nop			@ (mov r8, r8)
 801a8dc:	0801b339 	.word	0x0801b339
 801a8e0:	08020154 	.word	0x08020154
 801a8e4:	20000044 	.word	0x20000044
 801a8e8:	20000050 	.word	0x20000050
 801a8ec:	20000064 	.word	0x20000064
 801a8f0:	2000006c 	.word	0x2000006c

0801a8f4 <_ux_device_class_storage_inquiry>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_inquiry(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801a8f4:	b580      	push	{r7, lr}
 801a8f6:	b08a      	sub	sp, #40	@ 0x28
 801a8f8:	af00      	add	r7, sp, #0
 801a8fa:	60f8      	str	r0, [r7, #12]
 801a8fc:	60b9      	str	r1, [r7, #8]
 801a8fe:	607a      	str	r2, [r7, #4]
 801a900:	603b      	str	r3, [r7, #0]

UINT                    status = UX_SUCCESS;
 801a902:	2300      	movs	r3, #0
 801a904:	627b      	str	r3, [r7, #36]	@ 0x24
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_INQUIRY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

#if !defined(UX_DEVICE_STANDALONE)

    /* Check direction.  */
    if (storage -> ux_slave_class_storage_host_length &&
 801a906:	68fb      	ldr	r3, [r7, #12]
 801a908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a90a:	2b00      	cmp	r3, #0
 801a90c:	d00e      	beq.n	801a92c <_ux_device_class_storage_inquiry+0x38>
        (storage -> ux_slave_class_storage_cbw_flags & 0x80) == 0)
 801a90e:	68fb      	ldr	r3, [r7, #12]
 801a910:	2244      	movs	r2, #68	@ 0x44
 801a912:	5c9b      	ldrb	r3, [r3, r2]
 801a914:	b25b      	sxtb	r3, r3
    if (storage -> ux_slave_class_storage_host_length &&
 801a916:	2b00      	cmp	r3, #0
 801a918:	db08      	blt.n	801a92c <_ux_device_class_storage_inquiry+0x38>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 801a91a:	683b      	ldr	r3, [r7, #0]
 801a91c:	0018      	movs	r0, r3
 801a91e:	f002 ff81 	bl	801d824 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801a922:	68fb      	ldr	r3, [r7, #12]
 801a924:	2202      	movs	r2, #2
 801a926:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801a928:	23ff      	movs	r3, #255	@ 0xff
 801a92a:	e0c9      	b.n	801aac0 <_ux_device_class_storage_inquiry+0x1cc>
    }
#endif

    /* From the SCSI Inquiry payload, get the page code.  */
    inquiry_page_code =  *(cbwcb + UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE);
 801a92c:	231f      	movs	r3, #31
 801a92e:	18fb      	adds	r3, r7, r3
 801a930:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a932:	7892      	ldrb	r2, [r2, #2]
 801a934:	701a      	strb	r2, [r3, #0]
    
    /* And the length to be returned. */
    inquiry_length =  storage -> ux_slave_class_storage_host_length;
 801a936:	68fb      	ldr	r3, [r7, #12]
 801a938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a93a:	623b      	str	r3, [r7, #32]

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801a93c:	687b      	ldr	r3, [r7, #4]
 801a93e:	3330      	adds	r3, #48	@ 0x30
 801a940:	61bb      	str	r3, [r7, #24]

    /* Obtain inquiry buffer pointer.  */
    inquiry_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 801a942:	69bb      	ldr	r3, [r7, #24]
 801a944:	68db      	ldr	r3, [r3, #12]
 801a946:	617b      	str	r3, [r7, #20]

    /* Ensure the data buffer is cleaned.  */
    _ux_utility_memory_set(inquiry_buffer, 0, UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH); /* Use case of memset is verified. */
 801a948:	697b      	ldr	r3, [r7, #20]
 801a94a:	2224      	movs	r2, #36	@ 0x24
 801a94c:	2100      	movs	r1, #0
 801a94e:	0018      	movs	r0, r3
 801a950:	f7fe fd86 	bl	8019460 <_ux_utility_memory_set>

    /* Check for the maximum length to be returned. */
    if (inquiry_length > UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH)
 801a954:	6a3b      	ldr	r3, [r7, #32]
 801a956:	2b24      	cmp	r3, #36	@ 0x24
 801a958:	d901      	bls.n	801a95e <_ux_device_class_storage_inquiry+0x6a>
        inquiry_length = UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH;
 801a95a:	2324      	movs	r3, #36	@ 0x24
 801a95c:	623b      	str	r3, [r7, #32]

    /* Default CSW to passed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a95e:	68fb      	ldr	r3, [r7, #12]
 801a960:	2200      	movs	r2, #0
 801a962:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Ensure we know about the page code.  */
    switch (inquiry_page_code)
 801a964:	231f      	movs	r3, #31
 801a966:	18fb      	adds	r3, r7, r3
 801a968:	781b      	ldrb	r3, [r3, #0]
 801a96a:	2b00      	cmp	r3, #0
 801a96c:	d002      	beq.n	801a974 <_ux_device_class_storage_inquiry+0x80>
 801a96e:	2b80      	cmp	r3, #128	@ 0x80
 801a970:	d05d      	beq.n	801aa2e <_ux_device_class_storage_inquiry+0x13a>
 801a972:	e078      	b.n	801aa66 <_ux_device_class_storage_inquiry+0x172>
    {

    case UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE_STANDARD:
            
        /* Store the product type.  */
        inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PERIPHERAL_TYPE] =  (UCHAR)storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type;
 801a974:	68f9      	ldr	r1, [r7, #12]
 801a976:	68ba      	ldr	r2, [r7, #8]
 801a978:	0013      	movs	r3, r2
 801a97a:	00db      	lsls	r3, r3, #3
 801a97c:	1a9b      	subs	r3, r3, r2
 801a97e:	00db      	lsls	r3, r3, #3
 801a980:	18cb      	adds	r3, r1, r3
 801a982:	3310      	adds	r3, #16
 801a984:	681b      	ldr	r3, [r3, #0]
 801a986:	b2da      	uxtb	r2, r3
 801a988:	697b      	ldr	r3, [r7, #20]
 801a98a:	701a      	strb	r2, [r3, #0]

        /* Store the Media Removable bit.  */
        inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_REMOVABLE_MEDIA] =  (UCHAR)storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_removable_flag;
 801a98c:	68f9      	ldr	r1, [r7, #12]
 801a98e:	68ba      	ldr	r2, [r7, #8]
 801a990:	0013      	movs	r3, r2
 801a992:	00db      	lsls	r3, r3, #3
 801a994:	1a9b      	subs	r3, r3, r2
 801a996:	00db      	lsls	r3, r3, #3
 801a998:	18cb      	adds	r3, r1, r3
 801a99a:	3314      	adds	r3, #20
 801a99c:	681a      	ldr	r2, [r3, #0]
 801a99e:	697b      	ldr	r3, [r7, #20]
 801a9a0:	3301      	adds	r3, #1
 801a9a2:	b2d2      	uxtb	r2, r2
 801a9a4:	701a      	strb	r2, [r3, #0]

        /* Store the Data Format bit.  */
        if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type == UX_SLAVE_CLASS_STORAGE_MEDIA_CDROM)
 801a9a6:	68f9      	ldr	r1, [r7, #12]
 801a9a8:	68ba      	ldr	r2, [r7, #8]
 801a9aa:	0013      	movs	r3, r2
 801a9ac:	00db      	lsls	r3, r3, #3
 801a9ae:	1a9b      	subs	r3, r3, r2
 801a9b0:	00db      	lsls	r3, r3, #3
 801a9b2:	18cb      	adds	r3, r1, r3
 801a9b4:	3310      	adds	r3, #16
 801a9b6:	681b      	ldr	r3, [r3, #0]
 801a9b8:	2b05      	cmp	r3, #5
 801a9ba:	d104      	bne.n	801a9c6 <_ux_device_class_storage_inquiry+0xd2>
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_DATA_FORMAT] =  0x32;
 801a9bc:	697b      	ldr	r3, [r7, #20]
 801a9be:	3303      	adds	r3, #3
 801a9c0:	2232      	movs	r2, #50	@ 0x32
 801a9c2:	701a      	strb	r2, [r3, #0]
 801a9c4:	e003      	b.n	801a9ce <_ux_device_class_storage_inquiry+0xda>
        else
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_DATA_FORMAT] =  0x00;
 801a9c6:	697b      	ldr	r3, [r7, #20]
 801a9c8:	3303      	adds	r3, #3
 801a9ca:	2200      	movs	r2, #0
 801a9cc:	701a      	strb	r2, [r3, #0]

        /* Store the length of the response.  There is a hack here. For CD-ROM, the data lg is fixed to 0x5B !  */
        if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type != UX_SLAVE_CLASS_STORAGE_MEDIA_CDROM)
 801a9ce:	68f9      	ldr	r1, [r7, #12]
 801a9d0:	68ba      	ldr	r2, [r7, #8]
 801a9d2:	0013      	movs	r3, r2
 801a9d4:	00db      	lsls	r3, r3, #3
 801a9d6:	1a9b      	subs	r3, r3, r2
 801a9d8:	00db      	lsls	r3, r3, #3
 801a9da:	18cb      	adds	r3, r1, r3
 801a9dc:	3310      	adds	r3, #16
 801a9de:	681b      	ldr	r3, [r3, #0]
 801a9e0:	2b05      	cmp	r3, #5
 801a9e2:	d004      	beq.n	801a9ee <_ux_device_class_storage_inquiry+0xfa>
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_ADDITIONAL_LENGTH] =  UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH;
 801a9e4:	697b      	ldr	r3, [r7, #20]
 801a9e6:	3304      	adds	r3, #4
 801a9e8:	2224      	movs	r2, #36	@ 0x24
 801a9ea:	701a      	strb	r2, [r3, #0]
 801a9ec:	e003      	b.n	801a9f6 <_ux_device_class_storage_inquiry+0x102>
        else            
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_ADDITIONAL_LENGTH] =  UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH_CD_ROM;
 801a9ee:	697b      	ldr	r3, [r7, #20]
 801a9f0:	3304      	adds	r3, #4
 801a9f2:	225b      	movs	r2, #91	@ 0x5b
 801a9f4:	701a      	strb	r2, [r3, #0]

        /* Fill in the storage vendor ID.  */
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_VENDOR_INFORMATION,
 801a9f6:	697b      	ldr	r3, [r7, #20]
 801a9f8:	3308      	adds	r3, #8
 801a9fa:	0018      	movs	r0, r3
                                                                    storage -> ux_slave_class_storage_vendor_id, 8); /* Use case of memcpy is verified. */
 801a9fc:	68fb      	ldr	r3, [r7, #12]
 801a9fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_VENDOR_INFORMATION,
 801aa00:	2208      	movs	r2, #8
 801aa02:	0019      	movs	r1, r3
 801aa04:	f7fe fc34 	bl	8019270 <_ux_utility_memory_copy>

        /* Fill in the product vendor ID.  */
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_ID,
 801aa08:	697b      	ldr	r3, [r7, #20]
 801aa0a:	3310      	adds	r3, #16
 801aa0c:	0018      	movs	r0, r3
                                                                    storage -> ux_slave_class_storage_product_id, 16); /* Use case of memcpy is verified. */
 801aa0e:	68fb      	ldr	r3, [r7, #12]
 801aa10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_ID,
 801aa12:	2210      	movs	r2, #16
 801aa14:	0019      	movs	r1, r3
 801aa16:	f7fe fc2b 	bl	8019270 <_ux_utility_memory_copy>

        /* Fill in the product revision number.  */
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_REVISION,
 801aa1a:	697b      	ldr	r3, [r7, #20]
 801aa1c:	3320      	adds	r3, #32
 801aa1e:	0018      	movs	r0, r3
                                                                    storage -> ux_slave_class_storage_product_rev, 4); /* Use case of memcpy is verified. */
 801aa20:	68fb      	ldr	r3, [r7, #12]
 801aa22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_REVISION,
 801aa24:	2204      	movs	r2, #4
 801aa26:	0019      	movs	r1, r3
 801aa28:	f7fe fc22 	bl	8019270 <_ux_utility_memory_copy>

        break;
 801aa2c:	e030      	b.n	801aa90 <_ux_device_class_storage_inquiry+0x19c>

    case UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE_SERIAL:

        /* Initialize the page code in response buffer.  */
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer, UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE_SERIAL);
 801aa2e:	69bb      	ldr	r3, [r7, #24]
 801aa30:	68db      	ldr	r3, [r3, #12]
 801aa32:	2180      	movs	r1, #128	@ 0x80
 801aa34:	0018      	movs	r0, r3
 801aa36:	f7fe fe1d 	bl	8019674 <_ux_utility_short_put_big_endian>

        /* Initialize the length of the serial number in response buffer.  */
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer + 2, 20);
 801aa3a:	69bb      	ldr	r3, [r7, #24]
 801aa3c:	68db      	ldr	r3, [r3, #12]
 801aa3e:	3302      	adds	r3, #2
 801aa40:	2114      	movs	r1, #20
 801aa42:	0018      	movs	r0, r3
 801aa44:	f7fe fe16 	bl	8019674 <_ux_utility_short_put_big_endian>

        /* Copy the serial number buffer into the transfer request memory.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer + 4, storage -> ux_slave_class_storage_product_serial, 20); /* Use case of memcpy is verified. */
 801aa48:	69bb      	ldr	r3, [r7, #24]
 801aa4a:	68db      	ldr	r3, [r3, #12]
 801aa4c:	1d18      	adds	r0, r3, #4
 801aa4e:	68fb      	ldr	r3, [r7, #12]
 801aa50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801aa52:	2214      	movs	r2, #20
 801aa54:	0019      	movs	r1, r3
 801aa56:	f7fe fc0b 	bl	8019270 <_ux_utility_memory_copy>

        /* Send a data payload with the inquiry response buffer.  */
        if (inquiry_length > 24)
 801aa5a:	6a3b      	ldr	r3, [r7, #32]
 801aa5c:	2b18      	cmp	r3, #24
 801aa5e:	d916      	bls.n	801aa8e <_ux_device_class_storage_inquiry+0x19a>
            inquiry_length = 24;
 801aa60:	2318      	movs	r3, #24
 801aa62:	623b      	str	r3, [r7, #32]
    
        break;
 801aa64:	e013      	b.n	801aa8e <_ux_device_class_storage_inquiry+0x19a>

    default:
            
#if !defined(UX_DEVICE_STANDALONE)
        /* The page code is not supported.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 801aa66:	687b      	ldr	r3, [r7, #4]
 801aa68:	0018      	movs	r0, r3
 801aa6a:	f002 fedb 	bl	801d824 <_ux_device_stack_endpoint_stall>
#endif

        /* And update the REQUEST_SENSE codes.  */
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801aa6e:	68f9      	ldr	r1, [r7, #12]
 801aa70:	68ba      	ldr	r2, [r7, #8]
 801aa72:	0013      	movs	r3, r2
 801aa74:	00db      	lsls	r3, r3, #3
 801aa76:	1a9b      	subs	r3, r3, r2
 801aa78:	00db      	lsls	r3, r3, #3
 801aa7a:	18cb      	adds	r3, r1, r3
 801aa7c:	3320      	adds	r3, #32
 801aa7e:	4a12      	ldr	r2, [pc, #72]	@ (801aac8 <_ux_device_class_storage_inquiry+0x1d4>)
 801aa80:	601a      	str	r2, [r3, #0]
                                               UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x05,0x26,0x01);

        /* Now we set the CSW with failure.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801aa82:	68fb      	ldr	r3, [r7, #12]
 801aa84:	2201      	movs	r2, #1
 801aa86:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Return error.  */
        status =  UX_ERROR;
 801aa88:	23ff      	movs	r3, #255	@ 0xff
 801aa8a:	627b      	str	r3, [r7, #36]	@ 0x24

        break;            
 801aa8c:	e000      	b.n	801aa90 <_ux_device_class_storage_inquiry+0x19c>
        break;
 801aa8e:	46c0      	nop			@ (mov r8, r8)
    }    

    /* Error cases.  */
    if (status != UX_SUCCESS)
 801aa90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aa92:	2b00      	cmp	r3, #0
 801aa94:	d001      	beq.n	801aa9a <_ux_device_class_storage_inquiry+0x1a6>
        return(status);
 801aa96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aa98:	e012      	b.n	801aac0 <_ux_device_class_storage_inquiry+0x1cc>
    storage -> ux_device_class_storage_data_count = 0;

#else

    /* Send a data payload with the inquiry response buffer.  */
    if (inquiry_length)
 801aa9a:	6a3b      	ldr	r3, [r7, #32]
 801aa9c:	2b00      	cmp	r3, #0
 801aa9e:	d005      	beq.n	801aaac <_ux_device_class_storage_inquiry+0x1b8>
        _ux_device_stack_transfer_request(transfer_request, inquiry_length, inquiry_length);
 801aaa0:	6a3a      	ldr	r2, [r7, #32]
 801aaa2:	6a39      	ldr	r1, [r7, #32]
 801aaa4:	69bb      	ldr	r3, [r7, #24]
 801aaa6:	0018      	movs	r0, r3
 801aaa8:	f003 fba8 	bl	801e1fc <_ux_device_stack_transfer_request>

    /* Check length.  */
    if (storage -> ux_slave_class_storage_host_length != inquiry_length)
 801aaac:	68fb      	ldr	r3, [r7, #12]
 801aaae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801aab0:	6a3a      	ldr	r2, [r7, #32]
 801aab2:	429a      	cmp	r2, r3
 801aab4:	d003      	beq.n	801aabe <_ux_device_class_storage_inquiry+0x1ca>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 801aab6:	687b      	ldr	r3, [r7, #4]
 801aab8:	0018      	movs	r0, r3
 801aaba:	f002 feb3 	bl	801d824 <_ux_device_stack_endpoint_stall>
    }
#endif

    /* Return completion status.  */
    return(status);
 801aabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801aac0:	0018      	movs	r0, r3
 801aac2:	46bd      	mov	sp, r7
 801aac4:	b00a      	add	sp, #40	@ 0x28
 801aac6:	bd80      	pop	{r7, pc}
 801aac8:	00012605 	.word	0x00012605

0801aacc <_ux_device_class_storage_mode_select>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_mode_select(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801aacc:	b580      	push	{r7, lr}
 801aace:	b084      	sub	sp, #16
 801aad0:	af00      	add	r7, sp, #0
 801aad2:	60f8      	str	r0, [r7, #12]
 801aad4:	60b9      	str	r1, [r7, #8]
 801aad6:	607a      	str	r2, [r7, #4]
 801aad8:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_MODE_SELECT, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* This command is not yet supported. So Stall the endpoint.  */
    if (storage -> ux_slave_class_storage_host_length)
 801aada:	68fb      	ldr	r3, [r7, #12]
 801aadc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801aade:	2b00      	cmp	r3, #0
 801aae0:	d007      	beq.n	801aaf2 <_ux_device_class_storage_mode_select+0x26>
    {

#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_out);
 801aae2:	683b      	ldr	r3, [r7, #0]
 801aae4:	0018      	movs	r0, r3
 801aae6:	f002 fe9d 	bl	801d824 <_ux_device_stack_endpoint_stall>
#else
        UX_PARAMETER_NOT_USED(endpoint_out);
#endif

        storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length;
 801aaea:	68fb      	ldr	r3, [r7, #12]
 801aaec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801aaee:	68fb      	ldr	r3, [r7, #12]
 801aaf0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* And update the REQUEST_SENSE codes.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801aaf2:	68f9      	ldr	r1, [r7, #12]
 801aaf4:	68ba      	ldr	r2, [r7, #8]
 801aaf6:	0013      	movs	r3, r2
 801aaf8:	00db      	lsls	r3, r3, #3
 801aafa:	1a9b      	subs	r3, r3, r2
 801aafc:	00db      	lsls	r3, r3, #3
 801aafe:	18cb      	adds	r3, r1, r3
 801ab00:	3320      	adds	r3, #32
 801ab02:	4a07      	ldr	r2, [pc, #28]	@ (801ab20 <_ux_device_class_storage_mode_select+0x54>)
 801ab04:	601a      	str	r2, [r3, #0]
                                            UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x05,0x26,0x01);

    /* Now we set the CSW with failure.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801ab06:	68fb      	ldr	r3, [r7, #12]
 801ab08:	2201      	movs	r2, #1
 801ab0a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 801ab0c:	2254      	movs	r2, #84	@ 0x54
 801ab0e:	2107      	movs	r1, #7
 801ab10:	2002      	movs	r0, #2
 801ab12:	f7fe f84f 	bl	8018bb4 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return not supported error!  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 801ab16:	2354      	movs	r3, #84	@ 0x54
}    
 801ab18:	0018      	movs	r0, r3
 801ab1a:	46bd      	mov	sp, r7
 801ab1c:	b004      	add	sp, #16
 801ab1e:	bd80      	pop	{r7, pc}
 801ab20:	00012605 	.word	0x00012605

0801ab24 <_ux_device_class_storage_mode_sense>:
UINT  _ux_device_class_storage_mode_sense(UX_SLAVE_CLASS_STORAGE *storage, 
                      ULONG               lun, 
                      UX_SLAVE_ENDPOINT   *endpoint_in,
                      UX_SLAVE_ENDPOINT   *endpoint_out, 
                      UCHAR               *cbwcb)
{
 801ab24:	b580      	push	{r7, lr}
 801ab26:	b090      	sub	sp, #64	@ 0x40
 801ab28:	af00      	add	r7, sp, #0
 801ab2a:	60f8      	str	r0, [r7, #12]
 801ab2c:	60b9      	str	r1, [r7, #8]
 801ab2e:	607a      	str	r2, [r7, #4]
 801ab30:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_MODE_SENSE, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801ab32:	687b      	ldr	r3, [r7, #4]
 801ab34:	3330      	adds	r3, #48	@ 0x30
 801ab36:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the command format : we have 1a and 5a.  */
    mode_sense_command =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_OPERATION);
 801ab38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ab3a:	781b      	ldrb	r3, [r3, #0]
 801ab3c:	623b      	str	r3, [r7, #32]
    
    /* Extract the notification from the cbwcb.  */
    page_code =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PC_PAGE_CODE);
 801ab3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ab40:	3302      	adds	r3, #2
 801ab42:	781b      	ldrb	r3, [r3, #0]
 801ab44:	61fb      	str	r3, [r7, #28]

    /* Check the command.  */
    if (mode_sense_command == UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT)
 801ab46:	6a3b      	ldr	r3, [r7, #32]
 801ab48:	2b1a      	cmp	r3, #26
 801ab4a:	d108      	bne.n	801ab5e <_ux_device_class_storage_mode_sense+0x3a>
    {

        /* Extract the length to be returned by the cbwcb.  */
        mode_sense_reply_length =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_ALLOCATION_LENGTH_6);
 801ab4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ab4e:	3304      	adds	r3, #4
 801ab50:	781b      	ldrb	r3, [r3, #0]
 801ab52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        flags_index = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_FLAGS_6;
 801ab54:	2302      	movs	r3, #2
 801ab56:	633b      	str	r3, [r7, #48]	@ 0x30
        response_header_length = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_HEADER_LENGTH_6;
 801ab58:	2304      	movs	r3, #4
 801ab5a:	637b      	str	r3, [r7, #52]	@ 0x34
 801ab5c:	e00a      	b.n	801ab74 <_ux_device_class_storage_mode_sense+0x50>

    else
    {

        /* Extract the length to be returned by the cbwcb.  */
        mode_sense_reply_length =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_ALLOCATION_LENGTH_10);
 801ab5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ab60:	3307      	adds	r3, #7
 801ab62:	0018      	movs	r0, r3
 801ab64:	f7fe fd6b 	bl	801963e <_ux_utility_short_get_big_endian>
 801ab68:	0003      	movs	r3, r0
 801ab6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        flags_index = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_FLAGS_10;
 801ab6c:	2303      	movs	r3, #3
 801ab6e:	633b      	str	r3, [r7, #48]	@ 0x30
        response_header_length = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_HEADER_LENGTH_10;
 801ab70:	2308      	movs	r3, #8
 801ab72:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Ensure reply not exceed storage buffer.  */
    if (mode_sense_reply_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 801ab74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ab76:	2380      	movs	r3, #128	@ 0x80
 801ab78:	011b      	lsls	r3, r3, #4
 801ab7a:	429a      	cmp	r2, r3
 801ab7c:	d902      	bls.n	801ab84 <_ux_device_class_storage_mode_sense+0x60>
        mode_sense_reply_length = UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 801ab7e:	2380      	movs	r3, #128	@ 0x80
 801ab80:	011b      	lsls	r3, r3, #4
 801ab82:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Ensure memory buffer cleaned.  */
    _ux_utility_memory_set(transfer_request -> ux_slave_transfer_request_data_pointer, 0, mode_sense_reply_length); /* Use case of memset is verified. */
 801ab84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab86:	68db      	ldr	r3, [r3, #12]
 801ab88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ab8a:	2100      	movs	r1, #0
 801ab8c:	0018      	movs	r0, r3
 801ab8e:	f7fe fc67 	bl	8019460 <_ux_utility_memory_set>

    /* Establish READ ONLY flag.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read_only_flag == UX_TRUE)
 801ab92:	68f9      	ldr	r1, [r7, #12]
 801ab94:	68ba      	ldr	r2, [r7, #8]
 801ab96:	0013      	movs	r3, r2
 801ab98:	00db      	lsls	r3, r3, #3
 801ab9a:	1a9b      	subs	r3, r3, r2
 801ab9c:	00db      	lsls	r3, r3, #3
 801ab9e:	18cb      	adds	r3, r1, r3
 801aba0:	3318      	adds	r3, #24
 801aba2:	681b      	ldr	r3, [r3, #0]
 801aba4:	2b01      	cmp	r3, #1
 801aba6:	d104      	bne.n	801abb2 <_ux_device_class_storage_mode_sense+0x8e>
    
        /* This device is Read Only.  */
        read_only_flag = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_FLAG_WP;
 801aba8:	233b      	movs	r3, #59	@ 0x3b
 801abaa:	18fb      	adds	r3, r7, r3
 801abac:	2280      	movs	r2, #128	@ 0x80
 801abae:	701a      	strb	r2, [r3, #0]
 801abb0:	e003      	b.n	801abba <_ux_device_class_storage_mode_sense+0x96>
    
    else
    
        /* This device can be written to.  */
        read_only_flag = 0;        
 801abb2:	233b      	movs	r3, #59	@ 0x3b
 801abb4:	18fb      	adds	r3, r7, r3
 801abb6:	2200      	movs	r2, #0
 801abb8:	701a      	strb	r2, [r3, #0]

    /* Build response based on expected page codes.  */

    /* Initialize length and page pointer.  */
    mode_data_length = response_header_length;
 801abba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801abbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    page_pointer = transfer_request -> ux_slave_transfer_request_data_pointer + response_header_length;
 801abbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abc0:	68da      	ldr	r2, [r3, #12]
 801abc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801abc4:	18d3      	adds	r3, r2, r3
 801abc6:	62bb      	str	r3, [r7, #40]	@ 0x28
        page_pointer += page_length;
    }
#endif

    /* Caching mode page is returned if cache flush callback implemented.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush != UX_NULL &&
 801abc8:	68f9      	ldr	r1, [r7, #12]
 801abca:	68ba      	ldr	r2, [r7, #8]
 801abcc:	0013      	movs	r3, r2
 801abce:	00db      	lsls	r3, r3, #3
 801abd0:	1a9b      	subs	r3, r3, r2
 801abd2:	00db      	lsls	r3, r3, #3
 801abd4:	18cb      	adds	r3, r1, r3
 801abd6:	3334      	adds	r3, #52	@ 0x34
 801abd8:	681b      	ldr	r3, [r3, #0]
 801abda:	2b00      	cmp	r3, #0
 801abdc:	d01f      	beq.n	801ac1e <_ux_device_class_storage_mode_sense+0xfa>
 801abde:	69fb      	ldr	r3, [r7, #28]
 801abe0:	2b08      	cmp	r3, #8
 801abe2:	d002      	beq.n	801abea <_ux_device_class_storage_mode_sense+0xc6>
        (page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_CACHE ||
 801abe4:	69fb      	ldr	r3, [r7, #28]
 801abe6:	2b3f      	cmp	r3, #63	@ 0x3f
 801abe8:	d119      	bne.n	801ac1e <_ux_device_class_storage_mode_sense+0xfa>
        page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_ALL))
    {
        page_length = USBX_DEVICE_CLASS_STORAGE_MODE_SENSE_PAGE_CACHE_LENGTH;
 801abea:	2314      	movs	r3, #20
 801abec:	61bb      	str	r3, [r7, #24]

        /* Store page code.  */
        *(page_pointer) = UX_SLAVE_CLASS_STORAGE_PAGE_CODE_CACHE;
 801abee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801abf0:	2208      	movs	r2, #8
 801abf2:	701a      	strb	r2, [r3, #0]

        /* Store the length of the page data.  */
        *(page_pointer + UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_LENGTH) =
 801abf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801abf6:	3301      	adds	r3, #1
 801abf8:	2212      	movs	r2, #18
 801abfa:	701a      	strb	r2, [r3, #0]
                            UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_PAGE_LENGTH;

        /* Set the Write Cache Enabled (WCE) bit.  */
        *(page_pointer + UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_FLAGS) |=
 801abfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801abfe:	3302      	adds	r3, #2
 801ac00:	781a      	ldrb	r2, [r3, #0]
 801ac02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ac04:	3302      	adds	r3, #2
 801ac06:	2104      	movs	r1, #4
 801ac08:	430a      	orrs	r2, r1
 801ac0a:	b2d2      	uxtb	r2, r2
 801ac0c:	701a      	strb	r2, [r3, #0]
                            UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_FLAG_WCE;

        mode_data_length += page_length;
 801ac0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ac10:	69bb      	ldr	r3, [r7, #24]
 801ac12:	18d3      	adds	r3, r2, r3
 801ac14:	62fb      	str	r3, [r7, #44]	@ 0x2c
        page_pointer += page_length;
 801ac16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ac18:	69bb      	ldr	r3, [r7, #24]
 801ac1a:	18d3      	adds	r3, r2, r3
 801ac1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Informational Exceptions Control mode page.  */
    if (page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_IEC ||
 801ac1e:	69fb      	ldr	r3, [r7, #28]
 801ac20:	2b1c      	cmp	r3, #28
 801ac22:	d002      	beq.n	801ac2a <_ux_device_class_storage_mode_sense+0x106>
 801ac24:	69fb      	ldr	r3, [r7, #28]
 801ac26:	2b3f      	cmp	r3, #63	@ 0x3f
 801ac28:	d110      	bne.n	801ac4c <_ux_device_class_storage_mode_sense+0x128>
        page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_ALL)
    {
        page_length = USBX_DEVICE_CLASS_STORAGE_MODE_SENSE_PAGE_IEC_LENGTH;
 801ac2a:	230c      	movs	r3, #12
 801ac2c:	61bb      	str	r3, [r7, #24]

        /* Store page code.  */
        *(page_pointer) = UX_SLAVE_CLASS_STORAGE_PAGE_CODE_IEC;
 801ac2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ac30:	221c      	movs	r2, #28
 801ac32:	701a      	strb	r2, [r3, #0]

        /* Store the length of the page data.  */
        *(page_pointer + 1) = UX_SLAVE_CLASS_STORAGE_IEC_MODE_PAGE_PAGE_LENGTH;
 801ac34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ac36:	3301      	adds	r3, #1
 801ac38:	220a      	movs	r2, #10
 801ac3a:	701a      	strb	r2, [r3, #0]

        mode_data_length += page_length;
 801ac3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ac3e:	69bb      	ldr	r3, [r7, #24]
 801ac40:	18d3      	adds	r3, r2, r3
 801ac42:	62fb      	str	r3, [r7, #44]	@ 0x2c
        page_pointer += page_length;
 801ac44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ac46:	69bb      	ldr	r3, [r7, #24]
 801ac48:	18d3      	adds	r3, r2, r3
 801ac4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Put the payload length in the header.  */
    if (mode_sense_command == UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT)
 801ac4c:	6a3b      	ldr	r3, [r7, #32]
 801ac4e:	2b1a      	cmp	r3, #26
 801ac50:	d105      	bne.n	801ac5e <_ux_device_class_storage_mode_sense+0x13a>
        * transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)(mode_data_length);
 801ac52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac54:	68db      	ldr	r3, [r3, #12]
 801ac56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ac58:	b2d2      	uxtb	r2, r2
 801ac5a:	701a      	strb	r2, [r3, #0]
 801ac5c:	e007      	b.n	801ac6e <_ux_device_class_storage_mode_sense+0x14a>
    else
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer, (USHORT)mode_data_length);
 801ac5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac60:	68db      	ldr	r3, [r3, #12]
 801ac62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ac64:	b292      	uxth	r2, r2
 801ac66:	0011      	movs	r1, r2
 801ac68:	0018      	movs	r0, r3
 801ac6a:	f7fe fd03 	bl	8019674 <_ux_utility_short_put_big_endian>

    /* Store the write protection flag.  */
    *(transfer_request -> ux_slave_transfer_request_data_pointer + flags_index) = read_only_flag;
 801ac6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac70:	68da      	ldr	r2, [r3, #12]
 801ac72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac74:	18d3      	adds	r3, r2, r3
 801ac76:	223b      	movs	r2, #59	@ 0x3b
 801ac78:	18ba      	adds	r2, r7, r2
 801ac7a:	7812      	ldrb	r2, [r2, #0]
 801ac7c:	701a      	strb	r2, [r3, #0]
    storage -> ux_device_class_storage_data_count = 0;

#else

    /* Send a payload with the response buffer.  */
    _ux_device_stack_transfer_request(transfer_request, mode_sense_reply_length, mode_sense_reply_length); 
 801ac7e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ac80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801ac82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac84:	0018      	movs	r0, r3
 801ac86:	f003 fab9 	bl	801e1fc <_ux_device_stack_transfer_request>
#endif

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801ac8a:	68fb      	ldr	r3, [r7, #12]
 801ac8c:	2200      	movs	r2, #0
 801ac8e:	651a      	str	r2, [r3, #80]	@ 0x50
    status = UX_SUCCESS;
 801ac90:	2300      	movs	r3, #0
 801ac92:	617b      	str	r3, [r7, #20]

    /* Return completion status.  */
    return(status);
 801ac94:	697b      	ldr	r3, [r7, #20]
}
 801ac96:	0018      	movs	r0, r3
 801ac98:	46bd      	mov	sp, r7
 801ac9a:	b010      	add	sp, #64	@ 0x40
 801ac9c:	bd80      	pop	{r7, pc}

0801ac9e <_ux_device_class_storage_prevent_allow_media_removal>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_prevent_allow_media_removal(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801ac9e:	b580      	push	{r7, lr}
 801aca0:	b084      	sub	sp, #16
 801aca2:	af00      	add	r7, sp, #0
 801aca4:	60f8      	str	r0, [r7, #12]
 801aca6:	60b9      	str	r1, [r7, #8]
 801aca8:	607a      	str	r2, [r7, #4]
 801acaa:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_PREVENT_ALLOW_MEDIA_REMOVAL, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801acac:	68fb      	ldr	r3, [r7, #12]
 801acae:	2200      	movs	r2, #0
 801acb0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801acb2:	2300      	movs	r3, #0
}
 801acb4:	0018      	movs	r0, r3
 801acb6:	46bd      	mov	sp, r7
 801acb8:	b004      	add	sp, #16
 801acba:	bd80      	pop	{r7, pc}

0801acbc <_ux_device_class_storage_read>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb, UCHAR scsi_command)
{
 801acbc:	b5b0      	push	{r4, r5, r7, lr}
 801acbe:	b090      	sub	sp, #64	@ 0x40
 801acc0:	af02      	add	r7, sp, #8
 801acc2:	60f8      	str	r0, [r7, #12]
 801acc4:	60b9      	str	r1, [r7, #8]
 801acc6:	607a      	str	r2, [r7, #4]
 801acc8:	603b      	str	r3, [r7, #0]


    UX_PARAMETER_NOT_USED(endpoint_out);

    /* Get the LBA from the CBWCB.  */
    lba =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_LBA);
 801acca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801accc:	3302      	adds	r3, #2
 801acce:	0018      	movs	r0, r3
 801acd0:	f7fe f914 	bl	8018efc <_ux_utility_long_get_big_endian>
 801acd4:	0003      	movs	r3, r0
 801acd6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The type of commands will tell us the width of the field containing the number
       of sectors to read.  */
    if (scsi_command == UX_SLAVE_CLASS_STORAGE_SCSI_READ16)
 801acd8:	234c      	movs	r3, #76	@ 0x4c
 801acda:	18fb      	adds	r3, r7, r3
 801acdc:	781b      	ldrb	r3, [r3, #0]
 801acde:	2b28      	cmp	r3, #40	@ 0x28
 801ace0:	d107      	bne.n	801acf2 <_ux_device_class_storage_read+0x36>

        /* Get the number of blocks from the CBWCB in 16 bits.  */
        total_number_blocks =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_TRANSFER_LENGTH_16);
 801ace2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ace4:	3307      	adds	r3, #7
 801ace6:	0018      	movs	r0, r3
 801ace8:	f7fe fca9 	bl	801963e <_ux_utility_short_get_big_endian>
 801acec:	0003      	movs	r3, r0
 801acee:	633b      	str	r3, [r7, #48]	@ 0x30
 801acf0:	e006      	b.n	801ad00 <_ux_device_class_storage_read+0x44>

    else        

        /* Get the number of blocks from the CBWCB in 32 bits.  */
        total_number_blocks =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_TRANSFER_LENGTH_32);
 801acf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801acf4:	3306      	adds	r3, #6
 801acf6:	0018      	movs	r0, r3
 801acf8:	f7fe f900 	bl	8018efc <_ux_utility_long_get_big_endian>
 801acfc:	0003      	movs	r3, r0
 801acfe:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801ad00:	687b      	ldr	r3, [r7, #4]
 801ad02:	3330      	adds	r3, #48	@ 0x30
 801ad04:	623b      	str	r3, [r7, #32]

    /* Compute the total length to transfer and how much remains.  */
    total_length =  total_number_blocks * storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 801ad06:	68f9      	ldr	r1, [r7, #12]
 801ad08:	68ba      	ldr	r2, [r7, #8]
 801ad0a:	0013      	movs	r3, r2
 801ad0c:	00db      	lsls	r3, r3, #3
 801ad0e:	1a9b      	subs	r3, r3, r2
 801ad10:	00db      	lsls	r3, r3, #3
 801ad12:	18cb      	adds	r3, r1, r3
 801ad14:	330c      	adds	r3, #12
 801ad16:	681a      	ldr	r2, [r3, #0]
 801ad18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad1a:	4353      	muls	r3, r2
 801ad1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Default CSW to failed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801ad1e:	68fb      	ldr	r3, [r7, #12]
 801ad20:	2201      	movs	r2, #1
 801ad22:	651a      	str	r2, [r3, #80]	@ 0x50
#else

    /* Check transfer length.  */

    /* Case (7).  Host length < device length.  */
    if (total_length > storage -> ux_slave_class_storage_host_length)
 801ad24:	68fb      	ldr	r3, [r7, #12]
 801ad26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ad28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ad2a:	429a      	cmp	r2, r3
 801ad2c:	d908      	bls.n	801ad40 <_ux_device_class_storage_read+0x84>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 801ad2e:	687b      	ldr	r3, [r7, #4]
 801ad30:	0018      	movs	r0, r3
 801ad32:	f002 fd77 	bl	801d824 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801ad36:	68fb      	ldr	r3, [r7, #12]
 801ad38:	2202      	movs	r2, #2
 801ad3a:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801ad3c:	23ff      	movs	r3, #255	@ 0xff
 801ad3e:	e0d4      	b.n	801aeea <_ux_device_class_storage_read+0x22e>
    }

    /* Case (8). Hi <> Do.  */
    if ((storage -> ux_slave_class_storage_cbw_flags & 0x80) == 0)
 801ad40:	68fb      	ldr	r3, [r7, #12]
 801ad42:	2244      	movs	r2, #68	@ 0x44
 801ad44:	5c9b      	ldrb	r3, [r3, r2]
 801ad46:	b25b      	sxtb	r3, r3
 801ad48:	2b00      	cmp	r3, #0
 801ad4a:	db08      	blt.n	801ad5e <_ux_device_class_storage_read+0xa2>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 801ad4c:	683b      	ldr	r3, [r7, #0]
 801ad4e:	0018      	movs	r0, r3
 801ad50:	f002 fd68 	bl	801d824 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801ad54:	68fb      	ldr	r3, [r7, #12]
 801ad56:	2202      	movs	r2, #2
 801ad58:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801ad5a:	23ff      	movs	r3, #255	@ 0xff
 801ad5c:	e0c5      	b.n	801aeea <_ux_device_class_storage_read+0x22e>
    }

    /* It may take several transfers to send the requested data.  */
    done_length = 0;
 801ad5e:	2300      	movs	r3, #0
 801ad60:	627b      	str	r3, [r7, #36]	@ 0x24
    while (total_number_blocks)
 801ad62:	e0ab      	b.n	801aebc <_ux_device_class_storage_read+0x200>
    {

        /* Obtain the status of the device.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 801ad64:	68f9      	ldr	r1, [r7, #12]
 801ad66:	68bb      	ldr	r3, [r7, #8]
 801ad68:	1c5a      	adds	r2, r3, #1
 801ad6a:	0013      	movs	r3, r2
 801ad6c:	00db      	lsls	r3, r3, #3
 801ad6e:	1a9b      	subs	r3, r3, r2
 801ad70:	00db      	lsls	r3, r3, #3
 801ad72:	585c      	ldr	r4, [r3, r1]
 801ad74:	68f9      	ldr	r1, [r7, #12]
 801ad76:	68ba      	ldr	r2, [r7, #8]
 801ad78:	0013      	movs	r3, r2
 801ad7a:	00db      	lsls	r3, r3, #3
 801ad7c:	1a9b      	subs	r3, r3, r2
 801ad7e:	00db      	lsls	r3, r3, #3
 801ad80:	18cb      	adds	r3, r1, r3
 801ad82:	331c      	adds	r3, #28
 801ad84:	681a      	ldr	r2, [r3, #0]
 801ad86:	2314      	movs	r3, #20
 801ad88:	18fb      	adds	r3, r7, r3
 801ad8a:	68b9      	ldr	r1, [r7, #8]
 801ad8c:	68f8      	ldr	r0, [r7, #12]
 801ad8e:	47a0      	blx	r4
 801ad90:	0003      	movs	r3, r0
 801ad92:	61fb      	str	r3, [r7, #28]
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);
    
        /* Update the request sense.  */
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801ad94:	6979      	ldr	r1, [r7, #20]
 801ad96:	68f8      	ldr	r0, [r7, #12]
 801ad98:	68ba      	ldr	r2, [r7, #8]
 801ad9a:	0013      	movs	r3, r2
 801ad9c:	00db      	lsls	r3, r3, #3
 801ad9e:	1a9b      	subs	r3, r3, r2
 801ada0:	00db      	lsls	r3, r3, #3
 801ada2:	18c3      	adds	r3, r0, r3
 801ada4:	3320      	adds	r3, #32
 801ada6:	6019      	str	r1, [r3, #0]
    
        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 801ada8:	69fb      	ldr	r3, [r7, #28]
 801adaa:	2b00      	cmp	r3, #0
 801adac:	d00b      	beq.n	801adc6 <_ux_device_class_storage_read+0x10a>
        {
    
            /* We have a problem, media status error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_in);
 801adae:	687b      	ldr	r3, [r7, #4]
 801adb0:	0018      	movs	r0, r3
 801adb2:	f002 fd37 	bl	801d824 <_ux_device_stack_endpoint_stall>

            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801adb6:	68fb      	ldr	r3, [r7, #12]
 801adb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801adba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801adbc:	1ad2      	subs	r2, r2, r3
 801adbe:	68fb      	ldr	r3, [r7, #12]
 801adc0:	64da      	str	r2, [r3, #76]	@ 0x4c
    
            /* Return an error.  */
            return(UX_ERROR);
 801adc2:	23ff      	movs	r3, #255	@ 0xff
 801adc4:	e091      	b.n	801aeea <_ux_device_class_storage_read+0x22e>
        }

        /* How much can we send in this transfer?  */
        if (total_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 801adc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801adc8:	2380      	movs	r3, #128	@ 0x80
 801adca:	011b      	lsls	r3, r3, #4
 801adcc:	429a      	cmp	r2, r3
 801adce:	d903      	bls.n	801add8 <_ux_device_class_storage_read+0x11c>

            /* Compute the transfer length based on the maximum allowed.  */
            transfer_length =  UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 801add0:	2380      	movs	r3, #128	@ 0x80
 801add2:	011b      	lsls	r3, r3, #4
 801add4:	62bb      	str	r3, [r7, #40]	@ 0x28
 801add6:	e001      	b.n	801addc <_ux_device_class_storage_read+0x120>
            
        else

            /* Compute the transfer length based on what is left to transfer.  */
            transfer_length =  total_length;
 801add8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801adda:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Compute the number of blocks to transfer.  */
        number_blocks = transfer_length / storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 801addc:	68f9      	ldr	r1, [r7, #12]
 801adde:	68ba      	ldr	r2, [r7, #8]
 801ade0:	0013      	movs	r3, r2
 801ade2:	00db      	lsls	r3, r3, #3
 801ade4:	1a9b      	subs	r3, r3, r2
 801ade6:	00db      	lsls	r3, r3, #3
 801ade8:	18cb      	adds	r3, r1, r3
 801adea:	330c      	adds	r3, #12
 801adec:	681b      	ldr	r3, [r3, #0]
 801adee:	0019      	movs	r1, r3
 801adf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801adf2:	f7eb fb27 	bl	8006444 <__udivsi3>
 801adf6:	0003      	movs	r3, r0
 801adf8:	61bb      	str	r3, [r7, #24]
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ, storage, lun, transfer_request -> ux_slave_transfer_request_data_pointer, 
                                number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

        /* Execute the read command from the local media.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read(storage, lun, 
 801adfa:	68f9      	ldr	r1, [r7, #12]
 801adfc:	68ba      	ldr	r2, [r7, #8]
 801adfe:	0013      	movs	r3, r2
 801ae00:	00db      	lsls	r3, r3, #3
 801ae02:	1a9b      	subs	r3, r3, r2
 801ae04:	00db      	lsls	r3, r3, #3
 801ae06:	18cb      	adds	r3, r1, r3
 801ae08:	332c      	adds	r3, #44	@ 0x2c
 801ae0a:	681c      	ldr	r4, [r3, #0]
 801ae0c:	6a3b      	ldr	r3, [r7, #32]
 801ae0e:	68da      	ldr	r2, [r3, #12]
 801ae10:	69bd      	ldr	r5, [r7, #24]
 801ae12:	68b9      	ldr	r1, [r7, #8]
 801ae14:	68f8      	ldr	r0, [r7, #12]
 801ae16:	2314      	movs	r3, #20
 801ae18:	18fb      	adds	r3, r7, r3
 801ae1a:	9301      	str	r3, [sp, #4]
 801ae1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae1e:	9300      	str	r3, [sp, #0]
 801ae20:	002b      	movs	r3, r5
 801ae22:	47a0      	blx	r4
 801ae24:	0003      	movs	r3, r0
 801ae26:	61fb      	str	r3, [r7, #28]
                                                    transfer_request -> ux_slave_transfer_request_data_pointer, number_blocks, lba, &media_status); 

        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 801ae28:	69fb      	ldr	r3, [r7, #28]
 801ae2a:	2b00      	cmp	r3, #0
 801ae2c:	d015      	beq.n	801ae5a <_ux_device_class_storage_read+0x19e>
        {
    
            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_in);
 801ae2e:	687b      	ldr	r3, [r7, #4]
 801ae30:	0018      	movs	r0, r3
 801ae32:	f002 fcf7 	bl	801d824 <_ux_device_stack_endpoint_stall>
    
            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801ae36:	68fb      	ldr	r3, [r7, #12]
 801ae38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801ae3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ae3c:	1ad2      	subs	r2, r2, r3
 801ae3e:	68fb      	ldr	r3, [r7, #12]
 801ae40:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* And update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801ae42:	6979      	ldr	r1, [r7, #20]
 801ae44:	68f8      	ldr	r0, [r7, #12]
 801ae46:	68ba      	ldr	r2, [r7, #8]
 801ae48:	0013      	movs	r3, r2
 801ae4a:	00db      	lsls	r3, r3, #3
 801ae4c:	1a9b      	subs	r3, r3, r2
 801ae4e:	00db      	lsls	r3, r3, #3
 801ae50:	18c3      	adds	r3, r0, r3
 801ae52:	3320      	adds	r3, #32
 801ae54:	6019      	str	r1, [r3, #0]
    
            /* Return an error.  */
            return(UX_ERROR);
 801ae56:	23ff      	movs	r3, #255	@ 0xff
 801ae58:	e047      	b.n	801aeea <_ux_device_class_storage_read+0x22e>
        }

        /* Sends the data payload back to the caller.  */
        status =  _ux_device_stack_transfer_request(transfer_request, transfer_length, transfer_length);
 801ae5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ae5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801ae5e:	6a3b      	ldr	r3, [r7, #32]
 801ae60:	0018      	movs	r0, r3
 801ae62:	f003 f9cb 	bl	801e1fc <_ux_device_stack_transfer_request>
 801ae66:	0003      	movs	r3, r0
 801ae68:	61fb      	str	r3, [r7, #28]

        /* Check the status.  */
        if(status != UX_SUCCESS)
 801ae6a:	69fb      	ldr	r3, [r7, #28]
 801ae6c:	2b00      	cmp	r3, #0
 801ae6e:	d015      	beq.n	801ae9c <_ux_device_class_storage_read+0x1e0>
        {

            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_in);
 801ae70:	687b      	ldr	r3, [r7, #4]
 801ae72:	0018      	movs	r0, r3
 801ae74:	f002 fcd6 	bl	801d824 <_ux_device_stack_endpoint_stall>
    
            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801ae78:	68fb      	ldr	r3, [r7, #12]
 801ae7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801ae7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ae7e:	1ad2      	subs	r2, r2, r3
 801ae80:	68fb      	ldr	r3, [r7, #12]
 801ae82:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801ae84:	68f9      	ldr	r1, [r7, #12]
 801ae86:	68ba      	ldr	r2, [r7, #8]
 801ae88:	0013      	movs	r3, r2
 801ae8a:	00db      	lsls	r3, r3, #3
 801ae8c:	1a9b      	subs	r3, r3, r2
 801ae8e:	00db      	lsls	r3, r3, #3
 801ae90:	18cb      	adds	r3, r1, r3
 801ae92:	3320      	adds	r3, #32
 801ae94:	4a17      	ldr	r2, [pc, #92]	@ (801aef4 <_ux_device_class_storage_read+0x238>)
 801ae96:	601a      	str	r2, [r3, #0]
                                                UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x02,0x54,0x00);

            /* Return an error.  */
            return(UX_ERROR);
 801ae98:	23ff      	movs	r3, #255	@ 0xff
 801ae9a:	e026      	b.n	801aeea <_ux_device_class_storage_read+0x22e>

        }

        /* Update the LBA address.  */
        lba += number_blocks;
 801ae9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ae9e:	69bb      	ldr	r3, [r7, #24]
 801aea0:	18d3      	adds	r3, r2, r3
 801aea2:	637b      	str	r3, [r7, #52]	@ 0x34
        
        /* Update the length to remain.  */
        total_length -= transfer_length;        
 801aea4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801aea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aea8:	1ad3      	subs	r3, r2, r3
 801aeaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        done_length += transfer_length;
 801aeac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801aeae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aeb0:	18d3      	adds	r3, r2, r3
 801aeb2:	627b      	str	r3, [r7, #36]	@ 0x24
        
        /* Update the number of blocks to read.  */
        total_number_blocks -= number_blocks;
 801aeb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801aeb6:	69bb      	ldr	r3, [r7, #24]
 801aeb8:	1ad3      	subs	r3, r2, r3
 801aeba:	633b      	str	r3, [r7, #48]	@ 0x30
    while (total_number_blocks)
 801aebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aebe:	2b00      	cmp	r3, #0
 801aec0:	d000      	beq.n	801aec4 <_ux_device_class_storage_read+0x208>
 801aec2:	e74f      	b.n	801ad64 <_ux_device_class_storage_read+0xa8>
    }

    /* Case (4), (5). Host length too large.  */
    if (storage -> ux_slave_class_storage_host_length > done_length)
 801aec4:	68fb      	ldr	r3, [r7, #12]
 801aec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801aec8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801aeca:	429a      	cmp	r2, r3
 801aecc:	d209      	bcs.n	801aee2 <_ux_device_class_storage_read+0x226>
    {

        /* Stall Bulk-In.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 801aece:	687b      	ldr	r3, [r7, #4]
 801aed0:	0018      	movs	r0, r3
 801aed2:	f002 fca7 	bl	801d824 <_ux_device_stack_endpoint_stall>

        /* Update residure.  */
        storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801aed6:	68fb      	ldr	r3, [r7, #12]
 801aed8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801aeda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aedc:	1ad2      	subs	r2, r2, r3
 801aede:	68fb      	ldr	r3, [r7, #12]
 801aee0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

#endif /* else defined(UX_DEVICE_STANDALONE) */

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801aee2:	68fb      	ldr	r3, [r7, #12]
 801aee4:	2200      	movs	r2, #0
 801aee6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return completion status.  */
    return(UX_SUCCESS);
 801aee8:	2300      	movs	r3, #0
}
 801aeea:	0018      	movs	r0, r3
 801aeec:	46bd      	mov	sp, r7
 801aeee:	b00e      	add	sp, #56	@ 0x38
 801aef0:	bdb0      	pop	{r4, r5, r7, pc}
 801aef2:	46c0      	nop			@ (mov r8, r8)
 801aef4:	00005402 	.word	0x00005402

0801aef8 <_ux_device_class_storage_read_capacity>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read_capacity(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun,
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801aef8:	b590      	push	{r4, r7, lr}
 801aefa:	b089      	sub	sp, #36	@ 0x24
 801aefc:	af00      	add	r7, sp, #0
 801aefe:	60f8      	str	r0, [r7, #12]
 801af00:	60b9      	str	r1, [r7, #8]
 801af02:	607a      	str	r2, [r7, #4]
 801af04:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ_CAPACITY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 801af06:	68f9      	ldr	r1, [r7, #12]
 801af08:	68bb      	ldr	r3, [r7, #8]
 801af0a:	1c5a      	adds	r2, r3, #1
 801af0c:	0013      	movs	r3, r2
 801af0e:	00db      	lsls	r3, r3, #3
 801af10:	1a9b      	subs	r3, r3, r2
 801af12:	00db      	lsls	r3, r3, #3
 801af14:	585c      	ldr	r4, [r3, r1]
 801af16:	68f9      	ldr	r1, [r7, #12]
 801af18:	68ba      	ldr	r2, [r7, #8]
 801af1a:	0013      	movs	r3, r2
 801af1c:	00db      	lsls	r3, r3, #3
 801af1e:	1a9b      	subs	r3, r3, r2
 801af20:	00db      	lsls	r3, r3, #3
 801af22:	18cb      	adds	r3, r1, r3
 801af24:	331c      	adds	r3, #28
 801af26:	681a      	ldr	r2, [r3, #0]
 801af28:	2310      	movs	r3, #16
 801af2a:	18fb      	adds	r3, r7, r3
 801af2c:	68b9      	ldr	r1, [r7, #8]
 801af2e:	68f8      	ldr	r0, [r7, #12]
 801af30:	47a0      	blx	r4
 801af32:	0003      	movs	r3, r0
 801af34:	61fb      	str	r3, [r7, #28]
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801af36:	6939      	ldr	r1, [r7, #16]
 801af38:	68f8      	ldr	r0, [r7, #12]
 801af3a:	68ba      	ldr	r2, [r7, #8]
 801af3c:	0013      	movs	r3, r2
 801af3e:	00db      	lsls	r3, r3, #3
 801af40:	1a9b      	subs	r3, r3, r2
 801af42:	00db      	lsls	r3, r3, #3
 801af44:	18c3      	adds	r3, r0, r3
 801af46:	3320      	adds	r3, #32
 801af48:	6019      	str	r1, [r3, #0]

    /* Check the status for error.  */
    if (status != UX_SUCCESS)
 801af4a:	69fb      	ldr	r3, [r7, #28]
 801af4c:	2b00      	cmp	r3, #0
 801af4e:	d009      	beq.n	801af64 <_ux_device_class_storage_read_capacity+0x6c>
    {

#if !defined(UX_DEVICE_STANDALONE)

        /* We need to STALL the IN endpoint.  The endpoint will be reset by the host.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 801af50:	687b      	ldr	r3, [r7, #4]
 801af52:	0018      	movs	r0, r3
 801af54:	f002 fc66 	bl	801d824 <_ux_device_stack_endpoint_stall>
#endif

        /* Now we set the CSW with Error.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801af58:	68fb      	ldr	r3, [r7, #12]
 801af5a:	2201      	movs	r2, #1
 801af5c:	651a      	str	r2, [r3, #80]	@ 0x50
        status = UX_SUCCESS;
 801af5e:	2300      	movs	r3, #0
 801af60:	61fb      	str	r3, [r7, #28]
 801af62:	e032      	b.n	801afca <_ux_device_class_storage_read_capacity+0xd2>
    }
    else
    {
    
        /* Obtain the pointer to the transfer request.  */
        transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801af64:	687b      	ldr	r3, [r7, #4]
 801af66:	3330      	adds	r3, #48	@ 0x30
 801af68:	61bb      	str	r3, [r7, #24]

        /* Obtain read capacity response buffer.  */
        read_capacity_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 801af6a:	69bb      	ldr	r3, [r7, #24]
 801af6c:	68db      	ldr	r3, [r3, #12]
 801af6e:	617b      	str	r3, [r7, #20]
    
        /* Ensure it is cleaned.  */
        _ux_utility_memory_set(read_capacity_buffer, 0, UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH); /* Use case of memcpy is verified. */
 801af70:	697b      	ldr	r3, [r7, #20]
 801af72:	2208      	movs	r2, #8
 801af74:	2100      	movs	r1, #0
 801af76:	0018      	movs	r0, r3
 801af78:	f7fe fa72 	bl	8019460 <_ux_utility_memory_set>
    
        /* Insert the last LBA address in the response.  */
        _ux_utility_long_put_big_endian(&read_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LAST_LBA],
 801af7c:	68f9      	ldr	r1, [r7, #12]
 801af7e:	68ba      	ldr	r2, [r7, #8]
 801af80:	0013      	movs	r3, r2
 801af82:	00db      	lsls	r3, r3, #3
 801af84:	1a9b      	subs	r3, r3, r2
 801af86:	00db      	lsls	r3, r3, #3
 801af88:	18cb      	adds	r3, r1, r3
 801af8a:	3308      	adds	r3, #8
 801af8c:	681a      	ldr	r2, [r3, #0]
 801af8e:	697b      	ldr	r3, [r7, #20]
 801af90:	0011      	movs	r1, r2
 801af92:	0018      	movs	r0, r3
 801af94:	f7fd fff9 	bl	8018f8a <_ux_utility_long_put_big_endian>
                                        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_last_lba);
    
        /* Insert the block length in the response.  */
        _ux_utility_long_put_big_endian(&read_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_BLOCK_SIZE],
 801af98:	697b      	ldr	r3, [r7, #20]
 801af9a:	1d18      	adds	r0, r3, #4
 801af9c:	68f9      	ldr	r1, [r7, #12]
 801af9e:	68ba      	ldr	r2, [r7, #8]
 801afa0:	0013      	movs	r3, r2
 801afa2:	00db      	lsls	r3, r3, #3
 801afa4:	1a9b      	subs	r3, r3, r2
 801afa6:	00db      	lsls	r3, r3, #3
 801afa8:	18cb      	adds	r3, r1, r3
 801afaa:	330c      	adds	r3, #12
 801afac:	681b      	ldr	r3, [r3, #0]
 801afae:	0019      	movs	r1, r3
 801afb0:	f7fd ffeb 	bl	8018f8a <_ux_utility_long_put_big_endian>
        UX_SLAVE_TRANSFER_STATE_RESET(storage -> ux_device_class_storage_transfer);

#else

        /* Send a data payload with the read_capacity response buffer.  */
        _ux_device_stack_transfer_request(transfer_request, 
 801afb4:	69bb      	ldr	r3, [r7, #24]
 801afb6:	2208      	movs	r2, #8
 801afb8:	2108      	movs	r1, #8
 801afba:	0018      	movs	r0, r3
 801afbc:	f003 f91e 	bl	801e1fc <_ux_device_stack_transfer_request>
                                      UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH,
                                      UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH);
#endif

        /* Now we set the CSW with success.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801afc0:	68fb      	ldr	r3, [r7, #12]
 801afc2:	2200      	movs	r2, #0
 801afc4:	651a      	str	r2, [r3, #80]	@ 0x50
        status = UX_SUCCESS;
 801afc6:	2300      	movs	r3, #0
 801afc8:	61fb      	str	r3, [r7, #28]
    }
        
    /* Return completion status.  */
    return(status);
 801afca:	69fb      	ldr	r3, [r7, #28]
}
 801afcc:	0018      	movs	r0, r3
 801afce:	46bd      	mov	sp, r7
 801afd0:	b009      	add	sp, #36	@ 0x24
 801afd2:	bd90      	pop	{r4, r7, pc}

0801afd4 <_ux_device_class_storage_read_format_capacity>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read_format_capacity(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun,
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801afd4:	b580      	push	{r7, lr}
 801afd6:	b088      	sub	sp, #32
 801afd8:	af00      	add	r7, sp, #0
 801afda:	60f8      	str	r0, [r7, #12]
 801afdc:	60b9      	str	r1, [r7, #8]
 801afde:	607a      	str	r2, [r7, #4]
 801afe0:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ_FORMAT_CAPACITY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801afe2:	687b      	ldr	r3, [r7, #4]
 801afe4:	3330      	adds	r3, #48	@ 0x30
 801afe6:	61fb      	str	r3, [r7, #28]

    /* Get read format capacity response buffer.  */
    read_format_capacity_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 801afe8:	69fb      	ldr	r3, [r7, #28]
 801afea:	68db      	ldr	r3, [r3, #12]
 801afec:	61bb      	str	r3, [r7, #24]

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(read_format_capacity_buffer, 0, UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH); /* Use case of memset is verified. */
 801afee:	69bb      	ldr	r3, [r7, #24]
 801aff0:	220c      	movs	r2, #12
 801aff2:	2100      	movs	r1, #0
 801aff4:	0018      	movs	r0, r3
 801aff6:	f7fe fa33 	bl	8019460 <_ux_utility_memory_set>

    /* Insert the size of the response block.  */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_SIZE], 8);
 801affa:	69bb      	ldr	r3, [r7, #24]
 801affc:	2108      	movs	r1, #8
 801affe:	0018      	movs	r0, r3
 801b000:	f7fd ffc3 	bl	8018f8a <_ux_utility_long_put_big_endian>

    /* Insert the last LBA address in the response.  */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LAST_LBA],
 801b004:	69bb      	ldr	r3, [r7, #24]
 801b006:	1d18      	adds	r0, r3, #4
 801b008:	68f9      	ldr	r1, [r7, #12]
 801b00a:	68ba      	ldr	r2, [r7, #8]
 801b00c:	0013      	movs	r3, r2
 801b00e:	00db      	lsls	r3, r3, #3
 801b010:	1a9b      	subs	r3, r3, r2
 801b012:	00db      	lsls	r3, r3, #3
 801b014:	18cb      	adds	r3, r1, r3
 801b016:	3308      	adds	r3, #8
 801b018:	681b      	ldr	r3, [r3, #0]
 801b01a:	0019      	movs	r1, r3
 801b01c:	f7fd ffb5 	bl	8018f8a <_ux_utility_long_put_big_endian>
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_last_lba);

    /* Insert the block length in the response.  This is in 3 bytes. */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_BLOCK_SIZE],
 801b020:	69bb      	ldr	r3, [r7, #24]
 801b022:	3308      	adds	r3, #8
 801b024:	0018      	movs	r0, r3
 801b026:	68f9      	ldr	r1, [r7, #12]
 801b028:	68ba      	ldr	r2, [r7, #8]
 801b02a:	0013      	movs	r3, r2
 801b02c:	00db      	lsls	r3, r3, #3
 801b02e:	1a9b      	subs	r3, r3, r2
 801b030:	00db      	lsls	r3, r3, #3
 801b032:	18cb      	adds	r3, r1, r3
 801b034:	330c      	adds	r3, #12
 801b036:	681b      	ldr	r3, [r3, #0]
 801b038:	0019      	movs	r1, r3
 801b03a:	f7fd ffa6 	bl	8018f8a <_ux_utility_long_put_big_endian>
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length);

    /* Insert the response code : always 2.  */
    read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_DESC_CODE] =  2;    
 801b03e:	69bb      	ldr	r3, [r7, #24]
 801b040:	3308      	adds	r3, #8
 801b042:	2202      	movs	r2, #2
 801b044:	701a      	strb	r2, [r3, #0]
    UX_SLAVE_TRANSFER_STATE_RESET(storage -> ux_device_class_storage_transfer);

#else

    /* Send a data payload with the read_capacity response buffer.  */
    _ux_device_stack_transfer_request(transfer_request, 
 801b046:	69fb      	ldr	r3, [r7, #28]
 801b048:	220c      	movs	r2, #12
 801b04a:	210c      	movs	r1, #12
 801b04c:	0018      	movs	r0, r3
 801b04e:	f003 f8d5 	bl	801e1fc <_ux_device_stack_transfer_request>
                                  UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH,
                                  UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH);
#endif

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801b052:	68fb      	ldr	r3, [r7, #12]
 801b054:	2200      	movs	r2, #0
 801b056:	651a      	str	r2, [r3, #80]	@ 0x50
    status = UX_SUCCESS;
 801b058:	2300      	movs	r3, #0
 801b05a:	617b      	str	r3, [r7, #20]

    /* Return completion status.  */
    return(status);
 801b05c:	697b      	ldr	r3, [r7, #20]
}
 801b05e:	0018      	movs	r0, r3
 801b060:	46bd      	mov	sp, r7
 801b062:	b008      	add	sp, #32
 801b064:	bd80      	pop	{r7, pc}

0801b066 <_ux_device_class_storage_request_sense>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_request_sense(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801b066:	b590      	push	{r4, r7, lr}
 801b068:	b08b      	sub	sp, #44	@ 0x2c
 801b06a:	af00      	add	r7, sp, #0
 801b06c:	60f8      	str	r0, [r7, #12]
 801b06e:	60b9      	str	r1, [r7, #8]
 801b070:	607a      	str	r2, [r7, #4]
 801b072:	603b      	str	r3, [r7, #0]

UINT                    status = UX_SUCCESS;
 801b074:	2300      	movs	r3, #0
 801b076:	623b      	str	r3, [r7, #32]

    UX_PARAMETER_NOT_USED(cbwcb);
    UX_PARAMETER_NOT_USED(endpoint_out);

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801b078:	687b      	ldr	r3, [r7, #4]
 801b07a:	3330      	adds	r3, #48	@ 0x30
 801b07c:	61fb      	str	r3, [r7, #28]

    /* Get length.  */
    sense_length = storage -> ux_slave_class_storage_host_length;
 801b07e:	68fb      	ldr	r3, [r7, #12]
 801b080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b082:	627b      	str	r3, [r7, #36]	@ 0x24
    if (sense_length > UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_LENGTH)
 801b084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b086:	2b12      	cmp	r3, #18
 801b088:	d901      	bls.n	801b08e <_ux_device_class_storage_request_sense+0x28>
        sense_length = UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_LENGTH;
 801b08a:	2312      	movs	r3, #18
 801b08c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Obtain sense buffer.  */
    sense_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 801b08e:	69fb      	ldr	r3, [r7, #28]
 801b090:	68db      	ldr	r3, [r3, #12]
 801b092:	61bb      	str	r3, [r7, #24]

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(sense_buffer, 0, sense_length); /* Use case of memset is verified. */
 801b094:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b096:	69bb      	ldr	r3, [r7, #24]
 801b098:	2100      	movs	r1, #0
 801b09a:	0018      	movs	r0, r3
 801b09c:	f7fe f9e0 	bl	8019460 <_ux_utility_memory_set>
    
    /* Initialize the response buffer with the error code.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ERROR_CODE] = 
 801b0a0:	69bb      	ldr	r3, [r7, #24]
 801b0a2:	2270      	movs	r2, #112	@ 0x70
 801b0a4:	701a      	strb	r2, [r3, #0]
                    UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ERROR_CODE_VALUE;

    /* Extract sense key, code, qualifier.  */
    key = UX_DEVICE_CLASS_STORAGE_SENSE_KEY(storage -> ux_slave_class_storage_lun[lun].
 801b0a6:	68f9      	ldr	r1, [r7, #12]
 801b0a8:	68ba      	ldr	r2, [r7, #8]
 801b0aa:	0013      	movs	r3, r2
 801b0ac:	00db      	lsls	r3, r3, #3
 801b0ae:	1a9b      	subs	r3, r3, r2
 801b0b0:	00db      	lsls	r3, r3, #3
 801b0b2:	18cb      	adds	r3, r1, r3
 801b0b4:	3320      	adds	r3, #32
 801b0b6:	681a      	ldr	r2, [r3, #0]
 801b0b8:	2017      	movs	r0, #23
 801b0ba:	183b      	adds	r3, r7, r0
 801b0bc:	701a      	strb	r2, [r3, #0]
                                            ux_slave_class_storage_request_sense_status);
    code = UX_DEVICE_CLASS_STORAGE_SENSE_CODE(storage -> ux_slave_class_storage_lun[lun].
 801b0be:	68f9      	ldr	r1, [r7, #12]
 801b0c0:	68ba      	ldr	r2, [r7, #8]
 801b0c2:	0013      	movs	r3, r2
 801b0c4:	00db      	lsls	r3, r3, #3
 801b0c6:	1a9b      	subs	r3, r3, r2
 801b0c8:	00db      	lsls	r3, r3, #3
 801b0ca:	18cb      	adds	r3, r1, r3
 801b0cc:	3320      	adds	r3, #32
 801b0ce:	681b      	ldr	r3, [r3, #0]
 801b0d0:	0a1a      	lsrs	r2, r3, #8
 801b0d2:	2416      	movs	r4, #22
 801b0d4:	193b      	adds	r3, r7, r4
 801b0d6:	701a      	strb	r2, [r3, #0]
                                            ux_slave_class_storage_request_sense_status);
    qualifier = UX_DEVICE_CLASS_STORAGE_SENSE_QUALIFIER(storage -> ux_slave_class_storage_lun[lun].
 801b0d8:	68f9      	ldr	r1, [r7, #12]
 801b0da:	68ba      	ldr	r2, [r7, #8]
 801b0dc:	0013      	movs	r3, r2
 801b0de:	00db      	lsls	r3, r3, #3
 801b0e0:	1a9b      	subs	r3, r3, r2
 801b0e2:	00db      	lsls	r3, r3, #3
 801b0e4:	18cb      	adds	r3, r1, r3
 801b0e6:	3320      	adds	r3, #32
 801b0e8:	681b      	ldr	r3, [r3, #0]
 801b0ea:	0c1a      	lsrs	r2, r3, #16
 801b0ec:	2115      	movs	r1, #21
 801b0ee:	187b      	adds	r3, r7, r1
 801b0f0:	701a      	strb	r2, [r3, #0]
                                            ux_slave_class_storage_request_sense_status);

    /* Initialize the response buffer with the sense key.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_SENSE_KEY] = key;
 801b0f2:	69bb      	ldr	r3, [r7, #24]
 801b0f4:	3302      	adds	r3, #2
 801b0f6:	183a      	adds	r2, r7, r0
 801b0f8:	7812      	ldrb	r2, [r2, #0]
 801b0fa:	701a      	strb	r2, [r3, #0]

    /* Initialize the response buffer with the code.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_CODE] = code;
 801b0fc:	69bb      	ldr	r3, [r7, #24]
 801b0fe:	330c      	adds	r3, #12
 801b100:	193a      	adds	r2, r7, r4
 801b102:	7812      	ldrb	r2, [r2, #0]
 801b104:	701a      	strb	r2, [r3, #0]

    /* Initialize the response buffer with the code qualifier.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_CODE_QUALIFIER] = qualifier;
 801b106:	69bb      	ldr	r3, [r7, #24]
 801b108:	330d      	adds	r3, #13
 801b10a:	187a      	adds	r2, r7, r1
 801b10c:	7812      	ldrb	r2, [r2, #0]
 801b10e:	701a      	strb	r2, [r3, #0]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_REQUEST_SENSE, storage, lun, 
                            key, code, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Initialize the response buffer with the additional length.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ADD_LENGTH] =  10;
 801b110:	69bb      	ldr	r3, [r7, #24]
 801b112:	3307      	adds	r3, #7
 801b114:	220a      	movs	r2, #10
 801b116:	701a      	strb	r2, [r3, #0]
    storage -> ux_device_class_storage_data_count = 0;

#else

    /* Send a data payload with the sense codes.  */
    if (sense_length)
 801b118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b11a:	2b00      	cmp	r3, #0
 801b11c:	d005      	beq.n	801b12a <_ux_device_class_storage_request_sense+0xc4>
        _ux_device_stack_transfer_request(transfer_request, sense_length, sense_length);
 801b11e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b120:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b122:	69fb      	ldr	r3, [r7, #28]
 801b124:	0018      	movs	r0, r3
 801b126:	f003 f869 	bl	801e1fc <_ux_device_stack_transfer_request>

    /* Check length.  */
    if (storage -> ux_slave_class_storage_host_length != sense_length)
 801b12a:	68fb      	ldr	r3, [r7, #12]
 801b12c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b12e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b130:	429a      	cmp	r2, r3
 801b132:	d006      	beq.n	801b142 <_ux_device_class_storage_request_sense+0xdc>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 801b134:	687b      	ldr	r3, [r7, #4]
 801b136:	0018      	movs	r0, r3
 801b138:	f002 fb74 	bl	801d824 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801b13c:	68fb      	ldr	r3, [r7, #12]
 801b13e:	2202      	movs	r2, #2
 801b140:	651a      	str	r2, [r3, #80]	@ 0x50
    }
#endif

    /* Return completion status.  */    
    return(status);
 801b142:	6a3b      	ldr	r3, [r7, #32]
}
 801b144:	0018      	movs	r0, r3
 801b146:	46bd      	mov	sp, r7
 801b148:	b00b      	add	sp, #44	@ 0x2c
 801b14a:	bd90      	pop	{r4, r7, pc}

0801b14c <_ux_device_class_storage_start_stop>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_start_stop(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801b14c:	b580      	push	{r7, lr}
 801b14e:	b084      	sub	sp, #16
 801b150:	af00      	add	r7, sp, #0
 801b152:	60f8      	str	r0, [r7, #12]
 801b154:	60b9      	str	r1, [r7, #8]
 801b156:	607a      	str	r2, [r7, #4]
 801b158:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_START_STOP, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801b15a:	68fb      	ldr	r3, [r7, #12]
 801b15c:	2200      	movs	r2, #0
 801b15e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801b160:	2300      	movs	r3, #0
}
 801b162:	0018      	movs	r0, r3
 801b164:	46bd      	mov	sp, r7
 801b166:	b004      	add	sp, #16
 801b168:	bd80      	pop	{r7, pc}

0801b16a <_ux_device_class_storage_synchronize_cache>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_synchronize_cache(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                                 UX_SLAVE_ENDPOINT *endpoint_in,
                                                 UX_SLAVE_ENDPOINT *endpoint_out, UCHAR *cbwcb, UCHAR scsi_command)
{
 801b16a:	b5b0      	push	{r4, r5, r7, lr}
 801b16c:	b08c      	sub	sp, #48	@ 0x30
 801b16e:	af02      	add	r7, sp, #8
 801b170:	60f8      	str	r0, [r7, #12]
 801b172:	60b9      	str	r1, [r7, #8]
 801b174:	607a      	str	r2, [r7, #4]
 801b176:	603b      	str	r3, [r7, #0]

    UX_PARAMETER_NOT_USED(endpoint_out);
    UX_PARAMETER_NOT_USED(scsi_command);

    /* By default status is passed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801b178:	68fb      	ldr	r3, [r7, #12]
 801b17a:	2200      	movs	r2, #0
 801b17c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Is there not an implementation?  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush == UX_NULL)
 801b17e:	68f9      	ldr	r1, [r7, #12]
 801b180:	68ba      	ldr	r2, [r7, #8]
 801b182:	0013      	movs	r3, r2
 801b184:	00db      	lsls	r3, r3, #3
 801b186:	1a9b      	subs	r3, r3, r2
 801b188:	00db      	lsls	r3, r3, #3
 801b18a:	18cb      	adds	r3, r1, r3
 801b18c:	3334      	adds	r3, #52	@ 0x34
 801b18e:	681b      	ldr	r3, [r3, #0]
 801b190:	2b00      	cmp	r3, #0
 801b192:	d101      	bne.n	801b198 <_ux_device_class_storage_synchronize_cache+0x2e>
    {

        /* This means the application is not using a cache.  */

        /* Return success.  */
        return(UX_SUCCESS);
 801b194:	2300      	movs	r3, #0
 801b196:	e087      	b.n	801b2a8 <_ux_device_class_storage_synchronize_cache+0x13e>
    }

    /* Get the LBA and number of blocks from the CBWCB in 16 bits.  */
    lba           =         _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_LBA);
 801b198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b19a:	3302      	adds	r3, #2
 801b19c:	0018      	movs	r0, r3
 801b19e:	f7fd fead 	bl	8018efc <_ux_utility_long_get_big_endian>
 801b1a2:	0003      	movs	r3, r0
 801b1a4:	627b      	str	r3, [r7, #36]	@ 0x24
    number_blocks = (USHORT)_ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_NUMBER_OF_BLOCKS);
 801b1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b1a8:	3307      	adds	r3, #7
 801b1aa:	0018      	movs	r0, r3
 801b1ac:	f7fe fa47 	bl	801963e <_ux_utility_short_get_big_endian>
 801b1b0:	0002      	movs	r2, r0
 801b1b2:	2322      	movs	r3, #34	@ 0x22
 801b1b4:	18fb      	adds	r3, r7, r3
 801b1b6:	801a      	strh	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_SYNCHRONIZE_CACHE, storage, lun, lba, number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, 
 801b1b8:	68f9      	ldr	r1, [r7, #12]
 801b1ba:	68bb      	ldr	r3, [r7, #8]
 801b1bc:	1c5a      	adds	r2, r3, #1
 801b1be:	0013      	movs	r3, r2
 801b1c0:	00db      	lsls	r3, r3, #3
 801b1c2:	1a9b      	subs	r3, r3, r2
 801b1c4:	00db      	lsls	r3, r3, #3
 801b1c6:	585c      	ldr	r4, [r3, r1]
 801b1c8:	68f9      	ldr	r1, [r7, #12]
 801b1ca:	68ba      	ldr	r2, [r7, #8]
 801b1cc:	0013      	movs	r3, r2
 801b1ce:	00db      	lsls	r3, r3, #3
 801b1d0:	1a9b      	subs	r3, r3, r2
 801b1d2:	00db      	lsls	r3, r3, #3
 801b1d4:	18cb      	adds	r3, r1, r3
 801b1d6:	331c      	adds	r3, #28
 801b1d8:	681a      	ldr	r2, [r3, #0]
 801b1da:	2314      	movs	r3, #20
 801b1dc:	18fb      	adds	r3, r7, r3
 801b1de:	68b9      	ldr	r1, [r7, #8]
 801b1e0:	68f8      	ldr	r0, [r7, #12]
 801b1e2:	47a0      	blx	r4
 801b1e4:	0003      	movs	r3, r0
 801b1e6:	61fb      	str	r3, [r7, #28]
                            lun, storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801b1e8:	6979      	ldr	r1, [r7, #20]
 801b1ea:	68f8      	ldr	r0, [r7, #12]
 801b1ec:	68ba      	ldr	r2, [r7, #8]
 801b1ee:	0013      	movs	r3, r2
 801b1f0:	00db      	lsls	r3, r3, #3
 801b1f2:	1a9b      	subs	r3, r3, r2
 801b1f4:	00db      	lsls	r3, r3, #3
 801b1f6:	18c3      	adds	r3, r0, r3
 801b1f8:	3320      	adds	r3, #32
 801b1fa:	6019      	str	r1, [r3, #0]

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 801b1fc:	69fb      	ldr	r3, [r7, #28]
 801b1fe:	2b00      	cmp	r3, #0
 801b200:	d008      	beq.n	801b214 <_ux_device_class_storage_synchronize_cache+0xaa>
    {

        /* We have a problem, media status error. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_in);
 801b202:	687b      	ldr	r3, [r7, #4]
 801b204:	0018      	movs	r0, r3
 801b206:	f002 fb0d 	bl	801d824 <_ux_device_stack_endpoint_stall>
#else
        UX_PARAMETER_NOT_USED(endpoint_in);
        storage -> ux_device_class_storage_cmd_state = UX_DEVICE_CLASS_STORAGE_CMD_ERR;
#endif

        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801b20a:	68fb      	ldr	r3, [r7, #12]
 801b20c:	2201      	movs	r2, #1
 801b20e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* We are done here.  */
        return(UX_ERROR);
 801b210:	23ff      	movs	r3, #255	@ 0xff
 801b212:	e049      	b.n	801b2a8 <_ux_device_class_storage_synchronize_cache+0x13e>
    storage -> ux_device_class_storage_cmd_n_lb = number_blocks;

#else

    /* Get the flags.  */
    flags =  *(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS);
 801b214:	211b      	movs	r1, #27
 801b216:	187b      	adds	r3, r7, r1
 801b218:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801b21a:	7852      	ldrb	r2, [r2, #1]
 801b21c:	701a      	strb	r2, [r3, #0]

    /* If the immediate bit is set, we return a CSW before flush.  */
    if ((flags & UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS_IMMED) != 0)
 801b21e:	187b      	adds	r3, r7, r1
 801b220:	781b      	ldrb	r3, [r3, #0]
 801b222:	2202      	movs	r2, #2
 801b224:	4013      	ands	r3, r2
 801b226:	d005      	beq.n	801b234 <_ux_device_class_storage_synchronize_cache+0xca>
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 801b228:	687a      	ldr	r2, [r7, #4]
 801b22a:	68b9      	ldr	r1, [r7, #8]
 801b22c:	68f8      	ldr	r0, [r7, #12]
 801b22e:	2300      	movs	r3, #0
 801b230:	f7ff f8e6 	bl	801a400 <_ux_device_class_storage_csw_send>

    /* Send the flush command to the local media.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush(storage, lun, number_blocks, lba, &media_status);
 801b234:	68f9      	ldr	r1, [r7, #12]
 801b236:	68ba      	ldr	r2, [r7, #8]
 801b238:	0013      	movs	r3, r2
 801b23a:	00db      	lsls	r3, r3, #3
 801b23c:	1a9b      	subs	r3, r3, r2
 801b23e:	00db      	lsls	r3, r3, #3
 801b240:	18cb      	adds	r3, r1, r3
 801b242:	3334      	adds	r3, #52	@ 0x34
 801b244:	681c      	ldr	r4, [r3, #0]
 801b246:	2322      	movs	r3, #34	@ 0x22
 801b248:	18fb      	adds	r3, r7, r3
 801b24a:	881a      	ldrh	r2, [r3, #0]
 801b24c:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 801b24e:	68b9      	ldr	r1, [r7, #8]
 801b250:	68f8      	ldr	r0, [r7, #12]
 801b252:	2314      	movs	r3, #20
 801b254:	18fb      	adds	r3, r7, r3
 801b256:	9300      	str	r3, [sp, #0]
 801b258:	002b      	movs	r3, r5
 801b25a:	47a0      	blx	r4
 801b25c:	0003      	movs	r3, r0
 801b25e:	61fb      	str	r3, [r7, #28]

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801b260:	6979      	ldr	r1, [r7, #20]
 801b262:	68f8      	ldr	r0, [r7, #12]
 801b264:	68ba      	ldr	r2, [r7, #8]
 801b266:	0013      	movs	r3, r2
 801b268:	00db      	lsls	r3, r3, #3
 801b26a:	1a9b      	subs	r3, r3, r2
 801b26c:	00db      	lsls	r3, r3, #3
 801b26e:	18c3      	adds	r3, r0, r3
 801b270:	3320      	adds	r3, #32
 801b272:	6019      	str	r1, [r3, #0]

    /* If the immediate bit is set, we are already done, no matter what local operation status is.  */
    if ((flags & UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS_IMMED) != 0)
 801b274:	231b      	movs	r3, #27
 801b276:	18fb      	adds	r3, r7, r3
 801b278:	781b      	ldrb	r3, [r3, #0]
 801b27a:	2202      	movs	r2, #2
 801b27c:	4013      	ands	r3, r2
 801b27e:	d006      	beq.n	801b28e <_ux_device_class_storage_synchronize_cache+0x124>
    {

        /* CSW skipped since already sent in this function.  */
        UX_DEVICE_CLASS_STORAGE_CSW_SKIP(&storage -> ux_slave_class_storage_csw_status) = UX_TRUE;
 801b280:	68fb      	ldr	r3, [r7, #12]
 801b282:	3350      	adds	r3, #80	@ 0x50
 801b284:	3303      	adds	r3, #3
 801b286:	2201      	movs	r2, #1
 801b288:	701a      	strb	r2, [r3, #0]
        return(status);
 801b28a:	69fb      	ldr	r3, [r7, #28]
 801b28c:	e00c      	b.n	801b2a8 <_ux_device_class_storage_synchronize_cache+0x13e>
    }

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 801b28e:	69fb      	ldr	r3, [r7, #28]
 801b290:	2b00      	cmp	r3, #0
 801b292:	d008      	beq.n	801b2a6 <_ux_device_class_storage_synchronize_cache+0x13c>
    {

        /* We have a problem, request error. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 801b294:	687b      	ldr	r3, [r7, #4]
 801b296:	0018      	movs	r0, r3
 801b298:	f002 fac4 	bl	801d824 <_ux_device_stack_endpoint_stall>

        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801b29c:	68fb      	ldr	r3, [r7, #12]
 801b29e:	2201      	movs	r2, #1
 801b2a0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Return an error.  */
        return(UX_ERROR);
 801b2a2:	23ff      	movs	r3, #255	@ 0xff
 801b2a4:	e000      	b.n	801b2a8 <_ux_device_class_storage_synchronize_cache+0x13e>
    }
#endif

    /* Return completion status.  */
    return(status);
 801b2a6:	69fb      	ldr	r3, [r7, #28]
}
 801b2a8:	0018      	movs	r0, r3
 801b2aa:	46bd      	mov	sp, r7
 801b2ac:	b00a      	add	sp, #40	@ 0x28
 801b2ae:	bdb0      	pop	{r4, r5, r7, pc}

0801b2b0 <_ux_device_class_storage_test_ready>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_test_ready(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                          UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801b2b0:	b590      	push	{r4, r7, lr}
 801b2b2:	b087      	sub	sp, #28
 801b2b4:	af00      	add	r7, sp, #0
 801b2b6:	60f8      	str	r0, [r7, #12]
 801b2b8:	60b9      	str	r1, [r7, #8]
 801b2ba:	607a      	str	r2, [r7, #4]
 801b2bc:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_TEST_READY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 801b2be:	68f9      	ldr	r1, [r7, #12]
 801b2c0:	68bb      	ldr	r3, [r7, #8]
 801b2c2:	1c5a      	adds	r2, r3, #1
 801b2c4:	0013      	movs	r3, r2
 801b2c6:	00db      	lsls	r3, r3, #3
 801b2c8:	1a9b      	subs	r3, r3, r2
 801b2ca:	00db      	lsls	r3, r3, #3
 801b2cc:	585c      	ldr	r4, [r3, r1]
 801b2ce:	68f9      	ldr	r1, [r7, #12]
 801b2d0:	68ba      	ldr	r2, [r7, #8]
 801b2d2:	0013      	movs	r3, r2
 801b2d4:	00db      	lsls	r3, r3, #3
 801b2d6:	1a9b      	subs	r3, r3, r2
 801b2d8:	00db      	lsls	r3, r3, #3
 801b2da:	18cb      	adds	r3, r1, r3
 801b2dc:	331c      	adds	r3, #28
 801b2de:	681a      	ldr	r2, [r3, #0]
 801b2e0:	2310      	movs	r3, #16
 801b2e2:	18fb      	adds	r3, r7, r3
 801b2e4:	68b9      	ldr	r1, [r7, #8]
 801b2e6:	68f8      	ldr	r0, [r7, #12]
 801b2e8:	47a0      	blx	r4
 801b2ea:	0003      	movs	r3, r0
 801b2ec:	617b      	str	r3, [r7, #20]
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Set the sense/code/qualifier codes for the REQUEST_SENSE command.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801b2ee:	6939      	ldr	r1, [r7, #16]
 801b2f0:	68f8      	ldr	r0, [r7, #12]
 801b2f2:	68ba      	ldr	r2, [r7, #8]
 801b2f4:	0013      	movs	r3, r2
 801b2f6:	00db      	lsls	r3, r3, #3
 801b2f8:	1a9b      	subs	r3, r3, r2
 801b2fa:	00db      	lsls	r3, r3, #3
 801b2fc:	18c3      	adds	r3, r0, r3
 801b2fe:	3320      	adds	r3, #32
 801b300:	6019      	str	r1, [r3, #0]

    /* Return CSW with success/error.  */
    storage -> ux_slave_class_storage_csw_status = (status == UX_SUCCESS) ?
                            UX_SLAVE_CLASS_STORAGE_CSW_PASSED : UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801b302:	697b      	ldr	r3, [r7, #20]
 801b304:	1e5a      	subs	r2, r3, #1
 801b306:	4193      	sbcs	r3, r2
 801b308:	b2db      	uxtb	r3, r3
 801b30a:	001a      	movs	r2, r3
    storage -> ux_slave_class_storage_csw_status = (status == UX_SUCCESS) ?
 801b30c:	68fb      	ldr	r3, [r7, #12]
 801b30e:	651a      	str	r2, [r3, #80]	@ 0x50
    status = UX_SUCCESS;
 801b310:	2300      	movs	r3, #0
 801b312:	617b      	str	r3, [r7, #20]

#if !defined(UX_DEVICE_STANDALONE)

    /* Case (9) Ho > Dn.  */
    if (storage -> ux_slave_class_storage_host_length)
 801b314:	68fb      	ldr	r3, [r7, #12]
 801b316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b318:	2b00      	cmp	r3, #0
 801b31a:	d007      	beq.n	801b32c <_ux_device_class_storage_test_ready+0x7c>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 801b31c:	683b      	ldr	r3, [r7, #0]
 801b31e:	0018      	movs	r0, r3
 801b320:	f002 fa80 	bl	801d824 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length;
 801b324:	68fb      	ldr	r3, [r7, #12]
 801b326:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801b328:	68fb      	ldr	r3, [r7, #12]
 801b32a:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
#endif

    /* Return completion status.  */
    return(status);
 801b32c:	697b      	ldr	r3, [r7, #20]
}
 801b32e:	0018      	movs	r0, r3
 801b330:	46bd      	mov	sp, r7
 801b332:	b007      	add	sp, #28
 801b334:	bd90      	pop	{r4, r7, pc}
	...

0801b338 <_ux_device_class_storage_thread>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_device_class_storage_thread(ULONG storage_class)
{
 801b338:	b590      	push	{r4, r7, lr}
 801b33a:	b093      	sub	sp, #76	@ 0x4c
 801b33c:	af02      	add	r7, sp, #8
 801b33e:	6078      	str	r0, [r7, #4]
    /* This thread runs forever but can be suspended or resumed.  */
    while(1)
    {

        /* Cast properly the storage instance.  */
        UX_THREAD_EXTENSION_PTR_GET(class, UX_SLAVE_CLASS, storage_class)
 801b340:	687b      	ldr	r3, [r7, #4]
 801b342:	633b      	str	r3, [r7, #48]	@ 0x30
        
        /* Get the storage instance from this class container.  */
        storage =  (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 801b344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801b348:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
        /* Get the pointer to the device.  */
        device =  &_ux_system_slave -> ux_system_slave_device;
 801b34a:	4bd4      	ldr	r3, [pc, #848]	@ (801b69c <_ux_device_class_storage_thread+0x364>)
 801b34c:	681b      	ldr	r3, [r3, #0]
 801b34e:	3320      	adds	r3, #32
 801b350:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* As long as the device is in the CONFIGURED state.  */
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801b352:	e197      	b.n	801b684 <_ux_device_class_storage_thread+0x34c>
        { 

            /* We assume the worst situation.  */
            status =  UX_ERROR;
 801b354:	23ff      	movs	r3, #255	@ 0xff
 801b356:	637b      	str	r3, [r7, #52]	@ 0x34

            /* We are activated. We need the interface to the class.  */
            interface =  storage -> ux_slave_class_storage_interface;
 801b358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b35a:	681b      	ldr	r3, [r3, #0]
 801b35c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* We assume the worst situation.  */
            status =  UX_ERROR;
 801b35e:	23ff      	movs	r3, #255	@ 0xff
 801b360:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Locate the endpoints.  */
            endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 801b362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b366:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Check the endpoint direction, if IN we have the correct endpoint.  */
            if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801b368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b36a:	695b      	ldr	r3, [r3, #20]
 801b36c:	2280      	movs	r2, #128	@ 0x80
 801b36e:	4013      	ands	r3, r2
 801b370:	d105      	bne.n	801b37e <_ux_device_class_storage_thread+0x46>
            {

                /* Wrong direction, we found the OUT endpoint first.  */
                endpoint_out =  endpoint_in;
 801b372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b374:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* So the next endpoint has to be the IN endpoint.  */
                endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 801b376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b37a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801b37c:	e002      	b.n	801b384 <_ux_device_class_storage_thread+0x4c>
            }
            else
            {

                /* We found the endpoint IN first, so next endpoint is OUT.  */
                endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 801b37e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b382:	63bb      	str	r3, [r7, #56]	@ 0x38
            }

            /* All SCSI commands are on the endpoint OUT, from the host.  */
            transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 801b384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b386:	3330      	adds	r3, #48	@ 0x30
 801b388:	623b      	str	r3, [r7, #32]

            /* Check state, they must be both RESET.  */
            if (endpoint_out -> ux_slave_endpoint_state == UX_ENDPOINT_RESET &&
 801b38a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b38c:	685b      	ldr	r3, [r3, #4]
 801b38e:	2b00      	cmp	r3, #0
 801b390:	d10c      	bne.n	801b3ac <_ux_device_class_storage_thread+0x74>
                (UCHAR)storage -> ux_slave_class_storage_csw_status != UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR)
 801b392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b396:	b2db      	uxtb	r3, r3
            if (endpoint_out -> ux_slave_endpoint_state == UX_ENDPOINT_RESET &&
 801b398:	2b02      	cmp	r3, #2
 801b39a:	d007      	beq.n	801b3ac <_ux_device_class_storage_thread+0x74>
            {

                /* Send the request to the device controller.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 64, 64);
 801b39c:	6a3b      	ldr	r3, [r7, #32]
 801b39e:	2240      	movs	r2, #64	@ 0x40
 801b3a0:	2140      	movs	r1, #64	@ 0x40
 801b3a2:	0018      	movs	r0, r3
 801b3a4:	f002 ff2a 	bl	801e1fc <_ux_device_stack_transfer_request>
 801b3a8:	0003      	movs	r3, r0
 801b3aa:	637b      	str	r3, [r7, #52]	@ 0x34

            }                
    
            /* Check the status. Our status is UX_ERROR if one of the endpoint was STALLED. We must wait for the host
               to clear the mess.   */    
            if (status == UX_SUCCESS)
 801b3ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b3ae:	2b00      	cmp	r3, #0
 801b3b0:	d000      	beq.n	801b3b4 <_ux_device_class_storage_thread+0x7c>
 801b3b2:	e155      	b.n	801b660 <_ux_device_class_storage_thread+0x328>
            {

                /* Obtain the length of the transaction.  */
                length =  transfer_request -> ux_slave_transfer_request_actual_length;
 801b3b4:	6a3b      	ldr	r3, [r7, #32]
 801b3b6:	699b      	ldr	r3, [r3, #24]
 801b3b8:	61fb      	str	r3, [r7, #28]
                
                /* Obtain the buffer address containing the SCSI command.  */
                scsi_command =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801b3ba:	6a3b      	ldr	r3, [r7, #32]
 801b3bc:	68db      	ldr	r3, [r3, #12]
 801b3be:	61bb      	str	r3, [r7, #24]
                
                /* Obtain the lun from the CBW.  */
                lun =  (ULONG) *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_LUN);
 801b3c0:	69bb      	ldr	r3, [r7, #24]
 801b3c2:	330d      	adds	r3, #13
 801b3c4:	781b      	ldrb	r3, [r3, #0]
 801b3c6:	617b      	str	r3, [r7, #20]
                storage -> ux_slave_class_storage_cbw_lun = (UCHAR)lun;
 801b3c8:	697b      	ldr	r3, [r7, #20]
 801b3ca:	b2d9      	uxtb	r1, r3
 801b3cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b3ce:	2245      	movs	r2, #69	@ 0x45
 801b3d0:	5499      	strb	r1, [r3, r2]
                
                /* We have to memorize the SCSI command tag for the CSW phase.  */
                storage -> ux_slave_class_storage_scsi_tag =  _ux_utility_long_get(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_TAG);
 801b3d2:	69bb      	ldr	r3, [r7, #24]
 801b3d4:	3304      	adds	r3, #4
 801b3d6:	0018      	movs	r0, r3
 801b3d8:	f7fd fd6c 	bl	8018eb4 <_ux_utility_long_get>
 801b3dc:	0002      	movs	r2, r0
 801b3de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b3e0:	649a      	str	r2, [r3, #72]	@ 0x48

                /* Get dCBWDataTransferLength: number of bytes to transfer.  */
                storage -> ux_slave_class_storage_host_length = _ux_utility_long_get(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_DATA_LENGTH);
 801b3e2:	69bb      	ldr	r3, [r7, #24]
 801b3e4:	3308      	adds	r3, #8
 801b3e6:	0018      	movs	r0, r3
 801b3e8:	f7fd fd64 	bl	8018eb4 <_ux_utility_long_get>
 801b3ec:	0002      	movs	r2, r0
 801b3ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b3f0:	641a      	str	r2, [r3, #64]	@ 0x40

                /* Save bmCBWFlags.  */
                storage -> ux_slave_class_storage_cbw_flags = *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_FLAGS);
 801b3f2:	69bb      	ldr	r3, [r7, #24]
 801b3f4:	7b19      	ldrb	r1, [r3, #12]
 801b3f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b3f8:	2244      	movs	r2, #68	@ 0x44
 801b3fa:	5499      	strb	r1, [r3, r2]

                /* Reset CSW status.  */
                storage -> ux_slave_class_storage_csw_residue = 0;
 801b3fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b3fe:	2200      	movs	r2, #0
 801b400:	64da      	str	r2, [r3, #76]	@ 0x4c
                storage -> ux_slave_class_storage_csw_status = 0;
 801b402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b404:	2200      	movs	r2, #0
 801b406:	651a      	str	r2, [r3, #80]	@ 0x50

                /* Ensure the LUN number is within our declared values and check the command 
                   content and format. First we make sure we have a complete CBW.  */
                if ((lun < storage -> ux_slave_class_storage_number_lun) && (length == UX_SLAVE_CLASS_STORAGE_CBW_LENGTH))
 801b408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b40a:	685b      	ldr	r3, [r3, #4]
 801b40c:	697a      	ldr	r2, [r7, #20]
 801b40e:	429a      	cmp	r2, r3
 801b410:	d300      	bcc.n	801b414 <_ux_device_class_storage_thread+0xdc>
 801b412:	e121      	b.n	801b658 <_ux_device_class_storage_thread+0x320>
 801b414:	69fb      	ldr	r3, [r7, #28]
 801b416:	2b1f      	cmp	r3, #31
 801b418:	d000      	beq.n	801b41c <_ux_device_class_storage_thread+0xe4>
 801b41a:	e11d      	b.n	801b658 <_ux_device_class_storage_thread+0x320>
                {

                    /* The length of the CBW is correct, analyze the header.  */
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801b41c:	69bb      	ldr	r3, [r7, #24]
 801b41e:	0018      	movs	r0, r3
 801b420:	f7fd fd48 	bl	8018eb4 <_ux_utility_long_get>
 801b424:	0003      	movs	r3, r0
 801b426:	4a9e      	ldr	r2, [pc, #632]	@ (801b6a0 <_ux_device_class_storage_thread+0x368>)
 801b428:	4293      	cmp	r3, r2
 801b42a:	d000      	beq.n	801b42e <_ux_device_class_storage_thread+0xf6>
 801b42c:	e110      	b.n	801b650 <_ux_device_class_storage_thread+0x318>
                    {

                        /* Get the length of the CBWCB.  */
                        cbwcb_length =  (ULONG) *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB_LENGTH);
 801b42e:	69bb      	ldr	r3, [r7, #24]
 801b430:	330e      	adds	r3, #14
 801b432:	781b      	ldrb	r3, [r3, #0]
 801b434:	613b      	str	r3, [r7, #16]
    
                        /* Check the length of the CBWCB to ensure there is at least a command.  */
                        if (cbwcb_length != 0)
 801b436:	693b      	ldr	r3, [r7, #16]
 801b438:	2b00      	cmp	r3, #0
 801b43a:	d100      	bne.n	801b43e <_ux_device_class_storage_thread+0x106>
 801b43c:	e104      	b.n	801b648 <_ux_device_class_storage_thread+0x310>
                        {

                            /* Analyze the command stored in the CBWCB.  */
                            cbw_cb = scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB;
 801b43e:	69bb      	ldr	r3, [r7, #24]
 801b440:	330f      	adds	r3, #15
 801b442:	60fb      	str	r3, [r7, #12]
                            switch (*(cbw_cb))
 801b444:	68fb      	ldr	r3, [r7, #12]
 801b446:	781b      	ldrb	r3, [r3, #0]
 801b448:	2baa      	cmp	r3, #170	@ 0xaa
 801b44a:	d100      	bne.n	801b44e <_ux_device_class_storage_thread+0x116>
 801b44c:	e097      	b.n	801b57e <_ux_device_class_storage_thread+0x246>
 801b44e:	dd00      	ble.n	801b452 <_ux_device_class_storage_thread+0x11a>
 801b450:	e0ba      	b.n	801b5c8 <_ux_device_class_storage_thread+0x290>
 801b452:	2b5a      	cmp	r3, #90	@ 0x5a
 801b454:	dc0a      	bgt.n	801b46c <_ux_device_class_storage_thread+0x134>
 801b456:	2b00      	cmp	r3, #0
 801b458:	da00      	bge.n	801b45c <_ux_device_class_storage_thread+0x124>
 801b45a:	e0b5      	b.n	801b5c8 <_ux_device_class_storage_thread+0x290>
 801b45c:	2b5a      	cmp	r3, #90	@ 0x5a
 801b45e:	d900      	bls.n	801b462 <_ux_device_class_storage_thread+0x12a>
 801b460:	e0b2      	b.n	801b5c8 <_ux_device_class_storage_thread+0x290>
 801b462:	009a      	lsls	r2, r3, #2
 801b464:	4b8f      	ldr	r3, [pc, #572]	@ (801b6a4 <_ux_device_class_storage_thread+0x36c>)
 801b466:	18d3      	adds	r3, r2, r3
 801b468:	681b      	ldr	r3, [r3, #0]
 801b46a:	469f      	mov	pc, r3
 801b46c:	2ba8      	cmp	r3, #168	@ 0xa8
 801b46e:	d06e      	beq.n	801b54e <_ux_device_class_storage_thread+0x216>
 801b470:	e0aa      	b.n	801b5c8 <_ux_device_class_storage_thread+0x290>
                            {

                            case UX_SLAVE_CLASS_STORAGE_SCSI_TEST_READY:

                                _ux_device_class_storage_test_ready(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b472:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b474:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b476:	6979      	ldr	r1, [r7, #20]
 801b478:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b47a:	68fb      	ldr	r3, [r7, #12]
 801b47c:	9300      	str	r3, [sp, #0]
 801b47e:	0023      	movs	r3, r4
 801b480:	f7ff ff16 	bl	801b2b0 <_ux_device_class_storage_test_ready>
                                break;
 801b484:	e0ce      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
                                    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_REQUEST_SENSE:

                                _ux_device_class_storage_request_sense(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b486:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b488:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b48a:	6979      	ldr	r1, [r7, #20]
 801b48c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b48e:	68fb      	ldr	r3, [r7, #12]
 801b490:	9300      	str	r3, [sp, #0]
 801b492:	0023      	movs	r3, r4
 801b494:	f7ff fde7 	bl	801b066 <_ux_device_class_storage_request_sense>
                                break;
 801b498:	e0c4      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_FORMAT:

                                _ux_device_class_storage_format(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b49a:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b49c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b49e:	6979      	ldr	r1, [r7, #20]
 801b4a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b4a2:	68fb      	ldr	r3, [r7, #12]
 801b4a4:	9300      	str	r3, [sp, #0]
 801b4a6:	0023      	movs	r3, r4
 801b4a8:	f7ff f874 	bl	801a594 <_ux_device_class_storage_format>
                                break;
 801b4ac:	e0ba      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_INQUIRY:

                                _ux_device_class_storage_inquiry(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b4ae:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b4b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b4b2:	6979      	ldr	r1, [r7, #20]
 801b4b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b4b6:	68fb      	ldr	r3, [r7, #12]
 801b4b8:	9300      	str	r3, [sp, #0]
 801b4ba:	0023      	movs	r3, r4
 801b4bc:	f7ff fa1a 	bl	801a8f4 <_ux_device_class_storage_inquiry>
                                break;
 801b4c0:	e0b0      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_START_STOP:

                                _ux_device_class_storage_start_stop(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b4c2:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b4c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b4c6:	6979      	ldr	r1, [r7, #20]
 801b4c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b4ca:	68fb      	ldr	r3, [r7, #12]
 801b4cc:	9300      	str	r3, [sp, #0]
 801b4ce:	0023      	movs	r3, r4
 801b4d0:	f7ff fe3c 	bl	801b14c <_ux_device_class_storage_start_stop>
                                break;
 801b4d4:	e0a6      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
                                    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_PREVENT_ALLOW_MEDIA_REMOVAL:

                                _ux_device_class_storage_prevent_allow_media_removal(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b4d6:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b4d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b4da:	6979      	ldr	r1, [r7, #20]
 801b4dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b4de:	68fb      	ldr	r3, [r7, #12]
 801b4e0:	9300      	str	r3, [sp, #0]
 801b4e2:	0023      	movs	r3, r4
 801b4e4:	f7ff fbdb 	bl	801ac9e <_ux_device_class_storage_prevent_allow_media_removal>
                                break;
 801b4e8:	e09c      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ_FORMAT_CAPACITY:

                                _ux_device_class_storage_read_format_capacity(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b4ea:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b4ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b4ee:	6979      	ldr	r1, [r7, #20]
 801b4f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b4f2:	68fb      	ldr	r3, [r7, #12]
 801b4f4:	9300      	str	r3, [sp, #0]
 801b4f6:	0023      	movs	r3, r4
 801b4f8:	f7ff fd6c 	bl	801afd4 <_ux_device_class_storage_read_format_capacity>
                                break;
 801b4fc:	e092      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ_CAPACITY:

                                _ux_device_class_storage_read_capacity(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b4fe:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b500:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b502:	6979      	ldr	r1, [r7, #20]
 801b504:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b506:	68fb      	ldr	r3, [r7, #12]
 801b508:	9300      	str	r3, [sp, #0]
 801b50a:	0023      	movs	r3, r4
 801b50c:	f7ff fcf4 	bl	801aef8 <_ux_device_class_storage_read_capacity>
                                break;
 801b510:	e088      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_VERIFY:

                                _ux_device_class_storage_verify(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b512:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b514:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b516:	6979      	ldr	r1, [r7, #20]
 801b518:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b51a:	68fb      	ldr	r3, [r7, #12]
 801b51c:	9300      	str	r3, [sp, #0]
 801b51e:	0023      	movs	r3, r4
 801b520:	f000 f8e6 	bl	801b6f0 <_ux_device_class_storage_verify>
                                break;
 801b524:	e07e      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SELECT:

                                _ux_device_class_storage_mode_select(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b526:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b528:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b52a:	6979      	ldr	r1, [r7, #20]
 801b52c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b52e:	68fb      	ldr	r3, [r7, #12]
 801b530:	9300      	str	r3, [sp, #0]
 801b532:	0023      	movs	r3, r4
 801b534:	f7ff faca 	bl	801aacc <_ux_device_class_storage_mode_select>
                                break;
 801b538:	e074      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT:
                            case UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE:

                                _ux_device_class_storage_mode_sense(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801b53a:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b53c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b53e:	6979      	ldr	r1, [r7, #20]
 801b540:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b542:	68fb      	ldr	r3, [r7, #12]
 801b544:	9300      	str	r3, [sp, #0]
 801b546:	0023      	movs	r3, r4
 801b548:	f7ff faec 	bl	801ab24 <_ux_device_class_storage_mode_sense>
                                break;
 801b54c:	e06a      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ32:

                                _ux_device_class_storage_read(storage, lun, endpoint_in, endpoint_out, cbw_cb, 
 801b54e:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b550:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b552:	6979      	ldr	r1, [r7, #20]
 801b554:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b556:	23a8      	movs	r3, #168	@ 0xa8
 801b558:	9301      	str	r3, [sp, #4]
 801b55a:	68fb      	ldr	r3, [r7, #12]
 801b55c:	9300      	str	r3, [sp, #0]
 801b55e:	0023      	movs	r3, r4
 801b560:	f7ff fbac 	bl	801acbc <_ux_device_class_storage_read>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_READ32);
                                break;
 801b564:	e05e      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ16:

                                _ux_device_class_storage_read(storage, lun, endpoint_in, endpoint_out, cbw_cb, 
 801b566:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b568:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b56a:	6979      	ldr	r1, [r7, #20]
 801b56c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b56e:	2328      	movs	r3, #40	@ 0x28
 801b570:	9301      	str	r3, [sp, #4]
 801b572:	68fb      	ldr	r3, [r7, #12]
 801b574:	9300      	str	r3, [sp, #0]
 801b576:	0023      	movs	r3, r4
 801b578:	f7ff fba0 	bl	801acbc <_ux_device_class_storage_read>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_READ16);
                                break;
 801b57c:	e052      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_WRITE32:

                                _ux_device_class_storage_write(storage, lun, endpoint_in, endpoint_out, cbw_cb,
 801b57e:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b580:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b582:	6979      	ldr	r1, [r7, #20]
 801b584:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b586:	23aa      	movs	r3, #170	@ 0xaa
 801b588:	9301      	str	r3, [sp, #4]
 801b58a:	68fb      	ldr	r3, [r7, #12]
 801b58c:	9300      	str	r3, [sp, #0]
 801b58e:	0023      	movs	r3, r4
 801b590:	f000 f8be 	bl	801b710 <_ux_device_class_storage_write>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_WRITE32);
                                break;
 801b594:	e046      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_WRITE16:

                                _ux_device_class_storage_write(storage, lun, endpoint_in, endpoint_out, cbw_cb, 
 801b596:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b598:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b59a:	6979      	ldr	r1, [r7, #20]
 801b59c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b59e:	232a      	movs	r3, #42	@ 0x2a
 801b5a0:	9301      	str	r3, [sp, #4]
 801b5a2:	68fb      	ldr	r3, [r7, #12]
 801b5a4:	9300      	str	r3, [sp, #0]
 801b5a6:	0023      	movs	r3, r4
 801b5a8:	f000 f8b2 	bl	801b710 <_ux_device_class_storage_write>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_WRITE16);
                                break;
 801b5ac:	e03a      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>

                            case UX_SLAVE_CLASS_STORAGE_SCSI_SYNCHRONIZE_CACHE:

                                _ux_device_class_storage_synchronize_cache(storage, lun, endpoint_in, endpoint_out, cbw_cb, *(cbw_cb));
 801b5ae:	68fb      	ldr	r3, [r7, #12]
 801b5b0:	781b      	ldrb	r3, [r3, #0]
 801b5b2:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801b5b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b5b6:	6979      	ldr	r1, [r7, #20]
 801b5b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b5ba:	9301      	str	r3, [sp, #4]
 801b5bc:	68fb      	ldr	r3, [r7, #12]
 801b5be:	9300      	str	r3, [sp, #0]
 801b5c0:	0023      	movs	r3, r4
 801b5c2:	f7ff fdd2 	bl	801b16a <_ux_device_class_storage_synchronize_cache>
                                break;
 801b5c6:	e02d      	b.n	801b624 <_ux_device_class_storage_thread+0x2ec>
                            /* fall through */
                            default:
    
                                /* The command is unknown or unsupported, so we stall the endpoint.  */

                                if (storage -> ux_slave_class_storage_host_length > 0 &&
 801b5c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b5ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b5cc:	2b00      	cmp	r3, #0
 801b5ce:	d00a      	beq.n	801b5e6 <_ux_device_class_storage_thread+0x2ae>
                                    ((storage -> ux_slave_class_storage_cbw_flags & 0x80) == 0))
 801b5d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b5d2:	2244      	movs	r2, #68	@ 0x44
 801b5d4:	5c9b      	ldrb	r3, [r3, r2]
 801b5d6:	b25b      	sxtb	r3, r3
                                if (storage -> ux_slave_class_storage_host_length > 0 &&
 801b5d8:	2b00      	cmp	r3, #0
 801b5da:	db04      	blt.n	801b5e6 <_ux_device_class_storage_thread+0x2ae>

                                    /* Data-Out from host to device, stall OUT.  */
                                    _ux_device_stack_endpoint_stall(endpoint_out);
 801b5dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b5de:	0018      	movs	r0, r3
 801b5e0:	f002 f920 	bl	801d824 <_ux_device_stack_endpoint_stall>
 801b5e4:	e003      	b.n	801b5ee <_ux_device_class_storage_thread+0x2b6>
                                else

                                    /* Data-In from device to host, stall IN.  */
                                    _ux_device_stack_endpoint_stall(endpoint_in);
 801b5e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b5e8:	0018      	movs	r0, r3
 801b5ea:	f002 f91b 	bl	801d824 <_ux_device_stack_endpoint_stall>
                                
                                /* Initialize the request sense keys.  */
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801b5ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b5f0:	697a      	ldr	r2, [r7, #20]
 801b5f2:	0013      	movs	r3, r2
 801b5f4:	00db      	lsls	r3, r3, #3
 801b5f6:	1a9b      	subs	r3, r3, r2
 801b5f8:	00db      	lsls	r3, r3, #3
 801b5fa:	18cb      	adds	r3, r1, r3
 801b5fc:	3320      	adds	r3, #32
 801b5fe:	4a2a      	ldr	r2, [pc, #168]	@ (801b6a8 <_ux_device_class_storage_thread+0x370>)
 801b600:	601a      	str	r2, [r3, #0]
                                    UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(UX_SLAVE_CLASS_STORAGE_SENSE_KEY_ILLEGAL_REQUEST,
                                                                         UX_SLAVE_CLASS_STORAGE_ASC_KEY_INVALID_COMMAND,0);

                                /* This is the tricky part of the SCSI state machine. We must send the CSW BUT need to wait
                                   for the endpoint_in to be reset by the host.  */
                                while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801b602:	e00a      	b.n	801b61a <_ux_device_class_storage_thread+0x2e2>
                                { 

                                    /* Check the endpoint state.  */
                                    if (endpoint_in -> ux_slave_endpoint_state == UX_ENDPOINT_RESET)
 801b604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b606:	685b      	ldr	r3, [r3, #4]
 801b608:	2b00      	cmp	r3, #0
 801b60a:	d104      	bne.n	801b616 <_ux_device_class_storage_thread+0x2de>
                                    {

                                        /* Now we set the CSW with failure.  */
                                        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801b60c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b60e:	2201      	movs	r2, #1
 801b610:	651a      	str	r2, [r3, #80]	@ 0x50
                                        break;
 801b612:	46c0      	nop			@ (mov r8, r8)
                                    else

                                        /* We must therefore wait a while.  */
                                        _ux_device_thread_relinquish();
                                }
                                break;
 801b614:	e005      	b.n	801b622 <_ux_device_class_storage_thread+0x2ea>
                                        _ux_device_thread_relinquish();
 801b616:	f7fe f8c5 	bl	80197a4 <_ux_utility_thread_relinquish>
                                while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801b61a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b61c:	681b      	ldr	r3, [r3, #0]
 801b61e:	2b03      	cmp	r3, #3
 801b620:	d0f0      	beq.n	801b604 <_ux_device_class_storage_thread+0x2cc>
                                break;
 801b622:	46c0      	nop			@ (mov r8, r8)
                            }

                            /* Send CSW if not SYNC_CACHE.  */
                            status = _ux_device_class_storage_csw_send(storage, lun, endpoint_in, 0 /* Don't care */);
 801b624:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b626:	6979      	ldr	r1, [r7, #20]
 801b628:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b62a:	2300      	movs	r3, #0
 801b62c:	f7fe fee8 	bl	801a400 <_ux_device_class_storage_csw_send>
 801b630:	0003      	movs	r3, r0
 801b632:	637b      	str	r3, [r7, #52]	@ 0x34

                            /* Check error code. */
                            if (status != UX_SUCCESS)
 801b634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b636:	2b00      	cmp	r3, #0
 801b638:	d023      	beq.n	801b682 <_ux_device_class_storage_thread+0x34a>

                                /* Error trap. */
                                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 801b63a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b63c:	001a      	movs	r2, r3
 801b63e:	2107      	movs	r1, #7
 801b640:	2002      	movs	r0, #2
 801b642:	f7fd fab7 	bl	8018bb4 <_ux_system_error_handler>
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801b646:	e01c      	b.n	801b682 <_ux_device_class_storage_thread+0x34a>
                        }
                        else

                            /* Phase error!  */
                            storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801b648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b64a:	2202      	movs	r2, #2
 801b64c:	651a      	str	r2, [r3, #80]	@ 0x50
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801b64e:	e018      	b.n	801b682 <_ux_device_class_storage_thread+0x34a>
                    }
                    
                    else

                        /* Phase error!  */
                        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801b650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b652:	2202      	movs	r2, #2
 801b654:	651a      	str	r2, [r3, #80]	@ 0x50
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801b656:	e014      	b.n	801b682 <_ux_device_class_storage_thread+0x34a>
                }
                else

                    /* Phase error!  */
                    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801b658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b65a:	2202      	movs	r2, #2
 801b65c:	651a      	str	r2, [r3, #80]	@ 0x50
 801b65e:	e011      	b.n	801b684 <_ux_device_class_storage_thread+0x34c>
            }
            else
            {

                if ((UCHAR)storage -> ux_slave_class_storage_csw_status == UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR)
 801b660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b662:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b664:	b2db      	uxtb	r3, r3
 801b666:	2b02      	cmp	r3, #2
 801b668:	d107      	bne.n	801b67a <_ux_device_class_storage_thread+0x342>
                {

                    /* We should keep the endpoints stalled.  */
                    _ux_device_stack_endpoint_stall(endpoint_out);
 801b66a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b66c:	0018      	movs	r0, r3
 801b66e:	f002 f8d9 	bl	801d824 <_ux_device_stack_endpoint_stall>
                    _ux_device_stack_endpoint_stall(endpoint_in);
 801b672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b674:	0018      	movs	r0, r3
 801b676:	f002 f8d5 	bl	801d824 <_ux_device_stack_endpoint_stall>
                }

                /* We must therefore wait a while.  */
                _ux_utility_delay_ms(2);
 801b67a:	2002      	movs	r0, #2
 801b67c:	f7fd fb70 	bl	8018d60 <_ux_utility_delay_ms>
 801b680:	e000      	b.n	801b684 <_ux_device_class_storage_thread+0x34c>
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801b682:	46c0      	nop			@ (mov r8, r8)
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801b684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b686:	681b      	ldr	r3, [r3, #0]
 801b688:	2b03      	cmp	r3, #3
 801b68a:	d100      	bne.n	801b68e <_ux_device_class_storage_thread+0x356>
 801b68c:	e662      	b.n	801b354 <_ux_device_class_storage_thread+0x1c>
            }
        }

        /* We need to suspend ourselves. We will be resumed by the 
           device enumeration module.  */
        _ux_device_thread_suspend(&class -> ux_slave_class_thread);
 801b68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b690:	3350      	adds	r3, #80	@ 0x50
 801b692:	0018      	movs	r0, r3
 801b694:	f7fe f89c 	bl	80197d0 <_ux_utility_thread_suspend>
        UX_THREAD_EXTENSION_PTR_GET(class, UX_SLAVE_CLASS, storage_class)
 801b698:	e652      	b.n	801b340 <_ux_device_class_storage_thread+0x8>
 801b69a:	46c0      	nop			@ (mov r8, r8)
 801b69c:	20011cac 	.word	0x20011cac
 801b6a0:	43425355 	.word	0x43425355
 801b6a4:	080203bc 	.word	0x080203bc
 801b6a8:	00002005 	.word	0x00002005

0801b6ac <_ux_device_class_storage_uninitialize>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801b6ac:	b580      	push	{r7, lr}
 801b6ae:	b084      	sub	sp, #16
 801b6b0:	af00      	add	r7, sp, #0
 801b6b2:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_STORAGE                  *storage;
UX_SLAVE_CLASS                          *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 801b6b4:	687b      	ldr	r3, [r7, #4]
 801b6b6:	6a1b      	ldr	r3, [r3, #32]
 801b6b8:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 801b6ba:	68fb      	ldr	r3, [r7, #12]
 801b6bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801b6be:	60bb      	str	r3, [r7, #8]
    
    /* Sanity check.  */
    if (storage != UX_NULL)
 801b6c0:	68bb      	ldr	r3, [r7, #8]
 801b6c2:	2b00      	cmp	r3, #0
 801b6c4:	d00f      	beq.n	801b6e6 <_ux_device_class_storage_uninitialize+0x3a>
    {

        /* Remove STORAGE thread.  */
        _ux_device_thread_delete(&class -> ux_slave_class_thread);
 801b6c6:	68fb      	ldr	r3, [r7, #12]
 801b6c8:	3350      	adds	r3, #80	@ 0x50
 801b6ca:	0018      	movs	r0, r3
 801b6cc:	f7fe f857 	bl	801977e <_ux_utility_thread_delete>

#if !(defined(UX_DEVICE_STANDALONE) || defined(UX_STANDALONE))    
        /* Remove the thread used by STORAGE.  */
        _ux_utility_memory_free(class -> ux_slave_class_thread_stack);
 801b6d0:	68fa      	ldr	r2, [r7, #12]
 801b6d2:	2380      	movs	r3, #128	@ 0x80
 801b6d4:	005b      	lsls	r3, r3, #1
 801b6d6:	58d3      	ldr	r3, [r2, r3]
 801b6d8:	0018      	movs	r0, r3
 801b6da:	f7fd fde5 	bl	80192a8 <_ux_utility_memory_free>
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(storage);
 801b6de:	68bb      	ldr	r3, [r7, #8]
 801b6e0:	0018      	movs	r0, r3
 801b6e2:	f7fd fde1 	bl	80192a8 <_ux_utility_memory_free>
    }
    
    /* Return completion status.  */
    return(UX_SUCCESS);
 801b6e6:	2300      	movs	r3, #0
}
 801b6e8:	0018      	movs	r0, r3
 801b6ea:	46bd      	mov	sp, r7
 801b6ec:	b004      	add	sp, #16
 801b6ee:	bd80      	pop	{r7, pc}

0801b6f0 <_ux_device_class_storage_verify>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_verify(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                      UX_SLAVE_ENDPOINT *endpoint_in,
                                      UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801b6f0:	b580      	push	{r7, lr}
 801b6f2:	b084      	sub	sp, #16
 801b6f4:	af00      	add	r7, sp, #0
 801b6f6:	60f8      	str	r0, [r7, #12]
 801b6f8:	60b9      	str	r1, [r7, #8]
 801b6fa:	607a      	str	r2, [r7, #4]
 801b6fc:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_VERIFY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801b6fe:	68fb      	ldr	r3, [r7, #12]
 801b700:	2200      	movs	r2, #0
 801b702:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return success!  */
    return(UX_SUCCESS);
 801b704:	2300      	movs	r3, #0
}
 801b706:	0018      	movs	r0, r3
 801b708:	46bd      	mov	sp, r7
 801b70a:	b004      	add	sp, #16
 801b70c:	bd80      	pop	{r7, pc}
	...

0801b710 <_ux_device_class_storage_write>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_write(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                    UX_SLAVE_ENDPOINT *endpoint_in,
                                    UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb, UCHAR scsi_command)
{
 801b710:	b5b0      	push	{r4, r5, r7, lr}
 801b712:	b090      	sub	sp, #64	@ 0x40
 801b714:	af02      	add	r7, sp, #8
 801b716:	60f8      	str	r0, [r7, #12]
 801b718:	60b9      	str	r1, [r7, #8]
 801b71a:	607a      	str	r2, [r7, #4]
 801b71c:	603b      	str	r3, [r7, #0]


    UX_PARAMETER_NOT_USED(endpoint_in);

    /* Get the LBA from the CBWCB.  */
    lba =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_LBA);
 801b71e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b720:	3302      	adds	r3, #2
 801b722:	0018      	movs	r0, r3
 801b724:	f7fd fbea 	bl	8018efc <_ux_utility_long_get_big_endian>
 801b728:	0003      	movs	r3, r0
 801b72a:	633b      	str	r3, [r7, #48]	@ 0x30
    
    /* The type of commands will tell us the width of the field containing the number
       of sectors to read.   */
    if (scsi_command == UX_SLAVE_CLASS_STORAGE_SCSI_WRITE16)
 801b72c:	234c      	movs	r3, #76	@ 0x4c
 801b72e:	18fb      	adds	r3, r7, r3
 801b730:	781b      	ldrb	r3, [r3, #0]
 801b732:	2b2a      	cmp	r3, #42	@ 0x2a
 801b734:	d107      	bne.n	801b746 <_ux_device_class_storage_write+0x36>

        /* Get the number of blocks from the CBWCB in 16 bits.  */
        total_number_blocks =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_TRANSFER_LENGTH_16);
 801b736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b738:	3307      	adds	r3, #7
 801b73a:	0018      	movs	r0, r3
 801b73c:	f7fd ff7f 	bl	801963e <_ux_utility_short_get_big_endian>
 801b740:	0003      	movs	r3, r0
 801b742:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b744:	e006      	b.n	801b754 <_ux_device_class_storage_write+0x44>

    else        

        /* Get the number of blocks from the CBWCB in 32 bits.  */
        total_number_blocks =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_TRANSFER_LENGTH_32);
 801b746:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b748:	3306      	adds	r3, #6
 801b74a:	0018      	movs	r0, r3
 801b74c:	f7fd fbd6 	bl	8018efc <_ux_utility_long_get_big_endian>
 801b750:	0003      	movs	r3, r0
 801b752:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_WRITE, storage, lun, lba, total_number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 801b754:	683b      	ldr	r3, [r7, #0]
 801b756:	3330      	adds	r3, #48	@ 0x30
 801b758:	61fb      	str	r3, [r7, #28]

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, 
 801b75a:	68f9      	ldr	r1, [r7, #12]
 801b75c:	68bb      	ldr	r3, [r7, #8]
 801b75e:	1c5a      	adds	r2, r3, #1
 801b760:	0013      	movs	r3, r2
 801b762:	00db      	lsls	r3, r3, #3
 801b764:	1a9b      	subs	r3, r3, r2
 801b766:	00db      	lsls	r3, r3, #3
 801b768:	585c      	ldr	r4, [r3, r1]
 801b76a:	68f9      	ldr	r1, [r7, #12]
 801b76c:	68ba      	ldr	r2, [r7, #8]
 801b76e:	0013      	movs	r3, r2
 801b770:	00db      	lsls	r3, r3, #3
 801b772:	1a9b      	subs	r3, r3, r2
 801b774:	00db      	lsls	r3, r3, #3
 801b776:	18cb      	adds	r3, r1, r3
 801b778:	331c      	adds	r3, #28
 801b77a:	681a      	ldr	r2, [r3, #0]
 801b77c:	2314      	movs	r3, #20
 801b77e:	18fb      	adds	r3, r7, r3
 801b780:	68b9      	ldr	r1, [r7, #8]
 801b782:	68f8      	ldr	r0, [r7, #12]
 801b784:	47a0      	blx	r4
 801b786:	0003      	movs	r3, r0
 801b788:	637b      	str	r3, [r7, #52]	@ 0x34
                            lun, storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);
    
    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801b78a:	6979      	ldr	r1, [r7, #20]
 801b78c:	68f8      	ldr	r0, [r7, #12]
 801b78e:	68ba      	ldr	r2, [r7, #8]
 801b790:	0013      	movs	r3, r2
 801b792:	00db      	lsls	r3, r3, #3
 801b794:	1a9b      	subs	r3, r3, r2
 801b796:	00db      	lsls	r3, r3, #3
 801b798:	18c3      	adds	r3, r0, r3
 801b79a:	3320      	adds	r3, #32
 801b79c:	6019      	str	r1, [r3, #0]

    /* Default CSW to failed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801b79e:	68fb      	ldr	r3, [r7, #12]
 801b7a0:	2201      	movs	r2, #1
 801b7a2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 801b7a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b7a6:	2b00      	cmp	r3, #0
 801b7a8:	d005      	beq.n	801b7b6 <_ux_device_class_storage_write+0xa6>
    {

        /* We have a problem, media status error. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_out);
 801b7aa:	683b      	ldr	r3, [r7, #0]
 801b7ac:	0018      	movs	r0, r3
 801b7ae:	f002 f839 	bl	801d824 <_ux_device_stack_endpoint_stall>
#endif

        /* We are done here.  */
        return(UX_ERROR);
 801b7b2:	23ff      	movs	r3, #255	@ 0xff
 801b7b4:	e0d4      	b.n	801b960 <_ux_device_class_storage_write+0x250>
    }

    /* Check Read Only flag.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read_only_flag == UX_TRUE)
 801b7b6:	68f9      	ldr	r1, [r7, #12]
 801b7b8:	68ba      	ldr	r2, [r7, #8]
 801b7ba:	0013      	movs	r3, r2
 801b7bc:	00db      	lsls	r3, r3, #3
 801b7be:	1a9b      	subs	r3, r3, r2
 801b7c0:	00db      	lsls	r3, r3, #3
 801b7c2:	18cb      	adds	r3, r1, r3
 801b7c4:	3318      	adds	r3, #24
 801b7c6:	681b      	ldr	r3, [r3, #0]
 801b7c8:	2b01      	cmp	r3, #1
 801b7ca:	d10f      	bne.n	801b7ec <_ux_device_class_storage_write+0xdc>
    {

        /* Update the request sense.  */
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801b7cc:	68f9      	ldr	r1, [r7, #12]
 801b7ce:	68ba      	ldr	r2, [r7, #8]
 801b7d0:	0013      	movs	r3, r2
 801b7d2:	00db      	lsls	r3, r3, #3
 801b7d4:	1a9b      	subs	r3, r3, r2
 801b7d6:	00db      	lsls	r3, r3, #3
 801b7d8:	18cb      	adds	r3, r1, r3
 801b7da:	3320      	adds	r3, #32
 801b7dc:	4a62      	ldr	r2, [pc, #392]	@ (801b968 <_ux_device_class_storage_write+0x258>)
 801b7de:	601a      	str	r2, [r3, #0]
                                            UX_SLAVE_CLASS_STORAGE_REQUEST_CODE_MEDIA_PROTECTED,0);

        /* We have a problem, cannot write to RO drive. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_out);
 801b7e0:	683b      	ldr	r3, [r7, #0]
 801b7e2:	0018      	movs	r0, r3
 801b7e4:	f002 f81e 	bl	801d824 <_ux_device_stack_endpoint_stall>
#endif

        /* We are done here.  */
        return(UX_ERROR);
 801b7e8:	23ff      	movs	r3, #255	@ 0xff
 801b7ea:	e0b9      	b.n	801b960 <_ux_device_class_storage_write+0x250>
    }

    /* Compute the total length to transfer and how much remains.  */
    total_length =  total_number_blocks * storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 801b7ec:	68f9      	ldr	r1, [r7, #12]
 801b7ee:	68ba      	ldr	r2, [r7, #8]
 801b7f0:	0013      	movs	r3, r2
 801b7f2:	00db      	lsls	r3, r3, #3
 801b7f4:	1a9b      	subs	r3, r3, r2
 801b7f6:	00db      	lsls	r3, r3, #3
 801b7f8:	18cb      	adds	r3, r1, r3
 801b7fa:	330c      	adds	r3, #12
 801b7fc:	681a      	ldr	r2, [r3, #0]
 801b7fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b800:	4353      	muls	r3, r2
 801b802:	62bb      	str	r3, [r7, #40]	@ 0x28
#else

    /* Check transfer length.  */

    /* Case (3) Hn < Do.  */
    if (total_length > storage -> ux_slave_class_storage_host_length)
 801b804:	68fb      	ldr	r3, [r7, #12]
 801b806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b808:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b80a:	429a      	cmp	r2, r3
 801b80c:	d908      	bls.n	801b820 <_ux_device_class_storage_write+0x110>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 801b80e:	683b      	ldr	r3, [r7, #0]
 801b810:	0018      	movs	r0, r3
 801b812:	f002 f807 	bl	801d824 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801b816:	68fb      	ldr	r3, [r7, #12]
 801b818:	2202      	movs	r2, #2
 801b81a:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801b81c:	23ff      	movs	r3, #255	@ 0xff
 801b81e:	e09f      	b.n	801b960 <_ux_device_class_storage_write+0x250>
    }

    /* Case (8). Hi <> Do.  */
    if ((storage -> ux_slave_class_storage_cbw_flags & 0x80) != 0)
 801b820:	68fb      	ldr	r3, [r7, #12]
 801b822:	2244      	movs	r2, #68	@ 0x44
 801b824:	5c9b      	ldrb	r3, [r3, r2]
 801b826:	b25b      	sxtb	r3, r3
 801b828:	2b00      	cmp	r3, #0
 801b82a:	da08      	bge.n	801b83e <_ux_device_class_storage_write+0x12e>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 801b82c:	687b      	ldr	r3, [r7, #4]
 801b82e:	0018      	movs	r0, r3
 801b830:	f001 fff8 	bl	801d824 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801b834:	68fb      	ldr	r3, [r7, #12]
 801b836:	2202      	movs	r2, #2
 801b838:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801b83a:	23ff      	movs	r3, #255	@ 0xff
 801b83c:	e090      	b.n	801b960 <_ux_device_class_storage_write+0x250>
    }

    /* Default status to success.  */
    status =  UX_SUCCESS;
 801b83e:	2300      	movs	r3, #0
 801b840:	637b      	str	r3, [r7, #52]	@ 0x34

    /* It may take several transfers to send the requested data.  */
    done_length = 0;
 801b842:	2300      	movs	r3, #0
 801b844:	623b      	str	r3, [r7, #32]
    while (total_length)
 801b846:	e076      	b.n	801b936 <_ux_device_class_storage_write+0x226>
    {

        /* How much can we receive in this transfer?  */
        if (total_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 801b848:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b84a:	2380      	movs	r3, #128	@ 0x80
 801b84c:	011b      	lsls	r3, r3, #4
 801b84e:	429a      	cmp	r2, r3
 801b850:	d903      	bls.n	801b85a <_ux_device_class_storage_write+0x14a>
            transfer_length =  UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 801b852:	2380      	movs	r3, #128	@ 0x80
 801b854:	011b      	lsls	r3, r3, #4
 801b856:	627b      	str	r3, [r7, #36]	@ 0x24
 801b858:	e001      	b.n	801b85e <_ux_device_class_storage_write+0x14e>
        else
            transfer_length =  total_length;
 801b85a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b85c:	627b      	str	r3, [r7, #36]	@ 0x24
        
        /* Get the data payload from the host.  */
        status =  _ux_device_stack_transfer_request(transfer_request, transfer_length, transfer_length);
 801b85e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b860:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b862:	69fb      	ldr	r3, [r7, #28]
 801b864:	0018      	movs	r0, r3
 801b866:	f002 fcc9 	bl	801e1fc <_ux_device_stack_transfer_request>
 801b86a:	0003      	movs	r3, r0
 801b86c:	637b      	str	r3, [r7, #52]	@ 0x34
        
        /* Check the status.  */
        if (status != UX_SUCCESS)
 801b86e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b870:	2b00      	cmp	r3, #0
 801b872:	d015      	beq.n	801b8a0 <_ux_device_class_storage_write+0x190>
        {

            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_out);
 801b874:	683b      	ldr	r3, [r7, #0]
 801b876:	0018      	movs	r0, r3
 801b878:	f001 ffd4 	bl	801d824 <_ux_device_stack_endpoint_stall>

            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801b87c:	68fb      	ldr	r3, [r7, #12]
 801b87e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801b880:	6a3b      	ldr	r3, [r7, #32]
 801b882:	1ad2      	subs	r2, r2, r3
 801b884:	68fb      	ldr	r3, [r7, #12]
 801b886:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* And update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801b888:	68f9      	ldr	r1, [r7, #12]
 801b88a:	68ba      	ldr	r2, [r7, #8]
 801b88c:	0013      	movs	r3, r2
 801b88e:	00db      	lsls	r3, r3, #3
 801b890:	1a9b      	subs	r3, r3, r2
 801b892:	00db      	lsls	r3, r3, #3
 801b894:	18cb      	adds	r3, r1, r3
 801b896:	3320      	adds	r3, #32
 801b898:	4a34      	ldr	r2, [pc, #208]	@ (801b96c <_ux_device_class_storage_write+0x25c>)
 801b89a:	601a      	str	r2, [r3, #0]
                                                UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x02,0x54,0x00);
    
            /* Return an error.  */
            return(UX_ERROR);
 801b89c:	23ff      	movs	r3, #255	@ 0xff
 801b89e:	e05f      	b.n	801b960 <_ux_device_class_storage_write+0x250>
        }

        /* Compute the number of blocks to transfer.  */
        number_blocks = transfer_length / storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 801b8a0:	68f9      	ldr	r1, [r7, #12]
 801b8a2:	68ba      	ldr	r2, [r7, #8]
 801b8a4:	0013      	movs	r3, r2
 801b8a6:	00db      	lsls	r3, r3, #3
 801b8a8:	1a9b      	subs	r3, r3, r2
 801b8aa:	00db      	lsls	r3, r3, #3
 801b8ac:	18cb      	adds	r3, r1, r3
 801b8ae:	330c      	adds	r3, #12
 801b8b0:	681b      	ldr	r3, [r3, #0]
 801b8b2:	0019      	movs	r1, r3
 801b8b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b8b6:	f7ea fdc5 	bl	8006444 <__udivsi3>
 801b8ba:	0003      	movs	r3, r0
 801b8bc:	61bb      	str	r3, [r7, #24]
        
        /* Execute the write command to the local media.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_write(storage, lun, transfer_request -> ux_slave_transfer_request_data_pointer, number_blocks, lba, &media_status);
 801b8be:	68f9      	ldr	r1, [r7, #12]
 801b8c0:	68ba      	ldr	r2, [r7, #8]
 801b8c2:	0013      	movs	r3, r2
 801b8c4:	00db      	lsls	r3, r3, #3
 801b8c6:	1a9b      	subs	r3, r3, r2
 801b8c8:	00db      	lsls	r3, r3, #3
 801b8ca:	18cb      	adds	r3, r1, r3
 801b8cc:	3330      	adds	r3, #48	@ 0x30
 801b8ce:	681c      	ldr	r4, [r3, #0]
 801b8d0:	69fb      	ldr	r3, [r7, #28]
 801b8d2:	68da      	ldr	r2, [r3, #12]
 801b8d4:	69bd      	ldr	r5, [r7, #24]
 801b8d6:	68b9      	ldr	r1, [r7, #8]
 801b8d8:	68f8      	ldr	r0, [r7, #12]
 801b8da:	2314      	movs	r3, #20
 801b8dc:	18fb      	adds	r3, r7, r3
 801b8de:	9301      	str	r3, [sp, #4]
 801b8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b8e2:	9300      	str	r3, [sp, #0]
 801b8e4:	002b      	movs	r3, r5
 801b8e6:	47a0      	blx	r4
 801b8e8:	0003      	movs	r3, r0
 801b8ea:	637b      	str	r3, [r7, #52]	@ 0x34
    
        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 801b8ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b8ee:	2b00      	cmp	r3, #0
 801b8f0:	d015      	beq.n	801b91e <_ux_device_class_storage_write+0x20e>
        {
    
            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_out);
 801b8f2:	683b      	ldr	r3, [r7, #0]
 801b8f4:	0018      	movs	r0, r3
 801b8f6:	f001 ff95 	bl	801d824 <_ux_device_stack_endpoint_stall>
    
            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801b8fa:	68fb      	ldr	r3, [r7, #12]
 801b8fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801b8fe:	6a3b      	ldr	r3, [r7, #32]
 801b900:	1ad2      	subs	r2, r2, r3
 801b902:	68fb      	ldr	r3, [r7, #12]
 801b904:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* And update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801b906:	6979      	ldr	r1, [r7, #20]
 801b908:	68f8      	ldr	r0, [r7, #12]
 801b90a:	68ba      	ldr	r2, [r7, #8]
 801b90c:	0013      	movs	r3, r2
 801b90e:	00db      	lsls	r3, r3, #3
 801b910:	1a9b      	subs	r3, r3, r2
 801b912:	00db      	lsls	r3, r3, #3
 801b914:	18c3      	adds	r3, r0, r3
 801b916:	3320      	adds	r3, #32
 801b918:	6019      	str	r1, [r3, #0]
    
            /* Return an error.  */
            return(UX_ERROR);
 801b91a:	23ff      	movs	r3, #255	@ 0xff
 801b91c:	e020      	b.n	801b960 <_ux_device_class_storage_write+0x250>
        }

        /* Update the lba.  */
        lba += number_blocks;
 801b91e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b920:	69bb      	ldr	r3, [r7, #24]
 801b922:	18d3      	adds	r3, r2, r3
 801b924:	633b      	str	r3, [r7, #48]	@ 0x30
        
        /* Update the length to remain.  */
        total_length -= transfer_length;
 801b926:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b92a:	1ad3      	subs	r3, r2, r3
 801b92c:	62bb      	str	r3, [r7, #40]	@ 0x28
        done_length += transfer_length;
 801b92e:	6a3a      	ldr	r2, [r7, #32]
 801b930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b932:	18d3      	adds	r3, r2, r3
 801b934:	623b      	str	r3, [r7, #32]
    while (total_length)
 801b936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b938:	2b00      	cmp	r3, #0
 801b93a:	d185      	bne.n	801b848 <_ux_device_class_storage_write+0x138>
    }

    /* Update residue.  */
    storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801b93c:	68fb      	ldr	r3, [r7, #12]
 801b93e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801b940:	6a3b      	ldr	r3, [r7, #32]
 801b942:	1ad2      	subs	r2, r2, r3
 801b944:	68fb      	ldr	r3, [r7, #12]
 801b946:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Case (9), (11). If host expects more transfer, stall it.  */
    if (storage -> ux_slave_class_storage_csw_residue)
 801b948:	68fb      	ldr	r3, [r7, #12]
 801b94a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801b94c:	2b00      	cmp	r3, #0
 801b94e:	d003      	beq.n	801b958 <_ux_device_class_storage_write+0x248>
        _ux_device_stack_endpoint_stall(endpoint_out);
 801b950:	683b      	ldr	r3, [r7, #0]
 801b952:	0018      	movs	r0, r3
 801b954:	f001 ff66 	bl	801d824 <_ux_device_stack_endpoint_stall>

#endif /* else defined(UX_DEVICE_STANDALONE) */

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801b958:	68fb      	ldr	r3, [r7, #12]
 801b95a:	2200      	movs	r2, #0
 801b95c:	651a      	str	r2, [r3, #80]	@ 0x50
                                    
    /* Return completion status.  */
    return(status);
 801b95e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801b960:	0018      	movs	r0, r3
 801b962:	46bd      	mov	sp, r7
 801b964:	b00e      	add	sp, #56	@ 0x38
 801b966:	bdb0      	pop	{r4, r5, r7, pc}
 801b968:	00002707 	.word	0x00002707
 801b96c:	00005402 	.word	0x00005402

0801b970 <_ux_dcd_stm32_setup_in>:
#include "ux_device_stack.h"
#include "ux_utility.h"


static inline void _ux_dcd_stm32_setup_in(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request)
{
 801b970:	b580      	push	{r7, lr}
 801b972:	b082      	sub	sp, #8
 801b974:	af00      	add	r7, sp, #0
 801b976:	6078      	str	r0, [r7, #4]
 801b978:	6039      	str	r1, [r7, #0]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801b97a:	687b      	ldr	r3, [r7, #4]
 801b97c:	2280      	movs	r2, #128	@ 0x80
 801b97e:	729a      	strb	r2, [r3, #10]

    /* Set the state to TX.  */
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 801b980:	687b      	ldr	r3, [r7, #4]
 801b982:	2201      	movs	r2, #1
 801b984:	721a      	strb	r2, [r3, #8]

    /* Call the Control Transfer dispatcher.  */
    _ux_device_stack_control_request_process(transfer_request);
 801b986:	683b      	ldr	r3, [r7, #0]
 801b988:	0018      	movs	r0, r3
 801b98a:	f001 fb53 	bl	801d034 <_ux_device_stack_control_request_process>
}
 801b98e:	46c0      	nop			@ (mov r8, r8)
 801b990:	46bd      	mov	sp, r7
 801b992:	b002      	add	sp, #8
 801b994:	bd80      	pop	{r7, pc}

0801b996 <_ux_dcd_stm32_setup_out>:

static inline void _ux_dcd_stm32_setup_out(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                           PCD_HandleTypeDef *hpcd)
{
 801b996:	b580      	push	{r7, lr}
 801b998:	b084      	sub	sp, #16
 801b99a:	af00      	add	r7, sp, #0
 801b99c:	60f8      	str	r0, [r7, #12]
 801b99e:	60b9      	str	r1, [r7, #8]
 801b9a0:	607a      	str	r2, [r7, #4]

    /* Set the completion code to no error.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801b9a2:	68bb      	ldr	r3, [r7, #8]
 801b9a4:	2200      	movs	r2, #0
 801b9a6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801b9a8:	68fb      	ldr	r3, [r7, #12]
 801b9aa:	2280      	movs	r2, #128	@ 0x80
 801b9ac:	729a      	strb	r2, [r3, #10]

    /* We are using a Control endpoint on a OUT transaction and there was a payload.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801b9ae:	68bb      	ldr	r3, [r7, #8]
 801b9b0:	0018      	movs	r0, r3
 801b9b2:	f001 fb3f 	bl	801d034 <_ux_device_stack_control_request_process>
 801b9b6:	1e03      	subs	r3, r0, #0
 801b9b8:	d108      	bne.n	801b9cc <_ux_dcd_stm32_setup_out+0x36>
    {

        /* Set the state to STATUS phase TX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 801b9ba:	68fb      	ldr	r3, [r7, #12]
 801b9bc:	2203      	movs	r2, #3
 801b9be:	721a      	strb	r2, [r3, #8]

        /* Arm the status transfer.  */
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801b9c0:	6878      	ldr	r0, [r7, #4]
 801b9c2:	2300      	movs	r3, #0
 801b9c4:	2200      	movs	r2, #0
 801b9c6:	2100      	movs	r1, #0
 801b9c8:	f7ef f91d 	bl	800ac06 <HAL_PCD_EP_Transmit>
    }
}
 801b9cc:	46c0      	nop			@ (mov r8, r8)
 801b9ce:	46bd      	mov	sp, r7
 801b9d0:	b004      	add	sp, #16
 801b9d2:	bd80      	pop	{r7, pc}

0801b9d4 <_ux_dcd_stm32_setup_status>:

static inline void _ux_dcd_stm32_setup_status(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                              PCD_HandleTypeDef *hpcd)
{
 801b9d4:	b580      	push	{r7, lr}
 801b9d6:	b084      	sub	sp, #16
 801b9d8:	af00      	add	r7, sp, #0
 801b9da:	60f8      	str	r0, [r7, #12]
 801b9dc:	60b9      	str	r1, [r7, #8]
 801b9de:	607a      	str	r2, [r7, #4]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
            in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801b9e0:	68fb      	ldr	r3, [r7, #12]
 801b9e2:	2280      	movs	r2, #128	@ 0x80
 801b9e4:	729a      	strb	r2, [r3, #10]

    /* Call the Control Transfer dispatcher.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801b9e6:	68bb      	ldr	r3, [r7, #8]
 801b9e8:	0018      	movs	r0, r3
 801b9ea:	f001 fb23 	bl	801d034 <_ux_device_stack_control_request_process>
 801b9ee:	1e03      	subs	r3, r0, #0
 801b9f0:	d108      	bne.n	801ba04 <_ux_dcd_stm32_setup_status+0x30>
    {

        /* Set the state to STATUS RX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801b9f2:	68fb      	ldr	r3, [r7, #12]
 801b9f4:	2204      	movs	r2, #4
 801b9f6:	721a      	strb	r2, [r3, #8]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801b9f8:	6878      	ldr	r0, [r7, #4]
 801b9fa:	2300      	movs	r3, #0
 801b9fc:	2200      	movs	r2, #0
 801b9fe:	2100      	movs	r1, #0
 801ba00:	f7ef f901 	bl	800ac06 <HAL_PCD_EP_Transmit>
    }
}
 801ba04:	46c0      	nop			@ (mov r8, r8)
 801ba06:	46bd      	mov	sp, r7
 801ba08:	b004      	add	sp, #16
 801ba0a:	bd80      	pop	{r7, pc}

0801ba0c <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 801ba0c:	b580      	push	{r7, lr}
 801ba0e:	b088      	sub	sp, #32
 801ba10:	af00      	add	r7, sp, #0
 801ba12:	6078      	str	r0, [r7, #4]
UX_SLAVE_TRANSFER       *transfer_request;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801ba14:	4b3e      	ldr	r3, [pc, #248]	@ (801bb10 <HAL_PCD_SetupStageCallback+0x104>)
 801ba16:	681b      	ldr	r3, [r3, #0]
 801ba18:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801ba1a:	69fb      	ldr	r3, [r7, #28]
 801ba1c:	69db      	ldr	r3, [r3, #28]
 801ba1e:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 801ba20:	69bb      	ldr	r3, [r7, #24]
 801ba22:	3304      	adds	r3, #4
 801ba24:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 801ba26:	697b      	ldr	r3, [r7, #20]
 801ba28:	681b      	ldr	r3, [r3, #0]
 801ba2a:	3330      	adds	r3, #48	@ 0x30
 801ba2c:	613b      	str	r3, [r7, #16]

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 801ba2e:	693b      	ldr	r3, [r7, #16]
 801ba30:	3354      	adds	r3, #84	@ 0x54
 801ba32:	0018      	movs	r0, r3
 801ba34:	687b      	ldr	r3, [r7, #4]
 801ba36:	22a7      	movs	r2, #167	@ 0xa7
 801ba38:	0092      	lsls	r2, r2, #2
 801ba3a:	4694      	mov	ip, r2
 801ba3c:	4463      	add	r3, ip
 801ba3e:	2208      	movs	r2, #8
 801ba40:	0019      	movs	r1, r3
 801ba42:	f7fd fc15 	bl	8019270 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801ba46:	693b      	ldr	r3, [r7, #16]
 801ba48:	2200      	movs	r2, #0
 801ba4a:	619a      	str	r2, [r3, #24]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801ba4c:	693b      	ldr	r3, [r7, #16]
 801ba4e:	2201      	movs	r2, #1
 801ba50:	605a      	str	r2, [r3, #4]

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801ba52:	693b      	ldr	r3, [r7, #16]
 801ba54:	2200      	movs	r2, #0
 801ba56:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801ba58:	697b      	ldr	r3, [r7, #20]
 801ba5a:	685b      	ldr	r3, [r3, #4]
 801ba5c:	220e      	movs	r2, #14
 801ba5e:	4393      	bics	r3, r2
 801ba60:	001a      	movs	r2, r3
 801ba62:	697b      	ldr	r3, [r7, #20]
 801ba64:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 801ba66:	693b      	ldr	r3, [r7, #16]
 801ba68:	2254      	movs	r2, #84	@ 0x54
 801ba6a:	5c9b      	ldrb	r3, [r3, r2]
 801ba6c:	b25b      	sxtb	r3, r3
 801ba6e:	2b00      	cmp	r3, #0
 801ba70:	da06      	bge.n	801ba80 <HAL_PCD_SetupStageCallback+0x74>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
#else
        _ux_dcd_stm32_setup_in(ed, transfer_request);
 801ba72:	693a      	ldr	r2, [r7, #16]
 801ba74:	697b      	ldr	r3, [r7, #20]
 801ba76:	0011      	movs	r1, r2
 801ba78:	0018      	movs	r0, r3
 801ba7a:	f7ff ff79 	bl	801b970 <_ux_dcd_stm32_setup_in>
 801ba7e:	e043      	b.n	801bb08 <HAL_PCD_SetupStageCallback+0xfc>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 801ba80:	697b      	ldr	r3, [r7, #20]
 801ba82:	2200      	movs	r2, #0
 801ba84:	729a      	strb	r2, [r3, #10]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801ba86:	693b      	ldr	r3, [r7, #16]
 801ba88:	225a      	movs	r2, #90	@ 0x5a
 801ba8a:	5c9b      	ldrb	r3, [r3, r2]
 801ba8c:	2b00      	cmp	r3, #0
 801ba8e:	d10b      	bne.n	801baa8 <HAL_PCD_SetupStageCallback+0x9c>
            *(transfer_request -> ux_slave_transfer_request_setup + 7) == 0)
 801ba90:	693b      	ldr	r3, [r7, #16]
 801ba92:	225b      	movs	r2, #91	@ 0x5b
 801ba94:	5c9b      	ldrb	r3, [r3, r2]
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801ba96:	2b00      	cmp	r3, #0
 801ba98:	d106      	bne.n	801baa8 <HAL_PCD_SetupStageCallback+0x9c>
        {
#if defined(UX_DEVICE_STANDALONE)
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
#else
            _ux_dcd_stm32_setup_status(ed, transfer_request, hpcd);
 801ba9a:	687a      	ldr	r2, [r7, #4]
 801ba9c:	6939      	ldr	r1, [r7, #16]
 801ba9e:	697b      	ldr	r3, [r7, #20]
 801baa0:	0018      	movs	r0, r3
 801baa2:	f7ff ff97 	bl	801b9d4 <_ux_dcd_stm32_setup_status>
 801baa6:	e02f      	b.n	801bb08 <HAL_PCD_SetupStageCallback+0xfc>
        }
        else
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801baa8:	693b      	ldr	r3, [r7, #16]
 801baaa:	689b      	ldr	r3, [r3, #8]
 801baac:	60fb      	str	r3, [r7, #12]

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 801baae:	693b      	ldr	r3, [r7, #16]
 801bab0:	3354      	adds	r3, #84	@ 0x54
 801bab2:	3306      	adds	r3, #6
 801bab4:	0018      	movs	r0, r3
 801bab6:	f7fd fda8 	bl	801960a <_ux_utility_short_get>
 801baba:	0002      	movs	r2, r0
 801babc:	693b      	ldr	r3, [r7, #16]
 801babe:	615a      	str	r2, [r3, #20]

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801bac0:	693b      	ldr	r3, [r7, #16]
 801bac2:	695a      	ldr	r2, [r3, #20]
 801bac4:	2380      	movs	r3, #128	@ 0x80
 801bac6:	005b      	lsls	r3, r3, #1
 801bac8:	429a      	cmp	r2, r3
 801baca:	d909      	bls.n	801bae0 <HAL_PCD_SetupStageCallback+0xd4>
            {

                /* No space available, stall the endpoint.  */
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 801bacc:	68fa      	ldr	r2, [r7, #12]
 801bace:	69bb      	ldr	r3, [r7, #24]
 801bad0:	0011      	movs	r1, r2
 801bad2:	0018      	movs	r0, r3
 801bad4:	f000 fa32 	bl	801bf3c <_ux_dcd_stm32_endpoint_stall>

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801bad8:	697b      	ldr	r3, [r7, #20]
 801bada:	2200      	movs	r2, #0
 801badc:	721a      	strb	r2, [r3, #8]
#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
#endif

                /* We are done.  */
                return;
 801bade:	e013      	b.n	801bb08 <HAL_PCD_SetupStageCallback+0xfc>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801bae0:	693b      	ldr	r3, [r7, #16]
 801bae2:	2200      	movs	r2, #0
 801bae4:	619a      	str	r2, [r3, #24]

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801bae6:	693b      	ldr	r3, [r7, #16]
 801bae8:	68da      	ldr	r2, [r3, #12]
 801baea:	693b      	ldr	r3, [r7, #16]
 801baec:	611a      	str	r2, [r3, #16]

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801baee:	68fb      	ldr	r3, [r7, #12]
 801baf0:	695b      	ldr	r3, [r3, #20]
                HAL_PCD_EP_Receive(hpcd,
 801baf2:	b2d9      	uxtb	r1, r3
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801baf4:	693b      	ldr	r3, [r7, #16]
 801baf6:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Receive(hpcd,
 801baf8:	693b      	ldr	r3, [r7, #16]
 801bafa:	695b      	ldr	r3, [r3, #20]
 801bafc:	6878      	ldr	r0, [r7, #4]
 801bafe:	f7ef f831 	bl	800ab64 <HAL_PCD_EP_Receive>
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 801bb02:	697b      	ldr	r3, [r7, #20]
 801bb04:	2202      	movs	r2, #2
 801bb06:	721a      	strb	r2, [r3, #8]
            }
        }
    }
}
 801bb08:	46bd      	mov	sp, r7
 801bb0a:	b008      	add	sp, #32
 801bb0c:	bd80      	pop	{r7, pc}
 801bb0e:	46c0      	nop			@ (mov r8, r8)
 801bb10:	20011cac 	.word	0x20011cac

0801bb14 <HAL_PCD_DataInStageCallback>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801bb14:	b580      	push	{r7, lr}
 801bb16:	b088      	sub	sp, #32
 801bb18:	af00      	add	r7, sp, #0
 801bb1a:	6078      	str	r0, [r7, #4]
 801bb1c:	000a      	movs	r2, r1
 801bb1e:	1cfb      	adds	r3, r7, #3
 801bb20:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801bb22:	4b46      	ldr	r3, [pc, #280]	@ (801bc3c <HAL_PCD_DataInStageCallback+0x128>)
 801bb24:	681b      	ldr	r3, [r3, #0]
 801bb26:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801bb28:	69bb      	ldr	r3, [r7, #24]
 801bb2a:	69db      	ldr	r3, [r3, #28]
 801bb2c:	617b      	str	r3, [r7, #20]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801bb2e:	1cfb      	adds	r3, r7, #3
 801bb30:	781b      	ldrb	r3, [r3, #0]
 801bb32:	220f      	movs	r2, #15
 801bb34:	401a      	ands	r2, r3
 801bb36:	0013      	movs	r3, r2
 801bb38:	005b      	lsls	r3, r3, #1
 801bb3a:	189b      	adds	r3, r3, r2
 801bb3c:	009b      	lsls	r3, r3, #2
 801bb3e:	697a      	ldr	r2, [r7, #20]
 801bb40:	18d3      	adds	r3, r2, r3
 801bb42:	3304      	adds	r3, #4
 801bb44:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801bb46:	693b      	ldr	r3, [r7, #16]
 801bb48:	681b      	ldr	r3, [r3, #0]
 801bb4a:	3330      	adds	r3, #48	@ 0x30
 801bb4c:	60fb      	str	r3, [r7, #12]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801bb4e:	1cfb      	adds	r3, r7, #3
 801bb50:	781b      	ldrb	r3, [r3, #0]
 801bb52:	2b00      	cmp	r3, #0
 801bb54:	d15e      	bne.n	801bc14 <HAL_PCD_DataInStageCallback+0x100>
    {

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801bb56:	68fb      	ldr	r3, [r7, #12]
 801bb58:	689b      	ldr	r3, [r3, #8]
 801bb5a:	60bb      	str	r3, [r7, #8]

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 801bb5c:	693b      	ldr	r3, [r7, #16]
 801bb5e:	7a1b      	ldrb	r3, [r3, #8]
 801bb60:	2b01      	cmp	r3, #1
 801bb62:	d166      	bne.n	801bc32 <HAL_PCD_DataInStageCallback+0x11e>
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 801bb64:	6878      	ldr	r0, [r7, #4]
 801bb66:	2300      	movs	r3, #0
 801bb68:	2200      	movs	r2, #0
 801bb6a:	2100      	movs	r1, #0
 801bb6c:	f7ee fffa 	bl	800ab64 <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801bb70:	68fb      	ldr	r3, [r7, #12]
 801bb72:	69da      	ldr	r2, [r3, #28]
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801bb74:	68bb      	ldr	r3, [r7, #8]
 801bb76:	69db      	ldr	r3, [r3, #28]
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801bb78:	429a      	cmp	r2, r3
 801bb7a:	d826      	bhi.n	801bbca <HAL_PCD_DataInStageCallback+0xb6>
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 801bb7c:	68fb      	ldr	r3, [r7, #12]
 801bb7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801bb80:	2b01      	cmp	r3, #1
 801bb82:	d10b      	bne.n	801bb9c <HAL_PCD_DataInStageCallback+0x88>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);
 801bb84:	68bb      	ldr	r3, [r7, #8]
 801bb86:	695b      	ldr	r3, [r3, #20]
                    HAL_PCD_EP_Transmit(hpcd,
 801bb88:	b2d9      	uxtb	r1, r3
 801bb8a:	6878      	ldr	r0, [r7, #4]
 801bb8c:	2300      	movs	r3, #0
 801bb8e:	2200      	movs	r2, #0
 801bb90:	f7ef f839 	bl	800ac06 <HAL_PCD_EP_Transmit>

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801bb94:	68fb      	ldr	r3, [r7, #12]
 801bb96:	2200      	movs	r2, #0
 801bb98:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
    }
}
 801bb9a:	e04a      	b.n	801bc32 <HAL_PCD_DataInStageCallback+0x11e>
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801bb9c:	68fb      	ldr	r3, [r7, #12]
 801bb9e:	2200      	movs	r2, #0
 801bba0:	625a      	str	r2, [r3, #36]	@ 0x24
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801bba2:	68fb      	ldr	r3, [r7, #12]
 801bba4:	2202      	movs	r2, #2
 801bba6:	601a      	str	r2, [r3, #0]
                        transfer_request -> ux_slave_transfer_request_requested_length;
 801bba8:	68fb      	ldr	r3, [r7, #12]
 801bbaa:	695a      	ldr	r2, [r3, #20]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 801bbac:	68fb      	ldr	r3, [r7, #12]
 801bbae:	619a      	str	r2, [r3, #24]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 801bbb0:	68fb      	ldr	r3, [r7, #12]
 801bbb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801bbb4:	2b00      	cmp	r3, #0
 801bbb6:	d004      	beq.n	801bbc2 <HAL_PCD_DataInStageCallback+0xae>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801bbb8:	68fb      	ldr	r3, [r7, #12]
 801bbba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801bbbc:	68fa      	ldr	r2, [r7, #12]
 801bbbe:	0010      	movs	r0, r2
 801bbc0:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801bbc2:	693b      	ldr	r3, [r7, #16]
 801bbc4:	2204      	movs	r2, #4
 801bbc6:	721a      	strb	r2, [r3, #8]
}
 801bbc8:	e033      	b.n	801bc32 <HAL_PCD_DataInStageCallback+0x11e>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801bbca:	68fb      	ldr	r3, [r7, #12]
 801bbcc:	69da      	ldr	r2, [r3, #28]
 801bbce:	68bb      	ldr	r3, [r7, #8]
 801bbd0:	69db      	ldr	r3, [r3, #28]
 801bbd2:	1ad3      	subs	r3, r2, r3
 801bbd4:	61fb      	str	r3, [r7, #28]
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801bbd6:	68bb      	ldr	r3, [r7, #8]
 801bbd8:	69db      	ldr	r3, [r3, #28]
 801bbda:	69fa      	ldr	r2, [r7, #28]
 801bbdc:	429a      	cmp	r2, r3
 801bbde:	d902      	bls.n	801bbe6 <HAL_PCD_DataInStageCallback+0xd2>
                    transfer_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801bbe0:	68bb      	ldr	r3, [r7, #8]
 801bbe2:	69db      	ldr	r3, [r3, #28]
 801bbe4:	61fb      	str	r3, [r7, #28]
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801bbe6:	68fb      	ldr	r3, [r7, #12]
 801bbe8:	691a      	ldr	r2, [r3, #16]
 801bbea:	68bb      	ldr	r3, [r7, #8]
 801bbec:	69db      	ldr	r3, [r3, #28]
 801bbee:	18d2      	adds	r2, r2, r3
 801bbf0:	68fb      	ldr	r3, [r7, #12]
 801bbf2:	611a      	str	r2, [r3, #16]
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 801bbf4:	68fb      	ldr	r3, [r7, #12]
 801bbf6:	69da      	ldr	r2, [r3, #28]
 801bbf8:	69fb      	ldr	r3, [r7, #28]
 801bbfa:	1ad2      	subs	r2, r2, r3
 801bbfc:	68fb      	ldr	r3, [r7, #12]
 801bbfe:	61da      	str	r2, [r3, #28]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
 801bc00:	68bb      	ldr	r3, [r7, #8]
 801bc02:	695b      	ldr	r3, [r3, #20]
                HAL_PCD_EP_Transmit(hpcd,
 801bc04:	b2d9      	uxtb	r1, r3
                            transfer_request->ux_slave_transfer_request_current_data_pointer,
 801bc06:	68fb      	ldr	r3, [r7, #12]
 801bc08:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Transmit(hpcd,
 801bc0a:	69fb      	ldr	r3, [r7, #28]
 801bc0c:	6878      	ldr	r0, [r7, #4]
 801bc0e:	f7ee fffa 	bl	800ac06 <HAL_PCD_EP_Transmit>
}
 801bc12:	e00e      	b.n	801bc32 <HAL_PCD_DataInStageCallback+0x11e>
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801bc14:	68fb      	ldr	r3, [r7, #12]
 801bc16:	2200      	movs	r2, #0
 801bc18:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801bc1a:	68fb      	ldr	r3, [r7, #12]
 801bc1c:	2202      	movs	r2, #2
 801bc1e:	601a      	str	r2, [r3, #0]
            transfer_request -> ux_slave_transfer_request_requested_length;
 801bc20:	68fb      	ldr	r3, [r7, #12]
 801bc22:	695a      	ldr	r2, [r3, #20]
        transfer_request -> ux_slave_transfer_request_actual_length =
 801bc24:	68fb      	ldr	r3, [r7, #12]
 801bc26:	619a      	str	r2, [r3, #24]
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 801bc28:	68fb      	ldr	r3, [r7, #12]
 801bc2a:	3330      	adds	r3, #48	@ 0x30
 801bc2c:	0018      	movs	r0, r3
 801bc2e:	f7fd fcdd 	bl	80195ec <_ux_utility_semaphore_put>
}
 801bc32:	46c0      	nop			@ (mov r8, r8)
 801bc34:	46bd      	mov	sp, r7
 801bc36:	b008      	add	sp, #32
 801bc38:	bd80      	pop	{r7, pc}
 801bc3a:	46c0      	nop			@ (mov r8, r8)
 801bc3c:	20011cac 	.word	0x20011cac

0801bc40 <HAL_PCD_DataOutStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801bc40:	b580      	push	{r7, lr}
 801bc42:	b088      	sub	sp, #32
 801bc44:	af00      	add	r7, sp, #0
 801bc46:	6078      	str	r0, [r7, #4]
 801bc48:	000a      	movs	r2, r1
 801bc4a:	1cfb      	adds	r3, r7, #3
 801bc4c:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801bc4e:	4b40      	ldr	r3, [pc, #256]	@ (801bd50 <HAL_PCD_DataOutStageCallback+0x110>)
 801bc50:	681b      	ldr	r3, [r3, #0]
 801bc52:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801bc54:	69fb      	ldr	r3, [r7, #28]
 801bc56:	69db      	ldr	r3, [r3, #28]
 801bc58:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801bc5a:	1cfb      	adds	r3, r7, #3
 801bc5c:	781b      	ldrb	r3, [r3, #0]
 801bc5e:	220f      	movs	r2, #15
 801bc60:	401a      	ands	r2, r3
 801bc62:	0013      	movs	r3, r2
 801bc64:	005b      	lsls	r3, r3, #1
 801bc66:	189b      	adds	r3, r3, r2
 801bc68:	009b      	lsls	r3, r3, #2
 801bc6a:	69ba      	ldr	r2, [r7, #24]
 801bc6c:	18d3      	adds	r3, r2, r3
 801bc6e:	3304      	adds	r3, #4
 801bc70:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801bc72:	697b      	ldr	r3, [r7, #20]
 801bc74:	681b      	ldr	r3, [r3, #0]
 801bc76:	3330      	adds	r3, #48	@ 0x30
 801bc78:	613b      	str	r3, [r7, #16]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801bc7a:	1cfb      	adds	r3, r7, #3
 801bc7c:	781b      	ldrb	r3, [r3, #0]
 801bc7e:	2b00      	cmp	r3, #0
 801bc80:	d14c      	bne.n	801bd1c <HAL_PCD_DataOutStageCallback+0xdc>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 801bc82:	697b      	ldr	r3, [r7, #20]
 801bc84:	7a1b      	ldrb	r3, [r3, #8]
 801bc86:	2b02      	cmp	r3, #2
 801bc88:	d15d      	bne.n	801bd46 <HAL_PCD_DataOutStageCallback+0x106>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 801bc8a:	693b      	ldr	r3, [r7, #16]
 801bc8c:	689b      	ldr	r3, [r3, #8]
 801bc8e:	60fb      	str	r3, [r7, #12]

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801bc90:	1cfb      	adds	r3, r7, #3
 801bc92:	781a      	ldrb	r2, [r3, #0]
 801bc94:	687b      	ldr	r3, [r7, #4]
 801bc96:	0011      	movs	r1, r2
 801bc98:	0018      	movs	r0, r3
 801bc9a:	f7ee ff9b 	bl	800abd4 <HAL_PCD_EP_GetRxCount>
 801bc9e:	0003      	movs	r3, r0
 801bca0:	60bb      	str	r3, [r7, #8]

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 801bca2:	693b      	ldr	r3, [r7, #16]
 801bca4:	699a      	ldr	r2, [r3, #24]
 801bca6:	68bb      	ldr	r3, [r7, #8]
 801bca8:	18d2      	adds	r2, r2, r3
 801bcaa:	693b      	ldr	r3, [r7, #16]
 801bcac:	619a      	str	r2, [r3, #24]

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801bcae:	693b      	ldr	r3, [r7, #16]
 801bcb0:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 801bcb2:	693b      	ldr	r3, [r7, #16]
 801bcb4:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801bcb6:	429a      	cmp	r2, r3
 801bcb8:	d823      	bhi.n	801bd02 <HAL_PCD_DataOutStageCallback+0xc2>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801bcba:	693b      	ldr	r3, [r7, #16]
 801bcbc:	699a      	ldr	r2, [r3, #24]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801bcbe:	693b      	ldr	r3, [r7, #16]
 801bcc0:	695b      	ldr	r3, [r3, #20]
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801bcc2:	429a      	cmp	r2, r3
 801bcc4:	d004      	beq.n	801bcd0 <HAL_PCD_DataOutStageCallback+0x90>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 801bcc6:	68fb      	ldr	r3, [r7, #12]
 801bcc8:	69db      	ldr	r3, [r3, #28]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801bcca:	68ba      	ldr	r2, [r7, #8]
 801bccc:	429a      	cmp	r2, r3
 801bcce:	d006      	beq.n	801bcde <HAL_PCD_DataOutStageCallback+0x9e>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
#else
                    _ux_dcd_stm32_setup_out(ed, transfer_request, hpcd);
 801bcd0:	687a      	ldr	r2, [r7, #4]
 801bcd2:	6939      	ldr	r1, [r7, #16]
 801bcd4:	697b      	ldr	r3, [r7, #20]
 801bcd6:	0018      	movs	r0, r3
 801bcd8:	f7ff fe5d 	bl	801b996 <_ux_dcd_stm32_setup_out>
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 801bcdc:	e033      	b.n	801bd46 <HAL_PCD_DataOutStageCallback+0x106>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801bcde:	693b      	ldr	r3, [r7, #16]
 801bce0:	691a      	ldr	r2, [r3, #16]
 801bce2:	68fb      	ldr	r3, [r7, #12]
 801bce4:	69db      	ldr	r3, [r3, #28]
 801bce6:	18d2      	adds	r2, r2, r3
 801bce8:	693b      	ldr	r3, [r7, #16]
 801bcea:	611a      	str	r2, [r3, #16]
                                endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801bcec:	68fb      	ldr	r3, [r7, #12]
 801bcee:	695b      	ldr	r3, [r3, #20]
                    HAL_PCD_EP_Receive(hpcd,
 801bcf0:	b2d9      	uxtb	r1, r3
                                transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801bcf2:	693b      	ldr	r3, [r7, #16]
 801bcf4:	691a      	ldr	r2, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 801bcf6:	68fb      	ldr	r3, [r7, #12]
 801bcf8:	69db      	ldr	r3, [r3, #28]
 801bcfa:	6878      	ldr	r0, [r7, #4]
 801bcfc:	f7ee ff32 	bl	800ab64 <HAL_PCD_EP_Receive>
}
 801bd00:	e021      	b.n	801bd46 <HAL_PCD_DataOutStageCallback+0x106>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 801bd02:	693b      	ldr	r3, [r7, #16]
 801bd04:	2227      	movs	r2, #39	@ 0x27
 801bd06:	625a      	str	r2, [r3, #36]	@ 0x24
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 801bd08:	693b      	ldr	r3, [r7, #16]
 801bd0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801bd0c:	2b00      	cmp	r3, #0
 801bd0e:	d01a      	beq.n	801bd46 <HAL_PCD_DataOutStageCallback+0x106>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801bd10:	693b      	ldr	r3, [r7, #16]
 801bd12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801bd14:	693a      	ldr	r2, [r7, #16]
 801bd16:	0010      	movs	r0, r2
 801bd18:	4798      	blx	r3
}
 801bd1a:	e014      	b.n	801bd46 <HAL_PCD_DataOutStageCallback+0x106>
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801bd1c:	1cfb      	adds	r3, r7, #3
 801bd1e:	781a      	ldrb	r2, [r3, #0]
 801bd20:	687b      	ldr	r3, [r7, #4]
 801bd22:	0011      	movs	r1, r2
 801bd24:	0018      	movs	r0, r3
 801bd26:	f7ee ff55 	bl	800abd4 <HAL_PCD_EP_GetRxCount>
 801bd2a:	0002      	movs	r2, r0
 801bd2c:	693b      	ldr	r3, [r7, #16]
 801bd2e:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801bd30:	693b      	ldr	r3, [r7, #16]
 801bd32:	2200      	movs	r2, #0
 801bd34:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801bd36:	693b      	ldr	r3, [r7, #16]
 801bd38:	2202      	movs	r2, #2
 801bd3a:	601a      	str	r2, [r3, #0]
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 801bd3c:	693b      	ldr	r3, [r7, #16]
 801bd3e:	3330      	adds	r3, #48	@ 0x30
 801bd40:	0018      	movs	r0, r3
 801bd42:	f7fd fc53 	bl	80195ec <_ux_utility_semaphore_put>
}
 801bd46:	46c0      	nop			@ (mov r8, r8)
 801bd48:	46bd      	mov	sp, r7
 801bd4a:	b008      	add	sp, #32
 801bd4c:	bd80      	pop	{r7, pc}
 801bd4e:	46c0      	nop			@ (mov r8, r8)
 801bd50:	20011cac 	.word	0x20011cac

0801bd54 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 801bd54:	b580      	push	{r7, lr}
 801bd56:	b082      	sub	sp, #8
 801bd58:	af00      	add	r7, sp, #0
 801bd5a:	6078      	str	r0, [r7, #4]

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 801bd5c:	4b11      	ldr	r3, [pc, #68]	@ (801bda4 <HAL_PCD_ResetCallback+0x50>)
 801bd5e:	681b      	ldr	r3, [r3, #0]
 801bd60:	6a1b      	ldr	r3, [r3, #32]
 801bd62:	2b00      	cmp	r3, #0
 801bd64:	d001      	beq.n	801bd6a <HAL_PCD_ResetCallback+0x16>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
 801bd66:	f001 fcfb 	bl	801d760 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 801bd6a:	687b      	ldr	r3, [r7, #4]
 801bd6c:	79db      	ldrb	r3, [r3, #7]
 801bd6e:	2b02      	cmp	r3, #2
 801bd70:	d106      	bne.n	801bd80 <HAL_PCD_ResetCallback+0x2c>
        break;
#endif
    case PCD_SPEED_FULL:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801bd72:	4b0c      	ldr	r3, [pc, #48]	@ (801bda4 <HAL_PCD_ResetCallback+0x50>)
 801bd74:	681a      	ldr	r2, [r3, #0]
 801bd76:	23d0      	movs	r3, #208	@ 0xd0
 801bd78:	005b      	lsls	r3, r3, #1
 801bd7a:	2101      	movs	r1, #1
 801bd7c:	50d1      	str	r1, [r2, r3]
        break;
 801bd7e:	e006      	b.n	801bd8e <HAL_PCD_ResetCallback+0x3a>

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801bd80:	4b08      	ldr	r3, [pc, #32]	@ (801bda4 <HAL_PCD_ResetCallback+0x50>)
 801bd82:	681a      	ldr	r2, [r3, #0]
 801bd84:	23d0      	movs	r3, #208	@ 0xd0
 801bd86:	005b      	lsls	r3, r3, #1
 801bd88:	2101      	movs	r1, #1
 801bd8a:	50d1      	str	r1, [r2, r3]
        break;
 801bd8c:	46c0      	nop			@ (mov r8, r8)
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 801bd8e:	f000 f9fd 	bl	801c18c <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801bd92:	4b04      	ldr	r3, [pc, #16]	@ (801bda4 <HAL_PCD_ResetCallback+0x50>)
 801bd94:	681b      	ldr	r3, [r3, #0]
 801bd96:	2201      	movs	r2, #1
 801bd98:	621a      	str	r2, [r3, #32]
}
 801bd9a:	46c0      	nop			@ (mov r8, r8)
 801bd9c:	46bd      	mov	sp, r7
 801bd9e:	b002      	add	sp, #8
 801bda0:	bd80      	pop	{r7, pc}
 801bda2:	46c0      	nop			@ (mov r8, r8)
 801bda4:	20011cac 	.word	0x20011cac

0801bda8 <_stm32_ed_get>:
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    PCD_HandleTypeDef   *pcd_handle;
} UX_DCD_STM32;

static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
 801bda8:	b580      	push	{r7, lr}
 801bdaa:	b084      	sub	sp, #16
 801bdac:	af00      	add	r7, sp, #0
 801bdae:	6078      	str	r0, [r7, #4]
 801bdb0:	6039      	str	r1, [r7, #0]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 801bdb2:	683b      	ldr	r3, [r7, #0]
 801bdb4:	227f      	movs	r2, #127	@ 0x7f
 801bdb6:	4013      	ands	r3, r2
 801bdb8:	60fb      	str	r3, [r7, #12]

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801bdba:	68fb      	ldr	r3, [r7, #12]
 801bdbc:	2b07      	cmp	r3, #7
 801bdbe:	d806      	bhi.n	801bdce <_stm32_ed_get+0x26>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801bdc0:	687b      	ldr	r3, [r7, #4]
 801bdc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801bdc4:	791b      	ldrb	r3, [r3, #4]
 801bdc6:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801bdc8:	68fb      	ldr	r3, [r7, #12]
 801bdca:	4293      	cmp	r3, r2
 801bdcc:	d301      	bcc.n	801bdd2 <_stm32_ed_get+0x2a>
        return(UX_NULL);
 801bdce:	2300      	movs	r3, #0
 801bdd0:	e007      	b.n	801bde2 <_stm32_ed_get+0x3a>
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801bdd2:	68fa      	ldr	r2, [r7, #12]
 801bdd4:	0013      	movs	r3, r2
 801bdd6:	005b      	lsls	r3, r3, #1
 801bdd8:	189b      	adds	r3, r3, r2
 801bdda:	009b      	lsls	r3, r3, #2
 801bddc:	687a      	ldr	r2, [r7, #4]
 801bdde:	18d3      	adds	r3, r2, r3
 801bde0:	3304      	adds	r3, #4
}
 801bde2:	0018      	movs	r0, r3
 801bde4:	46bd      	mov	sp, r7
 801bde6:	b004      	add	sp, #16
 801bde8:	bd80      	pop	{r7, pc}

0801bdea <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801bdea:	b590      	push	{r4, r7, lr}
 801bdec:	b085      	sub	sp, #20
 801bdee:	af00      	add	r7, sp, #0
 801bdf0:	6078      	str	r0, [r7, #4]
 801bdf2:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 801bdf4:	683b      	ldr	r3, [r7, #0]
 801bdf6:	695b      	ldr	r3, [r3, #20]
 801bdf8:	2280      	movs	r2, #128	@ 0x80
 801bdfa:	4393      	bics	r3, r2
 801bdfc:	60fb      	str	r3, [r7, #12]

    /* Get STM32 ED.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801bdfe:	683b      	ldr	r3, [r7, #0]
 801be00:	695a      	ldr	r2, [r3, #20]
 801be02:	687b      	ldr	r3, [r7, #4]
 801be04:	0011      	movs	r1, r2
 801be06:	0018      	movs	r0, r3
 801be08:	f7ff ffce 	bl	801bda8 <_stm32_ed_get>
 801be0c:	0003      	movs	r3, r0
 801be0e:	60bb      	str	r3, [r7, #8]

    if (ed == UX_NULL)
 801be10:	68bb      	ldr	r3, [r7, #8]
 801be12:	2b00      	cmp	r3, #0
 801be14:	d101      	bne.n	801be1a <_ux_dcd_stm32_endpoint_create+0x30>
        return(UX_NO_ED_AVAILABLE);
 801be16:	2314      	movs	r3, #20
 801be18:	e032      	b.n	801be80 <_ux_dcd_stm32_endpoint_create+0x96>

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801be1a:	68bb      	ldr	r3, [r7, #8]
 801be1c:	685b      	ldr	r3, [r3, #4]
 801be1e:	2201      	movs	r2, #1
 801be20:	4013      	ands	r3, r2
 801be22:	d12c      	bne.n	801be7e <_ux_dcd_stm32_endpoint_create+0x94>
    {

        /* We can use this endpoint.  */
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 801be24:	68bb      	ldr	r3, [r7, #8]
 801be26:	685b      	ldr	r3, [r3, #4]
 801be28:	2201      	movs	r2, #1
 801be2a:	431a      	orrs	r2, r3
 801be2c:	68bb      	ldr	r3, [r7, #8]
 801be2e:	605a      	str	r2, [r3, #4]

        /* Keep the physical endpoint address in the endpoint container.  */
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 801be30:	683b      	ldr	r3, [r7, #0]
 801be32:	68ba      	ldr	r2, [r7, #8]
 801be34:	609a      	str	r2, [r3, #8]

        /* Save the endpoint pointer.  */
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 801be36:	68bb      	ldr	r3, [r7, #8]
 801be38:	683a      	ldr	r2, [r7, #0]
 801be3a:	601a      	str	r2, [r3, #0]

        /* And its index.  */
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 801be3c:	68fb      	ldr	r3, [r7, #12]
 801be3e:	b2da      	uxtb	r2, r3
 801be40:	68bb      	ldr	r3, [r7, #8]
 801be42:	725a      	strb	r2, [r3, #9]

        /* And its direction.  */
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 801be44:	683b      	ldr	r3, [r7, #0]
 801be46:	695b      	ldr	r3, [r3, #20]
 801be48:	b2db      	uxtb	r3, r3
 801be4a:	227f      	movs	r2, #127	@ 0x7f
 801be4c:	4393      	bics	r3, r2
 801be4e:	b2da      	uxtb	r2, r3
 801be50:	68bb      	ldr	r3, [r7, #8]
 801be52:	729a      	strb	r2, [r3, #10]

        /* Check if it is non-control endpoint.  */
        if (stm32_endpoint_index != 0)
 801be54:	68fb      	ldr	r3, [r7, #12]
 801be56:	2b00      	cmp	r3, #0
 801be58:	d00f      	beq.n	801be7a <_ux_dcd_stm32_endpoint_create+0x90>
        {

            /* Open the endpoint.  */
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801be5a:	687b      	ldr	r3, [r7, #4]
 801be5c:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801be5e:	683b      	ldr	r3, [r7, #0]
 801be60:	695b      	ldr	r3, [r3, #20]
 801be62:	b2d9      	uxtb	r1, r3
                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize,
 801be64:	683b      	ldr	r3, [r7, #0]
 801be66:	69db      	ldr	r3, [r3, #28]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801be68:	b29a      	uxth	r2, r3
                            endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE);
 801be6a:	683b      	ldr	r3, [r7, #0]
 801be6c:	699b      	ldr	r3, [r3, #24]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801be6e:	b2db      	uxtb	r3, r3
 801be70:	2403      	movs	r4, #3
 801be72:	4023      	ands	r3, r4
 801be74:	b2db      	uxtb	r3, r3
 801be76:	f7ee fdb1 	bl	800a9dc <HAL_PCD_EP_Open>
        }

        /* Return successful completion.  */
        return(UX_SUCCESS);
 801be7a:	2300      	movs	r3, #0
 801be7c:	e000      	b.n	801be80 <_ux_dcd_stm32_endpoint_create+0x96>
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
 801be7e:	2314      	movs	r3, #20
}
 801be80:	0018      	movs	r0, r3
 801be82:	46bd      	mov	sp, r7
 801be84:	b005      	add	sp, #20
 801be86:	bd90      	pop	{r4, r7, pc}

0801be88 <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801be88:	b580      	push	{r7, lr}
 801be8a:	b084      	sub	sp, #16
 801be8c:	af00      	add	r7, sp, #0
 801be8e:	6078      	str	r0, [r7, #4]
 801be90:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801be92:	683b      	ldr	r3, [r7, #0]
 801be94:	689b      	ldr	r3, [r3, #8]
 801be96:	60fb      	str	r3, [r7, #12]

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 801be98:	68fb      	ldr	r3, [r7, #12]
 801be9a:	2200      	movs	r2, #0
 801be9c:	605a      	str	r2, [r3, #4]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801be9e:	687b      	ldr	r3, [r7, #4]
 801bea0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801bea2:	683b      	ldr	r3, [r7, #0]
 801bea4:	695b      	ldr	r3, [r3, #20]
 801bea6:	b2db      	uxtb	r3, r3
 801bea8:	0019      	movs	r1, r3
 801beaa:	0010      	movs	r0, r2
 801beac:	f7ee fe07 	bl	800aabe <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801beb0:	2300      	movs	r3, #0
}
 801beb2:	0018      	movs	r0, r3
 801beb4:	46bd      	mov	sp, r7
 801beb6:	b004      	add	sp, #16
 801beb8:	bd80      	pop	{r7, pc}
	...

0801bebc <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801bebc:	b580      	push	{r7, lr}
 801bebe:	b086      	sub	sp, #24
 801bec0:	af00      	add	r7, sp, #0
 801bec2:	6078      	str	r0, [r7, #4]
 801bec4:	6039      	str	r1, [r7, #0]
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801bec6:	683b      	ldr	r3, [r7, #0]
 801bec8:	689b      	ldr	r3, [r3, #8]
 801beca:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801becc:	f3ef 8310 	mrs	r3, PRIMASK
 801bed0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801bed2:	b672      	cpsid	i
    return(primask_value);
 801bed4:	68fb      	ldr	r3, [r7, #12]

    UX_DISABLE
 801bed6:	613b      	str	r3, [r7, #16]

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801bed8:	697b      	ldr	r3, [r7, #20]
 801beda:	685b      	ldr	r3, [r3, #4]
 801bedc:	4a16      	ldr	r2, [pc, #88]	@ (801bf38 <_ux_dcd_stm32_endpoint_reset+0x7c>)
 801bede:	401a      	ands	r2, r3
 801bee0:	697b      	ldr	r3, [r7, #20]
 801bee2:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801bee4:	697b      	ldr	r3, [r7, #20]
 801bee6:	2200      	movs	r2, #0
 801bee8:	721a      	strb	r2, [r3, #8]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801beea:	687b      	ldr	r3, [r7, #4]
 801beec:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801beee:	683b      	ldr	r3, [r7, #0]
 801bef0:	695b      	ldr	r3, [r3, #20]
 801bef2:	b2db      	uxtb	r3, r3
 801bef4:	0019      	movs	r1, r3
 801bef6:	0010      	movs	r0, r2
 801bef8:	f7ee ff20 	bl	800ad3c <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801befc:	687b      	ldr	r3, [r7, #4]
 801befe:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801bf00:	683b      	ldr	r3, [r7, #0]
 801bf02:	695b      	ldr	r3, [r3, #20]
 801bf04:	b2db      	uxtb	r3, r3
 801bf06:	0019      	movs	r1, r3
 801bf08:	0010      	movs	r0, r2
 801bf0a:	f7ee ffb0 	bl	800ae6e <HAL_PCD_EP_Flush>

#ifndef UX_DEVICE_STANDALONE

    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
 801bf0e:	683b      	ldr	r3, [r7, #0]
 801bf10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bf12:	2b00      	cmp	r3, #0
 801bf14:	d004      	beq.n	801bf20 <_ux_dcd_stm32_endpoint_reset+0x64>
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
 801bf16:	683b      	ldr	r3, [r7, #0]
 801bf18:	3360      	adds	r3, #96	@ 0x60
 801bf1a:	0018      	movs	r0, r3
 801bf1c:	f7fd fb66 	bl	80195ec <_ux_utility_semaphore_put>
 801bf20:	693b      	ldr	r3, [r7, #16]
 801bf22:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801bf24:	68bb      	ldr	r3, [r7, #8]
 801bf26:	f383 8810 	msr	PRIMASK, r3
}
 801bf2a:	46c0      	nop			@ (mov r8, r8)
#endif

    UX_RESTORE

    /* This function never fails.  */
    return(UX_SUCCESS);
 801bf2c:	2300      	movs	r3, #0
}
 801bf2e:	0018      	movs	r0, r3
 801bf30:	46bd      	mov	sp, r7
 801bf32:	b006      	add	sp, #24
 801bf34:	bd80      	pop	{r7, pc}
 801bf36:	46c0      	nop			@ (mov r8, r8)
 801bf38:	fffffcf3 	.word	0xfffffcf3

0801bf3c <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801bf3c:	b580      	push	{r7, lr}
 801bf3e:	b084      	sub	sp, #16
 801bf40:	af00      	add	r7, sp, #0
 801bf42:	6078      	str	r0, [r7, #4]
 801bf44:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801bf46:	683b      	ldr	r3, [r7, #0]
 801bf48:	689b      	ldr	r3, [r3, #8]
 801bf4a:	60fb      	str	r3, [r7, #12]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 801bf4c:	68fb      	ldr	r3, [r7, #12]
 801bf4e:	685b      	ldr	r3, [r3, #4]
 801bf50:	2204      	movs	r2, #4
 801bf52:	431a      	orrs	r2, r3
 801bf54:	68fb      	ldr	r3, [r7, #12]
 801bf56:	605a      	str	r2, [r3, #4]

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 801bf58:	687b      	ldr	r3, [r7, #4]
 801bf5a:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801bf5c:	683b      	ldr	r3, [r7, #0]
 801bf5e:	695b      	ldr	r3, [r3, #20]
 801bf60:	b2da      	uxtb	r2, r3
 801bf62:	68fb      	ldr	r3, [r7, #12]
 801bf64:	7a9b      	ldrb	r3, [r3, #10]
 801bf66:	4313      	orrs	r3, r2
 801bf68:	b2db      	uxtb	r3, r3
 801bf6a:	0019      	movs	r1, r3
 801bf6c:	f7ee fe88 	bl	800ac80 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801bf70:	2300      	movs	r3, #0
}
 801bf72:	0018      	movs	r0, r3
 801bf74:	46bd      	mov	sp, r7
 801bf76:	b004      	add	sp, #16
 801bf78:	bd80      	pop	{r7, pc}

0801bf7a <_stm32_ed_get>:
{
 801bf7a:	b580      	push	{r7, lr}
 801bf7c:	b084      	sub	sp, #16
 801bf7e:	af00      	add	r7, sp, #0
 801bf80:	6078      	str	r0, [r7, #4]
 801bf82:	6039      	str	r1, [r7, #0]
ULONG ep_num = ep_addr & 0x7Fu;
 801bf84:	683b      	ldr	r3, [r7, #0]
 801bf86:	227f      	movs	r2, #127	@ 0x7f
 801bf88:	4013      	ands	r3, r2
 801bf8a:	60fb      	str	r3, [r7, #12]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801bf8c:	68fb      	ldr	r3, [r7, #12]
 801bf8e:	2b07      	cmp	r3, #7
 801bf90:	d806      	bhi.n	801bfa0 <_stm32_ed_get+0x26>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801bf92:	687b      	ldr	r3, [r7, #4]
 801bf94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801bf96:	791b      	ldrb	r3, [r3, #4]
 801bf98:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801bf9a:	68fb      	ldr	r3, [r7, #12]
 801bf9c:	4293      	cmp	r3, r2
 801bf9e:	d301      	bcc.n	801bfa4 <_stm32_ed_get+0x2a>
        return(UX_NULL);
 801bfa0:	2300      	movs	r3, #0
 801bfa2:	e007      	b.n	801bfb4 <_stm32_ed_get+0x3a>
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801bfa4:	68fa      	ldr	r2, [r7, #12]
 801bfa6:	0013      	movs	r3, r2
 801bfa8:	005b      	lsls	r3, r3, #1
 801bfaa:	189b      	adds	r3, r3, r2
 801bfac:	009b      	lsls	r3, r3, #2
 801bfae:	687a      	ldr	r2, [r7, #4]
 801bfb0:	18d3      	adds	r3, r2, r3
 801bfb2:	3304      	adds	r3, #4
}
 801bfb4:	0018      	movs	r0, r3
 801bfb6:	46bd      	mov	sp, r7
 801bfb8:	b004      	add	sp, #16
 801bfba:	bd80      	pop	{r7, pc}

0801bfbc <_ux_dcd_stm32_endpoint_status>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_status(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index)
{
 801bfbc:	b580      	push	{r7, lr}
 801bfbe:	b084      	sub	sp, #16
 801bfc0:	af00      	add	r7, sp, #0
 801bfc2:	6078      	str	r0, [r7, #4]
 801bfc4:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED      *ed;


    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);
 801bfc6:	683a      	ldr	r2, [r7, #0]
 801bfc8:	687b      	ldr	r3, [r7, #4]
 801bfca:	0011      	movs	r1, r2
 801bfcc:	0018      	movs	r0, r3
 801bfce:	f7ff ffd4 	bl	801bf7a <_stm32_ed_get>
 801bfd2:	0003      	movs	r3, r0
 801bfd4:	60fb      	str	r3, [r7, #12]

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801bfd6:	68fb      	ldr	r3, [r7, #12]
 801bfd8:	685b      	ldr	r3, [r3, #4]
 801bfda:	2201      	movs	r2, #1
 801bfdc:	4013      	ands	r3, r2
 801bfde:	d101      	bne.n	801bfe4 <_ux_dcd_stm32_endpoint_status+0x28>
        return(UX_ERROR);
 801bfe0:	23ff      	movs	r3, #255	@ 0xff
 801bfe2:	e007      	b.n	801bff4 <_ux_dcd_stm32_endpoint_status+0x38>

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 801bfe4:	68fb      	ldr	r3, [r7, #12]
 801bfe6:	685b      	ldr	r3, [r3, #4]
 801bfe8:	2204      	movs	r2, #4
 801bfea:	4013      	ands	r3, r2
 801bfec:	d101      	bne.n	801bff2 <_ux_dcd_stm32_endpoint_status+0x36>
        return(UX_FALSE);
 801bfee:	2300      	movs	r3, #0
 801bff0:	e000      	b.n	801bff4 <_ux_dcd_stm32_endpoint_status+0x38>
    else
        return(UX_TRUE);
 801bff2:	2301      	movs	r3, #1
}
 801bff4:	0018      	movs	r0, r3
 801bff6:	46bd      	mov	sp, r7
 801bff8:	b004      	add	sp, #16
 801bffa:	bd80      	pop	{r7, pc}

0801bffc <_ux_dcd_stm32_frame_number_get>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{
 801bffc:	b580      	push	{r7, lr}
 801bffe:	b082      	sub	sp, #8
 801c000:	af00      	add	r7, sp, #0
 801c002:	6078      	str	r0, [r7, #4]
 801c004:	6039      	str	r1, [r7, #0]

    /* This function never fails. */
    return(UX_SUCCESS);
 801c006:	2300      	movs	r3, #0
}
 801c008:	0018      	movs	r0, r3
 801c00a:	46bd      	mov	sp, r7
 801c00c:	b002      	add	sp, #8
 801c00e:	bd80      	pop	{r7, pc}

0801c010 <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 801c010:	b580      	push	{r7, lr}
 801c012:	b086      	sub	sp, #24
 801c014:	af00      	add	r7, sp, #0
 801c016:	60f8      	str	r0, [r7, #12]
 801c018:	60b9      	str	r1, [r7, #8]
 801c01a:	607a      	str	r2, [r7, #4]
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 801c01c:	68fb      	ldr	r3, [r7, #12]
 801c01e:	681b      	ldr	r3, [r3, #0]
 801c020:	2b00      	cmp	r3, #0
 801c022:	d106      	bne.n	801c032 <_ux_dcd_stm32_function+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 801c024:	2255      	movs	r2, #85	@ 0x55
 801c026:	2102      	movs	r1, #2
 801c028:	2002      	movs	r0, #2
 801c02a:	f7fc fdc3 	bl	8018bb4 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 801c02e:	2355      	movs	r3, #85	@ 0x55
 801c030:	e075      	b.n	801c11e <_ux_dcd_stm32_function+0x10e>
    }

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801c032:	68fb      	ldr	r3, [r7, #12]
 801c034:	69db      	ldr	r3, [r3, #28]
 801c036:	613b      	str	r3, [r7, #16]

    /* Look at the function and route it.  */
    switch(function)
 801c038:	68bb      	ldr	r3, [r7, #8]
 801c03a:	3b0a      	subs	r3, #10
 801c03c:	2b0b      	cmp	r3, #11
 801c03e:	d865      	bhi.n	801c10c <_ux_dcd_stm32_function+0xfc>
 801c040:	009a      	lsls	r2, r3, #2
 801c042:	4b39      	ldr	r3, [pc, #228]	@ (801c128 <_ux_dcd_stm32_function+0x118>)
 801c044:	18d3      	adds	r3, r2, r3
 801c046:	681b      	ldr	r3, [r3, #0]
 801c048:	469f      	mov	pc, r3
    {

    case UX_DCD_GET_FRAME_NUMBER:

        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 801c04a:	687a      	ldr	r2, [r7, #4]
 801c04c:	693b      	ldr	r3, [r7, #16]
 801c04e:	0011      	movs	r1, r2
 801c050:	0018      	movs	r0, r3
 801c052:	f7ff ffd3 	bl	801bffc <_ux_dcd_stm32_frame_number_get>
 801c056:	0003      	movs	r3, r0
 801c058:	617b      	str	r3, [r7, #20]
        break;
 801c05a:	e05f      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>
    case UX_DCD_TRANSFER_REQUEST:

#if defined(UX_DEVICE_STANDALONE)
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
#else
        status =  _ux_dcd_stm32_transfer_request(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 801c05c:	687a      	ldr	r2, [r7, #4]
 801c05e:	693b      	ldr	r3, [r7, #16]
 801c060:	0011      	movs	r1, r2
 801c062:	0018      	movs	r0, r3
 801c064:	f000 f989 	bl	801c37a <_ux_dcd_stm32_transfer_request>
 801c068:	0003      	movs	r3, r0
 801c06a:	617b      	str	r3, [r7, #20]
#endif /* defined(UX_DEVICE_STANDALONE) */
        break;
 801c06c:	e056      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_TRANSFER_ABORT:
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 801c06e:	687a      	ldr	r2, [r7, #4]
 801c070:	693b      	ldr	r3, [r7, #16]
 801c072:	0011      	movs	r1, r2
 801c074:	0018      	movs	r0, r3
 801c076:	f000 f961 	bl	801c33c <_ux_dcd_stm32_transfer_abort>
 801c07a:	0003      	movs	r3, r0
 801c07c:	617b      	str	r3, [r7, #20]
        break;
 801c07e:	e04d      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_CREATE_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 801c080:	687a      	ldr	r2, [r7, #4]
 801c082:	693b      	ldr	r3, [r7, #16]
 801c084:	0011      	movs	r1, r2
 801c086:	0018      	movs	r0, r3
 801c088:	f7ff feaf 	bl	801bdea <_ux_dcd_stm32_endpoint_create>
 801c08c:	0003      	movs	r3, r0
 801c08e:	617b      	str	r3, [r7, #20]
        break;
 801c090:	e044      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_DESTROY_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 801c092:	687a      	ldr	r2, [r7, #4]
 801c094:	693b      	ldr	r3, [r7, #16]
 801c096:	0011      	movs	r1, r2
 801c098:	0018      	movs	r0, r3
 801c09a:	f7ff fef5 	bl	801be88 <_ux_dcd_stm32_endpoint_destroy>
 801c09e:	0003      	movs	r3, r0
 801c0a0:	617b      	str	r3, [r7, #20]
        break;
 801c0a2:	e03b      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_RESET_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 801c0a4:	687a      	ldr	r2, [r7, #4]
 801c0a6:	693b      	ldr	r3, [r7, #16]
 801c0a8:	0011      	movs	r1, r2
 801c0aa:	0018      	movs	r0, r3
 801c0ac:	f7ff ff06 	bl	801bebc <_ux_dcd_stm32_endpoint_reset>
 801c0b0:	0003      	movs	r3, r0
 801c0b2:	617b      	str	r3, [r7, #20]
        break;
 801c0b4:	e032      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_STALL_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 801c0b6:	687a      	ldr	r2, [r7, #4]
 801c0b8:	693b      	ldr	r3, [r7, #16]
 801c0ba:	0011      	movs	r1, r2
 801c0bc:	0018      	movs	r0, r3
 801c0be:	f7ff ff3d 	bl	801bf3c <_ux_dcd_stm32_endpoint_stall>
 801c0c2:	0003      	movs	r3, r0
 801c0c4:	617b      	str	r3, [r7, #20]
        break;
 801c0c6:	e029      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_SET_DEVICE_ADDRESS:

        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 801c0c8:	693b      	ldr	r3, [r7, #16]
 801c0ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c0cc:	687a      	ldr	r2, [r7, #4]
 801c0ce:	b2d2      	uxtb	r2, r2
 801c0d0:	0011      	movs	r1, r2
 801c0d2:	0018      	movs	r0, r3
 801c0d4:	f7ee fc58 	bl	800a988 <HAL_PCD_SetAddress>
 801c0d8:	0003      	movs	r3, r0
 801c0da:	617b      	str	r3, [r7, #20]
        break;
 801c0dc:	e01e      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_CHANGE_STATE:

        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 801c0de:	687b      	ldr	r3, [r7, #4]
 801c0e0:	2b0b      	cmp	r3, #11
 801c0e2:	d107      	bne.n	801c0f4 <_ux_dcd_stm32_function+0xe4>
        {
          /* Disconnect the USB device */
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 801c0e4:	693b      	ldr	r3, [r7, #16]
 801c0e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c0e8:	0018      	movs	r0, r3
 801c0ea:	f7ee fafa 	bl	800a6e2 <HAL_PCD_Stop>
 801c0ee:	0003      	movs	r3, r0
 801c0f0:	617b      	str	r3, [r7, #20]
        else
        {
          status = UX_SUCCESS;
        }

        break;
 801c0f2:	e013      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>
          status = UX_SUCCESS;
 801c0f4:	2300      	movs	r3, #0
 801c0f6:	617b      	str	r3, [r7, #20]
        break;
 801c0f8:	e010      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_ENDPOINT_STATUS:

        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 801c0fa:	687a      	ldr	r2, [r7, #4]
 801c0fc:	693b      	ldr	r3, [r7, #16]
 801c0fe:	0011      	movs	r1, r2
 801c100:	0018      	movs	r0, r3
 801c102:	f7ff ff5b 	bl	801bfbc <_ux_dcd_stm32_endpoint_status>
 801c106:	0003      	movs	r3, r0
 801c108:	617b      	str	r3, [r7, #20]
        break;
 801c10a:	e007      	b.n	801c11c <_ux_dcd_stm32_function+0x10c>
#endif /* defined(UX_DEVICE_STANDALONE) */

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 801c10c:	2254      	movs	r2, #84	@ 0x54
 801c10e:	2102      	movs	r1, #2
 801c110:	2002      	movs	r0, #2
 801c112:	f7fc fd4f 	bl	8018bb4 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        status =  UX_FUNCTION_NOT_SUPPORTED;
 801c116:	2354      	movs	r3, #84	@ 0x54
 801c118:	617b      	str	r3, [r7, #20]
        break;
 801c11a:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return completion status.  */
    return(status);
 801c11c:	697b      	ldr	r3, [r7, #20]
}
 801c11e:	0018      	movs	r0, r3
 801c120:	46bd      	mov	sp, r7
 801c122:	b006      	add	sp, #24
 801c124:	bd80      	pop	{r7, pc}
 801c126:	46c0      	nop			@ (mov r8, r8)
 801c128:	08020528 	.word	0x08020528

0801c12c <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 801c12c:	b580      	push	{r7, lr}
 801c12e:	b084      	sub	sp, #16
 801c130:	af00      	add	r7, sp, #0
 801c132:	6078      	str	r0, [r7, #4]
 801c134:	6039      	str	r1, [r7, #0]


    UX_PARAMETER_NOT_USED(dcd_io);

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c136:	4b13      	ldr	r3, [pc, #76]	@ (801c184 <_ux_dcd_stm32_initialize+0x58>)
 801c138:	681b      	ldr	r3, [r3, #0]
 801c13a:	60fb      	str	r3, [r7, #12]

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 801c13c:	68fb      	ldr	r3, [r7, #12]
 801c13e:	2280      	movs	r2, #128	@ 0x80
 801c140:	605a      	str	r2, [r3, #4]

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 801c142:	2268      	movs	r2, #104	@ 0x68
 801c144:	2100      	movs	r1, #0
 801c146:	2000      	movs	r0, #0
 801c148:	f7fc ff4c 	bl	8018fe4 <_ux_utility_memory_allocate>
 801c14c:	0003      	movs	r3, r0
 801c14e:	60bb      	str	r3, [r7, #8]

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 801c150:	68bb      	ldr	r3, [r7, #8]
 801c152:	2b00      	cmp	r3, #0
 801c154:	d101      	bne.n	801c15a <_ux_dcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 801c156:	2312      	movs	r3, #18
 801c158:	e00f      	b.n	801c17a <_ux_dcd_stm32_initialize+0x4e>

    /* Set the pointer to the STM32 DCD.  */
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 801c15a:	68fb      	ldr	r3, [r7, #12]
 801c15c:	68ba      	ldr	r2, [r7, #8]
 801c15e:	61da      	str	r2, [r3, #28]

    /* Set the generic DCD owner for the STM32 DCD.  */
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 801c160:	68bb      	ldr	r3, [r7, #8]
 801c162:	68fa      	ldr	r2, [r7, #12]
 801c164:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this DCD.  */
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 801c166:	68fb      	ldr	r3, [r7, #12]
 801c168:	4a07      	ldr	r2, [pc, #28]	@ (801c188 <_ux_dcd_stm32_initialize+0x5c>)
 801c16a:	619a      	str	r2, [r3, #24]

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 801c16c:	683a      	ldr	r2, [r7, #0]
 801c16e:	68bb      	ldr	r3, [r7, #8]
 801c170:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 801c172:	68fb      	ldr	r3, [r7, #12]
 801c174:	2201      	movs	r2, #1
 801c176:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801c178:	2300      	movs	r3, #0
}
 801c17a:	0018      	movs	r0, r3
 801c17c:	46bd      	mov	sp, r7
 801c17e:	b004      	add	sp, #16
 801c180:	bd80      	pop	{r7, pc}
 801c182:	46c0      	nop			@ (mov r8, r8)
 801c184:	20011cac 	.word	0x20011cac
 801c188:	0801c011 	.word	0x0801c011

0801c18c <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 801c18c:	b580      	push	{r7, lr}
 801c18e:	b086      	sub	sp, #24
 801c190:	af00      	add	r7, sp, #0
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c192:	4b68      	ldr	r3, [pc, #416]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c194:	681b      	ldr	r3, [r3, #0]
 801c196:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801c198:	697b      	ldr	r3, [r7, #20]
 801c19a:	69db      	ldr	r3, [r3, #28]
 801c19c:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c19e:	4b65      	ldr	r3, [pc, #404]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c1a0:	681b      	ldr	r3, [r3, #0]
 801c1a2:	3320      	adds	r3, #32
 801c1a4:	60fb      	str	r3, [r7, #12]

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 801c1a6:	4b63      	ldr	r3, [pc, #396]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c1a8:	681a      	ldr	r2, [r3, #0]
 801c1aa:	23de      	movs	r3, #222	@ 0xde
 801c1ac:	005b      	lsls	r3, r3, #1
 801c1ae:	58d3      	ldr	r3, [r2, r3]
 801c1b0:	2b01      	cmp	r3, #1
 801c1b2:	d114      	bne.n	801c1de <_ux_dcd_stm32_initialize_complete+0x52>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
 801c1b4:	4b5f      	ldr	r3, [pc, #380]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c1b6:	6819      	ldr	r1, [r3, #0]
 801c1b8:	4b5e      	ldr	r3, [pc, #376]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c1ba:	681a      	ldr	r2, [r3, #0]
 801c1bc:	23a8      	movs	r3, #168	@ 0xa8
 801c1be:	005b      	lsls	r3, r3, #1
 801c1c0:	58c9      	ldr	r1, [r1, r3]
 801c1c2:	2394      	movs	r3, #148	@ 0x94
 801c1c4:	005b      	lsls	r3, r3, #1
 801c1c6:	50d1      	str	r1, [r2, r3]
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 801c1c8:	4b5a      	ldr	r3, [pc, #360]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c1ca:	6819      	ldr	r1, [r3, #0]
 801c1cc:	4b59      	ldr	r3, [pc, #356]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c1ce:	681a      	ldr	r2, [r3, #0]
 801c1d0:	23aa      	movs	r3, #170	@ 0xaa
 801c1d2:	005b      	lsls	r3, r3, #1
 801c1d4:	58c9      	ldr	r1, [r1, r3]
 801c1d6:	2396      	movs	r3, #150	@ 0x96
 801c1d8:	005b      	lsls	r3, r3, #1
 801c1da:	50d1      	str	r1, [r2, r3]
 801c1dc:	e035      	b.n	801c24a <_ux_dcd_stm32_initialize_complete+0xbe>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 801c1de:	4b55      	ldr	r3, [pc, #340]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c1e0:	681a      	ldr	r2, [r3, #0]
 801c1e2:	23de      	movs	r3, #222	@ 0xde
 801c1e4:	005b      	lsls	r3, r3, #1
 801c1e6:	2100      	movs	r1, #0
 801c1e8:	50d1      	str	r1, [r2, r3]

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 801c1ea:	4b52      	ldr	r3, [pc, #328]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c1ec:	681a      	ldr	r2, [r3, #0]
 801c1ee:	23d0      	movs	r3, #208	@ 0xd0
 801c1f0:	005b      	lsls	r3, r3, #1
 801c1f2:	58d3      	ldr	r3, [r2, r3]
 801c1f4:	2b01      	cmp	r3, #1
 801c1f6:	d114      	bne.n	801c222 <_ux_dcd_stm32_initialize_complete+0x96>
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801c1f8:	4b4e      	ldr	r3, [pc, #312]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c1fa:	6819      	ldr	r1, [r3, #0]
 801c1fc:	4b4d      	ldr	r3, [pc, #308]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c1fe:	681a      	ldr	r2, [r3, #0]
 801c200:	2398      	movs	r3, #152	@ 0x98
 801c202:	005b      	lsls	r3, r3, #1
 801c204:	58c9      	ldr	r1, [r1, r3]
 801c206:	2394      	movs	r3, #148	@ 0x94
 801c208:	005b      	lsls	r3, r3, #1
 801c20a:	50d1      	str	r1, [r2, r3]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801c20c:	4b49      	ldr	r3, [pc, #292]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c20e:	6819      	ldr	r1, [r3, #0]
 801c210:	4b48      	ldr	r3, [pc, #288]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c212:	681a      	ldr	r2, [r3, #0]
 801c214:	239a      	movs	r3, #154	@ 0x9a
 801c216:	005b      	lsls	r3, r3, #1
 801c218:	58c9      	ldr	r1, [r1, r3]
 801c21a:	2396      	movs	r3, #150	@ 0x96
 801c21c:	005b      	lsls	r3, r3, #1
 801c21e:	50d1      	str	r1, [r2, r3]
 801c220:	e013      	b.n	801c24a <_ux_dcd_stm32_initialize_complete+0xbe>
        }
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
 801c222:	4b44      	ldr	r3, [pc, #272]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c224:	6819      	ldr	r1, [r3, #0]
 801c226:	4b43      	ldr	r3, [pc, #268]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c228:	681a      	ldr	r2, [r3, #0]
 801c22a:	239c      	movs	r3, #156	@ 0x9c
 801c22c:	005b      	lsls	r3, r3, #1
 801c22e:	58c9      	ldr	r1, [r1, r3]
 801c230:	2394      	movs	r3, #148	@ 0x94
 801c232:	005b      	lsls	r3, r3, #1
 801c234:	50d1      	str	r1, [r2, r3]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 801c236:	4b3f      	ldr	r3, [pc, #252]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c238:	6819      	ldr	r1, [r3, #0]
 801c23a:	4b3e      	ldr	r3, [pc, #248]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c23c:	681a      	ldr	r2, [r3, #0]
 801c23e:	239e      	movs	r3, #158	@ 0x9e
 801c240:	005b      	lsls	r3, r3, #1
 801c242:	58c9      	ldr	r1, [r1, r3]
 801c244:	2396      	movs	r3, #150	@ 0x96
 801c246:	005b      	lsls	r3, r3, #1
 801c248:	50d1      	str	r1, [r2, r3]
        }
    }

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801c24a:	4b3a      	ldr	r3, [pc, #232]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c24c:	681a      	ldr	r2, [r3, #0]
 801c24e:	2394      	movs	r3, #148	@ 0x94
 801c250:	005b      	lsls	r3, r3, #1
 801c252:	58d3      	ldr	r3, [r2, r3]
 801c254:	60bb      	str	r3, [r7, #8]

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
                                _ux_system_device_descriptor_structure,
                                UX_DEVICE_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &device -> ux_slave_device_descriptor);
 801c256:	68fb      	ldr	r3, [r7, #12]
 801c258:	3304      	adds	r3, #4
    _ux_utility_descriptor_parse(device_framework,
 801c25a:	4937      	ldr	r1, [pc, #220]	@ (801c338 <_ux_dcd_stm32_initialize_complete+0x1ac>)
 801c25c:	68b8      	ldr	r0, [r7, #8]
 801c25e:	220e      	movs	r2, #14
 801c260:	f7fc fd97 	bl	8018d92 <_ux_utility_descriptor_parse>

    /* Now we create a transfer request to accept the first SETUP packet
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801c264:	68fb      	ldr	r3, [r7, #12]
 801c266:	336c      	adds	r3, #108	@ 0x6c
 801c268:	607b      	str	r3, [r7, #4]

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 801c26a:	687b      	ldr	r3, [r7, #4]
 801c26c:	22fa      	movs	r2, #250	@ 0xfa
 801c26e:	0092      	lsls	r2, r2, #2
 801c270:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 801c272:	687b      	ldr	r3, [r7, #4]
 801c274:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 801c276:	687b      	ldr	r3, [r7, #4]
 801c278:	611a      	str	r2, [r3, #16]

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801c27a:	68fb      	ldr	r3, [r7, #12]
 801c27c:	333c      	adds	r3, #60	@ 0x3c
 801c27e:	001a      	movs	r2, r3
 801c280:	687b      	ldr	r3, [r7, #4]
 801c282:	609a      	str	r2, [r3, #8]

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 801c284:	687b      	ldr	r3, [r7, #4]
 801c286:	689b      	ldr	r3, [r3, #8]
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801c288:	68fa      	ldr	r2, [r7, #12]
 801c28a:	69d2      	ldr	r2, [r2, #28]
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 801c28c:	61da      	str	r2, [r3, #28]

    /* On the control endpoint, always expect the maximum.  */
    transfer_request -> ux_slave_transfer_request_requested_length =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801c28e:	68fb      	ldr	r3, [r7, #12]
 801c290:	69da      	ldr	r2, [r3, #28]
    transfer_request -> ux_slave_transfer_request_requested_length =
 801c292:	687b      	ldr	r3, [r7, #4]
 801c294:	615a      	str	r2, [r3, #20]

    /* Attach the control endpoint to the transfer request.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801c296:	68fb      	ldr	r3, [r7, #12]
 801c298:	333c      	adds	r3, #60	@ 0x3c
 801c29a:	001a      	movs	r2, r3
 801c29c:	687b      	ldr	r3, [r7, #4]
 801c29e:	609a      	str	r2, [r3, #8]

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801c2a0:	697b      	ldr	r3, [r7, #20]
 801c2a2:	699b      	ldr	r3, [r3, #24]
                                    (VOID *) &device -> ux_slave_device_control_endpoint);
 801c2a4:	68fa      	ldr	r2, [r7, #12]
 801c2a6:	323c      	adds	r2, #60	@ 0x3c
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801c2a8:	6978      	ldr	r0, [r7, #20]
 801c2aa:	210e      	movs	r1, #14
 801c2ac:	4798      	blx	r3

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 801c2ae:	693b      	ldr	r3, [r7, #16]
 801c2b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c2b2:	2100      	movs	r1, #0
 801c2b4:	0018      	movs	r0, r3
 801c2b6:	f7ee fdda 	bl	800ae6e <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801c2ba:	693b      	ldr	r3, [r7, #16]
 801c2bc:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801c2be:	68fb      	ldr	r3, [r7, #12]
 801c2c0:	69db      	ldr	r3, [r3, #28]
 801c2c2:	b29a      	uxth	r2, r3
 801c2c4:	2300      	movs	r3, #0
 801c2c6:	2100      	movs	r1, #0
 801c2c8:	f7ee fb88 	bl	800a9dc <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 801c2cc:	693b      	ldr	r3, [r7, #16]
 801c2ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c2d0:	2180      	movs	r1, #128	@ 0x80
 801c2d2:	0018      	movs	r0, r3
 801c2d4:	f7ee fdcb 	bl	800ae6e <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801c2d8:	693b      	ldr	r3, [r7, #16]
 801c2da:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801c2dc:	68fb      	ldr	r3, [r7, #12]
 801c2de:	69db      	ldr	r3, [r3, #28]
 801c2e0:	b29a      	uxth	r2, r3
 801c2e2:	2300      	movs	r3, #0
 801c2e4:	2180      	movs	r1, #128	@ 0x80
 801c2e6:	f7ee fb79 	bl	800a9dc <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801c2ea:	68fb      	ldr	r3, [r7, #12]
 801c2ec:	2200      	movs	r2, #0
 801c2ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801c2f0:	687b      	ldr	r3, [r7, #4]
 801c2f2:	2201      	movs	r2, #1
 801c2f4:	605a      	str	r2, [r3, #4]

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 801c2f6:	687b      	ldr	r3, [r7, #4]
 801c2f8:	2201      	movs	r2, #1
 801c2fa:	601a      	str	r2, [r3, #0]

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 801c2fc:	687b      	ldr	r3, [r7, #4]
 801c2fe:	2208      	movs	r2, #8
 801c300:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;
 801c302:	687b      	ldr	r3, [r7, #4]
 801c304:	2208      	movs	r2, #8
 801c306:	61da      	str	r2, [r3, #28]

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801c308:	687b      	ldr	r3, [r7, #4]
 801c30a:	2200      	movs	r2, #0
 801c30c:	619a      	str	r2, [r3, #24]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801c30e:	4b09      	ldr	r3, [pc, #36]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c310:	681a      	ldr	r2, [r3, #0]
 801c312:	23e2      	movs	r3, #226	@ 0xe2
 801c314:	005b      	lsls	r3, r3, #1
 801c316:	58d3      	ldr	r3, [r2, r3]
 801c318:	2b00      	cmp	r3, #0
 801c31a:	d006      	beq.n	801c32a <_ux_dcd_stm32_initialize_complete+0x19e>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 801c31c:	4b05      	ldr	r3, [pc, #20]	@ (801c334 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801c31e:	681a      	ldr	r2, [r3, #0]
 801c320:	23e2      	movs	r3, #226	@ 0xe2
 801c322:	005b      	lsls	r3, r3, #1
 801c324:	58d3      	ldr	r3, [r2, r3]
 801c326:	2001      	movs	r0, #1
 801c328:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
 801c32a:	2300      	movs	r3, #0
}
 801c32c:	0018      	movs	r0, r3
 801c32e:	46bd      	mov	sp, r7
 801c330:	b006      	add	sp, #24
 801c332:	bd80      	pop	{r7, pc}
 801c334:	20011cac 	.word	0x20011cac
 801c338:	2000001c 	.word	0x2000001c

0801c33c <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801c33c:	b580      	push	{r7, lr}
 801c33e:	b084      	sub	sp, #16
 801c340:	af00      	add	r7, sp, #0
 801c342:	6078      	str	r0, [r7, #4]
 801c344:	6039      	str	r1, [r7, #0]

UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801c346:	683b      	ldr	r3, [r7, #0]
 801c348:	689b      	ldr	r3, [r3, #8]
 801c34a:	60fb      	str	r3, [r7, #12]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801c34c:	687b      	ldr	r3, [r7, #4]
 801c34e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801c350:	68fb      	ldr	r3, [r7, #12]
 801c352:	695b      	ldr	r3, [r3, #20]
 801c354:	b2db      	uxtb	r3, r3
 801c356:	0019      	movs	r1, r3
 801c358:	0010      	movs	r0, r2
 801c35a:	f7ee fd4f 	bl	800adfc <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801c35e:	687b      	ldr	r3, [r7, #4]
 801c360:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801c362:	68fb      	ldr	r3, [r7, #12]
 801c364:	695b      	ldr	r3, [r3, #20]
 801c366:	b2db      	uxtb	r3, r3
 801c368:	0019      	movs	r1, r3
 801c36a:	0010      	movs	r0, r2
 801c36c:	f7ee fd7f 	bl	800ae6e <HAL_PCD_EP_Flush>

    /* No semaphore put here since it's already done in stack.  */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 801c370:	2300      	movs	r3, #0
}
 801c372:	0018      	movs	r0, r3
 801c374:	46bd      	mov	sp, r7
 801c376:	b004      	add	sp, #16
 801c378:	bd80      	pop	{r7, pc}

0801c37a <_ux_dcd_stm32_transfer_request>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_request(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801c37a:	b580      	push	{r7, lr}
 801c37c:	b084      	sub	sp, #16
 801c37e:	af00      	add	r7, sp, #0
 801c380:	6078      	str	r0, [r7, #4]
 801c382:	6039      	str	r1, [r7, #0]
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801c384:	683b      	ldr	r3, [r7, #0]
 801c386:	689b      	ldr	r3, [r3, #8]
 801c388:	60fb      	str	r3, [r7, #12]

    /* Check for transfer direction.  Is this a IN endpoint ? */
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 801c38a:	683b      	ldr	r3, [r7, #0]
 801c38c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c38e:	2b03      	cmp	r3, #3
 801c390:	d12c      	bne.n	801c3ec <_ux_dcd_stm32_transfer_request+0x72>
    {

        /* Transmit data.  */
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801c392:	687b      	ldr	r3, [r7, #4]
 801c394:	6e58      	ldr	r0, [r3, #100]	@ 0x64
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
 801c396:	68fb      	ldr	r3, [r7, #12]
 801c398:	695b      	ldr	r3, [r3, #20]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801c39a:	b2d9      	uxtb	r1, r3
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801c39c:	683b      	ldr	r3, [r7, #0]
 801c39e:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801c3a0:	683b      	ldr	r3, [r7, #0]
 801c3a2:	695b      	ldr	r3, [r3, #20]
 801c3a4:	f7ee fc2f 	bl	800ac06 <HAL_PCD_EP_Transmit>
                            transfer_request->ux_slave_transfer_request_requested_length);

        /* If the endpoint is a Control endpoint, all this is happening under Interrupt and there is no
           thread to suspend.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) != 0)
 801c3a8:	68fb      	ldr	r3, [r7, #12]
 801c3aa:	695b      	ldr	r3, [r3, #20]
 801c3ac:	2280      	movs	r2, #128	@ 0x80
 801c3ae:	4393      	bics	r3, r2
 801c3b0:	d045      	beq.n	801c43e <_ux_dcd_stm32_transfer_request+0xc4>
        {

            /* We should wait for the semaphore to wake us up.  */
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801c3b2:	683b      	ldr	r3, [r7, #0]
 801c3b4:	3330      	adds	r3, #48	@ 0x30
 801c3b6:	001a      	movs	r2, r3
                                                (ULONG)transfer_request -> ux_slave_transfer_request_timeout);
 801c3b8:	683b      	ldr	r3, [r7, #0]
 801c3ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801c3bc:	0019      	movs	r1, r3
 801c3be:	0010      	movs	r0, r2
 801c3c0:	f7fd f8d8 	bl	8019574 <_ux_utility_semaphore_get>
 801c3c4:	0003      	movs	r3, r0
 801c3c6:	60bb      	str	r3, [r7, #8]

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 801c3c8:	68bb      	ldr	r3, [r7, #8]
 801c3ca:	2b00      	cmp	r3, #0
 801c3cc:	d001      	beq.n	801c3d2 <_ux_dcd_stm32_transfer_request+0x58>
                return(status);
 801c3ce:	68bb      	ldr	r3, [r7, #8]
 801c3d0:	e036      	b.n	801c440 <_ux_dcd_stm32_transfer_request+0xc6>

            transfer_request -> ux_slave_transfer_request_actual_length = transfer_request->ux_slave_transfer_request_requested_length;
 801c3d2:	683b      	ldr	r3, [r7, #0]
 801c3d4:	695a      	ldr	r2, [r3, #20]
 801c3d6:	683b      	ldr	r3, [r7, #0]
 801c3d8:	619a      	str	r2, [r3, #24]

            /* Check the transfer request completion code. We may have had a BUS reset or
               a device disconnection.  */
            if (transfer_request -> ux_slave_transfer_request_completion_code != UX_SUCCESS)
 801c3da:	683b      	ldr	r3, [r7, #0]
 801c3dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c3de:	2b00      	cmp	r3, #0
 801c3e0:	d002      	beq.n	801c3e8 <_ux_dcd_stm32_transfer_request+0x6e>
                return(transfer_request -> ux_slave_transfer_request_completion_code);
 801c3e2:	683b      	ldr	r3, [r7, #0]
 801c3e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c3e6:	e02b      	b.n	801c440 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Return to caller with success.  */
            return(UX_SUCCESS);
 801c3e8:	2300      	movs	r3, #0
 801c3ea:	e029      	b.n	801c440 <_ux_dcd_stm32_transfer_request+0xc6>
    else
    {

        /* We have a request for a SETUP or OUT Endpoint.  */
        /* Receive data.  */
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801c3ec:	687b      	ldr	r3, [r7, #4]
 801c3ee:	6e58      	ldr	r0, [r3, #100]	@ 0x64
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
 801c3f0:	68fb      	ldr	r3, [r7, #12]
 801c3f2:	695b      	ldr	r3, [r3, #20]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801c3f4:	b2d9      	uxtb	r1, r3
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801c3f6:	683b      	ldr	r3, [r7, #0]
 801c3f8:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801c3fa:	683b      	ldr	r3, [r7, #0]
 801c3fc:	695b      	ldr	r3, [r3, #20]
 801c3fe:	f7ee fbb1 	bl	800ab64 <HAL_PCD_EP_Receive>
                            transfer_request->ux_slave_transfer_request_requested_length);

        /* If the endpoint is a Control endpoint, all this is happening under Interrupt and there is no
           thread to suspend.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) != 0)
 801c402:	68fb      	ldr	r3, [r7, #12]
 801c404:	695b      	ldr	r3, [r3, #20]
 801c406:	2280      	movs	r2, #128	@ 0x80
 801c408:	4393      	bics	r3, r2
 801c40a:	d018      	beq.n	801c43e <_ux_dcd_stm32_transfer_request+0xc4>
        {

            /* We should wait for the semaphore to wake us up.  */
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801c40c:	683b      	ldr	r3, [r7, #0]
 801c40e:	3330      	adds	r3, #48	@ 0x30
 801c410:	001a      	movs	r2, r3
                                                (ULONG)transfer_request -> ux_slave_transfer_request_timeout);
 801c412:	683b      	ldr	r3, [r7, #0]
 801c414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801c416:	0019      	movs	r1, r3
 801c418:	0010      	movs	r0, r2
 801c41a:	f7fd f8ab 	bl	8019574 <_ux_utility_semaphore_get>
 801c41e:	0003      	movs	r3, r0
 801c420:	60bb      	str	r3, [r7, #8]

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 801c422:	68bb      	ldr	r3, [r7, #8]
 801c424:	2b00      	cmp	r3, #0
 801c426:	d001      	beq.n	801c42c <_ux_dcd_stm32_transfer_request+0xb2>
                return(status);
 801c428:	68bb      	ldr	r3, [r7, #8]
 801c42a:	e009      	b.n	801c440 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Check the transfer request completion code. We may have had a BUS reset or
               a device disconnection.  */
            if (transfer_request -> ux_slave_transfer_request_completion_code != UX_SUCCESS)
 801c42c:	683b      	ldr	r3, [r7, #0]
 801c42e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c430:	2b00      	cmp	r3, #0
 801c432:	d002      	beq.n	801c43a <_ux_dcd_stm32_transfer_request+0xc0>
                return(transfer_request -> ux_slave_transfer_request_completion_code);
 801c434:	683b      	ldr	r3, [r7, #0]
 801c436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c438:	e002      	b.n	801c440 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Return to caller with success.  */
            return(UX_SUCCESS);
 801c43a:	2300      	movs	r3, #0
 801c43c:	e000      	b.n	801c440 <_ux_dcd_stm32_transfer_request+0xc6>
        }
    }

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 801c43e:	2300      	movs	r3, #0
}
 801c440:	0018      	movs	r0, r3
 801c442:	46bd      	mov	sp, r7
 801c444:	b004      	add	sp, #16
 801c446:	bd80      	pop	{r7, pc}

0801c448 <_ux_device_stack_alternate_setting_get>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 801c448:	b580      	push	{r7, lr}
 801c44a:	b088      	sub	sp, #32
 801c44c:	af00      	add	r7, sp, #0
 801c44e:	6078      	str	r0, [r7, #4]
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c450:	4b1c      	ldr	r3, [pc, #112]	@ (801c4c4 <_ux_device_stack_alternate_setting_get+0x7c>)
 801c452:	681b      	ldr	r3, [r3, #0]
 801c454:	3320      	adds	r3, #32
 801c456:	61bb      	str	r3, [r7, #24]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801c458:	69bb      	ldr	r3, [r7, #24]
 801c45a:	681b      	ldr	r3, [r3, #0]
 801c45c:	2b03      	cmp	r3, #3
 801c45e:	d12b      	bne.n	801c4b8 <_ux_device_stack_alternate_setting_get+0x70>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface =  device -> ux_slave_device_first_interface;
 801c460:	69bb      	ldr	r3, [r7, #24]
 801c462:	22f0      	movs	r2, #240	@ 0xf0
 801c464:	589b      	ldr	r3, [r3, r2]
 801c466:	61fb      	str	r3, [r7, #28]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Start parsing each interface.  */
        while (interface != UX_NULL)
 801c468:	e023      	b.n	801c4b2 <_ux_device_stack_alternate_setting_get+0x6a>
        if (interface != UX_NULL)
#endif
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801c46a:	69fb      	ldr	r3, [r7, #28]
 801c46c:	695b      	ldr	r3, [r3, #20]
 801c46e:	687a      	ldr	r2, [r7, #4]
 801c470:	429a      	cmp	r2, r3
 801c472:	d11b      	bne.n	801c4ac <_ux_device_stack_alternate_setting_get+0x64>
            {

                /* Get the control endpoint of the device.  */                
                endpoint =  &device -> ux_slave_device_control_endpoint;
 801c474:	69bb      	ldr	r3, [r7, #24]
 801c476:	333c      	adds	r3, #60	@ 0x3c
 801c478:	617b      	str	r3, [r7, #20]

                /* Get the pointer to the transfer request associated with the endpoint.  */
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c47a:	697b      	ldr	r3, [r7, #20]
 801c47c:	3330      	adds	r3, #48	@ 0x30
 801c47e:	613b      	str	r3, [r7, #16]

                /* Set the value of the alternate setting in the buffer.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer =
                            (UCHAR) interface -> ux_slave_interface_descriptor.bAlternateSetting;
 801c480:	69fb      	ldr	r3, [r7, #28]
 801c482:	699a      	ldr	r2, [r3, #24]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801c484:	693b      	ldr	r3, [r7, #16]
 801c486:	68db      	ldr	r3, [r3, #12]
                            (UCHAR) interface -> ux_slave_interface_descriptor.bAlternateSetting;
 801c488:	b2d2      	uxtb	r2, r2
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801c48a:	701a      	strb	r2, [r3, #0]

                /* Setup the length appropriately.  */
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 801c48c:	693b      	ldr	r3, [r7, #16]
 801c48e:	2201      	movs	r2, #1
 801c490:	615a      	str	r2, [r3, #20]

                /* Set the phase of the transfer to data out.  */
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801c492:	693b      	ldr	r3, [r7, #16]
 801c494:	2203      	movs	r2, #3
 801c496:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Send the descriptor with the appropriate length to the host.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801c498:	693b      	ldr	r3, [r7, #16]
 801c49a:	2201      	movs	r2, #1
 801c49c:	2101      	movs	r1, #1
 801c49e:	0018      	movs	r0, r3
 801c4a0:	f001 feac 	bl	801e1fc <_ux_device_stack_transfer_request>
 801c4a4:	0003      	movs	r3, r0
 801c4a6:	60fb      	str	r3, [r7, #12]

                /* Return the function status.  */
                return(status);
 801c4a8:	68fb      	ldr	r3, [r7, #12]
 801c4aa:	e006      	b.n	801c4ba <_ux_device_stack_alternate_setting_get+0x72>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 801c4ac:	69fb      	ldr	r3, [r7, #28]
 801c4ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c4b0:	61fb      	str	r3, [r7, #28]
        while (interface != UX_NULL)
 801c4b2:	69fb      	ldr	r3, [r7, #28]
 801c4b4:	2b00      	cmp	r3, #0
 801c4b6:	d1d8      	bne.n	801c46a <_ux_device_stack_alternate_setting_get+0x22>
#endif
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 801c4b8:	23ff      	movs	r3, #255	@ 0xff
}
 801c4ba:	0018      	movs	r0, r3
 801c4bc:	46bd      	mov	sp, r7
 801c4be:	b008      	add	sp, #32
 801c4c0:	bd80      	pop	{r7, pc}
 801c4c2:	46c0      	nop			@ (mov r8, r8)
 801c4c4:	20011cac 	.word	0x20011cac

0801c4c8 <_ux_device_stack_alternate_setting_set>:
/*                                            calculated payload size,    */
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 801c4c8:	b590      	push	{r4, r7, lr}
 801c4ca:	b0af      	sub	sp, #188	@ 0xbc
 801c4cc:	af00      	add	r7, sp, #0
 801c4ce:	6078      	str	r0, [r7, #4]
 801c4d0:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c4d2:	4bdd      	ldr	r3, [pc, #884]	@ (801c848 <_ux_device_stack_alternate_setting_set+0x380>)
 801c4d4:	681b      	ldr	r3, [r3, #0]
 801c4d6:	3320      	adds	r3, #32
 801c4d8:	2298      	movs	r2, #152	@ 0x98
 801c4da:	18b9      	adds	r1, r7, r2
 801c4dc:	600b      	str	r3, [r1, #0]

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801c4de:	18bb      	adds	r3, r7, r2
 801c4e0:	681b      	ldr	r3, [r3, #0]
 801c4e2:	681b      	ldr	r3, [r3, #0]
 801c4e4:	2b03      	cmp	r3, #3
 801c4e6:	d001      	beq.n	801c4ec <_ux_device_stack_alternate_setting_set+0x24>
        return(UX_FUNCTION_NOT_SUPPORTED);
 801c4e8:	2354      	movs	r3, #84	@ 0x54
 801c4ea:	e26e      	b.n	801c9ca <_ux_device_stack_alternate_setting_set+0x502>

    /* Find the current interface.  */
    interface =  device -> ux_slave_device_first_interface;
 801c4ec:	2398      	movs	r3, #152	@ 0x98
 801c4ee:	18fb      	adds	r3, r7, r3
 801c4f0:	681b      	ldr	r3, [r3, #0]
 801c4f2:	22f0      	movs	r2, #240	@ 0xf0
 801c4f4:	589b      	ldr	r3, [r3, r2]
 801c4f6:	22b4      	movs	r2, #180	@ 0xb4
 801c4f8:	18ba      	adds	r2, r7, r2
 801c4fa:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface != UX_NULL)
 801c4fc:	e00b      	b.n	801c516 <_ux_device_stack_alternate_setting_set+0x4e>
    {

        if (interface -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801c4fe:	21b4      	movs	r1, #180	@ 0xb4
 801c500:	187b      	adds	r3, r7, r1
 801c502:	681b      	ldr	r3, [r3, #0]
 801c504:	695b      	ldr	r3, [r3, #20]
 801c506:	687a      	ldr	r2, [r7, #4]
 801c508:	429a      	cmp	r2, r3
 801c50a:	d00a      	beq.n	801c522 <_ux_device_stack_alternate_setting_set+0x5a>
            break;
        else
            interface =  interface -> ux_slave_interface_next_interface;
 801c50c:	187b      	adds	r3, r7, r1
 801c50e:	681b      	ldr	r3, [r3, #0]
 801c510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c512:	187a      	adds	r2, r7, r1
 801c514:	6013      	str	r3, [r2, #0]
    while (interface != UX_NULL)
 801c516:	23b4      	movs	r3, #180	@ 0xb4
 801c518:	18fb      	adds	r3, r7, r3
 801c51a:	681b      	ldr	r3, [r3, #0]
 801c51c:	2b00      	cmp	r3, #0
 801c51e:	d1ee      	bne.n	801c4fe <_ux_device_stack_alternate_setting_set+0x36>
 801c520:	e000      	b.n	801c524 <_ux_device_stack_alternate_setting_set+0x5c>
            break;
 801c522:	46c0      	nop			@ (mov r8, r8)
        interface = UX_NULL;
#endif

    /* We must have found the interface pointer for the interface value
       requested by the caller.  */
    if (interface == UX_NULL)
 801c524:	23b4      	movs	r3, #180	@ 0xb4
 801c526:	18fb      	adds	r3, r7, r3
 801c528:	681b      	ldr	r3, [r3, #0]
 801c52a:	2b00      	cmp	r3, #0
 801c52c:	d106      	bne.n	801c53c <_ux_device_stack_alternate_setting_set+0x74>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 801c52e:	2252      	movs	r2, #82	@ 0x52
 801c530:	2107      	movs	r1, #7
 801c532:	2002      	movs	r0, #2
 801c534:	f7fc fb3e 	bl	8018bb4 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 801c538:	2352      	movs	r3, #82	@ 0x52
 801c53a:	e246      	b.n	801c9ca <_ux_device_stack_alternate_setting_set+0x502>
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 801c53c:	23b4      	movs	r3, #180	@ 0xb4
 801c53e:	18fb      	adds	r3, r7, r3
 801c540:	681b      	ldr	r3, [r3, #0]
 801c542:	699b      	ldr	r3, [r3, #24]
 801c544:	683a      	ldr	r2, [r7, #0]
 801c546:	429a      	cmp	r2, r3
 801c548:	d101      	bne.n	801c54e <_ux_device_stack_alternate_setting_set+0x86>
        return(UX_SUCCESS);       
 801c54a:	2300      	movs	r3, #0
 801c54c:	e23d      	b.n	801c9ca <_ux_device_stack_alternate_setting_set+0x502>

    return(UX_FUNCTION_NOT_SUPPORTED);
#else

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801c54e:	4bbe      	ldr	r3, [pc, #760]	@ (801c848 <_ux_device_stack_alternate_setting_set+0x380>)
 801c550:	681b      	ldr	r3, [r3, #0]
 801c552:	2294      	movs	r2, #148	@ 0x94
 801c554:	18ba      	adds	r2, r7, r2
 801c556:	6013      	str	r3, [r2, #0]

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801c558:	4bbb      	ldr	r3, [pc, #748]	@ (801c848 <_ux_device_stack_alternate_setting_set+0x380>)
 801c55a:	681a      	ldr	r2, [r3, #0]
 801c55c:	2394      	movs	r3, #148	@ 0x94
 801c55e:	005b      	lsls	r3, r3, #1
 801c560:	58d3      	ldr	r3, [r2, r3]
 801c562:	22b0      	movs	r2, #176	@ 0xb0
 801c564:	18ba      	adds	r2, r7, r2
 801c566:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801c568:	4bb7      	ldr	r3, [pc, #732]	@ (801c848 <_ux_device_stack_alternate_setting_set+0x380>)
 801c56a:	681a      	ldr	r2, [r3, #0]
 801c56c:	2396      	movs	r3, #150	@ 0x96
 801c56e:	005b      	lsls	r3, r3, #1
 801c570:	58d3      	ldr	r3, [r2, r3]
 801c572:	22ac      	movs	r2, #172	@ 0xac
 801c574:	18ba      	adds	r2, r7, r2
 801c576:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 801c578:	e220      	b.n	801c9bc <_ux_device_stack_alternate_setting_set+0x4f4>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801c57a:	20b0      	movs	r0, #176	@ 0xb0
 801c57c:	183b      	adds	r3, r7, r0
 801c57e:	681b      	ldr	r3, [r3, #0]
 801c580:	781b      	ldrb	r3, [r3, #0]
 801c582:	2290      	movs	r2, #144	@ 0x90
 801c584:	18ba      	adds	r2, r7, r2
 801c586:	6013      	str	r3, [r2, #0]

        /* And its length.  */
        descriptor_type =*  (device_framework + 1);
 801c588:	218f      	movs	r1, #143	@ 0x8f
 801c58a:	187b      	adds	r3, r7, r1
 801c58c:	183a      	adds	r2, r7, r0
 801c58e:	6812      	ldr	r2, [r2, #0]
 801c590:	7852      	ldrb	r2, [r2, #1]
 801c592:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801c594:	187b      	adds	r3, r7, r1
 801c596:	781b      	ldrb	r3, [r3, #0]
 801c598:	2b02      	cmp	r3, #2
 801c59a:	d000      	beq.n	801c59e <_ux_device_stack_alternate_setting_set+0xd6>
 801c59c:	e1fd      	b.n	801c99a <_ux_device_stack_alternate_setting_set+0x4d2>
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 801c59e:	2458      	movs	r4, #88	@ 0x58
 801c5a0:	193b      	adds	r3, r7, r4
 801c5a2:	49aa      	ldr	r1, [pc, #680]	@ (801c84c <_ux_device_stack_alternate_setting_set+0x384>)
 801c5a4:	183a      	adds	r2, r7, r0
 801c5a6:	6810      	ldr	r0, [r2, #0]
 801c5a8:	2208      	movs	r2, #8
 801c5aa:	f7fc fbf2 	bl	8018d92 <_ux_utility_descriptor_parse>
                        _ux_system_configuration_descriptor_structure,
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value.  */
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 801c5ae:	0020      	movs	r0, r4
 801c5b0:	183b      	adds	r3, r7, r0
 801c5b2:	691a      	ldr	r2, [r3, #16]
 801c5b4:	2398      	movs	r3, #152	@ 0x98
 801c5b6:	18fb      	adds	r3, r7, r3
 801c5b8:	681b      	ldr	r3, [r3, #0]
 801c5ba:	21cc      	movs	r1, #204	@ 0xcc
 801c5bc:	585b      	ldr	r3, [r3, r1]
 801c5be:	429a      	cmp	r2, r3
 801c5c0:	d000      	beq.n	801c5c4 <_ux_device_stack_alternate_setting_set+0xfc>
 801c5c2:	e1ea      	b.n	801c99a <_ux_device_stack_alternate_setting_set+0x4d2>
            {

                /* Limit the search in current configuration descriptor. */
                device_framework_length = configuration_descriptor.wTotalLength;
 801c5c4:	183b      	adds	r3, r7, r0
 801c5c6:	689b      	ldr	r3, [r3, #8]
 801c5c8:	22ac      	movs	r2, #172	@ 0xac
 801c5ca:	18ba      	adds	r2, r7, r2
 801c5cc:	6013      	str	r3, [r2, #0]

                /* We have found the configuration value that was selected by the host   
                   We need to scan all the interface descriptors following this
                   configuration descriptor and locate the interface for which the alternate
                   setting must be changed. */
                while (device_framework_length != 0)
 801c5ce:	e1dd      	b.n	801c98c <_ux_device_stack_alternate_setting_set+0x4c4>
                {

                    /* Get the length of the current descriptor.  */
                    descriptor_length =  (ULONG) *device_framework;
 801c5d0:	20b0      	movs	r0, #176	@ 0xb0
 801c5d2:	183b      	adds	r3, r7, r0
 801c5d4:	681b      	ldr	r3, [r3, #0]
 801c5d6:	781b      	ldrb	r3, [r3, #0]
 801c5d8:	2290      	movs	r2, #144	@ 0x90
 801c5da:	18ba      	adds	r2, r7, r2
 801c5dc:	6013      	str	r3, [r2, #0]

                    /* And its type.  */
                    descriptor_type = *(device_framework + 1); 
 801c5de:	218f      	movs	r1, #143	@ 0x8f
 801c5e0:	187b      	adds	r3, r7, r1
 801c5e2:	183a      	adds	r2, r7, r0
 801c5e4:	6812      	ldr	r2, [r2, #0]
 801c5e6:	7852      	ldrb	r2, [r2, #1]
 801c5e8:	701a      	strb	r2, [r3, #0]
                
                    /* Check if this is an interface descriptor. */
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801c5ea:	187b      	adds	r3, r7, r1
 801c5ec:	781b      	ldrb	r3, [r3, #0]
 801c5ee:	2b04      	cmp	r3, #4
 801c5f0:	d000      	beq.n	801c5f4 <_ux_device_stack_alternate_setting_set+0x12c>
 801c5f2:	e1ba      	b.n	801c96a <_ux_device_stack_alternate_setting_set+0x4a2>
                    {

                        /* Parse the descriptor in something more readable. */
                        _ux_utility_descriptor_parse(device_framework,
 801c5f4:	2434      	movs	r4, #52	@ 0x34
 801c5f6:	193b      	adds	r3, r7, r4
 801c5f8:	4995      	ldr	r1, [pc, #596]	@ (801c850 <_ux_device_stack_alternate_setting_set+0x388>)
 801c5fa:	183a      	adds	r2, r7, r0
 801c5fc:	6810      	ldr	r0, [r2, #0]
 801c5fe:	2209      	movs	r2, #9
 801c600:	f7fc fbc7 	bl	8018d92 <_ux_utility_descriptor_parse>
                                    _ux_system_interface_descriptor_structure,
                                    UX_INTERFACE_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &interface_descriptor);

                        /* Check if this is the interface we are searching. */
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801c604:	193b      	adds	r3, r7, r4
 801c606:	689b      	ldr	r3, [r3, #8]
 801c608:	687a      	ldr	r2, [r7, #4]
 801c60a:	429a      	cmp	r2, r3
 801c60c:	d000      	beq.n	801c610 <_ux_device_stack_alternate_setting_set+0x148>
 801c60e:	e1ac      	b.n	801c96a <_ux_device_stack_alternate_setting_set+0x4a2>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 801c610:	193b      	adds	r3, r7, r4
 801c612:	68db      	ldr	r3, [r3, #12]
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801c614:	683a      	ldr	r2, [r7, #0]
 801c616:	429a      	cmp	r2, r3
 801c618:	d000      	beq.n	801c61c <_ux_device_stack_alternate_setting_set+0x154>
 801c61a:	e1a6      	b.n	801c96a <_ux_device_stack_alternate_setting_set+0x4a2>
                        {

                            /* We have found the right interface and alternate setting. Before
                               we mount all the endpoints for this interface, we need to
                               unmount the endpoints associated with the previous alternate setting.  */
                            endpoint =  interface -> ux_slave_interface_first_endpoint;
 801c61c:	23b4      	movs	r3, #180	@ 0xb4
 801c61e:	18fb      	adds	r3, r7, r3
 801c620:	681b      	ldr	r3, [r3, #0]
 801c622:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c624:	22a8      	movs	r2, #168	@ 0xa8
 801c626:	18ba      	adds	r2, r7, r2
 801c628:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801c62a:	e02c      	b.n	801c686 <_ux_device_stack_alternate_setting_set+0x1be>
                            {

                                /* Abort any pending transfer.  */
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 801c62c:	24a8      	movs	r4, #168	@ 0xa8
 801c62e:	193b      	adds	r3, r7, r4
 801c630:	681b      	ldr	r3, [r3, #0]
 801c632:	2126      	movs	r1, #38	@ 0x26
 801c634:	0018      	movs	r0, r3
 801c636:	f001 fdcd 	bl	801e1d4 <_ux_device_stack_transfer_all_request_abort>

                                /* The device controller must be called to destroy the endpoint.  */
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 801c63a:	2194      	movs	r1, #148	@ 0x94
 801c63c:	187b      	adds	r3, r7, r1
 801c63e:	681b      	ldr	r3, [r3, #0]
 801c640:	699b      	ldr	r3, [r3, #24]
 801c642:	193a      	adds	r2, r7, r4
 801c644:	6812      	ldr	r2, [r2, #0]
 801c646:	1879      	adds	r1, r7, r1
 801c648:	6808      	ldr	r0, [r1, #0]
 801c64a:	210f      	movs	r1, #15
 801c64c:	4798      	blx	r3

                                /* Get the next endpoint.  */
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801c64e:	193b      	adds	r3, r7, r4
 801c650:	681b      	ldr	r3, [r3, #0]
 801c652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c654:	67bb      	str	r3, [r7, #120]	@ 0x78
                
                                /* Free the endpoint.  */
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801c656:	0021      	movs	r1, r4
 801c658:	187b      	adds	r3, r7, r1
 801c65a:	681b      	ldr	r3, [r3, #0]
 801c65c:	2200      	movs	r2, #0
 801c65e:	601a      	str	r2, [r3, #0]
                        
                                /* Make sure the endpoint instance is now cleaned up.  */
                                endpoint -> ux_slave_endpoint_state =  0;
 801c660:	187b      	adds	r3, r7, r1
 801c662:	681b      	ldr	r3, [r3, #0]
 801c664:	2200      	movs	r2, #0
 801c666:	605a      	str	r2, [r3, #4]
                                endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801c668:	187b      	adds	r3, r7, r1
 801c66a:	681b      	ldr	r3, [r3, #0]
 801c66c:	2200      	movs	r2, #0
 801c66e:	625a      	str	r2, [r3, #36]	@ 0x24
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801c670:	187b      	adds	r3, r7, r1
 801c672:	681b      	ldr	r3, [r3, #0]
 801c674:	2200      	movs	r2, #0
 801c676:	629a      	str	r2, [r3, #40]	@ 0x28
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801c678:	187b      	adds	r3, r7, r1
 801c67a:	681b      	ldr	r3, [r3, #0]
 801c67c:	2200      	movs	r2, #0
 801c67e:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                        
                                /* Now we refresh the endpoint pointer.  */
                                endpoint =  next_endpoint;
 801c680:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c682:	187a      	adds	r2, r7, r1
 801c684:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801c686:	23a8      	movs	r3, #168	@ 0xa8
 801c688:	18fb      	adds	r3, r7, r3
 801c68a:	681b      	ldr	r3, [r3, #0]
 801c68c:	2b00      	cmp	r3, #0
 801c68e:	d1cd      	bne.n	801c62c <_ux_device_stack_alternate_setting_set+0x164>
                            }

                            /* Now clear the interface endpoint entry.  */
                            interface -> ux_slave_interface_first_endpoint = UX_NULL;
 801c690:	23b4      	movs	r3, #180	@ 0xb4
 801c692:	18fb      	adds	r3, r7, r3
 801c694:	681b      	ldr	r3, [r3, #0]
 801c696:	2200      	movs	r2, #0
 801c698:	635a      	str	r2, [r3, #52]	@ 0x34

                            /* Point beyond the interface descriptor.  */
                            device_framework_length -=  (ULONG) *device_framework;
 801c69a:	21b0      	movs	r1, #176	@ 0xb0
 801c69c:	187b      	adds	r3, r7, r1
 801c69e:	681b      	ldr	r3, [r3, #0]
 801c6a0:	781b      	ldrb	r3, [r3, #0]
 801c6a2:	001a      	movs	r2, r3
 801c6a4:	20ac      	movs	r0, #172	@ 0xac
 801c6a6:	183b      	adds	r3, r7, r0
 801c6a8:	681b      	ldr	r3, [r3, #0]
 801c6aa:	1a9b      	subs	r3, r3, r2
 801c6ac:	183a      	adds	r2, r7, r0
 801c6ae:	6013      	str	r3, [r2, #0]
                            device_framework +=  (ULONG) *device_framework;
 801c6b0:	187b      	adds	r3, r7, r1
 801c6b2:	681b      	ldr	r3, [r3, #0]
 801c6b4:	781b      	ldrb	r3, [r3, #0]
 801c6b6:	001a      	movs	r2, r3
 801c6b8:	187b      	adds	r3, r7, r1
 801c6ba:	681b      	ldr	r3, [r3, #0]
 801c6bc:	189b      	adds	r3, r3, r2
 801c6be:	187a      	adds	r2, r7, r1
 801c6c0:	6013      	str	r3, [r2, #0]
                        
                            /* Parse the device framework and locate endpoint descriptor(s).  */
                            while (device_framework_length != 0)
 801c6c2:	e10a      	b.n	801c8da <_ux_device_stack_alternate_setting_set+0x412>
                            {
                        
                                /* Get the length of the current descriptor.  */
                                descriptor_length =  (ULONG) *device_framework;
 801c6c4:	22b0      	movs	r2, #176	@ 0xb0
 801c6c6:	18bb      	adds	r3, r7, r2
 801c6c8:	681b      	ldr	r3, [r3, #0]
 801c6ca:	781b      	ldrb	r3, [r3, #0]
 801c6cc:	2190      	movs	r1, #144	@ 0x90
 801c6ce:	1879      	adds	r1, r7, r1
 801c6d0:	600b      	str	r3, [r1, #0]
                        
                                /* And its type.  */
                                descriptor_type =  *(device_framework + 1);
 801c6d2:	218f      	movs	r1, #143	@ 0x8f
 801c6d4:	187b      	adds	r3, r7, r1
 801c6d6:	18ba      	adds	r2, r7, r2
 801c6d8:	6812      	ldr	r2, [r2, #0]
 801c6da:	7852      	ldrb	r2, [r2, #1]
 801c6dc:	701a      	strb	r2, [r3, #0]
                                        
                                /* Check if this is an endpoint descriptor.  */
                                switch(descriptor_type)
 801c6de:	187b      	adds	r3, r7, r1
 801c6e0:	781b      	ldrb	r3, [r3, #0]
 801c6e2:	2b05      	cmp	r3, #5
 801c6e4:	d008      	beq.n	801c6f8 <_ux_device_stack_alternate_setting_set+0x230>
 801c6e6:	dd00      	ble.n	801c6ea <_ux_device_stack_alternate_setting_set+0x222>
 801c6e8:	e0e5      	b.n	801c8b6 <_ux_device_stack_alternate_setting_set+0x3ee>
 801c6ea:	2b02      	cmp	r3, #2
 801c6ec:	d100      	bne.n	801c6f0 <_ux_device_stack_alternate_setting_set+0x228>
 801c6ee:	e0db      	b.n	801c8a8 <_ux_device_stack_alternate_setting_set+0x3e0>
 801c6f0:	2b04      	cmp	r3, #4
 801c6f2:	d100      	bne.n	801c6f6 <_ux_device_stack_alternate_setting_set+0x22e>
 801c6f4:	e0d8      	b.n	801c8a8 <_ux_device_stack_alternate_setting_set+0x3e0>


                                default:
                                
                                    /* We have found another descriptor embedded in the interface. Ignore it.  */
                                    break;
 801c6f6:	e0de      	b.n	801c8b6 <_ux_device_stack_alternate_setting_set+0x3ee>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 801c6f8:	2198      	movs	r1, #152	@ 0x98
 801c6fa:	187b      	adds	r3, r7, r1
 801c6fc:	681b      	ldr	r3, [r3, #0]
 801c6fe:	22fc      	movs	r2, #252	@ 0xfc
 801c700:	589b      	ldr	r3, [r3, r2]
 801c702:	22a8      	movs	r2, #168	@ 0xa8
 801c704:	18ba      	adds	r2, r7, r2
 801c706:	6013      	str	r3, [r2, #0]
                                    endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801c708:	187b      	adds	r3, r7, r1
 801c70a:	681a      	ldr	r2, [r3, #0]
 801c70c:	2380      	movs	r3, #128	@ 0x80
 801c70e:	005b      	lsls	r3, r3, #1
 801c710:	58d3      	ldr	r3, [r2, r3]
 801c712:	22a0      	movs	r2, #160	@ 0xa0
 801c714:	18ba      	adds	r2, r7, r2
 801c716:	6013      	str	r3, [r2, #0]
                                    while (endpoints_pool_number != 0)
 801c718:	e016      	b.n	801c748 <_ux_device_stack_alternate_setting_set+0x280>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801c71a:	22a8      	movs	r2, #168	@ 0xa8
 801c71c:	18bb      	adds	r3, r7, r2
 801c71e:	681b      	ldr	r3, [r3, #0]
 801c720:	681b      	ldr	r3, [r3, #0]
 801c722:	2b00      	cmp	r3, #0
 801c724:	d104      	bne.n	801c730 <_ux_device_stack_alternate_setting_set+0x268>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 801c726:	18bb      	adds	r3, r7, r2
 801c728:	681b      	ldr	r3, [r3, #0]
 801c72a:	2201      	movs	r2, #1
 801c72c:	601a      	str	r2, [r3, #0]
                                            break;
 801c72e:	e010      	b.n	801c752 <_ux_device_stack_alternate_setting_set+0x28a>
                                        endpoint++;
 801c730:	22a8      	movs	r2, #168	@ 0xa8
 801c732:	18bb      	adds	r3, r7, r2
 801c734:	681b      	ldr	r3, [r3, #0]
 801c736:	3390      	adds	r3, #144	@ 0x90
 801c738:	18ba      	adds	r2, r7, r2
 801c73a:	6013      	str	r3, [r2, #0]
                                       endpoints_pool_number--; 
 801c73c:	22a0      	movs	r2, #160	@ 0xa0
 801c73e:	18bb      	adds	r3, r7, r2
 801c740:	681b      	ldr	r3, [r3, #0]
 801c742:	3b01      	subs	r3, #1
 801c744:	18ba      	adds	r2, r7, r2
 801c746:	6013      	str	r3, [r2, #0]
                                    while (endpoints_pool_number != 0)
 801c748:	23a0      	movs	r3, #160	@ 0xa0
 801c74a:	18fb      	adds	r3, r7, r3
 801c74c:	681b      	ldr	r3, [r3, #0]
 801c74e:	2b00      	cmp	r3, #0
 801c750:	d1e3      	bne.n	801c71a <_ux_device_stack_alternate_setting_set+0x252>
                                    if (endpoints_pool_number == 0)
 801c752:	23a0      	movs	r3, #160	@ 0xa0
 801c754:	18fb      	adds	r3, r7, r3
 801c756:	681b      	ldr	r3, [r3, #0]
 801c758:	2b00      	cmp	r3, #0
 801c75a:	d101      	bne.n	801c760 <_ux_device_stack_alternate_setting_set+0x298>
                                        return(UX_MEMORY_INSUFFICIENT);
 801c75c:	2312      	movs	r3, #18
 801c75e:	e134      	b.n	801c9ca <_ux_device_stack_alternate_setting_set+0x502>
                                                    (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801c760:	24a8      	movs	r4, #168	@ 0xa8
 801c762:	193b      	adds	r3, r7, r4
 801c764:	681b      	ldr	r3, [r3, #0]
 801c766:	330c      	adds	r3, #12
                                    _ux_utility_descriptor_parse(device_framework,
 801c768:	493a      	ldr	r1, [pc, #232]	@ (801c854 <_ux_device_stack_alternate_setting_set+0x38c>)
 801c76a:	22b0      	movs	r2, #176	@ 0xb0
 801c76c:	18ba      	adds	r2, r7, r2
 801c76e:	6810      	ldr	r0, [r2, #0]
 801c770:	2206      	movs	r2, #6
 801c772:	f7fc fb0e 	bl	8018d92 <_ux_utility_descriptor_parse>
                                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c776:	0021      	movs	r1, r4
 801c778:	187b      	adds	r3, r7, r1
 801c77a:	681b      	ldr	r3, [r3, #0]
 801c77c:	3330      	adds	r3, #48	@ 0x30
 801c77e:	2280      	movs	r2, #128	@ 0x80
 801c780:	18ba      	adds	r2, r7, r2
 801c782:	6013      	str	r3, [r2, #0]
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801c784:	187b      	adds	r3, r7, r1
 801c786:	681b      	ldr	r3, [r3, #0]
 801c788:	69db      	ldr	r3, [r3, #28]
                                    max_transfer_length =
 801c78a:	055b      	lsls	r3, r3, #21
 801c78c:	0d5b      	lsrs	r3, r3, #21
 801c78e:	209c      	movs	r0, #156	@ 0x9c
 801c790:	183a      	adds	r2, r7, r0
 801c792:	6013      	str	r3, [r2, #0]
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801c794:	4b2c      	ldr	r3, [pc, #176]	@ (801c848 <_ux_device_stack_alternate_setting_set+0x380>)
 801c796:	681a      	ldr	r2, [r3, #0]
 801c798:	23d0      	movs	r3, #208	@ 0xd0
 801c79a:	005b      	lsls	r3, r3, #1
 801c79c:	58d3      	ldr	r3, [r2, r3]
 801c79e:	2b02      	cmp	r3, #2
 801c7a0:	d11b      	bne.n	801c7da <_ux_device_stack_alternate_setting_set+0x312>
                                        (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801c7a2:	187b      	adds	r3, r7, r1
 801c7a4:	681b      	ldr	r3, [r3, #0]
 801c7a6:	699b      	ldr	r3, [r3, #24]
 801c7a8:	2201      	movs	r2, #1
 801c7aa:	4013      	ands	r3, r2
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801c7ac:	d015      	beq.n	801c7da <_ux_device_stack_alternate_setting_set+0x312>
                                        n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801c7ae:	187b      	adds	r3, r7, r1
 801c7b0:	681b      	ldr	r3, [r3, #0]
 801c7b2:	69da      	ldr	r2, [r3, #28]
 801c7b4:	23c0      	movs	r3, #192	@ 0xc0
 801c7b6:	015b      	lsls	r3, r3, #5
 801c7b8:	4013      	ands	r3, r2
 801c7ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        if (n_trans)
 801c7bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c7be:	2b00      	cmp	r3, #0
 801c7c0:	d00b      	beq.n	801c7da <_ux_device_stack_alternate_setting_set+0x312>
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801c7c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c7c4:	0adb      	lsrs	r3, r3, #11
 801c7c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                            n_trans ++;
 801c7c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c7ca:	3301      	adds	r3, #1
 801c7cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                            max_transfer_length *= n_trans;
 801c7ce:	183b      	adds	r3, r7, r0
 801c7d0:	681b      	ldr	r3, [r3, #0]
 801c7d2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801c7d4:	4353      	muls	r3, r2
 801c7d6:	183a      	adds	r2, r7, r0
 801c7d8:	6013      	str	r3, [r2, #0]
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801c7da:	2180      	movs	r1, #128	@ 0x80
 801c7dc:	187b      	adds	r3, r7, r1
 801c7de:	681b      	ldr	r3, [r3, #0]
 801c7e0:	229c      	movs	r2, #156	@ 0x9c
 801c7e2:	18ba      	adds	r2, r7, r2
 801c7e4:	6812      	ldr	r2, [r2, #0]
 801c7e6:	621a      	str	r2, [r3, #32]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801c7e8:	187b      	adds	r3, r7, r1
 801c7ea:	681b      	ldr	r3, [r3, #0]
 801c7ec:	24a8      	movs	r4, #168	@ 0xa8
 801c7ee:	193a      	adds	r2, r7, r4
 801c7f0:	6812      	ldr	r2, [r2, #0]
 801c7f2:	609a      	str	r2, [r3, #8]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801c7f4:	187b      	adds	r3, r7, r1
 801c7f6:	681b      	ldr	r3, [r3, #0]
 801c7f8:	2201      	movs	r2, #1
 801c7fa:	4252      	negs	r2, r2
 801c7fc:	64da      	str	r2, [r3, #76]	@ 0x4c
                                    endpoint -> ux_slave_endpoint_interface =  interface;
 801c7fe:	193b      	adds	r3, r7, r4
 801c800:	681b      	ldr	r3, [r3, #0]
 801c802:	22b4      	movs	r2, #180	@ 0xb4
 801c804:	18ba      	adds	r2, r7, r2
 801c806:	6812      	ldr	r2, [r2, #0]
 801c808:	629a      	str	r2, [r3, #40]	@ 0x28
                                    endpoint -> ux_slave_endpoint_device =  device;
 801c80a:	193b      	adds	r3, r7, r4
 801c80c:	681b      	ldr	r3, [r3, #0]
 801c80e:	2298      	movs	r2, #152	@ 0x98
 801c810:	18ba      	adds	r2, r7, r2
 801c812:	6812      	ldr	r2, [r2, #0]
 801c814:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801c816:	2194      	movs	r1, #148	@ 0x94
 801c818:	187b      	adds	r3, r7, r1
 801c81a:	681b      	ldr	r3, [r3, #0]
 801c81c:	699b      	ldr	r3, [r3, #24]
 801c81e:	193a      	adds	r2, r7, r4
 801c820:	6812      	ldr	r2, [r2, #0]
 801c822:	1879      	adds	r1, r7, r1
 801c824:	6808      	ldr	r0, [r1, #0]
 801c826:	210e      	movs	r1, #14
 801c828:	4798      	blx	r3
 801c82a:	0003      	movs	r3, r0
 801c82c:	2184      	movs	r1, #132	@ 0x84
 801c82e:	187a      	adds	r2, r7, r1
 801c830:	6013      	str	r3, [r2, #0]
                                    if (status != UX_SUCCESS)
 801c832:	187b      	adds	r3, r7, r1
 801c834:	681b      	ldr	r3, [r3, #0]
 801c836:	2b00      	cmp	r3, #0
 801c838:	d00e      	beq.n	801c858 <_ux_device_stack_alternate_setting_set+0x390>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801c83a:	193b      	adds	r3, r7, r4
 801c83c:	681b      	ldr	r3, [r3, #0]
 801c83e:	2200      	movs	r2, #0
 801c840:	601a      	str	r2, [r3, #0]
                                        return(status);
 801c842:	187b      	adds	r3, r7, r1
 801c844:	681b      	ldr	r3, [r3, #0]
 801c846:	e0c0      	b.n	801c9ca <_ux_device_stack_alternate_setting_set+0x502>
 801c848:	20011cac 	.word	0x20011cac
 801c84c:	2000002c 	.word	0x2000002c
 801c850:	20000034 	.word	0x20000034
 801c854:	20000014 	.word	0x20000014
                                    if (interface -> ux_slave_interface_first_endpoint == UX_NULL)
 801c858:	22b4      	movs	r2, #180	@ 0xb4
 801c85a:	18bb      	adds	r3, r7, r2
 801c85c:	681b      	ldr	r3, [r3, #0]
 801c85e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c860:	2b00      	cmp	r3, #0
 801c862:	d106      	bne.n	801c872 <_ux_device_stack_alternate_setting_set+0x3aa>
                                        interface -> ux_slave_interface_first_endpoint =  endpoint;
 801c864:	18bb      	adds	r3, r7, r2
 801c866:	681b      	ldr	r3, [r3, #0]
 801c868:	22a8      	movs	r2, #168	@ 0xa8
 801c86a:	18ba      	adds	r2, r7, r2
 801c86c:	6812      	ldr	r2, [r2, #0]
 801c86e:	635a      	str	r2, [r3, #52]	@ 0x34
                                    break;
 801c870:	e022      	b.n	801c8b8 <_ux_device_stack_alternate_setting_set+0x3f0>
                                        endpoint_link =  interface -> ux_slave_interface_first_endpoint;
 801c872:	23b4      	movs	r3, #180	@ 0xb4
 801c874:	18fb      	adds	r3, r7, r3
 801c876:	681b      	ldr	r3, [r3, #0]
 801c878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c87a:	22a4      	movs	r2, #164	@ 0xa4
 801c87c:	18ba      	adds	r2, r7, r2
 801c87e:	6013      	str	r3, [r2, #0]
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801c880:	e005      	b.n	801c88e <_ux_device_stack_alternate_setting_set+0x3c6>
                                            endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801c882:	22a4      	movs	r2, #164	@ 0xa4
 801c884:	18bb      	adds	r3, r7, r2
 801c886:	681b      	ldr	r3, [r3, #0]
 801c888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c88a:	18ba      	adds	r2, r7, r2
 801c88c:	6013      	str	r3, [r2, #0]
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801c88e:	22a4      	movs	r2, #164	@ 0xa4
 801c890:	18bb      	adds	r3, r7, r2
 801c892:	681b      	ldr	r3, [r3, #0]
 801c894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c896:	2b00      	cmp	r3, #0
 801c898:	d1f3      	bne.n	801c882 <_ux_device_stack_alternate_setting_set+0x3ba>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801c89a:	18bb      	adds	r3, r7, r2
 801c89c:	681b      	ldr	r3, [r3, #0]
 801c89e:	22a8      	movs	r2, #168	@ 0xa8
 801c8a0:	18ba      	adds	r2, r7, r2
 801c8a2:	6812      	ldr	r2, [r2, #0]
 801c8a4:	625a      	str	r2, [r3, #36]	@ 0x24
                                    break;
 801c8a6:	e007      	b.n	801c8b8 <_ux_device_stack_alternate_setting_set+0x3f0>
                                    device_framework_length =  descriptor_length;
 801c8a8:	2390      	movs	r3, #144	@ 0x90
 801c8aa:	18fb      	adds	r3, r7, r3
 801c8ac:	681b      	ldr	r3, [r3, #0]
 801c8ae:	22ac      	movs	r2, #172	@ 0xac
 801c8b0:	18ba      	adds	r2, r7, r2
 801c8b2:	6013      	str	r3, [r2, #0]
                                    break;
 801c8b4:	e000      	b.n	801c8b8 <_ux_device_stack_alternate_setting_set+0x3f0>
                                    break;
 801c8b6:	46c0      	nop			@ (mov r8, r8)
                                }
                        
                                /* Adjust what is left of the device framework.  */
                                device_framework_length -=  descriptor_length;
 801c8b8:	21ac      	movs	r1, #172	@ 0xac
 801c8ba:	187b      	adds	r3, r7, r1
 801c8bc:	681a      	ldr	r2, [r3, #0]
 801c8be:	2090      	movs	r0, #144	@ 0x90
 801c8c0:	183b      	adds	r3, r7, r0
 801c8c2:	681b      	ldr	r3, [r3, #0]
 801c8c4:	1ad3      	subs	r3, r2, r3
 801c8c6:	187a      	adds	r2, r7, r1
 801c8c8:	6013      	str	r3, [r2, #0]
                        
                                /* Point to the next descriptor.  */
                                device_framework +=  descriptor_length;
 801c8ca:	21b0      	movs	r1, #176	@ 0xb0
 801c8cc:	187b      	adds	r3, r7, r1
 801c8ce:	681a      	ldr	r2, [r3, #0]
 801c8d0:	183b      	adds	r3, r7, r0
 801c8d2:	681b      	ldr	r3, [r3, #0]
 801c8d4:	18d3      	adds	r3, r2, r3
 801c8d6:	187a      	adds	r2, r7, r1
 801c8d8:	6013      	str	r3, [r2, #0]
                            while (device_framework_length != 0)
 801c8da:	23ac      	movs	r3, #172	@ 0xac
 801c8dc:	18fb      	adds	r3, r7, r3
 801c8de:	681b      	ldr	r3, [r3, #0]
 801c8e0:	2b00      	cmp	r3, #0
 801c8e2:	d000      	beq.n	801c8e6 <_ux_device_stack_alternate_setting_set+0x41e>
 801c8e4:	e6ee      	b.n	801c6c4 <_ux_device_stack_alternate_setting_set+0x1fc>
                            }

                            /* The interface descriptor in the current class must be changed to the new alternate setting.  */
                            _ux_utility_memory_copy(&interface -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 801c8e6:	24b4      	movs	r4, #180	@ 0xb4
 801c8e8:	193b      	adds	r3, r7, r4
 801c8ea:	681b      	ldr	r3, [r3, #0]
 801c8ec:	330c      	adds	r3, #12
 801c8ee:	2234      	movs	r2, #52	@ 0x34
 801c8f0:	18b9      	adds	r1, r7, r2
 801c8f2:	2224      	movs	r2, #36	@ 0x24
 801c8f4:	0018      	movs	r0, r3
 801c8f6:	f7fc fcbb 	bl	8019270 <_ux_utility_memory_copy>
                            
                            /* Get the class for the interface.  */
                            class =  _ux_system_slave -> ux_system_slave_interface_class_array[interface -> ux_slave_interface_descriptor.bInterfaceNumber];
 801c8fa:	4b36      	ldr	r3, [pc, #216]	@ (801c9d4 <_ux_device_stack_alternate_setting_set+0x50c>)
 801c8fc:	681a      	ldr	r2, [r3, #0]
 801c8fe:	193b      	adds	r3, r7, r4
 801c900:	681b      	ldr	r3, [r3, #0]
 801c902:	695b      	ldr	r3, [r3, #20]
 801c904:	3358      	adds	r3, #88	@ 0x58
 801c906:	009b      	lsls	r3, r3, #2
 801c908:	589b      	ldr	r3, [r3, r2]
 801c90a:	2288      	movs	r2, #136	@ 0x88
 801c90c:	18b9      	adds	r1, r7, r2
 801c90e:	600b      	str	r3, [r1, #0]

                            /* Check if class driver is available. */
                            if (class == UX_NULL || class -> ux_slave_class_status == UX_UNUSED)
 801c910:	18bb      	adds	r3, r7, r2
 801c912:	681b      	ldr	r3, [r3, #0]
 801c914:	2b00      	cmp	r3, #0
 801c916:	d004      	beq.n	801c922 <_ux_device_stack_alternate_setting_set+0x45a>
 801c918:	18bb      	adds	r3, r7, r2
 801c91a:	681b      	ldr	r3, [r3, #0]
 801c91c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801c91e:	2b00      	cmp	r3, #0
 801c920:	d101      	bne.n	801c926 <_ux_device_stack_alternate_setting_set+0x45e>
                            {

                                return (UX_NO_CLASS_MATCH);
 801c922:	2357      	movs	r3, #87	@ 0x57
 801c924:	e051      	b.n	801c9ca <_ux_device_stack_alternate_setting_set+0x502>
                            }
                        
                            /* The interface attached to this configuration must be changed at the class
                               level.  */
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801c926:	2008      	movs	r0, #8
 801c928:	183b      	adds	r3, r7, r0
 801c92a:	2206      	movs	r2, #6
 801c92c:	601a      	str	r2, [r3, #0]
                            class_command.ux_slave_class_command_interface =   (VOID *) interface;
 801c92e:	183b      	adds	r3, r7, r0
 801c930:	21b4      	movs	r1, #180	@ 0xb4
 801c932:	187a      	adds	r2, r7, r1
 801c934:	6812      	ldr	r2, [r2, #0]
 801c936:	609a      	str	r2, [r3, #8]

                            /* And store it.  */
                            class_command.ux_slave_class_command_class_ptr =  class;
 801c938:	183b      	adds	r3, r7, r0
 801c93a:	2488      	movs	r4, #136	@ 0x88
 801c93c:	193a      	adds	r2, r7, r4
 801c93e:	6812      	ldr	r2, [r2, #0]
 801c940:	621a      	str	r2, [r3, #32]
                            
                            /* We can now memorize the interface pointer associated with this class.  */
                            class -> ux_slave_class_interface = interface;
 801c942:	193b      	adds	r3, r7, r4
 801c944:	681a      	ldr	r2, [r3, #0]
 801c946:	2388      	movs	r3, #136	@ 0x88
 801c948:	005b      	lsls	r3, r3, #1
 801c94a:	1879      	adds	r1, r7, r1
 801c94c:	6809      	ldr	r1, [r1, #0]
 801c94e:	50d1      	str	r1, [r2, r3]
                            
                            /* We have found a potential candidate. Call this registered class entry function to change the alternate setting.  */
                            status = class -> ux_slave_class_entry_function(&class_command);
 801c950:	193b      	adds	r3, r7, r4
 801c952:	681b      	ldr	r3, [r3, #0]
 801c954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c956:	183a      	adds	r2, r7, r0
 801c958:	0010      	movs	r0, r2
 801c95a:	4798      	blx	r3
 801c95c:	0003      	movs	r3, r0
 801c95e:	2284      	movs	r2, #132	@ 0x84
 801c960:	18b9      	adds	r1, r7, r2
 801c962:	600b      	str	r3, [r1, #0]

                            /* We are done here.  */
                            return(status); 
 801c964:	18bb      	adds	r3, r7, r2
 801c966:	681b      	ldr	r3, [r3, #0]
 801c968:	e02f      	b.n	801c9ca <_ux_device_stack_alternate_setting_set+0x502>
                        }
                    }               

                    /* Adjust what is left of the device framework.  */
                    device_framework_length -=  descriptor_length;
 801c96a:	21ac      	movs	r1, #172	@ 0xac
 801c96c:	187b      	adds	r3, r7, r1
 801c96e:	681a      	ldr	r2, [r3, #0]
 801c970:	2090      	movs	r0, #144	@ 0x90
 801c972:	183b      	adds	r3, r7, r0
 801c974:	681b      	ldr	r3, [r3, #0]
 801c976:	1ad3      	subs	r3, r2, r3
 801c978:	187a      	adds	r2, r7, r1
 801c97a:	6013      	str	r3, [r2, #0]

                    /* Point to the next descriptor.  */
                    device_framework +=  descriptor_length;
 801c97c:	21b0      	movs	r1, #176	@ 0xb0
 801c97e:	187b      	adds	r3, r7, r1
 801c980:	681a      	ldr	r2, [r3, #0]
 801c982:	183b      	adds	r3, r7, r0
 801c984:	681b      	ldr	r3, [r3, #0]
 801c986:	18d3      	adds	r3, r2, r3
 801c988:	187a      	adds	r2, r7, r1
 801c98a:	6013      	str	r3, [r2, #0]
                while (device_framework_length != 0)
 801c98c:	23ac      	movs	r3, #172	@ 0xac
 801c98e:	18fb      	adds	r3, r7, r3
 801c990:	681b      	ldr	r3, [r3, #0]
 801c992:	2b00      	cmp	r3, #0
 801c994:	d000      	beq.n	801c998 <_ux_device_stack_alternate_setting_set+0x4d0>
 801c996:	e61b      	b.n	801c5d0 <_ux_device_stack_alternate_setting_set+0x108>
                }

                /* In case alter setting not found, report protocol error. */
                break;
 801c998:	e016      	b.n	801c9c8 <_ux_device_stack_alternate_setting_set+0x500>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801c99a:	21ac      	movs	r1, #172	@ 0xac
 801c99c:	187b      	adds	r3, r7, r1
 801c99e:	681a      	ldr	r2, [r3, #0]
 801c9a0:	2090      	movs	r0, #144	@ 0x90
 801c9a2:	183b      	adds	r3, r7, r0
 801c9a4:	681b      	ldr	r3, [r3, #0]
 801c9a6:	1ad3      	subs	r3, r2, r3
 801c9a8:	187a      	adds	r2, r7, r1
 801c9aa:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801c9ac:	21b0      	movs	r1, #176	@ 0xb0
 801c9ae:	187b      	adds	r3, r7, r1
 801c9b0:	681a      	ldr	r2, [r3, #0]
 801c9b2:	183b      	adds	r3, r7, r0
 801c9b4:	681b      	ldr	r3, [r3, #0]
 801c9b6:	18d3      	adds	r3, r2, r3
 801c9b8:	187a      	adds	r2, r7, r1
 801c9ba:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801c9bc:	23ac      	movs	r3, #172	@ 0xac
 801c9be:	18fb      	adds	r3, r7, r3
 801c9c0:	681b      	ldr	r3, [r3, #0]
 801c9c2:	2b00      	cmp	r3, #0
 801c9c4:	d000      	beq.n	801c9c8 <_ux_device_stack_alternate_setting_set+0x500>
 801c9c6:	e5d8      	b.n	801c57a <_ux_device_stack_alternate_setting_set+0xb2>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 801c9c8:	23ff      	movs	r3, #255	@ 0xff
#endif
}
 801c9ca:	0018      	movs	r0, r3
 801c9cc:	46bd      	mov	sp, r7
 801c9ce:	b02f      	add	sp, #188	@ 0xbc
 801c9d0:	bd90      	pop	{r4, r7, pc}
 801c9d2:	46c0      	nop			@ (mov r8, r8)
 801c9d4:	20011cac 	.word	0x20011cac

0801c9d8 <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 801c9d8:	b580      	push	{r7, lr}
 801c9da:	b094      	sub	sp, #80	@ 0x50
 801c9dc:	af00      	add	r7, sp, #0
 801c9de:	60f8      	str	r0, [r7, #12]
 801c9e0:	60b9      	str	r1, [r7, #8]
 801c9e2:	607a      	str	r2, [r7, #4]
 801c9e4:	603b      	str	r3, [r7, #0]

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 801c9e6:	2300      	movs	r3, #0
 801c9e8:	617b      	str	r3, [r7, #20]
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 801c9ea:	2314      	movs	r3, #20
 801c9ec:	18f9      	adds	r1, r7, r3
 801c9ee:	68fb      	ldr	r3, [r7, #12]
 801c9f0:	223f      	movs	r2, #63	@ 0x3f
 801c9f2:	0018      	movs	r0, r3
 801c9f4:	f7fc fe6a 	bl	80196cc <_ux_utility_string_length_check>
 801c9f8:	0003      	movs	r3, r0
 801c9fa:	647b      	str	r3, [r7, #68]	@ 0x44
    if (status)
 801c9fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c9fe:	2b00      	cmp	r3, #0
 801ca00:	d001      	beq.n	801ca06 <_ux_device_stack_class_register+0x2e>
        return(status);
 801ca02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ca04:	e04f      	b.n	801caa6 <_ux_device_stack_class_register+0xce>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801ca06:	4b2a      	ldr	r3, [pc, #168]	@ (801cab0 <_ux_device_stack_class_register+0xd8>)
 801ca08:	681a      	ldr	r2, [r3, #0]
 801ca0a:	23ae      	movs	r3, #174	@ 0xae
 801ca0c:	005b      	lsls	r3, r3, #1
 801ca0e:	58d3      	ldr	r3, [r2, r3]
 801ca10:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
    /* We need to parse the class table to find an empty spot.  */
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801ca12:	2300      	movs	r3, #0
 801ca14:	64bb      	str	r3, [r7, #72]	@ 0x48
 801ca16:	e03d      	b.n	801ca94 <_ux_device_stack_class_register+0xbc>
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 801ca18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ca1c:	2b00      	cmp	r3, #0
 801ca1e:	d132      	bne.n	801ca86 <_ux_device_stack_class_register+0xae>

#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_slave_class_name = (const UCHAR *)class_name;
#else
            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 801ca20:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 801ca22:	697b      	ldr	r3, [r7, #20]
 801ca24:	1c5a      	adds	r2, r3, #1
 801ca26:	68fb      	ldr	r3, [r7, #12]
 801ca28:	0019      	movs	r1, r3
 801ca2a:	f7fc fc21 	bl	8019270 <_ux_utility_memory_copy>
#endif
            
            /* Memorize the entry function of this class.  */
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 801ca2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca30:	68ba      	ldr	r2, [r7, #8]
 801ca32:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Memorize the pointer to the application parameter.  */
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 801ca34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801ca36:	2382      	movs	r3, #130	@ 0x82
 801ca38:	005b      	lsls	r3, r3, #1
 801ca3a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801ca3c:	50d1      	str	r1, [r2, r3]
            
            /* Memorize the configuration number on which this instance will be called.  */
            class_inst -> ux_slave_class_configuration_number =  configuration_number;
 801ca3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801ca40:	2386      	movs	r3, #134	@ 0x86
 801ca42:	005b      	lsls	r3, r3, #1
 801ca44:	6879      	ldr	r1, [r7, #4]
 801ca46:	50d1      	str	r1, [r2, r3]
            
            /* Memorize the interface number on which this instance will be called.  */
            class_inst -> ux_slave_class_interface_number =  interface_number;
 801ca48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801ca4a:	2384      	movs	r3, #132	@ 0x84
 801ca4c:	005b      	lsls	r3, r3, #1
 801ca4e:	6839      	ldr	r1, [r7, #0]
 801ca50:	50d1      	str	r1, [r2, r3]
            
            /* Build all the fields of the Class Command to initialize the class.  */
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 801ca52:	2118      	movs	r1, #24
 801ca54:	187b      	adds	r3, r7, r1
 801ca56:	2205      	movs	r2, #5
 801ca58:	601a      	str	r2, [r3, #0]
            command.ux_slave_class_command_parameter  =  parameter;
 801ca5a:	187b      	adds	r3, r7, r1
 801ca5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801ca5e:	625a      	str	r2, [r3, #36]	@ 0x24
            command.ux_slave_class_command_class_ptr  =  class_inst;
 801ca60:	187b      	adds	r3, r7, r1
 801ca62:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801ca64:	621a      	str	r2, [r3, #32]

            /* Call the class initialization routine.  */
            status = class_entry_function(&command);
 801ca66:	187a      	adds	r2, r7, r1
 801ca68:	68bb      	ldr	r3, [r7, #8]
 801ca6a:	0010      	movs	r0, r2
 801ca6c:	4798      	blx	r3
 801ca6e:	0003      	movs	r3, r0
 801ca70:	647b      	str	r3, [r7, #68]	@ 0x44
            
            /* Check the status.  */
            if (status != UX_SUCCESS)
 801ca72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ca74:	2b00      	cmp	r3, #0
 801ca76:	d001      	beq.n	801ca7c <_ux_device_stack_class_register+0xa4>
                return(status);
 801ca78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ca7a:	e014      	b.n	801caa6 <_ux_device_stack_class_register+0xce>
            
            /* Make this class used now.  */
            class_inst -> ux_slave_class_status = UX_USED;
 801ca7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca7e:	2201      	movs	r2, #1
 801ca80:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 801ca82:	2300      	movs	r3, #0
 801ca84:	e00f      	b.n	801caa6 <_ux_device_stack_class_register+0xce>
        }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_inst ++;
 801ca86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca88:	3315      	adds	r3, #21
 801ca8a:	33ff      	adds	r3, #255	@ 0xff
 801ca8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801ca8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ca90:	3301      	adds	r3, #1
 801ca92:	64bb      	str	r3, [r7, #72]	@ 0x48
 801ca94:	4b06      	ldr	r3, [pc, #24]	@ (801cab0 <_ux_device_stack_class_register+0xd8>)
 801ca96:	681a      	ldr	r2, [r3, #0]
 801ca98:	23ac      	movs	r3, #172	@ 0xac
 801ca9a:	005b      	lsls	r3, r3, #1
 801ca9c:	58d3      	ldr	r3, [r2, r3]
 801ca9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801caa0:	429a      	cmp	r2, r3
 801caa2:	d3b9      	bcc.n	801ca18 <_ux_device_stack_class_register+0x40>
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
 801caa4:	2312      	movs	r3, #18
}
 801caa6:	0018      	movs	r0, r3
 801caa8:	46bd      	mov	sp, r7
 801caaa:	b014      	add	sp, #80	@ 0x50
 801caac:	bd80      	pop	{r7, pc}
 801caae:	46c0      	nop			@ (mov r8, r8)
 801cab0:	20011cac 	.word	0x20011cac

0801cab4 <_ux_device_stack_clear_feature>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801cab4:	b580      	push	{r7, lr}
 801cab6:	b08a      	sub	sp, #40	@ 0x28
 801cab8:	af00      	add	r7, sp, #0
 801caba:	60f8      	str	r0, [r7, #12]
 801cabc:	60b9      	str	r1, [r7, #8]
 801cabe:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cac0:	4b2b      	ldr	r3, [pc, #172]	@ (801cb70 <_ux_device_stack_clear_feature+0xbc>)
 801cac2:	681b      	ldr	r3, [r3, #0]
 801cac4:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cac6:	4b2a      	ldr	r3, [pc, #168]	@ (801cb70 <_ux_device_stack_clear_feature+0xbc>)
 801cac8:	681b      	ldr	r3, [r3, #0]
 801caca:	3320      	adds	r3, #32
 801cacc:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801cace:	69bb      	ldr	r3, [r7, #24]
 801cad0:	333c      	adds	r3, #60	@ 0x3c
 801cad2:	617b      	str	r3, [r7, #20]

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801cad4:	68fb      	ldr	r3, [r7, #12]
 801cad6:	2203      	movs	r2, #3
 801cad8:	4013      	ands	r3, r2
 801cada:	d002      	beq.n	801cae2 <_ux_device_stack_clear_feature+0x2e>
 801cadc:	2b02      	cmp	r3, #2
 801cade:	d013      	beq.n	801cb08 <_ux_device_stack_clear_feature+0x54>
 801cae0:	e037      	b.n	801cb52 <_ux_device_stack_clear_feature+0x9e>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801cae2:	68bb      	ldr	r3, [r7, #8]
 801cae4:	2b01      	cmp	r3, #1
 801cae6:	d13c      	bne.n	801cb62 <_ux_device_stack_clear_feature+0xae>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801cae8:	4b21      	ldr	r3, [pc, #132]	@ (801cb70 <_ux_device_stack_clear_feature+0xbc>)
 801caea:	681a      	ldr	r2, [r3, #0]
 801caec:	23d4      	movs	r3, #212	@ 0xd4
 801caee:	005b      	lsls	r3, r3, #1
 801caf0:	58d3      	ldr	r3, [r2, r3]
 801caf2:	2b00      	cmp	r3, #0
 801caf4:	d006      	beq.n	801cb04 <_ux_device_stack_clear_feature+0x50>
            {

                /* Disable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 801caf6:	4b1e      	ldr	r3, [pc, #120]	@ (801cb70 <_ux_device_stack_clear_feature+0xbc>)
 801caf8:	681a      	ldr	r2, [r3, #0]
 801cafa:	23d6      	movs	r3, #214	@ 0xd6
 801cafc:	005b      	lsls	r3, r3, #1
 801cafe:	2100      	movs	r1, #0
 801cb00:	50d1      	str	r1, [r2, r3]

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
        }

        break;
 801cb02:	e02e      	b.n	801cb62 <_ux_device_stack_clear_feature+0xae>
                return (UX_FUNCTION_NOT_SUPPORTED);
 801cb04:	2354      	movs	r3, #84	@ 0x54
 801cb06:	e02e      	b.n	801cb66 <_ux_device_stack_clear_feature+0xb2>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only clear feature for endpoint is ENDPOINT_STALL. This clears
           the endpoint of the stall situation and resets its data toggle. 
           We need to find the endpoint through the interface(s). */
        interface =  device -> ux_slave_device_first_interface;
 801cb08:	69bb      	ldr	r3, [r7, #24]
 801cb0a:	22f0      	movs	r2, #240	@ 0xf0
 801cb0c:	589b      	ldr	r3, [r3, r2]
 801cb0e:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface != UX_NULL)
 801cb10:	e01c      	b.n	801cb4c <_ux_device_stack_clear_feature+0x98>
        {
#endif

            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface -> ux_slave_interface_first_endpoint;
 801cb12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801cb16:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801cb18:	e012      	b.n	801cb40 <_ux_device_stack_clear_feature+0x8c>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801cb1a:	6a3b      	ldr	r3, [r7, #32]
 801cb1c:	695b      	ldr	r3, [r3, #20]
 801cb1e:	687a      	ldr	r2, [r7, #4]
 801cb20:	429a      	cmp	r2, r3
 801cb22:	d10a      	bne.n	801cb3a <_ux_device_stack_clear_feature+0x86>
                {

                    /* Reset the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 801cb24:	69fb      	ldr	r3, [r7, #28]
 801cb26:	699b      	ldr	r3, [r3, #24]
 801cb28:	6a3a      	ldr	r2, [r7, #32]
 801cb2a:	69f8      	ldr	r0, [r7, #28]
 801cb2c:	2110      	movs	r1, #16
 801cb2e:	4798      	blx	r3
                    
                    /* Mark its state now.  */
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801cb30:	6a3b      	ldr	r3, [r7, #32]
 801cb32:	2200      	movs	r2, #0
 801cb34:	605a      	str	r2, [r3, #4]

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801cb36:	2300      	movs	r3, #0
 801cb38:	e015      	b.n	801cb66 <_ux_device_stack_clear_feature+0xb2>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801cb3a:	6a3b      	ldr	r3, [r7, #32]
 801cb3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cb3e:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801cb40:	6a3b      	ldr	r3, [r7, #32]
 801cb42:	2b00      	cmp	r3, #0
 801cb44:	d1e9      	bne.n	801cb1a <_ux_device_stack_clear_feature+0x66>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 801cb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801cb4a:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface != UX_NULL)
 801cb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb4e:	2b00      	cmp	r3, #0
 801cb50:	d1df      	bne.n	801cb12 <_ux_device_stack_clear_feature+0x5e>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801cb52:	69fb      	ldr	r3, [r7, #28]
 801cb54:	699b      	ldr	r3, [r3, #24]
 801cb56:	697a      	ldr	r2, [r7, #20]
 801cb58:	69f8      	ldr	r0, [r7, #28]
 801cb5a:	2114      	movs	r1, #20
 801cb5c:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801cb5e:	2300      	movs	r3, #0
 801cb60:	e001      	b.n	801cb66 <_ux_device_stack_clear_feature+0xb2>
        break;
 801cb62:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
 801cb64:	2300      	movs	r3, #0
}
 801cb66:	0018      	movs	r0, r3
 801cb68:	46bd      	mov	sp, r7
 801cb6a:	b00a      	add	sp, #40	@ 0x28
 801cb6c:	bd80      	pop	{r7, pc}
 801cb6e:	46c0      	nop			@ (mov r8, r8)
 801cb70:	20011cac 	.word	0x20011cac

0801cb74 <_ux_device_stack_configuration_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_get(VOID)
{
 801cb74:	b580      	push	{r7, lr}
 801cb76:	b084      	sub	sp, #16
 801cb78:	af00      	add	r7, sp, #0
UX_SLAVE_DEVICE         *device;
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cb7a:	4b10      	ldr	r3, [pc, #64]	@ (801cbbc <_ux_device_stack_configuration_get+0x48>)
 801cb7c:	681b      	ldr	r3, [r3, #0]
 801cb7e:	3320      	adds	r3, #32
 801cb80:	60fb      	str	r3, [r7, #12]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801cb82:	68fb      	ldr	r3, [r7, #12]
 801cb84:	333c      	adds	r3, #60	@ 0x3c
 801cb86:	60bb      	str	r3, [r7, #8]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801cb88:	68bb      	ldr	r3, [r7, #8]
 801cb8a:	3330      	adds	r3, #48	@ 0x30
 801cb8c:	607b      	str	r3, [r7, #4]

    /* Set the value of the configuration in the buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801cb8e:	68fb      	ldr	r3, [r7, #12]
 801cb90:	22cc      	movs	r2, #204	@ 0xcc
 801cb92:	589a      	ldr	r2, [r3, r2]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801cb94:	687b      	ldr	r3, [r7, #4]
 801cb96:	68db      	ldr	r3, [r3, #12]
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801cb98:	b2d2      	uxtb	r2, r2
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801cb9a:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801cb9c:	687b      	ldr	r3, [r7, #4]
 801cb9e:	2203      	movs	r2, #3
 801cba0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801cba2:	687b      	ldr	r3, [r7, #4]
 801cba4:	2201      	movs	r2, #1
 801cba6:	2101      	movs	r1, #1
 801cba8:	0018      	movs	r0, r3
 801cbaa:	f001 fb27 	bl	801e1fc <_ux_device_stack_transfer_request>
 801cbae:	0003      	movs	r3, r0
 801cbb0:	603b      	str	r3, [r7, #0]

    /* Return the function status.  */
    return(status);
 801cbb2:	683b      	ldr	r3, [r7, #0]
}
 801cbb4:	0018      	movs	r0, r3
 801cbb6:	46bd      	mov	sp, r7
 801cbb8:	b004      	add	sp, #16
 801cbba:	bd80      	pop	{r7, pc}
 801cbbc:	20011cac 	.word	0x20011cac

0801cbc0 <_ux_device_stack_configuration_set>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_set(ULONG configuration_value)
{
 801cbc0:	b590      	push	{r4, r7, lr}
 801cbc2:	b0ad      	sub	sp, #180	@ 0xb4
 801cbc4:	af00      	add	r7, sp, #0
 801cbc6:	6078      	str	r0, [r7, #4]
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 801cbc8:	2358      	movs	r3, #88	@ 0x58
 801cbca:	18fb      	adds	r3, r7, r3
 801cbcc:	0018      	movs	r0, r3
 801cbce:	2320      	movs	r3, #32
 801cbd0:	001a      	movs	r2, r3
 801cbd2:	2100      	movs	r1, #0
 801cbd4:	f003 f978 	bl	801fec8 <memset>
UX_SLAVE_INTERFACE              *interface; 
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE              *next_interface; 
#endif
UX_SLAVE_CLASS                  *class_inst;
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 801cbd8:	2300      	movs	r3, #0
 801cbda:	229c      	movs	r2, #156	@ 0x9c
 801cbdc:	18ba      	adds	r2, r7, r2
 801cbde:	6013      	str	r3, [r2, #0]
UX_SLAVE_CLASS_COMMAND          class_command;
UX_SLAVE_DEVICE                 *device;
ULONG                           iad_flag;
ULONG                           iad_first_interface =  0;
 801cbe0:	2300      	movs	r3, #0
 801cbe2:	2294      	movs	r2, #148	@ 0x94
 801cbe4:	18ba      	adds	r2, r7, r2
 801cbe6:	6013      	str	r3, [r2, #0]
ULONG                           iad_number_interfaces =  0;
 801cbe8:	2300      	movs	r3, #0
 801cbea:	2290      	movs	r2, #144	@ 0x90
 801cbec:	18ba      	adds	r2, r7, r2
 801cbee:	6013      	str	r3, [r2, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cbf0:	4bd4      	ldr	r3, [pc, #848]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801cbf2:	681b      	ldr	r3, [r3, #0]
 801cbf4:	2288      	movs	r2, #136	@ 0x88
 801cbf6:	18ba      	adds	r2, r7, r2
 801cbf8:	6013      	str	r3, [r2, #0]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cbfa:	4bd2      	ldr	r3, [pc, #840]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801cbfc:	681b      	ldr	r3, [r3, #0]
 801cbfe:	3320      	adds	r3, #32
 801cc00:	2284      	movs	r2, #132	@ 0x84
 801cc02:	18b9      	adds	r1, r7, r2
 801cc04:	600b      	str	r3, [r1, #0]
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;
 801cc06:	2300      	movs	r3, #0
 801cc08:	2198      	movs	r1, #152	@ 0x98
 801cc0a:	1879      	adds	r1, r7, r1
 801cc0c:	600b      	str	r3, [r1, #0]

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 801cc0e:	18bb      	adds	r3, r7, r2
 801cc10:	681b      	ldr	r3, [r3, #0]
 801cc12:	22cc      	movs	r2, #204	@ 0xcc
 801cc14:	589b      	ldr	r3, [r3, r2]
 801cc16:	687a      	ldr	r2, [r7, #4]
 801cc18:	429a      	cmp	r2, r3
 801cc1a:	d101      	bne.n	801cc20 <_ux_device_stack_configuration_set+0x60>
        return(UX_SUCCESS);
 801cc1c:	2300      	movs	r3, #0
 801cc1e:	e202      	b.n	801d026 <_ux_device_stack_configuration_set+0x466>

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
 801cc20:	4bc8      	ldr	r3, [pc, #800]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801cc22:	681a      	ldr	r2, [r3, #0]
 801cc24:	2394      	movs	r3, #148	@ 0x94
 801cc26:	005b      	lsls	r3, r3, #1
 801cc28:	58d3      	ldr	r3, [r2, r3]
 801cc2a:	22ac      	movs	r2, #172	@ 0xac
 801cc2c:	18ba      	adds	r2, r7, r2
 801cc2e:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801cc30:	4bc4      	ldr	r3, [pc, #784]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801cc32:	681a      	ldr	r2, [r3, #0]
 801cc34:	2396      	movs	r3, #150	@ 0x96
 801cc36:	005b      	lsls	r3, r3, #1
 801cc38:	58d3      	ldr	r3, [r2, r3]
 801cc3a:	22a8      	movs	r2, #168	@ 0xa8
 801cc3c:	18ba      	adds	r2, r7, r2
 801cc3e:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 801cc40:	e02e      	b.n	801cca0 <_ux_device_stack_configuration_set+0xe0>
    {
        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801cc42:	20ac      	movs	r0, #172	@ 0xac
 801cc44:	183b      	adds	r3, r7, r0
 801cc46:	681b      	ldr	r3, [r3, #0]
 801cc48:	781b      	ldrb	r3, [r3, #0]
 801cc4a:	2280      	movs	r2, #128	@ 0x80
 801cc4c:	18ba      	adds	r2, r7, r2
 801cc4e:	6013      	str	r3, [r2, #0]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801cc50:	217f      	movs	r1, #127	@ 0x7f
 801cc52:	187b      	adds	r3, r7, r1
 801cc54:	183a      	adds	r2, r7, r0
 801cc56:	6812      	ldr	r2, [r2, #0]
 801cc58:	7852      	ldrb	r2, [r2, #1]
 801cc5a:	701a      	strb	r2, [r3, #0]

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801cc5c:	187b      	adds	r3, r7, r1
 801cc5e:	781b      	ldrb	r3, [r3, #0]
 801cc60:	2b02      	cmp	r3, #2
 801cc62:	d10c      	bne.n	801cc7e <_ux_device_stack_configuration_set+0xbe>
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801cc64:	2458      	movs	r4, #88	@ 0x58
 801cc66:	193b      	adds	r3, r7, r4
 801cc68:	49b7      	ldr	r1, [pc, #732]	@ (801cf48 <_ux_device_stack_configuration_set+0x388>)
 801cc6a:	183a      	adds	r2, r7, r0
 801cc6c:	6810      	ldr	r0, [r2, #0]
 801cc6e:	2208      	movs	r2, #8
 801cc70:	f7fc f88f 	bl	8018d92 <_ux_utility_descriptor_parse>
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value. It has
               to be the same as the one specified in the setup function.  */
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 801cc74:	193b      	adds	r3, r7, r4
 801cc76:	691b      	ldr	r3, [r3, #16]
 801cc78:	687a      	ldr	r2, [r7, #4]
 801cc7a:	429a      	cmp	r2, r3
 801cc7c:	d016      	beq.n	801ccac <_ux_device_stack_configuration_set+0xec>
                /* The configuration is found. */
                break;
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
 801cc7e:	21a8      	movs	r1, #168	@ 0xa8
 801cc80:	187b      	adds	r3, r7, r1
 801cc82:	681a      	ldr	r2, [r3, #0]
 801cc84:	2080      	movs	r0, #128	@ 0x80
 801cc86:	183b      	adds	r3, r7, r0
 801cc88:	681b      	ldr	r3, [r3, #0]
 801cc8a:	1ad3      	subs	r3, r2, r3
 801cc8c:	187a      	adds	r2, r7, r1
 801cc8e:	6013      	str	r3, [r2, #0]
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 801cc90:	21ac      	movs	r1, #172	@ 0xac
 801cc92:	187b      	adds	r3, r7, r1
 801cc94:	681a      	ldr	r2, [r3, #0]
 801cc96:	183b      	adds	r3, r7, r0
 801cc98:	681b      	ldr	r3, [r3, #0]
 801cc9a:	18d3      	adds	r3, r2, r3
 801cc9c:	187a      	adds	r2, r7, r1
 801cc9e:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801cca0:	23a8      	movs	r3, #168	@ 0xa8
 801cca2:	18fb      	adds	r3, r7, r3
 801cca4:	681b      	ldr	r3, [r3, #0]
 801cca6:	2b00      	cmp	r3, #0
 801cca8:	d1cb      	bne.n	801cc42 <_ux_device_stack_configuration_set+0x82>
 801ccaa:	e000      	b.n	801ccae <_ux_device_stack_configuration_set+0xee>
                break;
 801ccac:	46c0      	nop			@ (mov r8, r8)
    }

    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
 801ccae:	23a8      	movs	r3, #168	@ 0xa8
 801ccb0:	18fb      	adds	r3, r7, r3
 801ccb2:	681b      	ldr	r3, [r3, #0]
 801ccb4:	2b00      	cmp	r3, #0
 801ccb6:	d104      	bne.n	801ccc2 <_ux_device_stack_configuration_set+0x102>
 801ccb8:	687b      	ldr	r3, [r7, #4]
 801ccba:	2b00      	cmp	r3, #0
 801ccbc:	d001      	beq.n	801ccc2 <_ux_device_stack_configuration_set+0x102>
        return(UX_ERROR);
 801ccbe:	23ff      	movs	r3, #255	@ 0xff
 801ccc0:	e1b1      	b.n	801d026 <_ux_device_stack_configuration_set+0x466>

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 801ccc2:	2184      	movs	r1, #132	@ 0x84
 801ccc4:	187b      	adds	r3, r7, r1
 801ccc6:	681b      	ldr	r3, [r3, #0]
 801ccc8:	22cc      	movs	r2, #204	@ 0xcc
 801ccca:	589b      	ldr	r3, [r3, r2]
 801cccc:	2b00      	cmp	r3, #0
 801ccce:	d038      	beq.n	801cd42 <_ux_device_stack_configuration_set+0x182>
    {

        /* Get the pointer to the first interface.  */
        interface =  device -> ux_slave_device_first_interface;
 801ccd0:	187b      	adds	r3, r7, r1
 801ccd2:	681b      	ldr	r3, [r3, #0]
 801ccd4:	22f0      	movs	r2, #240	@ 0xf0
 801ccd6:	589b      	ldr	r3, [r3, r2]
 801ccd8:	22a4      	movs	r2, #164	@ 0xa4
 801ccda:	18ba      	adds	r2, r7, r2
 801ccdc:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Deactivate all the interfaces if any.  */
        while (interface != UX_NULL)
 801ccde:	e02b      	b.n	801cd38 <_ux_device_stack_configuration_set+0x178>
        {
#endif
            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801cce0:	2108      	movs	r1, #8
 801cce2:	187b      	adds	r3, r7, r1
 801cce4:	2203      	movs	r2, #3
 801cce6:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface;
 801cce8:	187b      	adds	r3, r7, r1
 801ccea:	20a4      	movs	r0, #164	@ 0xa4
 801ccec:	183a      	adds	r2, r7, r0
 801ccee:	6812      	ldr	r2, [r2, #0]
 801ccf0:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_inst =  interface -> ux_slave_interface_class;
 801ccf2:	183b      	adds	r3, r7, r0
 801ccf4:	681b      	ldr	r3, [r3, #0]
 801ccf6:	685b      	ldr	r3, [r3, #4]
 801ccf8:	22a0      	movs	r2, #160	@ 0xa0
 801ccfa:	18b8      	adds	r0, r7, r2
 801ccfc:	6003      	str	r3, [r0, #0]

            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 801ccfe:	187b      	adds	r3, r7, r1
 801cd00:	0010      	movs	r0, r2
 801cd02:	18ba      	adds	r2, r7, r2
 801cd04:	6812      	ldr	r2, [r2, #0]
 801cd06:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_inst != UX_NULL)
 801cd08:	0002      	movs	r2, r0
 801cd0a:	18bb      	adds	r3, r7, r2
 801cd0c:	681b      	ldr	r3, [r3, #0]
 801cd0e:	2b00      	cmp	r3, #0
 801cd10:	d005      	beq.n	801cd1e <_ux_device_stack_configuration_set+0x15e>

                /* Call the class with the DEACTIVATE signal.  */
                class_inst -> ux_slave_class_entry_function(&class_command);
 801cd12:	18bb      	adds	r3, r7, r2
 801cd14:	681b      	ldr	r3, [r3, #0]
 801cd16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801cd18:	187a      	adds	r2, r7, r1
 801cd1a:	0010      	movs	r0, r2
 801cd1c:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface -> ux_slave_interface_next_interface;
 801cd1e:	24a4      	movs	r4, #164	@ 0xa4
 801cd20:	193b      	adds	r3, r7, r4
 801cd22:	681b      	ldr	r3, [r3, #0]
 801cd24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801cd26:	67bb      	str	r3, [r7, #120]	@ 0x78
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface);
 801cd28:	193b      	adds	r3, r7, r4
 801cd2a:	681b      	ldr	r3, [r3, #0]
 801cd2c:	0018      	movs	r0, r3
 801cd2e:	f000 ffff 	bl	801dd30 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface =  next_interface;
 801cd32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801cd34:	193a      	adds	r2, r7, r4
 801cd36:	6013      	str	r3, [r2, #0]
        while (interface != UX_NULL)
 801cd38:	23a4      	movs	r3, #164	@ 0xa4
 801cd3a:	18fb      	adds	r3, r7, r3
 801cd3c:	681b      	ldr	r3, [r3, #0]
 801cd3e:	2b00      	cmp	r3, #0
 801cd40:	d1ce      	bne.n	801cce0 <_ux_device_stack_configuration_set+0x120>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 801cd42:	2084      	movs	r0, #132	@ 0x84
 801cd44:	183b      	adds	r3, r7, r0
 801cd46:	681b      	ldr	r3, [r3, #0]
 801cd48:	22cc      	movs	r2, #204	@ 0xcc
 801cd4a:	2100      	movs	r1, #0
 801cd4c:	5099      	str	r1, [r3, r2]

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801cd4e:	183b      	adds	r3, r7, r0
 801cd50:	681b      	ldr	r3, [r3, #0]
 801cd52:	2201      	movs	r2, #1
 801cd54:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 801cd56:	2288      	movs	r2, #136	@ 0x88
 801cd58:	18bb      	adds	r3, r7, r2
 801cd5a:	681b      	ldr	r3, [r3, #0]
 801cd5c:	699b      	ldr	r3, [r3, #24]
 801cd5e:	18ba      	adds	r2, r7, r2
 801cd60:	6810      	ldr	r0, [r2, #0]
 801cd62:	2201      	movs	r2, #1
 801cd64:	2113      	movs	r1, #19
 801cd66:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 801cd68:	687b      	ldr	r3, [r7, #4]
 801cd6a:	2b00      	cmp	r3, #0
 801cd6c:	d101      	bne.n	801cd72 <_ux_device_stack_configuration_set+0x1b2>
        return(UX_SUCCESS);
 801cd6e:	2300      	movs	r3, #0
 801cd70:	e159      	b.n	801d026 <_ux_device_stack_configuration_set+0x466>

    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;
 801cd72:	2084      	movs	r0, #132	@ 0x84
 801cd74:	183b      	adds	r3, r7, r0
 801cd76:	681b      	ldr	r3, [r3, #0]
 801cd78:	21cc      	movs	r1, #204	@ 0xcc
 801cd7a:	687a      	ldr	r2, [r7, #4]
 801cd7c:	505a      	str	r2, [r3, r1]
    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);
 801cd7e:	183b      	adds	r3, r7, r0
 801cd80:	681b      	ldr	r3, [r3, #0]
 801cd82:	33d0      	adds	r3, #208	@ 0xd0
    _ux_utility_descriptor_parse(device_framework,
 801cd84:	4970      	ldr	r1, [pc, #448]	@ (801cf48 <_ux_device_stack_configuration_set+0x388>)
 801cd86:	22ac      	movs	r2, #172	@ 0xac
 801cd88:	18ba      	adds	r2, r7, r2
 801cd8a:	6810      	ldr	r0, [r2, #0]
 801cd8c:	2208      	movs	r2, #8
 801cd8e:	f7fc f800 	bl	8018d92 <_ux_utility_descriptor_parse>

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 801cd92:	2358      	movs	r3, #88	@ 0x58
 801cd94:	18fb      	adds	r3, r7, r3
 801cd96:	699b      	ldr	r3, [r3, #24]
 801cd98:	2240      	movs	r2, #64	@ 0x40
 801cd9a:	4013      	ands	r3, r2
 801cd9c:	d001      	beq.n	801cda2 <_ux_device_stack_configuration_set+0x1e2>
 801cd9e:	2202      	movs	r2, #2
 801cda0:	e000      	b.n	801cda4 <_ux_device_stack_configuration_set+0x1e4>
 801cda2:	2201      	movs	r2, #1
 801cda4:	4b67      	ldr	r3, [pc, #412]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801cda6:	6819      	ldr	r1, [r3, #0]
 801cda8:	23d2      	movs	r3, #210	@ 0xd2
 801cdaa:	005b      	lsls	r3, r3, #1
 801cdac:	50ca      	str	r2, [r1, r3]

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 801cdae:	2058      	movs	r0, #88	@ 0x58
 801cdb0:	183b      	adds	r3, r7, r0
 801cdb2:	699b      	ldr	r3, [r3, #24]
 801cdb4:	0959      	lsrs	r1, r3, #5
 801cdb6:	4b63      	ldr	r3, [pc, #396]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801cdb8:	681a      	ldr	r2, [r3, #0]
 801cdba:	2301      	movs	r3, #1
 801cdbc:	4019      	ands	r1, r3
 801cdbe:	23d4      	movs	r3, #212	@ 0xd4
 801cdc0:	005b      	lsls	r3, r3, #1
 801cdc2:	50d1      	str	r1, [r2, r3]

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 801cdc4:	183b      	adds	r3, r7, r0
 801cdc6:	689b      	ldr	r3, [r3, #8]
 801cdc8:	22a8      	movs	r2, #168	@ 0xa8
 801cdca:	18ba      	adds	r2, r7, r2
 801cdcc:	6013      	str	r3, [r2, #0]

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 801cdce:	e115      	b.n	801cffc <_ux_device_stack_configuration_set+0x43c>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801cdd0:	21ac      	movs	r1, #172	@ 0xac
 801cdd2:	187b      	adds	r3, r7, r1
 801cdd4:	681b      	ldr	r3, [r3, #0]
 801cdd6:	781b      	ldrb	r3, [r3, #0]
 801cdd8:	2280      	movs	r2, #128	@ 0x80
 801cdda:	18ba      	adds	r2, r7, r2
 801cddc:	6013      	str	r3, [r2, #0]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801cdde:	207f      	movs	r0, #127	@ 0x7f
 801cde0:	183b      	adds	r3, r7, r0
 801cde2:	187a      	adds	r2, r7, r1
 801cde4:	6812      	ldr	r2, [r2, #0]
 801cde6:	7852      	ldrb	r2, [r2, #1]
 801cde8:	701a      	strb	r2, [r3, #0]

        /* Check if this is an interface association descriptor.  */
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 801cdea:	183b      	adds	r3, r7, r0
 801cdec:	781b      	ldrb	r3, [r3, #0]
 801cdee:	2b0b      	cmp	r3, #11
 801cdf0:	d111      	bne.n	801ce16 <_ux_device_stack_configuration_set+0x256>
        {

            /* Set the IAD flag.  */
            iad_flag = UX_TRUE;
 801cdf2:	2301      	movs	r3, #1
 801cdf4:	2298      	movs	r2, #152	@ 0x98
 801cdf6:	18ba      	adds	r2, r7, r2
 801cdf8:	6013      	str	r3, [r2, #0]

            /* Get the first interface we have in the IAD. */
            iad_first_interface = (ULONG)  *(device_framework + 2);
 801cdfa:	187b      	adds	r3, r7, r1
 801cdfc:	681b      	ldr	r3, [r3, #0]
 801cdfe:	3302      	adds	r3, #2
 801ce00:	781b      	ldrb	r3, [r3, #0]
 801ce02:	2294      	movs	r2, #148	@ 0x94
 801ce04:	18ba      	adds	r2, r7, r2
 801ce06:	6013      	str	r3, [r2, #0]

            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 801ce08:	187b      	adds	r3, r7, r1
 801ce0a:	681b      	ldr	r3, [r3, #0]
 801ce0c:	3303      	adds	r3, #3
 801ce0e:	781b      	ldrb	r3, [r3, #0]
 801ce10:	2290      	movs	r2, #144	@ 0x90
 801ce12:	18ba      	adds	r2, r7, r2
 801ce14:	6013      	str	r3, [r2, #0]
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801ce16:	237f      	movs	r3, #127	@ 0x7f
 801ce18:	18fb      	adds	r3, r7, r3
 801ce1a:	781b      	ldrb	r3, [r3, #0]
 801ce1c:	2b04      	cmp	r3, #4
 801ce1e:	d000      	beq.n	801ce22 <_ux_device_stack_configuration_set+0x262>
 801ce20:	e0db      	b.n	801cfda <_ux_device_stack_configuration_set+0x41a>
        {

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801ce22:	2434      	movs	r4, #52	@ 0x34
 801ce24:	193b      	adds	r3, r7, r4
 801ce26:	4949      	ldr	r1, [pc, #292]	@ (801cf4c <_ux_device_stack_configuration_set+0x38c>)
 801ce28:	22ac      	movs	r2, #172	@ 0xac
 801ce2a:	18ba      	adds	r2, r7, r2
 801ce2c:	6810      	ldr	r0, [r2, #0]
 801ce2e:	2209      	movs	r2, #9
 801ce30:	f7fb ffaf 	bl	8018d92 <_ux_utility_descriptor_parse>
                        UX_INTERFACE_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &interface_descriptor);

            /* If the alternate setting is 0 for this interface, we need to
               memorize its class association and start it.  */
            if (interface_descriptor.bAlternateSetting == 0)
 801ce34:	0022      	movs	r2, r4
 801ce36:	18bb      	adds	r3, r7, r2
 801ce38:	68db      	ldr	r3, [r3, #12]
 801ce3a:	2b00      	cmp	r3, #0
 801ce3c:	d000      	beq.n	801ce40 <_ux_device_stack_configuration_set+0x280>
 801ce3e:	e0cc      	b.n	801cfda <_ux_device_stack_configuration_set+0x41a>
            {

                /* Are we in a IAD scenario ? */
                if (iad_flag == UX_TRUE)
 801ce40:	2398      	movs	r3, #152	@ 0x98
 801ce42:	18fb      	adds	r3, r7, r3
 801ce44:	681b      	ldr	r3, [r3, #0]
 801ce46:	2b01      	cmp	r3, #1
 801ce48:	d16f      	bne.n	801cf2a <_ux_device_stack_configuration_set+0x36a>
                {

                    /* Check if this is the first interface from the IAD. In this case,
                       we need to match a class to this interface.  */
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 801ce4a:	18bb      	adds	r3, r7, r2
 801ce4c:	689b      	ldr	r3, [r3, #8]
 801ce4e:	2294      	movs	r2, #148	@ 0x94
 801ce50:	18ba      	adds	r2, r7, r2
 801ce52:	6812      	ldr	r2, [r2, #0]
 801ce54:	429a      	cmp	r2, r3
 801ce56:	d14e      	bne.n	801cef6 <_ux_device_stack_configuration_set+0x336>
                    {

                        /* First interface. Scan the list of classes to find a match.  */
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801ce58:	4b3a      	ldr	r3, [pc, #232]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801ce5a:	681a      	ldr	r2, [r3, #0]
 801ce5c:	23ae      	movs	r3, #174	@ 0xae
 801ce5e:	005b      	lsls	r3, r3, #1
 801ce60:	58d3      	ldr	r3, [r2, r3]
 801ce62:	22a0      	movs	r2, #160	@ 0xa0
 801ce64:	18ba      	adds	r2, r7, r2
 801ce66:	6013      	str	r3, [r2, #0]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                        /* Parse all the class drivers.  */
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801ce68:	2300      	movs	r3, #0
 801ce6a:	228c      	movs	r2, #140	@ 0x8c
 801ce6c:	18ba      	adds	r2, r7, r2
 801ce6e:	6013      	str	r3, [r2, #0]
 801ce70:	e036      	b.n	801cee0 <_ux_device_stack_configuration_set+0x320>
                        {
#endif

                            /* Check if this class driver is used.  */
                            if (class_inst -> ux_slave_class_status == UX_USED)
 801ce72:	21a0      	movs	r1, #160	@ 0xa0
 801ce74:	187b      	adds	r3, r7, r1
 801ce76:	681b      	ldr	r3, [r3, #0]
 801ce78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ce7a:	2b01      	cmp	r3, #1
 801ce7c:	d123      	bne.n	801cec6 <_ux_device_stack_configuration_set+0x306>
                            {

                                /* Check if this is the same interface for the same configuration. */
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801ce7e:	2434      	movs	r4, #52	@ 0x34
 801ce80:	193b      	adds	r3, r7, r4
 801ce82:	689a      	ldr	r2, [r3, #8]
 801ce84:	0008      	movs	r0, r1
 801ce86:	187b      	adds	r3, r7, r1
 801ce88:	6819      	ldr	r1, [r3, #0]
 801ce8a:	2384      	movs	r3, #132	@ 0x84
 801ce8c:	005b      	lsls	r3, r3, #1
 801ce8e:	58cb      	ldr	r3, [r1, r3]
 801ce90:	429a      	cmp	r2, r3
 801ce92:	d118      	bne.n	801cec6 <_ux_device_stack_configuration_set+0x306>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801ce94:	0001      	movs	r1, r0
 801ce96:	187b      	adds	r3, r7, r1
 801ce98:	681a      	ldr	r2, [r3, #0]
 801ce9a:	2386      	movs	r3, #134	@ 0x86
 801ce9c:	005b      	lsls	r3, r3, #1
 801ce9e:	58d3      	ldr	r3, [r2, r3]
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801cea0:	687a      	ldr	r2, [r7, #4]
 801cea2:	429a      	cmp	r2, r3
 801cea4:	d10f      	bne.n	801cec6 <_ux_device_stack_configuration_set+0x306>
                                {

                                    /* Memorize the class in the class/interface array.  */
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801cea6:	4b27      	ldr	r3, [pc, #156]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801cea8:	681a      	ldr	r2, [r3, #0]
 801ceaa:	193b      	adds	r3, r7, r4
 801ceac:	689b      	ldr	r3, [r3, #8]
 801ceae:	3358      	adds	r3, #88	@ 0x58
 801ceb0:	009b      	lsls	r3, r3, #2
 801ceb2:	0008      	movs	r0, r1
 801ceb4:	1879      	adds	r1, r7, r1
 801ceb6:	6809      	ldr	r1, [r1, #0]
 801ceb8:	5099      	str	r1, [r3, r2]

                                    /* And again as the current class.  */
                                    current_class = class_inst;
 801ceba:	183b      	adds	r3, r7, r0
 801cebc:	681b      	ldr	r3, [r3, #0]
 801cebe:	229c      	movs	r2, #156	@ 0x9c
 801cec0:	18ba      	adds	r2, r7, r2
 801cec2:	6013      	str	r3, [r2, #0]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                                    /* We are done here.  */
                                    break;
 801cec4:	e022      	b.n	801cf0c <_ux_device_stack_configuration_set+0x34c>
                                }
                            }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                            /* Move to the next registered class.  */
                            class_inst ++;
 801cec6:	22a0      	movs	r2, #160	@ 0xa0
 801cec8:	18bb      	adds	r3, r7, r2
 801ceca:	681b      	ldr	r3, [r3, #0]
 801cecc:	3315      	adds	r3, #21
 801cece:	33ff      	adds	r3, #255	@ 0xff
 801ced0:	18ba      	adds	r2, r7, r2
 801ced2:	6013      	str	r3, [r2, #0]
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801ced4:	228c      	movs	r2, #140	@ 0x8c
 801ced6:	18bb      	adds	r3, r7, r2
 801ced8:	681b      	ldr	r3, [r3, #0]
 801ceda:	3301      	adds	r3, #1
 801cedc:	18ba      	adds	r2, r7, r2
 801cede:	6013      	str	r3, [r2, #0]
 801cee0:	4b18      	ldr	r3, [pc, #96]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801cee2:	681a      	ldr	r2, [r3, #0]
 801cee4:	23ac      	movs	r3, #172	@ 0xac
 801cee6:	005b      	lsls	r3, r3, #1
 801cee8:	58d3      	ldr	r3, [r2, r3]
 801ceea:	228c      	movs	r2, #140	@ 0x8c
 801ceec:	18ba      	adds	r2, r7, r2
 801ceee:	6812      	ldr	r2, [r2, #0]
 801cef0:	429a      	cmp	r2, r3
 801cef2:	d3be      	bcc.n	801ce72 <_ux_device_stack_configuration_set+0x2b2>
 801cef4:	e00a      	b.n	801cf0c <_ux_device_stack_configuration_set+0x34c>
#endif
                    }
                    else

                        /* Memorize the class in the class/interface array.  We use the current class. */
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 801cef6:	4b13      	ldr	r3, [pc, #76]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801cef8:	681a      	ldr	r2, [r3, #0]
 801cefa:	2334      	movs	r3, #52	@ 0x34
 801cefc:	18fb      	adds	r3, r7, r3
 801cefe:	689b      	ldr	r3, [r3, #8]
 801cf00:	3358      	adds	r3, #88	@ 0x58
 801cf02:	009b      	lsls	r3, r3, #2
 801cf04:	219c      	movs	r1, #156	@ 0x9c
 801cf06:	1879      	adds	r1, r7, r1
 801cf08:	6809      	ldr	r1, [r1, #0]
 801cf0a:	5099      	str	r1, [r3, r2]

                    /* Decrement the number of interfaces found in the same IAD.  */
                    iad_number_interfaces--;
 801cf0c:	2290      	movs	r2, #144	@ 0x90
 801cf0e:	18bb      	adds	r3, r7, r2
 801cf10:	681b      	ldr	r3, [r3, #0]
 801cf12:	3b01      	subs	r3, #1
 801cf14:	18b9      	adds	r1, r7, r2
 801cf16:	600b      	str	r3, [r1, #0]

                    /* If none are left, get out of the IAD state machine.  */
                    if (iad_number_interfaces == 0)
 801cf18:	18bb      	adds	r3, r7, r2
 801cf1a:	681b      	ldr	r3, [r3, #0]
 801cf1c:	2b00      	cmp	r3, #0
 801cf1e:	d152      	bne.n	801cfc6 <_ux_device_stack_configuration_set+0x406>

                        /* We have exhausted the interfaces within the IAD.  */
                        iad_flag = UX_FALSE;
 801cf20:	2300      	movs	r3, #0
 801cf22:	2298      	movs	r2, #152	@ 0x98
 801cf24:	18ba      	adds	r2, r7, r2
 801cf26:	6013      	str	r3, [r2, #0]
 801cf28:	e04d      	b.n	801cfc6 <_ux_device_stack_configuration_set+0x406>
                }
                else
                {

                    /* First interface. Scan the list of classes to find a match.  */
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801cf2a:	4b06      	ldr	r3, [pc, #24]	@ (801cf44 <_ux_device_stack_configuration_set+0x384>)
 801cf2c:	681a      	ldr	r2, [r3, #0]
 801cf2e:	23ae      	movs	r3, #174	@ 0xae
 801cf30:	005b      	lsls	r3, r3, #1
 801cf32:	58d3      	ldr	r3, [r2, r3]
 801cf34:	22a0      	movs	r2, #160	@ 0xa0
 801cf36:	18ba      	adds	r2, r7, r2
 801cf38:	6013      	str	r3, [r2, #0]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                    /* Parse all the class drivers.  */
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801cf3a:	2300      	movs	r3, #0
 801cf3c:	228c      	movs	r2, #140	@ 0x8c
 801cf3e:	18ba      	adds	r2, r7, r2
 801cf40:	6013      	str	r3, [r2, #0]
 801cf42:	e036      	b.n	801cfb2 <_ux_device_stack_configuration_set+0x3f2>
 801cf44:	20011cac 	.word	0x20011cac
 801cf48:	2000002c 	.word	0x2000002c
 801cf4c:	20000034 	.word	0x20000034
                    {
#endif

                        /* Check if this class driver is used.  */
                        if (class_inst -> ux_slave_class_status == UX_USED)
 801cf50:	21a0      	movs	r1, #160	@ 0xa0
 801cf52:	187b      	adds	r3, r7, r1
 801cf54:	681b      	ldr	r3, [r3, #0]
 801cf56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801cf58:	2b01      	cmp	r3, #1
 801cf5a:	d11d      	bne.n	801cf98 <_ux_device_stack_configuration_set+0x3d8>
                        {

                            /* Check if this is the same interface for the same configuration. */
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801cf5c:	2434      	movs	r4, #52	@ 0x34
 801cf5e:	193b      	adds	r3, r7, r4
 801cf60:	689a      	ldr	r2, [r3, #8]
 801cf62:	0008      	movs	r0, r1
 801cf64:	187b      	adds	r3, r7, r1
 801cf66:	6819      	ldr	r1, [r3, #0]
 801cf68:	2384      	movs	r3, #132	@ 0x84
 801cf6a:	005b      	lsls	r3, r3, #1
 801cf6c:	58cb      	ldr	r3, [r1, r3]
 801cf6e:	429a      	cmp	r2, r3
 801cf70:	d112      	bne.n	801cf98 <_ux_device_stack_configuration_set+0x3d8>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801cf72:	0001      	movs	r1, r0
 801cf74:	187b      	adds	r3, r7, r1
 801cf76:	681a      	ldr	r2, [r3, #0]
 801cf78:	2386      	movs	r3, #134	@ 0x86
 801cf7a:	005b      	lsls	r3, r3, #1
 801cf7c:	58d3      	ldr	r3, [r2, r3]
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801cf7e:	687a      	ldr	r2, [r7, #4]
 801cf80:	429a      	cmp	r2, r3
 801cf82:	d109      	bne.n	801cf98 <_ux_device_stack_configuration_set+0x3d8>
                            {

                                /* Memorize the class in the class/interface array.  */
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801cf84:	4b2a      	ldr	r3, [pc, #168]	@ (801d030 <_ux_device_stack_configuration_set+0x470>)
 801cf86:	681a      	ldr	r2, [r3, #0]
 801cf88:	193b      	adds	r3, r7, r4
 801cf8a:	689b      	ldr	r3, [r3, #8]
 801cf8c:	3358      	adds	r3, #88	@ 0x58
 801cf8e:	009b      	lsls	r3, r3, #2
 801cf90:	1879      	adds	r1, r7, r1
 801cf92:	6809      	ldr	r1, [r1, #0]
 801cf94:	5099      	str	r1, [r3, r2]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                                /* We are done here.  */
                                break;
 801cf96:	e016      	b.n	801cfc6 <_ux_device_stack_configuration_set+0x406>
                            }
                        }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                        /* Move to the next registered class.  */
                        class_inst ++;
 801cf98:	22a0      	movs	r2, #160	@ 0xa0
 801cf9a:	18bb      	adds	r3, r7, r2
 801cf9c:	681b      	ldr	r3, [r3, #0]
 801cf9e:	3315      	adds	r3, #21
 801cfa0:	33ff      	adds	r3, #255	@ 0xff
 801cfa2:	18ba      	adds	r2, r7, r2
 801cfa4:	6013      	str	r3, [r2, #0]
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801cfa6:	228c      	movs	r2, #140	@ 0x8c
 801cfa8:	18bb      	adds	r3, r7, r2
 801cfaa:	681b      	ldr	r3, [r3, #0]
 801cfac:	3301      	adds	r3, #1
 801cfae:	18ba      	adds	r2, r7, r2
 801cfb0:	6013      	str	r3, [r2, #0]
 801cfb2:	4b1f      	ldr	r3, [pc, #124]	@ (801d030 <_ux_device_stack_configuration_set+0x470>)
 801cfb4:	681a      	ldr	r2, [r3, #0]
 801cfb6:	23ac      	movs	r3, #172	@ 0xac
 801cfb8:	005b      	lsls	r3, r3, #1
 801cfba:	58d3      	ldr	r3, [r2, r3]
 801cfbc:	228c      	movs	r2, #140	@ 0x8c
 801cfbe:	18ba      	adds	r2, r7, r2
 801cfc0:	6812      	ldr	r2, [r2, #0]
 801cfc2:	429a      	cmp	r2, r3
 801cfc4:	d3c4      	bcc.n	801cf50 <_ux_device_stack_configuration_set+0x390>
                    }
#endif
                }

                /* Set the interface.  */
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 801cfc6:	23a8      	movs	r3, #168	@ 0xa8
 801cfc8:	18fb      	adds	r3, r7, r3
 801cfca:	6819      	ldr	r1, [r3, #0]
 801cfcc:	23ac      	movs	r3, #172	@ 0xac
 801cfce:	18fb      	adds	r3, r7, r3
 801cfd0:	681b      	ldr	r3, [r3, #0]
 801cfd2:	2200      	movs	r2, #0
 801cfd4:	0018      	movs	r0, r3
 801cfd6:	f000 fef3 	bl	801ddc0 <_ux_device_stack_interface_set>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801cfda:	21a8      	movs	r1, #168	@ 0xa8
 801cfdc:	187b      	adds	r3, r7, r1
 801cfde:	681a      	ldr	r2, [r3, #0]
 801cfe0:	2080      	movs	r0, #128	@ 0x80
 801cfe2:	183b      	adds	r3, r7, r0
 801cfe4:	681b      	ldr	r3, [r3, #0]
 801cfe6:	1ad3      	subs	r3, r2, r3
 801cfe8:	187a      	adds	r2, r7, r1
 801cfea:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801cfec:	21ac      	movs	r1, #172	@ 0xac
 801cfee:	187b      	adds	r3, r7, r1
 801cff0:	681a      	ldr	r2, [r3, #0]
 801cff2:	183b      	adds	r3, r7, r0
 801cff4:	681b      	ldr	r3, [r3, #0]
 801cff6:	18d3      	adds	r3, r2, r3
 801cff8:	187a      	adds	r2, r7, r1
 801cffa:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801cffc:	23a8      	movs	r3, #168	@ 0xa8
 801cffe:	18fb      	adds	r3, r7, r3
 801d000:	681b      	ldr	r3, [r3, #0]
 801d002:	2b00      	cmp	r3, #0
 801d004:	d000      	beq.n	801d008 <_ux_device_stack_configuration_set+0x448>
 801d006:	e6e3      	b.n	801cdd0 <_ux_device_stack_configuration_set+0x210>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 801d008:	2384      	movs	r3, #132	@ 0x84
 801d00a:	18fb      	adds	r3, r7, r3
 801d00c:	681b      	ldr	r3, [r3, #0]
 801d00e:	2203      	movs	r2, #3
 801d010:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 801d012:	2288      	movs	r2, #136	@ 0x88
 801d014:	18bb      	adds	r3, r7, r2
 801d016:	681b      	ldr	r3, [r3, #0]
 801d018:	699b      	ldr	r3, [r3, #24]
 801d01a:	18ba      	adds	r2, r7, r2
 801d01c:	6810      	ldr	r0, [r2, #0]
 801d01e:	2203      	movs	r2, #3
 801d020:	2113      	movs	r1, #19
 801d022:	4798      	blx	r3

    /* Configuration mounted. */
    return(UX_SUCCESS);
 801d024:	2300      	movs	r3, #0
}
 801d026:	0018      	movs	r0, r3
 801d028:	46bd      	mov	sp, r7
 801d02a:	b02d      	add	sp, #180	@ 0xb4
 801d02c:	bd90      	pop	{r4, r7, pc}
 801d02e:	46c0      	nop			@ (mov r8, r8)
 801d030:	20011cac 	.word	0x20011cac

0801d034 <_ux_device_stack_control_request_process>:
/*                                            added printer support,      */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 801d034:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d036:	b09d      	sub	sp, #116	@ 0x74
 801d038:	af02      	add	r7, sp, #8
 801d03a:	6078      	str	r0, [r7, #4]
ULONG                       request;
ULONG                       request_value;
ULONG                       request_index;
ULONG                       request_length;
ULONG                       class_index;
UINT                        status =  UX_ERROR;
 801d03c:	23ff      	movs	r3, #255	@ 0xff
 801d03e:	65fb      	str	r3, [r7, #92]	@ 0x5c
UX_SLAVE_ENDPOINT           *endpoint;
ULONG                       application_data_length;

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d040:	4ba1      	ldr	r3, [pc, #644]	@ (801d2c8 <_ux_device_stack_control_request_process+0x294>)
 801d042:	681b      	ldr	r3, [r3, #0]
 801d044:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d046:	4ba0      	ldr	r3, [pc, #640]	@ (801d2c8 <_ux_device_stack_control_request_process+0x294>)
 801d048:	681b      	ldr	r3, [r3, #0]
 801d04a:	3320      	adds	r3, #32
 801d04c:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 801d04e:	687b      	ldr	r3, [r7, #4]
 801d050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d052:	2b00      	cmp	r3, #0
 801d054:	d000      	beq.n	801d058 <_ux_device_stack_control_request_process+0x24>
 801d056:	e132      	b.n	801d2be <_ux_device_stack_control_request_process+0x28a>
    {

        /* Seems so far, the Setup request is valid. Extract all fields of
           the request.  */
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 801d058:	687b      	ldr	r3, [r7, #4]
 801d05a:	2254      	movs	r2, #84	@ 0x54
 801d05c:	5c9b      	ldrb	r3, [r3, r2]
 801d05e:	667b      	str	r3, [r7, #100]	@ 0x64
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801d060:	687b      	ldr	r3, [r7, #4]
 801d062:	2255      	movs	r2, #85	@ 0x55
 801d064:	5c9b      	ldrb	r3, [r3, r2]
 801d066:	653b      	str	r3, [r7, #80]	@ 0x50
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801d068:	687b      	ldr	r3, [r7, #4]
 801d06a:	3354      	adds	r3, #84	@ 0x54
 801d06c:	3302      	adds	r3, #2
 801d06e:	0018      	movs	r0, r3
 801d070:	f7fc facb 	bl	801960a <_ux_utility_short_get>
 801d074:	0003      	movs	r3, r0
 801d076:	64fb      	str	r3, [r7, #76]	@ 0x4c
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 801d078:	687b      	ldr	r3, [r7, #4]
 801d07a:	3354      	adds	r3, #84	@ 0x54
 801d07c:	3304      	adds	r3, #4
 801d07e:	0018      	movs	r0, r3
 801d080:	f7fc fac3 	bl	801960a <_ux_utility_short_get>
 801d084:	0003      	movs	r3, r0
 801d086:	64bb      	str	r3, [r7, #72]	@ 0x48
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801d088:	687b      	ldr	r3, [r7, #4]
 801d08a:	3354      	adds	r3, #84	@ 0x54
 801d08c:	3306      	adds	r3, #6
 801d08e:	0018      	movs	r0, r3
 801d090:	f7fc fabb 	bl	801960a <_ux_utility_short_get>
 801d094:	0003      	movs	r3, r0
 801d096:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned is not a standard descriptor,
           treat the command as a CLASS command.  */
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 801d098:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d09a:	2b06      	cmp	r3, #6
 801d09c:	d002      	beq.n	801d0a4 <_ux_device_stack_control_request_process+0x70>
 801d09e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d0a0:	2b07      	cmp	r3, #7
 801d0a2:	d10c      	bne.n	801d0be <_ux_device_stack_control_request_process+0x8a>
 801d0a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d0a6:	0a1b      	lsrs	r3, r3, #8
 801d0a8:	2260      	movs	r2, #96	@ 0x60
 801d0aa:	4013      	ands	r3, r2
 801d0ac:	d007      	beq.n	801d0be <_ux_device_stack_control_request_process+0x8a>
        {        

            /* This request is to be handled by the class layer.  */
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 801d0ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d0b0:	2260      	movs	r2, #96	@ 0x60
 801d0b2:	4393      	bics	r3, r2
 801d0b4:	667b      	str	r3, [r7, #100]	@ 0x64
            request_type |= UX_REQUEST_TYPE_CLASS;
 801d0b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d0b8:	2220      	movs	r2, #32
 801d0ba:	4313      	orrs	r3, r2
 801d0bc:	667b      	str	r3, [r7, #100]	@ 0x64
        }                   

        /* Check if there is a vendor registered function at the application layer.  If the request
           is VENDOR and the request match, pass the request to the application.  */
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 801d0be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d0c0:	2260      	movs	r2, #96	@ 0x60
 801d0c2:	4013      	ands	r3, r2
 801d0c4:	2b40      	cmp	r3, #64	@ 0x40
 801d0c6:	d139      	bne.n	801d13c <_ux_device_stack_control_request_process+0x108>
        {

            /* Check the request demanded and compare it to the application registered one.  */
            if (request == _ux_system_slave -> ux_system_slave_device_vendor_request)
 801d0c8:	4b7f      	ldr	r3, [pc, #508]	@ (801d2c8 <_ux_device_stack_control_request_process+0x294>)
 801d0ca:	681a      	ldr	r2, [r3, #0]
 801d0cc:	23e4      	movs	r3, #228	@ 0xe4
 801d0ce:	005b      	lsls	r3, r3, #1
 801d0d0:	58d3      	ldr	r3, [r2, r3]
 801d0d2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801d0d4:	429a      	cmp	r2, r3
 801d0d6:	d131      	bne.n	801d13c <_ux_device_stack_control_request_process+0x108>
            {

                /* This is a Microsoft extended function. It happens before the device is configured. 
                   The request is passed to the application directly.  */
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 801d0d8:	2380      	movs	r3, #128	@ 0x80
 801d0da:	005b      	lsls	r3, r3, #1
 801d0dc:	60fb      	str	r3, [r7, #12]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 801d0de:	4b7a      	ldr	r3, [pc, #488]	@ (801d2c8 <_ux_device_stack_control_request_process+0x294>)
 801d0e0:	681a      	ldr	r2, [r3, #0]
 801d0e2:	23e6      	movs	r3, #230	@ 0xe6
 801d0e4:	005b      	lsls	r3, r3, #1
 801d0e6:	58d4      	ldr	r4, [r2, r3]
 801d0e8:	687b      	ldr	r3, [r7, #4]
 801d0ea:	68db      	ldr	r3, [r3, #12]
 801d0ec:	6c7e      	ldr	r6, [r7, #68]	@ 0x44
 801d0ee:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 801d0f0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801d0f2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801d0f4:	220c      	movs	r2, #12
 801d0f6:	18ba      	adds	r2, r7, r2
 801d0f8:	9201      	str	r2, [sp, #4]
 801d0fa:	9300      	str	r3, [sp, #0]
 801d0fc:	0033      	movs	r3, r6
 801d0fe:	002a      	movs	r2, r5
 801d100:	47a0      	blx	r4
 801d102:	0003      	movs	r3, r0
 801d104:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                                                                            request_index, request_length, 
                                                                                            transfer_request -> ux_slave_transfer_request_data_pointer,
                                                                                            &application_data_length);

                /* Check the status from the application.  */
                if (status == UX_SUCCESS)
 801d106:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d108:	2b00      	cmp	r3, #0
 801d10a:	d110      	bne.n	801d12e <_ux_device_stack_control_request_process+0xfa>
                {
                
                    /* Get the control endpoint associated with the device.  */
                    endpoint =  &device -> ux_slave_device_control_endpoint;
 801d10c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d10e:	333c      	adds	r3, #60	@ 0x3c
 801d110:	643b      	str	r3, [r7, #64]	@ 0x40
    
                    /* Get the pointer to the transfer request associated with the control endpoint.  */
                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801d112:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801d114:	3330      	adds	r3, #48	@ 0x30
 801d116:	607b      	str	r3, [r7, #4]
    
                    /* Set the direction to OUT.  */
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801d118:	687b      	ldr	r3, [r7, #4]
 801d11a:	2203      	movs	r2, #3
 801d11c:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Perform the data transfer.  */
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 801d11e:	68f9      	ldr	r1, [r7, #12]
 801d120:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d122:	687b      	ldr	r3, [r7, #4]
 801d124:	0018      	movs	r0, r3
 801d126:	f001 f869 	bl	801e1fc <_ux_device_stack_transfer_request>

                    /* We are done here.  */
                    return(UX_SUCCESS);
 801d12a:	2300      	movs	r3, #0
 801d12c:	e0c8      	b.n	801d2c0 <_ux_device_stack_control_request_process+0x28c>
                }
                else
                {

                    /* The application did not like the vendor command format, stall the control endpoint.  */
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801d12e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d130:	333c      	adds	r3, #60	@ 0x3c
 801d132:	0018      	movs	r0, r3
 801d134:	f000 fb76 	bl	801d824 <_ux_device_stack_endpoint_stall>
                    
                    /* We are done here.  */
                    return(UX_SUCCESS);
 801d138:	2300      	movs	r3, #0
 801d13a:	e0c1      	b.n	801d2c0 <_ux_device_stack_control_request_process+0x28c>
            }
        }

        /* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
           the function has to be passed to the class layer.  */
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801d13c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d13e:	2260      	movs	r2, #96	@ 0x60
 801d140:	4013      	ands	r3, r2
 801d142:	2b20      	cmp	r3, #32
 801d144:	d004      	beq.n	801d150 <_ux_device_stack_control_request_process+0x11c>
            ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
 801d146:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d148:	2260      	movs	r2, #96	@ 0x60
 801d14a:	4013      	ands	r3, r2
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801d14c:	2b40      	cmp	r3, #64	@ 0x40
 801d14e:	d150      	bne.n	801d1f2 <_ux_device_stack_control_request_process+0x1be>
        {

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 801d150:	2310      	movs	r3, #16
 801d152:	18fb      	adds	r3, r7, r3
 801d154:	2204      	movs	r2, #4
 801d156:	601a      	str	r2, [r3, #0]

            /* We need to find which class this request is for.  */
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801d158:	2300      	movs	r3, #0
 801d15a:	663b      	str	r3, [r7, #96]	@ 0x60
 801d15c:	e03a      	b.n	801d1d4 <_ux_device_stack_control_request_process+0x1a0>
            {

                /* Get the class for the interface.  */
                class =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 801d15e:	4b5a      	ldr	r3, [pc, #360]	@ (801d2c8 <_ux_device_stack_control_request_process+0x294>)
 801d160:	681b      	ldr	r3, [r3, #0]
 801d162:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801d164:	3258      	adds	r2, #88	@ 0x58
 801d166:	0092      	lsls	r2, r2, #2
 801d168:	58d3      	ldr	r3, [r2, r3]
 801d16a:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* If class is not ready, try next.  */
                if (class == UX_NULL)
 801d16c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d16e:	2b00      	cmp	r3, #0
 801d170:	d02a      	beq.n	801d1c8 <_ux_device_stack_control_request_process+0x194>
                    continue;

                /* Is the request target to an interface?  */
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 801d172:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d174:	2203      	movs	r2, #3
 801d176:	4013      	ands	r3, r2
 801d178:	2b01      	cmp	r3, #1
 801d17a:	d116      	bne.n	801d1aa <_ux_device_stack_control_request_process+0x176>
                       the request is for. So if the current index does not match 
                       the request index, we should go to the next one.  */
                    /* For printer class (0x07) GET_DEVICE_ID (0x00) the high byte of 
                       wIndex is interface index (for recommended index sequence the interface
                       number is same as interface index inside configuration).  */
                    if (((request_index & 0xFF) != class_index) ||
 801d17c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d17e:	22ff      	movs	r2, #255	@ 0xff
 801d180:	4013      	ands	r3, r2
 801d182:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801d184:	429a      	cmp	r2, r3
 801d186:	d121      	bne.n	801d1cc <_ux_device_stack_control_request_process+0x198>
                        ((class -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07) &&
 801d188:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d18a:	2388      	movs	r3, #136	@ 0x88
 801d18c:	005b      	lsls	r3, r3, #1
 801d18e:	58d3      	ldr	r3, [r2, r3]
 801d190:	6a1b      	ldr	r3, [r3, #32]
                    if (((request_index & 0xFF) != class_index) ||
 801d192:	2b07      	cmp	r3, #7
 801d194:	d109      	bne.n	801d1aa <_ux_device_stack_control_request_process+0x176>
                        ((class -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07) &&
 801d196:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d198:	2b00      	cmp	r3, #0
 801d19a:	d106      	bne.n	801d1aa <_ux_device_stack_control_request_process+0x176>
                         (request == 0x00) &&
                         *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index))
 801d19c:	687b      	ldr	r3, [r7, #4]
 801d19e:	2259      	movs	r2, #89	@ 0x59
 801d1a0:	5c9b      	ldrb	r3, [r3, r2]
 801d1a2:	001a      	movs	r2, r3
                         (request == 0x00) &&
 801d1a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d1a6:	4293      	cmp	r3, r2
 801d1a8:	d110      	bne.n	801d1cc <_ux_device_stack_control_request_process+0x198>
                        continue;
                }

                /* Memorize the class in the command.  */
                class_command.ux_slave_class_command_class_ptr = class;
 801d1aa:	2110      	movs	r1, #16
 801d1ac:	187b      	adds	r3, r7, r1
 801d1ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d1b0:	621a      	str	r2, [r3, #32]

                /* We have found a potential candidate. Call this registered class entry function.  */
                status = class -> ux_slave_class_entry_function(&class_command);
 801d1b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d1b6:	187a      	adds	r2, r7, r1
 801d1b8:	0010      	movs	r0, r2
 801d1ba:	4798      	blx	r3
 801d1bc:	0003      	movs	r3, r0
 801d1be:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* The status simply tells us if the registered class handled the 
                   command - if there was an issue processing the command, it would've 
                   stalled the control endpoint, notifying the host (and not us).  */
                if (status == UX_SUCCESS)
 801d1c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d1c2:	2b00      	cmp	r3, #0
 801d1c4:	d00a      	beq.n	801d1dc <_ux_device_stack_control_request_process+0x1a8>
 801d1c6:	e002      	b.n	801d1ce <_ux_device_stack_control_request_process+0x19a>
                    continue;
 801d1c8:	46c0      	nop			@ (mov r8, r8)
 801d1ca:	e000      	b.n	801d1ce <_ux_device_stack_control_request_process+0x19a>
                        continue;
 801d1cc:	46c0      	nop			@ (mov r8, r8)
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801d1ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d1d0:	3301      	adds	r3, #1
 801d1d2:	663b      	str	r3, [r7, #96]	@ 0x60
 801d1d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d1d6:	2b0f      	cmp	r3, #15
 801d1d8:	d9c1      	bls.n	801d15e <_ux_device_stack_control_request_process+0x12a>
 801d1da:	e000      	b.n	801d1de <_ux_device_stack_control_request_process+0x1aa>

                    /* We are done, break the loop!  */
                    break;
 801d1dc:	46c0      	nop			@ (mov r8, r8)

                /* Not handled, try next.  */
            }

            /* If no class handled the command, then we have an error here.  */
            if (status != UX_SUCCESS)
 801d1de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d1e0:	2b00      	cmp	r3, #0
 801d1e2:	d004      	beq.n	801d1ee <_ux_device_stack_control_request_process+0x1ba>

                /* We stall the command (request not supported).  */
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801d1e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d1e6:	333c      	adds	r3, #60	@ 0x3c
 801d1e8:	0018      	movs	r0, r3
 801d1ea:	f000 fb1b 	bl	801d824 <_ux_device_stack_endpoint_stall>

            /* We are done for class/vendor request.  */
            return(status);
 801d1ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d1f0:	e066      	b.n	801d2c0 <_ux_device_stack_control_request_process+0x28c>
        }

        /* At this point, the request must be a standard request that the device stack should handle.  */
        switch (request)
 801d1f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d1f4:	2b0c      	cmp	r3, #12
 801d1f6:	d857      	bhi.n	801d2a8 <_ux_device_stack_control_request_process+0x274>
 801d1f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d1fa:	009a      	lsls	r2, r3, #2
 801d1fc:	4b33      	ldr	r3, [pc, #204]	@ (801d2cc <_ux_device_stack_control_request_process+0x298>)
 801d1fe:	18d3      	adds	r3, r2, r3
 801d200:	681b      	ldr	r3, [r3, #0]
 801d202:	469f      	mov	pc, r3
        {

        case UX_GET_STATUS:

            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 801d204:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d206:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801d208:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d20a:	0018      	movs	r0, r3
 801d20c:	f000 fb40 	bl	801d890 <_ux_device_stack_get_status>
 801d210:	0003      	movs	r3, r0
 801d212:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d214:	e04b      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>

        case UX_CLEAR_FEATURE:

            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 801d216:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801d218:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801d21a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d21c:	0018      	movs	r0, r3
 801d21e:	f7ff fc49 	bl	801cab4 <_ux_device_stack_clear_feature>
 801d222:	0003      	movs	r3, r0
 801d224:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d226:	e042      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_FEATURE:

            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 801d228:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801d22a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801d22c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d22e:	0018      	movs	r0, r3
 801d230:	f000 ff3c 	bl	801e0ac <_ux_device_stack_set_feature>
 801d234:	0003      	movs	r3, r0
 801d236:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d238:	e039      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_ADDRESS:
        
            /* Memorize the address. Some controllers memorize the address here. Some don't.  */
            dcd -> ux_slave_dcd_device_address =  request_value;
 801d23a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801d23c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801d23e:	615a      	str	r2, [r3, #20]

            /* Force the new address.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 801d240:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801d242:	699b      	ldr	r3, [r3, #24]
 801d244:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801d246:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801d248:	2111      	movs	r1, #17
 801d24a:	4798      	blx	r3
 801d24c:	0003      	movs	r3, r0
 801d24e:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d250:	e02d      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>

        case UX_GET_DESCRIPTOR:

            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 801d252:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d254:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801d256:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d258:	0018      	movs	r0, r3
 801d25a:	f000 f839 	bl	801d2d0 <_ux_device_stack_descriptor_send>
 801d25e:	0003      	movs	r3, r0
 801d260:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d262:	e024      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_DESCRIPTOR:

            status = UX_FUNCTION_NOT_SUPPORTED;
 801d264:	2354      	movs	r3, #84	@ 0x54
 801d266:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d268:	e021      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>

        case UX_GET_CONFIGURATION:

            status =  _ux_device_stack_configuration_get();
 801d26a:	f7ff fc83 	bl	801cb74 <_ux_device_stack_configuration_get>
 801d26e:	0003      	movs	r3, r0
 801d270:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d272:	e01c      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_CONFIGURATION:

            status =  _ux_device_stack_configuration_set(request_value);
 801d274:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d276:	0018      	movs	r0, r3
 801d278:	f7ff fca2 	bl	801cbc0 <_ux_device_stack_configuration_set>
 801d27c:	0003      	movs	r3, r0
 801d27e:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d280:	e015      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>

        case UX_GET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_get(request_index);
 801d282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d284:	0018      	movs	r0, r3
 801d286:	f7ff f8df 	bl	801c448 <_ux_device_stack_alternate_setting_get>
 801d28a:	0003      	movs	r3, r0
 801d28c:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d28e:	e00e      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>
                
        case UX_SET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 801d290:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801d292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d294:	0011      	movs	r1, r2
 801d296:	0018      	movs	r0, r3
 801d298:	f7ff f916 	bl	801c4c8 <_ux_device_stack_alternate_setting_set>
 801d29c:	0003      	movs	r3, r0
 801d29e:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d2a0:	e005      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>
                

        case UX_SYNCH_FRAME:

            status = UX_SUCCESS;
 801d2a2:	2300      	movs	r3, #0
 801d2a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d2a6:	e002      	b.n	801d2ae <_ux_device_stack_control_request_process+0x27a>

        default :

            status = UX_FUNCTION_NOT_SUPPORTED;
 801d2a8:	2354      	movs	r3, #84	@ 0x54
 801d2aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801d2ac:	46c0      	nop			@ (mov r8, r8)
        }

        if (status != UX_SUCCESS)
 801d2ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d2b0:	2b00      	cmp	r3, #0
 801d2b2:	d004      	beq.n	801d2be <_ux_device_stack_control_request_process+0x28a>

            /* Stall the control endpoint to issue protocol error. */
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801d2b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d2b6:	333c      	adds	r3, #60	@ 0x3c
 801d2b8:	0018      	movs	r0, r3
 801d2ba:	f000 fab3 	bl	801d824 <_ux_device_stack_endpoint_stall>
    }

    /* Return the function status.  */
    return(status);
 801d2be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 801d2c0:	0018      	movs	r0, r3
 801d2c2:	46bd      	mov	sp, r7
 801d2c4:	b01b      	add	sp, #108	@ 0x6c
 801d2c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d2c8:	20011cac 	.word	0x20011cac
 801d2cc:	08020558 	.word	0x08020558

0801d2d0 <_ux_device_stack_descriptor_send>:
/*                                            added BOS support,          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 801d2d0:	b590      	push	{r4, r7, lr}
 801d2d2:	b0a3      	sub	sp, #140	@ 0x8c
 801d2d4:	af00      	add	r7, sp, #0
 801d2d6:	60f8      	str	r0, [r7, #12]
 801d2d8:	60b9      	str	r1, [r7, #8]
 801d2da:	607a      	str	r2, [r7, #4]
UCHAR                           *device_framework;
UCHAR                           *device_framework_end;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
ULONG                           target_descriptor_length;
UINT                            status =  UX_ERROR;
 801d2dc:	23ff      	movs	r3, #255	@ 0xff
 801d2de:	673b      	str	r3, [r7, #112]	@ 0x70

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d2e0:	4bde      	ldr	r3, [pc, #888]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d2e2:	681b      	ldr	r3, [r3, #0]
 801d2e4:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d2e6:	4bdd      	ldr	r3, [pc, #884]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d2e8:	681b      	ldr	r3, [r3, #0]
 801d2ea:	3320      	adds	r3, #32
 801d2ec:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801d2ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801d2f0:	333c      	adds	r3, #60	@ 0x3c
 801d2f2:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801d2f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d2f6:	3330      	adds	r3, #48	@ 0x30
 801d2f8:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801d2fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d2fc:	2203      	movs	r2, #3
 801d2fe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Isolate the descriptor index.  */
    descriptor_index =  descriptor_type & 0xff;
 801d300:	68fb      	ldr	r3, [r7, #12]
 801d302:	22ff      	movs	r2, #255	@ 0xff
 801d304:	4013      	ands	r3, r2
 801d306:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Reset the parsed index.  */
    parsed_descriptor_index =  0;
 801d308:	2300      	movs	r3, #0
 801d30a:	2284      	movs	r2, #132	@ 0x84
 801d30c:	18ba      	adds	r2, r7, r2
 801d30e:	6013      	str	r3, [r2, #0]

    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 801d310:	68fb      	ldr	r3, [r7, #12]
 801d312:	0a1b      	lsrs	r3, r3, #8
 801d314:	b2db      	uxtb	r3, r3
 801d316:	60fb      	str	r3, [r7, #12]

    /* Default descriptor length is host length.  */
    length =  host_length;
 801d318:	687b      	ldr	r3, [r7, #4]
 801d31a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 801d31c:	68fb      	ldr	r3, [r7, #12]
 801d31e:	2b0f      	cmp	r3, #15
 801d320:	d900      	bls.n	801d324 <_ux_device_stack_descriptor_send+0x54>
 801d322:	e20c      	b.n	801d73e <_ux_device_stack_descriptor_send+0x46e>
 801d324:	68fb      	ldr	r3, [r7, #12]
 801d326:	009a      	lsls	r2, r3, #2
 801d328:	4bcd      	ldr	r3, [pc, #820]	@ (801d660 <_ux_device_stack_descriptor_send+0x390>)
 801d32a:	18d3      	adds	r3, r2, r3
 801d32c:	681b      	ldr	r3, [r3, #0]
 801d32e:	469f      	mov	pc, r3
    {

    case UX_DEVICE_DESCRIPTOR_ITEM:

		/* Setup device descriptor length.  */
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 801d330:	687b      	ldr	r3, [r7, #4]
 801d332:	2b12      	cmp	r3, #18
 801d334:	d901      	bls.n	801d33a <_ux_device_stack_descriptor_send+0x6a>
            length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 801d336:	2312      	movs	r3, #18
 801d338:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Fall through.  */
    case UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM:

        /* Setup qualifier descriptor length.  */
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 801d33a:	68fb      	ldr	r3, [r7, #12]
 801d33c:	2b06      	cmp	r3, #6
 801d33e:	d104      	bne.n	801d34a <_ux_device_stack_descriptor_send+0x7a>
 801d340:	687b      	ldr	r3, [r7, #4]
 801d342:	2b0a      	cmp	r3, #10
 801d344:	d901      	bls.n	801d34a <_ux_device_stack_descriptor_send+0x7a>
            host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH)
            length =  UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH;
 801d346:	230a      	movs	r3, #10
 801d348:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Fall through.  */
    case UX_OTG_DESCRIPTOR_ITEM:

        /* Setup OTG descriptor length.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM &&
 801d34a:	68fb      	ldr	r3, [r7, #12]
 801d34c:	2b09      	cmp	r3, #9
 801d34e:	d104      	bne.n	801d35a <_ux_device_stack_descriptor_send+0x8a>
 801d350:	687b      	ldr	r3, [r7, #4]
 801d352:	2b05      	cmp	r3, #5
 801d354:	d901      	bls.n	801d35a <_ux_device_stack_descriptor_send+0x8a>
            host_length > UX_OTG_DESCRIPTOR_LENGTH)
            length =  UX_OTG_DESCRIPTOR_LENGTH;
 801d356:	2305      	movs	r3, #5
 801d358:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* We may or may not have a device qualifier descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801d35a:	4bc0      	ldr	r3, [pc, #768]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d35c:	681a      	ldr	r2, [r3, #0]
 801d35e:	2394      	movs	r3, #148	@ 0x94
 801d360:	005b      	lsls	r3, r3, #1
 801d362:	58d3      	ldr	r3, [r2, r3]
 801d364:	2180      	movs	r1, #128	@ 0x80
 801d366:	187a      	adds	r2, r7, r1
 801d368:	6013      	str	r3, [r2, #0]
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801d36a:	4bbc      	ldr	r3, [pc, #752]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d36c:	681a      	ldr	r2, [r3, #0]
 801d36e:	2396      	movs	r3, #150	@ 0x96
 801d370:	005b      	lsls	r3, r3, #1
 801d372:	58d3      	ldr	r3, [r2, r3]
 801d374:	67bb      	str	r3, [r7, #120]	@ 0x78
        device_framework_end = device_framework + device_framework_length;
 801d376:	187b      	adds	r3, r7, r1
 801d378:	681a      	ldr	r2, [r3, #0]
 801d37a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d37c:	18d3      	adds	r3, r2, r3
 801d37e:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Parse the device framework and locate a device qualifier descriptor.  */
        while (device_framework < device_framework_end)
 801d380:	e029      	b.n	801d3d6 <_ux_device_stack_descriptor_send+0x106>
        {

            /* Get descriptor length.  */
            descriptor_length =  (ULONG) *device_framework;
 801d382:	2180      	movs	r1, #128	@ 0x80
 801d384:	187b      	adds	r3, r7, r1
 801d386:	681b      	ldr	r3, [r3, #0]
 801d388:	781b      	ldrb	r3, [r3, #0]
 801d38a:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Check if this is a descriptor expected.  */
            if (*(device_framework + 1) == descriptor_type)
 801d38c:	187b      	adds	r3, r7, r1
 801d38e:	681b      	ldr	r3, [r3, #0]
 801d390:	3301      	adds	r3, #1
 801d392:	781b      	ldrb	r3, [r3, #0]
 801d394:	001a      	movs	r2, r3
 801d396:	68fb      	ldr	r3, [r7, #12]
 801d398:	4293      	cmp	r3, r2
 801d39a:	d111      	bne.n	801d3c0 <_ux_device_stack_descriptor_send+0xf0>
            {

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801d39c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d39e:	68db      	ldr	r3, [r3, #12]
 801d3a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801d3a2:	1879      	adds	r1, r7, r1
 801d3a4:	6809      	ldr	r1, [r1, #0]
 801d3a6:	0018      	movs	r0, r3
 801d3a8:	f7fb ff62 	bl	8019270 <_ux_utility_memory_copy>
                                                device_framework, length); /* Use case of memcpy is verified. */

                /* Perform the data transfer.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801d3ac:	687a      	ldr	r2, [r7, #4]
 801d3ae:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801d3b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d3b2:	0018      	movs	r0, r3
 801d3b4:	f000 ff22 	bl	801e1fc <_ux_device_stack_transfer_request>
 801d3b8:	0003      	movs	r3, r0
 801d3ba:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 801d3bc:	46c0      	nop			@ (mov r8, r8)
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
        }
        break;
 801d3be:	e1c9      	b.n	801d754 <_ux_device_stack_descriptor_send+0x484>
            device_framework_length -=  descriptor_length;
 801d3c0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801d3c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d3c4:	1ad3      	subs	r3, r2, r3
 801d3c6:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework +=  descriptor_length;
 801d3c8:	2180      	movs	r1, #128	@ 0x80
 801d3ca:	187b      	adds	r3, r7, r1
 801d3cc:	681a      	ldr	r2, [r3, #0]
 801d3ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d3d0:	18d3      	adds	r3, r2, r3
 801d3d2:	187a      	adds	r2, r7, r1
 801d3d4:	6013      	str	r3, [r2, #0]
        while (device_framework < device_framework_end)
 801d3d6:	2380      	movs	r3, #128	@ 0x80
 801d3d8:	18fb      	adds	r3, r7, r3
 801d3da:	681a      	ldr	r2, [r3, #0]
 801d3dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801d3de:	429a      	cmp	r2, r3
 801d3e0:	d3cf      	bcc.n	801d382 <_ux_device_stack_descriptor_send+0xb2>
        break;
 801d3e2:	e1b7      	b.n	801d754 <_ux_device_stack_descriptor_send+0x484>
#endif
    case UX_OTHER_SPEED_DESCRIPTOR_ITEM:
        /* Fall through.  */
    case UX_CONFIGURATION_DESCRIPTOR_ITEM:

        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 801d3e4:	68fb      	ldr	r3, [r7, #12]
 801d3e6:	2b07      	cmp	r3, #7
 801d3e8:	d113      	bne.n	801d412 <_ux_device_stack_descriptor_send+0x142>
        {

            /* This request is used by the host to find out the capability of this device
            if it was running at full speed. The behavior is the same as in a GET_CONFIGURATIOn descriptor
            but we do not use the current device framework but rather the full speed framework. */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801d3ea:	4b9c      	ldr	r3, [pc, #624]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d3ec:	681a      	ldr	r2, [r3, #0]
 801d3ee:	2398      	movs	r3, #152	@ 0x98
 801d3f0:	005b      	lsls	r3, r3, #1
 801d3f2:	58d3      	ldr	r3, [r2, r3]
 801d3f4:	2180      	movs	r1, #128	@ 0x80
 801d3f6:	187a      	adds	r2, r7, r1
 801d3f8:	6013      	str	r3, [r2, #0]
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801d3fa:	4b98      	ldr	r3, [pc, #608]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d3fc:	681a      	ldr	r2, [r3, #0]
 801d3fe:	239a      	movs	r3, #154	@ 0x9a
 801d400:	005b      	lsls	r3, r3, #1
 801d402:	58d3      	ldr	r3, [r2, r3]
 801d404:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework_end = device_framework + device_framework_length;
 801d406:	187b      	adds	r3, r7, r1
 801d408:	681a      	ldr	r2, [r3, #0]
 801d40a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d40c:	18d3      	adds	r3, r2, r3
 801d40e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801d410:	e05b      	b.n	801d4ca <_ux_device_stack_descriptor_send+0x1fa>
        else
        {

            /* We may have multiple configurations !, the index will tell us what
            configuration descriptor we need to return.  */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801d412:	4b92      	ldr	r3, [pc, #584]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d414:	681a      	ldr	r2, [r3, #0]
 801d416:	2394      	movs	r3, #148	@ 0x94
 801d418:	005b      	lsls	r3, r3, #1
 801d41a:	58d3      	ldr	r3, [r2, r3]
 801d41c:	2180      	movs	r1, #128	@ 0x80
 801d41e:	187a      	adds	r2, r7, r1
 801d420:	6013      	str	r3, [r2, #0]
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801d422:	4b8e      	ldr	r3, [pc, #568]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d424:	681a      	ldr	r2, [r3, #0]
 801d426:	2396      	movs	r3, #150	@ 0x96
 801d428:	005b      	lsls	r3, r3, #1
 801d42a:	58d3      	ldr	r3, [r2, r3]
 801d42c:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework_end = device_framework + device_framework_length;
 801d42e:	187b      	adds	r3, r7, r1
 801d430:	681a      	ldr	r2, [r3, #0]
 801d432:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d434:	18d3      	adds	r3, r2, r3
 801d436:	67fb      	str	r3, [r7, #124]	@ 0x7c
        }

        /* Parse the device framework and locate a configuration descriptor.  */
        while (device_framework < device_framework_end)
 801d438:	e047      	b.n	801d4ca <_ux_device_stack_descriptor_send+0x1fa>
        {

            /* Get descriptor length. */
            descriptor_length =  (ULONG) *device_framework;
 801d43a:	2280      	movs	r2, #128	@ 0x80
 801d43c:	18bb      	adds	r3, r7, r2
 801d43e:	681b      	ldr	r3, [r3, #0]
 801d440:	781b      	ldrb	r3, [r3, #0]
 801d442:	647b      	str	r3, [r7, #68]	@ 0x44

#ifndef UX_BOS_SUPPORT_DISABLE

            /* Check if we are finding BOS descriptor.  */
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 801d444:	68fb      	ldr	r3, [r7, #12]
 801d446:	2b0f      	cmp	r3, #15
 801d448:	d113      	bne.n	801d472 <_ux_device_stack_descriptor_send+0x1a2>
            {
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 801d44a:	18bb      	adds	r3, r7, r2
 801d44c:	681b      	ldr	r3, [r3, #0]
 801d44e:	3301      	adds	r3, #1
 801d450:	781b      	ldrb	r3, [r3, #0]
 801d452:	2b0f      	cmp	r3, #15
 801d454:	d12e      	bne.n	801d4b4 <_ux_device_stack_descriptor_send+0x1e4>
                {

                    /* Parse the BOS descriptor.  */
                    _ux_utility_descriptor_parse(device_framework,
 801d456:	2414      	movs	r4, #20
 801d458:	193b      	adds	r3, r7, r4
 801d45a:	4982      	ldr	r1, [pc, #520]	@ (801d664 <_ux_device_stack_descriptor_send+0x394>)
 801d45c:	18ba      	adds	r2, r7, r2
 801d45e:	6810      	ldr	r0, [r2, #0]
 801d460:	2204      	movs	r2, #4
 801d462:	f7fb fc96 	bl	8018d92 <_ux_utility_descriptor_parse>
                                _ux_system_bos_descriptor_structure,
                                UX_BOS_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &bos_descriptor);

                    /* Get the length of entire BOS descriptor.  */
                    target_descriptor_length = bos_descriptor.wTotalLength;
 801d466:	193b      	adds	r3, r7, r4
 801d468:	689b      	ldr	r3, [r3, #8]
 801d46a:	677b      	str	r3, [r7, #116]	@ 0x74

                    /* Descriptor is found.  */
                    status = UX_SUCCESS;
 801d46c:	2300      	movs	r3, #0
 801d46e:	673b      	str	r3, [r7, #112]	@ 0x70
                    break;
 801d470:	e031      	b.n	801d4d6 <_ux_device_stack_descriptor_send+0x206>

                /* Check if this is a configuration descriptor.  We are cheating here. Instead of creating
                a OTHER SPEED descriptor, we simply scan the configuration descriptor for the Full Speed
                framework and return this configuration after we manually changed the configuration descriptor
                item into a Other Speed Descriptor. */
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801d472:	2080      	movs	r0, #128	@ 0x80
 801d474:	183b      	adds	r3, r7, r0
 801d476:	681b      	ldr	r3, [r3, #0]
 801d478:	3301      	adds	r3, #1
 801d47a:	781b      	ldrb	r3, [r3, #0]
 801d47c:	2b02      	cmp	r3, #2
 801d47e:	d119      	bne.n	801d4b4 <_ux_device_stack_descriptor_send+0x1e4>
                {

                    /* Check the index. It must be the same as the one requested.  */
                    if (parsed_descriptor_index == descriptor_index)
 801d480:	2384      	movs	r3, #132	@ 0x84
 801d482:	18fb      	adds	r3, r7, r3
 801d484:	681a      	ldr	r2, [r3, #0]
 801d486:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d488:	429a      	cmp	r2, r3
 801d48a:	d10d      	bne.n	801d4a8 <_ux_device_stack_descriptor_send+0x1d8>
                    {

                        /* Parse the configuration descriptor. */
                        _ux_utility_descriptor_parse(device_framework,
 801d48c:	2424      	movs	r4, #36	@ 0x24
 801d48e:	193b      	adds	r3, r7, r4
 801d490:	4975      	ldr	r1, [pc, #468]	@ (801d668 <_ux_device_stack_descriptor_send+0x398>)
 801d492:	183a      	adds	r2, r7, r0
 801d494:	6810      	ldr	r0, [r2, #0]
 801d496:	2208      	movs	r2, #8
 801d498:	f7fb fc7b 	bl	8018d92 <_ux_utility_descriptor_parse>
                                    _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &configuration_descriptor);

                        /* Get the length of entire configuration descriptor.  */
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 801d49c:	193b      	adds	r3, r7, r4
 801d49e:	689b      	ldr	r3, [r3, #8]
 801d4a0:	677b      	str	r3, [r7, #116]	@ 0x74

                        /* Descriptor is found.  */
                        status = UX_SUCCESS;
 801d4a2:	2300      	movs	r3, #0
 801d4a4:	673b      	str	r3, [r7, #112]	@ 0x70
                        break;
 801d4a6:	e016      	b.n	801d4d6 <_ux_device_stack_descriptor_send+0x206>
                    }
                    else
                    {

                        /* There may be more configuration descriptors in this framework.  */
                        parsed_descriptor_index++;
 801d4a8:	2284      	movs	r2, #132	@ 0x84
 801d4aa:	18bb      	adds	r3, r7, r2
 801d4ac:	681b      	ldr	r3, [r3, #0]
 801d4ae:	3301      	adds	r3, #1
 801d4b0:	18ba      	adds	r2, r7, r2
 801d4b2:	6013      	str	r3, [r2, #0]
                    }
                }
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801d4b4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801d4b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d4b8:	1ad3      	subs	r3, r2, r3
 801d4ba:	67bb      	str	r3, [r7, #120]	@ 0x78

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801d4bc:	2180      	movs	r1, #128	@ 0x80
 801d4be:	187b      	adds	r3, r7, r1
 801d4c0:	681a      	ldr	r2, [r3, #0]
 801d4c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d4c4:	18d3      	adds	r3, r2, r3
 801d4c6:	187a      	adds	r2, r7, r1
 801d4c8:	6013      	str	r3, [r2, #0]
        while (device_framework < device_framework_end)
 801d4ca:	2380      	movs	r3, #128	@ 0x80
 801d4cc:	18fb      	adds	r3, r7, r3
 801d4ce:	681a      	ldr	r2, [r3, #0]
 801d4d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801d4d2:	429a      	cmp	r2, r3
 801d4d4:	d3b1      	bcc.n	801d43a <_ux_device_stack_descriptor_send+0x16a>
        }

        /* Send the descriptor.  */
        if (status == UX_SUCCESS)
 801d4d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801d4d8:	2b00      	cmp	r3, #0
 801d4da:	d000      	beq.n	801d4de <_ux_device_stack_descriptor_send+0x20e>
 801d4dc:	e137      	b.n	801d74e <_ux_device_stack_descriptor_send+0x47e>
        {

            /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                and do not return more than what is allowed.  */
            if (target_descriptor_length < host_length)
 801d4de:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801d4e0:	687b      	ldr	r3, [r7, #4]
 801d4e2:	429a      	cmp	r2, r3
 801d4e4:	d202      	bcs.n	801d4ec <_ux_device_stack_descriptor_send+0x21c>
                length =  target_descriptor_length;
 801d4e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801d4e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801d4ea:	e001      	b.n	801d4f0 <_ux_device_stack_descriptor_send+0x220>
            else
                length =  host_length;
 801d4ec:	687b      	ldr	r3, [r7, #4]
 801d4ee:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Check buffer length, since total descriptors length may exceed buffer...  */
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801d4f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801d4f2:	2380      	movs	r3, #128	@ 0x80
 801d4f4:	005b      	lsls	r3, r3, #1
 801d4f6:	429a      	cmp	r2, r3
 801d4f8:	d90d      	bls.n	801d516 <_ux_device_stack_descriptor_send+0x246>
            {
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801d4fa:	2212      	movs	r2, #18
 801d4fc:	2109      	movs	r1, #9
 801d4fe:	2002      	movs	r0, #2
 801d500:	f7fb fb58 	bl	8018bb4 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801d504:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d506:	699b      	ldr	r3, [r3, #24]
 801d508:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801d50a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801d50c:	2114      	movs	r1, #20
 801d50e:	4798      	blx	r3
 801d510:	0003      	movs	r3, r0
 801d512:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 801d514:	e11e      	b.n	801d754 <_ux_device_stack_descriptor_send+0x484>
            }

            /* Copy the device descriptor into the transfer request memory.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801d516:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d518:	68db      	ldr	r3, [r3, #12]
 801d51a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801d51c:	2180      	movs	r1, #128	@ 0x80
 801d51e:	1879      	adds	r1, r7, r1
 801d520:	6809      	ldr	r1, [r1, #0]
 801d522:	0018      	movs	r0, r3
 801d524:	f7fb fea4 	bl	8019270 <_ux_utility_memory_copy>
                                device_framework, length); /* Use case of memcpy is verified. */

            /* Now we need to hack the found descriptor because this request expect a requested
                descriptor type instead of the regular descriptor.  */
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 801d528:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d52a:	68db      	ldr	r3, [r3, #12]
 801d52c:	3301      	adds	r3, #1
 801d52e:	68fa      	ldr	r2, [r7, #12]
 801d530:	b2d2      	uxtb	r2, r2
 801d532:	701a      	strb	r2, [r3, #0]

            /* We can return the configuration descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801d534:	687a      	ldr	r2, [r7, #4]
 801d536:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801d538:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d53a:	0018      	movs	r0, r3
 801d53c:	f000 fe5e 	bl	801e1fc <_ux_device_stack_transfer_request>
 801d540:	0003      	movs	r3, r0
 801d542:	673b      	str	r3, [r7, #112]	@ 0x70
        }
        break;
 801d544:	e103      	b.n	801d74e <_ux_device_stack_descriptor_send+0x47e>

    case UX_STRING_DESCRIPTOR_ITEM:

        /* We need to filter for the index 0 which is the language ID string.  */
        if (descriptor_index == 0)
 801d546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d548:	2b00      	cmp	r3, #0
 801d54a:	d153      	bne.n	801d5f4 <_ux_device_stack_descriptor_send+0x324>
        {

            /* We need to check request buffer size in case it's possible exceed. */
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801d54c:	4b43      	ldr	r3, [pc, #268]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d54e:	681a      	ldr	r2, [r3, #0]
 801d550:	23a6      	movs	r3, #166	@ 0xa6
 801d552:	005b      	lsls	r3, r3, #1
 801d554:	58d3      	ldr	r3, [r2, r3]
 801d556:	1c9a      	adds	r2, r3, #2
 801d558:	2380      	movs	r3, #128	@ 0x80
 801d55a:	005b      	lsls	r3, r3, #1
 801d55c:	429a      	cmp	r2, r3
 801d55e:	d90d      	bls.n	801d57c <_ux_device_stack_descriptor_send+0x2ac>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801d560:	2212      	movs	r2, #18
 801d562:	2109      	movs	r1, #9
 801d564:	2002      	movs	r0, #2
 801d566:	f7fb fb25 	bl	8018bb4 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801d56a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d56c:	699b      	ldr	r3, [r3, #24]
 801d56e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801d570:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801d572:	2114      	movs	r1, #20
 801d574:	4798      	blx	r3
 801d576:	0003      	movs	r3, r0
 801d578:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 801d57a:	e0eb      	b.n	801d754 <_ux_device_stack_descriptor_send+0x484>
            }

            /* We have a request to send back the language ID list. Use the transfer request buffer.  */
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801d57c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d57e:	68db      	ldr	r3, [r3, #12]
 801d580:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Store the total length of the response.  */
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 801d582:	4b36      	ldr	r3, [pc, #216]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d584:	681a      	ldr	r2, [r3, #0]
 801d586:	23a6      	movs	r3, #166	@ 0xa6
 801d588:	005b      	lsls	r3, r3, #1
 801d58a:	58d3      	ldr	r3, [r2, r3]
 801d58c:	b2db      	uxtb	r3, r3
 801d58e:	3302      	adds	r3, #2
 801d590:	b2da      	uxtb	r2, r3
 801d592:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d594:	701a      	strb	r2, [r3, #0]

            /* Store the descriptor type.  */
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 801d596:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d598:	3301      	adds	r3, #1
 801d59a:	2203      	movs	r2, #3
 801d59c:	701a      	strb	r2, [r3, #0]

            /* Store the language ID into the buffer.  */
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801d59e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d5a0:	1c98      	adds	r0, r3, #2
 801d5a2:	4b2e      	ldr	r3, [pc, #184]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d5a4:	681a      	ldr	r2, [r3, #0]
 801d5a6:	23a4      	movs	r3, #164	@ 0xa4
 801d5a8:	005b      	lsls	r3, r3, #1
 801d5aa:	58d1      	ldr	r1, [r2, r3]
                                                        _ux_system_slave -> ux_system_slave_language_id_framework_length); /* Use case of memcpy is verified. */
 801d5ac:	4b2b      	ldr	r3, [pc, #172]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d5ae:	681a      	ldr	r2, [r3, #0]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801d5b0:	23a6      	movs	r3, #166	@ 0xa6
 801d5b2:	005b      	lsls	r3, r3, #1
 801d5b4:	58d3      	ldr	r3, [r2, r3]
 801d5b6:	001a      	movs	r2, r3
 801d5b8:	f7fb fe5a 	bl	8019270 <_ux_utility_memory_copy>

            /* Filter the length asked/required.  */
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 801d5bc:	4b27      	ldr	r3, [pc, #156]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d5be:	681a      	ldr	r2, [r3, #0]
 801d5c0:	23a6      	movs	r3, #166	@ 0xa6
 801d5c2:	005b      	lsls	r3, r3, #1
 801d5c4:	58d3      	ldr	r3, [r2, r3]
 801d5c6:	3302      	adds	r3, #2
 801d5c8:	687a      	ldr	r2, [r7, #4]
 801d5ca:	429a      	cmp	r2, r3
 801d5cc:	d907      	bls.n	801d5de <_ux_device_stack_descriptor_send+0x30e>
                length =  _ux_system_slave -> ux_system_slave_language_id_framework_length + 2;
 801d5ce:	4b23      	ldr	r3, [pc, #140]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d5d0:	681a      	ldr	r2, [r3, #0]
 801d5d2:	23a6      	movs	r3, #166	@ 0xa6
 801d5d4:	005b      	lsls	r3, r3, #1
 801d5d6:	58d3      	ldr	r3, [r2, r3]
 801d5d8:	3302      	adds	r3, #2
 801d5da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801d5dc:	e001      	b.n	801d5e2 <_ux_device_stack_descriptor_send+0x312>
            else
                length =  host_length;
 801d5de:	687b      	ldr	r3, [r7, #4]
 801d5e0:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* We can return the string language ID descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801d5e2:	687a      	ldr	r2, [r7, #4]
 801d5e4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801d5e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d5e8:	0018      	movs	r0, r3
 801d5ea:	f000 fe07 	bl	801e1fc <_ux_device_stack_transfer_request>
 801d5ee:	0003      	movs	r3, r0
 801d5f0:	673b      	str	r3, [r7, #112]	@ 0x70
                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
                return(UX_ERROR);
            }
        }
        break;
 801d5f2:	e0ae      	b.n	801d752 <_ux_device_stack_descriptor_send+0x482>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 801d5f4:	4b19      	ldr	r3, [pc, #100]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d5f6:	681a      	ldr	r2, [r3, #0]
 801d5f8:	23a0      	movs	r3, #160	@ 0xa0
 801d5fa:	005b      	lsls	r3, r3, #1
 801d5fc:	58d3      	ldr	r3, [r2, r3]
 801d5fe:	66bb      	str	r3, [r7, #104]	@ 0x68
            string_framework_length =  _ux_system_slave -> ux_system_slave_string_framework_length;
 801d600:	4b16      	ldr	r3, [pc, #88]	@ (801d65c <_ux_device_stack_descriptor_send+0x38c>)
 801d602:	681a      	ldr	r2, [r3, #0]
 801d604:	23a2      	movs	r3, #162	@ 0xa2
 801d606:	005b      	lsls	r3, r3, #1
 801d608:	58d3      	ldr	r3, [r2, r3]
 801d60a:	667b      	str	r3, [r7, #100]	@ 0x64
            while (string_framework_length != 0)
 801d60c:	e088      	b.n	801d720 <_ux_device_stack_descriptor_send+0x450>
                if (_ux_utility_short_get(string_framework) == request_index)
 801d60e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d610:	0018      	movs	r0, r3
 801d612:	f7fb fffa 	bl	801960a <_ux_utility_short_get>
 801d616:	0002      	movs	r2, r0
 801d618:	68bb      	ldr	r3, [r7, #8]
 801d61a:	4293      	cmp	r3, r2
 801d61c:	d000      	beq.n	801d620 <_ux_device_stack_descriptor_send+0x350>
 801d61e:	e070      	b.n	801d702 <_ux_device_stack_descriptor_send+0x432>
                    if (*(string_framework + 2) == descriptor_index)
 801d620:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d622:	3302      	adds	r3, #2
 801d624:	781b      	ldrb	r3, [r3, #0]
 801d626:	001a      	movs	r2, r3
 801d628:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d62a:	4293      	cmp	r3, r2
 801d62c:	d169      	bne.n	801d702 <_ux_device_stack_descriptor_send+0x432>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801d62e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d630:	3303      	adds	r3, #3
 801d632:	781b      	ldrb	r3, [r3, #0]
 801d634:	3301      	adds	r3, #1
 801d636:	005a      	lsls	r2, r3, #1
 801d638:	2380      	movs	r3, #128	@ 0x80
 801d63a:	005b      	lsls	r3, r3, #1
 801d63c:	429a      	cmp	r2, r3
 801d63e:	dd15      	ble.n	801d66c <_ux_device_stack_descriptor_send+0x39c>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801d640:	2212      	movs	r2, #18
 801d642:	2109      	movs	r1, #9
 801d644:	2002      	movs	r0, #2
 801d646:	f7fb fab5 	bl	8018bb4 <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801d64a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d64c:	699b      	ldr	r3, [r3, #24]
 801d64e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801d650:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801d652:	2114      	movs	r1, #20
 801d654:	4798      	blx	r3
 801d656:	0003      	movs	r3, r0
 801d658:	673b      	str	r3, [r7, #112]	@ 0x70
                            break;
 801d65a:	e065      	b.n	801d728 <_ux_device_stack_descriptor_send+0x458>
 801d65c:	20011cac 	.word	0x20011cac
 801d660:	0802058c 	.word	0x0802058c
 801d664:	20000040 	.word	0x20000040
 801d668:	2000002c 	.word	0x2000002c
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801d66c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d66e:	68db      	ldr	r3, [r3, #12]
 801d670:	64bb      	str	r3, [r7, #72]	@ 0x48
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 801d672:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d674:	3303      	adds	r3, #3
 801d676:	781b      	ldrb	r3, [r3, #0]
 801d678:	3301      	adds	r3, #1
 801d67a:	b2db      	uxtb	r3, r3
 801d67c:	18db      	adds	r3, r3, r3
 801d67e:	b2da      	uxtb	r2, r3
 801d680:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d682:	701a      	strb	r2, [r3, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 801d684:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d686:	3301      	adds	r3, #1
 801d688:	2203      	movs	r2, #3
 801d68a:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801d68c:	2300      	movs	r3, #0
 801d68e:	663b      	str	r3, [r7, #96]	@ 0x60
 801d690:	e015      	b.n	801d6be <_ux_device_stack_descriptor_send+0x3ee>
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 801d692:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d694:	3304      	adds	r3, #4
 801d696:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801d698:	18d2      	adds	r2, r2, r3
 801d69a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d69c:	3301      	adds	r3, #1
 801d69e:	005b      	lsls	r3, r3, #1
 801d6a0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801d6a2:	18cb      	adds	r3, r1, r3
 801d6a4:	7812      	ldrb	r2, [r2, #0]
 801d6a6:	701a      	strb	r2, [r3, #0]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 801d6a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d6aa:	3301      	adds	r3, #1
 801d6ac:	005b      	lsls	r3, r3, #1
 801d6ae:	3301      	adds	r3, #1
 801d6b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801d6b2:	18d3      	adds	r3, r2, r3
 801d6b4:	2200      	movs	r2, #0
 801d6b6:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801d6b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d6ba:	3301      	adds	r3, #1
 801d6bc:	663b      	str	r3, [r7, #96]	@ 0x60
 801d6be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d6c0:	3303      	adds	r3, #3
 801d6c2:	781b      	ldrb	r3, [r3, #0]
 801d6c4:	001a      	movs	r2, r3
 801d6c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d6c8:	4293      	cmp	r3, r2
 801d6ca:	d3e2      	bcc.n	801d692 <_ux_device_stack_descriptor_send+0x3c2>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 801d6cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d6ce:	3303      	adds	r3, #3
 801d6d0:	781b      	ldrb	r3, [r3, #0]
 801d6d2:	3301      	adds	r3, #1
 801d6d4:	005b      	lsls	r3, r3, #1
 801d6d6:	001a      	movs	r2, r3
 801d6d8:	687b      	ldr	r3, [r7, #4]
 801d6da:	4293      	cmp	r3, r2
 801d6dc:	d906      	bls.n	801d6ec <_ux_device_stack_descriptor_send+0x41c>
                            length =  (ULONG)((*(string_framework + 3)*2) + 2);
 801d6de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d6e0:	3303      	adds	r3, #3
 801d6e2:	781b      	ldrb	r3, [r3, #0]
 801d6e4:	3301      	adds	r3, #1
 801d6e6:	005b      	lsls	r3, r3, #1
 801d6e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801d6ea:	e001      	b.n	801d6f0 <_ux_device_stack_descriptor_send+0x420>
                            length =  host_length;
 801d6ec:	687b      	ldr	r3, [r7, #4]
 801d6ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801d6f0:	687a      	ldr	r2, [r7, #4]
 801d6f2:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801d6f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d6f6:	0018      	movs	r0, r3
 801d6f8:	f000 fd80 	bl	801e1fc <_ux_device_stack_transfer_request>
 801d6fc:	0003      	movs	r3, r0
 801d6fe:	673b      	str	r3, [r7, #112]	@ 0x70
                        break;
 801d700:	e012      	b.n	801d728 <_ux_device_stack_descriptor_send+0x458>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 801d702:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d704:	3303      	adds	r3, #3
 801d706:	781b      	ldrb	r3, [r3, #0]
 801d708:	001a      	movs	r2, r3
 801d70a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d70c:	1a9b      	subs	r3, r3, r2
 801d70e:	3b04      	subs	r3, #4
 801d710:	667b      	str	r3, [r7, #100]	@ 0x64
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 801d712:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d714:	3303      	adds	r3, #3
 801d716:	781b      	ldrb	r3, [r3, #0]
 801d718:	3304      	adds	r3, #4
 801d71a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801d71c:	18d3      	adds	r3, r2, r3
 801d71e:	66bb      	str	r3, [r7, #104]	@ 0x68
            while (string_framework_length != 0)
 801d720:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d722:	2b00      	cmp	r3, #0
 801d724:	d000      	beq.n	801d728 <_ux_device_stack_descriptor_send+0x458>
 801d726:	e772      	b.n	801d60e <_ux_device_stack_descriptor_send+0x33e>
            if (string_framework_length == 0)
 801d728:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d72a:	2b00      	cmp	r3, #0
 801d72c:	d111      	bne.n	801d752 <_ux_device_stack_descriptor_send+0x482>
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801d72e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d730:	699b      	ldr	r3, [r3, #24]
 801d732:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801d734:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801d736:	2114      	movs	r1, #20
 801d738:	4798      	blx	r3
                return(UX_ERROR);
 801d73a:	23ff      	movs	r3, #255	@ 0xff
 801d73c:	e00b      	b.n	801d756 <_ux_device_stack_descriptor_send+0x486>

    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801d73e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d740:	699b      	ldr	r3, [r3, #24]
 801d742:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801d744:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801d746:	2114      	movs	r1, #20
 801d748:	4798      	blx	r3
        return(UX_ERROR);
 801d74a:	23ff      	movs	r3, #255	@ 0xff
 801d74c:	e003      	b.n	801d756 <_ux_device_stack_descriptor_send+0x486>
        break;
 801d74e:	46c0      	nop			@ (mov r8, r8)
 801d750:	e000      	b.n	801d754 <_ux_device_stack_descriptor_send+0x484>
        break;
 801d752:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 801d754:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 801d756:	0018      	movs	r0, r3
 801d758:	46bd      	mov	sp, r7
 801d75a:	b023      	add	sp, #140	@ 0x8c
 801d75c:	bd90      	pop	{r4, r7, pc}
 801d75e:	46c0      	nop			@ (mov r8, r8)

0801d760 <_ux_device_stack_disconnect>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 801d760:	b580      	push	{r7, lr}
 801d762:	b092      	sub	sp, #72	@ 0x48
 801d764:	af00      	add	r7, sp, #0
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE          *next_interface; 
#endif
UX_SLAVE_CLASS              *class;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
 801d766:	23ff      	movs	r3, #255	@ 0xff
 801d768:	643b      	str	r3, [r7, #64]	@ 0x40
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d76a:	4b2d      	ldr	r3, [pc, #180]	@ (801d820 <_ux_device_stack_disconnect+0xc0>)
 801d76c:	681b      	ldr	r3, [r3, #0]
 801d76e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d770:	4b2b      	ldr	r3, [pc, #172]	@ (801d820 <_ux_device_stack_disconnect+0xc0>)
 801d772:	681b      	ldr	r3, [r3, #0]
 801d774:	3320      	adds	r3, #32
 801d776:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801d778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d77a:	681b      	ldr	r3, [r3, #0]
 801d77c:	2b03      	cmp	r3, #3
 801d77e:	d127      	bne.n	801d7d0 <_ux_device_stack_disconnect+0x70>
    {
        /* Get the pointer to the first interface.  */
        interface =  device -> ux_slave_device_first_interface;
 801d780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d782:	22f0      	movs	r2, #240	@ 0xf0
 801d784:	589b      	ldr	r3, [r3, r2]
 801d786:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface != UX_NULL)
 801d788:	e01c      	b.n	801d7c4 <_ux_device_stack_disconnect+0x64>
        {
#endif

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801d78a:	1d3b      	adds	r3, r7, #4
 801d78c:	2203      	movs	r2, #3
 801d78e:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface;
 801d790:	1d3b      	adds	r3, r7, #4
 801d792:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d794:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class =  interface -> ux_slave_interface_class;
 801d796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d798:	685b      	ldr	r3, [r3, #4]
 801d79a:	637b      	str	r3, [r7, #52]	@ 0x34
            
            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class;
 801d79c:	1d3b      	adds	r3, r7, #4
 801d79e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801d7a0:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class != UX_NULL)
 801d7a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d7a4:	2b00      	cmp	r3, #0
 801d7a6:	d004      	beq.n	801d7b2 <_ux_device_stack_disconnect+0x52>
            
                /* Call the class with the DEACTIVATE signal.  */
                class -> ux_slave_class_entry_function(&class_command);
 801d7a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d7aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d7ac:	1d3a      	adds	r2, r7, #4
 801d7ae:	0010      	movs	r0, r2
 801d7b0:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface -> ux_slave_interface_next_interface;
 801d7b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d7b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d7b6:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface);
 801d7b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d7ba:	0018      	movs	r0, r3
 801d7bc:	f000 fab8 	bl	801dd30 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface =  next_interface;
 801d7c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7c2:	647b      	str	r3, [r7, #68]	@ 0x44
        while (interface != UX_NULL)
 801d7c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d7c6:	2b00      	cmp	r3, #0
 801d7c8:	d1df      	bne.n	801d78a <_ux_device_stack_disconnect+0x2a>
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801d7ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d7cc:	2201      	movs	r2, #1
 801d7ce:	601a      	str	r2, [r3, #0]
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 801d7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d7d2:	681b      	ldr	r3, [r3, #0]
 801d7d4:	2b01      	cmp	r3, #1
 801d7d6:	d108      	bne.n	801d7ea <_ux_device_stack_disconnect+0x8a>

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801d7d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d7da:	699b      	ldr	r3, [r3, #24]
                                (VOID *) &device -> ux_slave_device_control_endpoint);
 801d7dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d7de:	323c      	adds	r2, #60	@ 0x3c
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801d7e0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801d7e2:	210f      	movs	r1, #15
 801d7e4:	4798      	blx	r3
 801d7e6:	0003      	movs	r3, r0
 801d7e8:	643b      	str	r3, [r7, #64]	@ 0x40

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 801d7ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d7ec:	22cc      	movs	r2, #204	@ 0xcc
 801d7ee:	2100      	movs	r1, #0
 801d7f0:	5099      	str	r1, [r3, r2]

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 801d7f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d7f4:	2200      	movs	r2, #0
 801d7f6:	601a      	str	r2, [r3, #0]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801d7f8:	4b09      	ldr	r3, [pc, #36]	@ (801d820 <_ux_device_stack_disconnect+0xc0>)
 801d7fa:	681a      	ldr	r2, [r3, #0]
 801d7fc:	23e2      	movs	r3, #226	@ 0xe2
 801d7fe:	005b      	lsls	r3, r3, #1
 801d800:	58d3      	ldr	r3, [r2, r3]
 801d802:	2b00      	cmp	r3, #0
 801d804:	d006      	beq.n	801d814 <_ux_device_stack_disconnect+0xb4>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 801d806:	4b06      	ldr	r3, [pc, #24]	@ (801d820 <_ux_device_stack_disconnect+0xc0>)
 801d808:	681a      	ldr	r2, [r3, #0]
 801d80a:	23e2      	movs	r3, #226	@ 0xe2
 801d80c:	005b      	lsls	r3, r3, #1
 801d80e:	58d3      	ldr	r3, [r2, r3]
 801d810:	200a      	movs	r0, #10
 801d812:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
 801d814:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 801d816:	0018      	movs	r0, r3
 801d818:	46bd      	mov	sp, r7
 801d81a:	b012      	add	sp, #72	@ 0x48
 801d81c:	bd80      	pop	{r7, pc}
 801d81e:	46c0      	nop			@ (mov r8, r8)
 801d820:	20011cac 	.word	0x20011cac

0801d824 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 801d824:	b580      	push	{r7, lr}
 801d826:	b088      	sub	sp, #32
 801d828:	af00      	add	r7, sp, #0
 801d82a:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d82c:	4b17      	ldr	r3, [pc, #92]	@ (801d88c <_ux_device_stack_endpoint_stall+0x68>)
 801d82e:	681b      	ldr	r3, [r3, #0]
 801d830:	61bb      	str	r3, [r7, #24]

    /* Assume device is in an invalid state here in order to reduce code in following 
       section where interrupts are disabled.  */
    status =  UX_ERROR;
 801d832:	23ff      	movs	r3, #255	@ 0xff
 801d834:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801d836:	f3ef 8310 	mrs	r3, PRIMASK
 801d83a:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801d83c:	b672      	cpsid	i
    return(primask_value);
 801d83e:	693b      	ldr	r3, [r7, #16]

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 801d840:	617b      	str	r3, [r7, #20]

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801d842:	4b12      	ldr	r3, [pc, #72]	@ (801d88c <_ux_device_stack_endpoint_stall+0x68>)
 801d844:	681b      	ldr	r3, [r3, #0]
 801d846:	6a1b      	ldr	r3, [r3, #32]
 801d848:	2b00      	cmp	r3, #0
 801d84a:	d013      	beq.n	801d874 <_ux_device_stack_endpoint_stall+0x50>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
 801d84c:	687b      	ldr	r3, [r7, #4]
 801d84e:	685b      	ldr	r3, [r3, #4]
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801d850:	2b02      	cmp	r3, #2
 801d852:	d00f      	beq.n	801d874 <_ux_device_stack_endpoint_stall+0x50>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801d854:	69bb      	ldr	r3, [r7, #24]
 801d856:	699b      	ldr	r3, [r3, #24]
 801d858:	687a      	ldr	r2, [r7, #4]
 801d85a:	69b8      	ldr	r0, [r7, #24]
 801d85c:	2114      	movs	r1, #20
 801d85e:	4798      	blx	r3
 801d860:	0003      	movs	r3, r0
 801d862:	61fb      	str	r3, [r7, #28]

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 801d864:	687b      	ldr	r3, [r7, #4]
 801d866:	699b      	ldr	r3, [r3, #24]
 801d868:	2203      	movs	r2, #3
 801d86a:	4013      	ands	r3, r2
 801d86c:	d002      	beq.n	801d874 <_ux_device_stack_endpoint_stall+0x50>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 801d86e:	687b      	ldr	r3, [r7, #4]
 801d870:	2202      	movs	r2, #2
 801d872:	605a      	str	r2, [r3, #4]
 801d874:	697b      	ldr	r3, [r7, #20]
 801d876:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801d878:	68fb      	ldr	r3, [r7, #12]
 801d87a:	f383 8810 	msr	PRIMASK, r3
}
 801d87e:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    UX_RESTORE

    /* Return completion status.  */
    return(status);       
 801d880:	69fb      	ldr	r3, [r7, #28]
}
 801d882:	0018      	movs	r0, r3
 801d884:	46bd      	mov	sp, r7
 801d886:	b008      	add	sp, #32
 801d888:	bd80      	pop	{r7, pc}
 801d88a:	46c0      	nop			@ (mov r8, r8)
 801d88c:	20011cac 	.word	0x20011cac

0801d890 <_ux_device_stack_get_status>:
/*                                            supported bi-dir-endpoints, */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 801d890:	b580      	push	{r7, lr}
 801d892:	b08a      	sub	sp, #40	@ 0x28
 801d894:	af00      	add	r7, sp, #0
 801d896:	60f8      	str	r0, [r7, #12]
 801d898:	60b9      	str	r1, [r7, #8]
 801d89a:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d89c:	4b3d      	ldr	r3, [pc, #244]	@ (801d994 <_ux_device_stack_get_status+0x104>)
 801d89e:	681b      	ldr	r3, [r3, #0]
 801d8a0:	623b      	str	r3, [r7, #32]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d8a2:	4b3c      	ldr	r3, [pc, #240]	@ (801d994 <_ux_device_stack_get_status+0x104>)
 801d8a4:	681b      	ldr	r3, [r3, #0]
 801d8a6:	3320      	adds	r3, #32
 801d8a8:	61fb      	str	r3, [r7, #28]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801d8aa:	69fb      	ldr	r3, [r7, #28]
 801d8ac:	333c      	adds	r3, #60	@ 0x3c
 801d8ae:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801d8b0:	69bb      	ldr	r3, [r7, #24]
 801d8b2:	3330      	adds	r3, #48	@ 0x30
 801d8b4:	617b      	str	r3, [r7, #20]

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 801d8b6:	697b      	ldr	r3, [r7, #20]
 801d8b8:	68db      	ldr	r3, [r3, #12]
 801d8ba:	2200      	movs	r2, #0
 801d8bc:	701a      	strb	r2, [r3, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 801d8be:	697b      	ldr	r3, [r7, #20]
 801d8c0:	68db      	ldr	r3, [r3, #12]
 801d8c2:	3301      	adds	r3, #1
 801d8c4:	2200      	movs	r2, #0
 801d8c6:	701a      	strb	r2, [r3, #0]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
 801d8c8:	2302      	movs	r3, #2
 801d8ca:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801d8cc:	68fb      	ldr	r3, [r7, #12]
 801d8ce:	2203      	movs	r2, #3
 801d8d0:	4013      	ands	r3, r2
 801d8d2:	d002      	beq.n	801d8da <_ux_device_stack_get_status+0x4a>
 801d8d4:	2b02      	cmp	r3, #2
 801d8d6:	d024      	beq.n	801d922 <_ux_device_stack_get_status+0x92>
 801d8d8:	e040      	b.n	801d95c <_ux_device_stack_get_status+0xcc>
    
    case UX_REQUEST_TARGET_DEVICE:

        /* When the device is probed, it is either for the power/remote capabilities or OTG role swap.  
           We differentiate with the Windex, 0 or OTG status Selector.  */
        if (request_index == UX_OTG_STATUS_SELECTOR)
 801d8da:	68ba      	ldr	r2, [r7, #8]
 801d8dc:	23f0      	movs	r3, #240	@ 0xf0
 801d8de:	021b      	lsls	r3, r3, #8
 801d8e0:	429a      	cmp	r2, r3
 801d8e2:	d102      	bne.n	801d8ea <_ux_device_stack_get_status+0x5a>
        {

            /* Set the data length to 1.  */
            data_length = 1;
 801d8e4:	2301      	movs	r3, #1
 801d8e6:	627b      	str	r3, [r7, #36]	@ 0x24

            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
        }
        
        break;
 801d8e8:	e040      	b.n	801d96c <_ux_device_stack_get_status+0xdc>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 801d8ea:	4b2a      	ldr	r3, [pc, #168]	@ (801d994 <_ux_device_stack_get_status+0x104>)
 801d8ec:	681a      	ldr	r2, [r3, #0]
 801d8ee:	23d2      	movs	r3, #210	@ 0xd2
 801d8f0:	005b      	lsls	r3, r3, #1
 801d8f2:	58d3      	ldr	r3, [r2, r3]
 801d8f4:	2b02      	cmp	r3, #2
 801d8f6:	d103      	bne.n	801d900 <_ux_device_stack_get_status+0x70>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801d8f8:	697b      	ldr	r3, [r7, #20]
 801d8fa:	68db      	ldr	r3, [r3, #12]
 801d8fc:	2201      	movs	r2, #1
 801d8fe:	701a      	strb	r2, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 801d900:	4b24      	ldr	r3, [pc, #144]	@ (801d994 <_ux_device_stack_get_status+0x104>)
 801d902:	681a      	ldr	r2, [r3, #0]
 801d904:	23d6      	movs	r3, #214	@ 0xd6
 801d906:	005b      	lsls	r3, r3, #1
 801d908:	58d3      	ldr	r3, [r2, r3]
 801d90a:	2b00      	cmp	r3, #0
 801d90c:	d02e      	beq.n	801d96c <_ux_device_stack_get_status+0xdc>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 801d90e:	697b      	ldr	r3, [r7, #20]
 801d910:	68db      	ldr	r3, [r3, #12]
 801d912:	781a      	ldrb	r2, [r3, #0]
 801d914:	697b      	ldr	r3, [r7, #20]
 801d916:	68db      	ldr	r3, [r3, #12]
 801d918:	2102      	movs	r1, #2
 801d91a:	430a      	orrs	r2, r1
 801d91c:	b2d2      	uxtb	r2, r2
 801d91e:	701a      	strb	r2, [r3, #0]
        break;
 801d920:	e024      	b.n	801d96c <_ux_device_stack_get_status+0xdc>

#ifndef UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT

        /* This feature returns the halt state of a specific endpoint.  The endpoint index
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
 801d922:	6a3b      	ldr	r3, [r7, #32]
 801d924:	699b      	ldr	r3, [r3, #24]
 801d926:	68ba      	ldr	r2, [r7, #8]
 801d928:	2180      	movs	r1, #128	@ 0x80
 801d92a:	438a      	bics	r2, r1
 801d92c:	6a38      	ldr	r0, [r7, #32]
 801d92e:	2115      	movs	r1, #21
 801d930:	4798      	blx	r3
 801d932:	0003      	movs	r3, r0
 801d934:	613b      	str	r3, [r7, #16]
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 801d936:	693b      	ldr	r3, [r7, #16]
 801d938:	2bff      	cmp	r3, #255	@ 0xff
 801d93a:	d007      	beq.n	801d94c <_ux_device_stack_get_status+0xbc>
        {

            if (status == UX_TRUE)
 801d93c:	693b      	ldr	r3, [r7, #16]
 801d93e:	2b01      	cmp	r3, #1
 801d940:	d116      	bne.n	801d970 <_ux_device_stack_get_status+0xe0>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801d942:	697b      	ldr	r3, [r7, #20]
 801d944:	68db      	ldr	r3, [r3, #12]
 801d946:	2201      	movs	r2, #1
 801d948:	701a      	strb	r2, [r3, #0]
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
    
            /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
            return(UX_SUCCESS);            
        }
        break;
 801d94a:	e011      	b.n	801d970 <_ux_device_stack_get_status+0xe0>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801d94c:	6a3b      	ldr	r3, [r7, #32]
 801d94e:	699b      	ldr	r3, [r3, #24]
 801d950:	69ba      	ldr	r2, [r7, #24]
 801d952:	6a38      	ldr	r0, [r7, #32]
 801d954:	2114      	movs	r1, #20
 801d956:	4798      	blx	r3
            return(UX_SUCCESS);            
 801d958:	2300      	movs	r3, #0
 801d95a:	e016      	b.n	801d98a <_ux_device_stack_get_status+0xfa>

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801d95c:	6a3b      	ldr	r3, [r7, #32]
 801d95e:	699b      	ldr	r3, [r3, #24]
 801d960:	69ba      	ldr	r2, [r7, #24]
 801d962:	6a38      	ldr	r0, [r7, #32]
 801d964:	2114      	movs	r1, #20
 801d966:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801d968:	2300      	movs	r3, #0
 801d96a:	e00e      	b.n	801d98a <_ux_device_stack_get_status+0xfa>
        break;
 801d96c:	46c0      	nop			@ (mov r8, r8)
 801d96e:	e000      	b.n	801d972 <_ux_device_stack_get_status+0xe2>
        break;
 801d970:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801d972:	697b      	ldr	r3, [r7, #20]
 801d974:	2203      	movs	r2, #3
 801d976:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 801d978:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d97a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801d97c:	697b      	ldr	r3, [r7, #20]
 801d97e:	0018      	movs	r0, r3
 801d980:	f000 fc3c 	bl	801e1fc <_ux_device_stack_transfer_request>
 801d984:	0003      	movs	r3, r0
 801d986:	613b      	str	r3, [r7, #16]

    /* Return the function status.  */
    return(status);
 801d988:	693b      	ldr	r3, [r7, #16]
}
 801d98a:	0018      	movs	r0, r3
 801d98c:	46bd      	mov	sp, r7
 801d98e:	b00a      	add	sp, #40	@ 0x28
 801d990:	bd80      	pop	{r7, pc}
 801d992:	46c0      	nop			@ (mov r8, r8)
 801d994:	20011cac 	.word	0x20011cac

0801d998 <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 801d998:	b580      	push	{r7, lr}
 801d99a:	b094      	sub	sp, #80	@ 0x50
 801d99c:	af00      	add	r7, sp, #0
 801d99e:	60f8      	str	r0, [r7, #12]
 801d9a0:	60b9      	str	r1, [r7, #8]
 801d9a2:	607a      	str	r2, [r7, #4]
 801d9a4:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d9a6:	4bbe      	ldr	r3, [pc, #760]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801d9a8:	681b      	ldr	r3, [r3, #0]
 801d9aa:	3320      	adds	r3, #32
 801d9ac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Store the high speed device framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_high_speed =             device_framework_high_speed;
 801d9ae:	4bbc      	ldr	r3, [pc, #752]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801d9b0:	681a      	ldr	r2, [r3, #0]
 801d9b2:	239c      	movs	r3, #156	@ 0x9c
 801d9b4:	005b      	lsls	r3, r3, #1
 801d9b6:	68f9      	ldr	r1, [r7, #12]
 801d9b8:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 801d9ba:	4bb9      	ldr	r3, [pc, #740]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801d9bc:	681a      	ldr	r2, [r3, #0]
 801d9be:	239e      	movs	r3, #158	@ 0x9e
 801d9c0:	005b      	lsls	r3, r3, #1
 801d9c2:	68b9      	ldr	r1, [r7, #8]
 801d9c4:	50d1      	str	r1, [r2, r3]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_full_speed =             device_framework_full_speed;
 801d9c6:	4bb6      	ldr	r3, [pc, #728]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801d9c8:	681a      	ldr	r2, [r3, #0]
 801d9ca:	2398      	movs	r3, #152	@ 0x98
 801d9cc:	005b      	lsls	r3, r3, #1
 801d9ce:	6879      	ldr	r1, [r7, #4]
 801d9d0:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 801d9d2:	4bb3      	ldr	r3, [pc, #716]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801d9d4:	681a      	ldr	r2, [r3, #0]
 801d9d6:	239a      	movs	r3, #154	@ 0x9a
 801d9d8:	005b      	lsls	r3, r3, #1
 801d9da:	6839      	ldr	r1, [r7, #0]
 801d9dc:	50d1      	str	r1, [r2, r3]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 801d9de:	4bb0      	ldr	r3, [pc, #704]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801d9e0:	681a      	ldr	r2, [r3, #0]
 801d9e2:	23a0      	movs	r3, #160	@ 0xa0
 801d9e4:	005b      	lsls	r3, r3, #1
 801d9e6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801d9e8:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 801d9ea:	4bad      	ldr	r3, [pc, #692]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801d9ec:	681a      	ldr	r2, [r3, #0]
 801d9ee:	23a2      	movs	r3, #162	@ 0xa2
 801d9f0:	005b      	lsls	r3, r3, #1
 801d9f2:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 801d9f4:	50d1      	str	r1, [r2, r3]

    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 801d9f6:	4baa      	ldr	r3, [pc, #680]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801d9f8:	681a      	ldr	r2, [r3, #0]
 801d9fa:	23a4      	movs	r3, #164	@ 0xa4
 801d9fc:	005b      	lsls	r3, r3, #1
 801d9fe:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801da00:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 801da02:	4ba7      	ldr	r3, [pc, #668]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801da04:	681a      	ldr	r2, [r3, #0]
 801da06:	23a6      	movs	r3, #166	@ 0xa6
 801da08:	005b      	lsls	r3, r3, #1
 801da0a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 801da0c:	50d1      	str	r1, [r2, r3]

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
 801da0e:	4ba4      	ldr	r3, [pc, #656]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801da10:	681a      	ldr	r2, [r3, #0]
 801da12:	23ac      	movs	r3, #172	@ 0xac
 801da14:	005b      	lsls	r3, r3, #1
 801da16:	2103      	movs	r1, #3
 801da18:	50d1      	str	r1, [r2, r3]
    
    /* Store the device state change function callback.  */
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 801da1a:	4ba1      	ldr	r3, [pc, #644]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801da1c:	681a      	ldr	r2, [r3, #0]
 801da1e:	23e2      	movs	r3, #226	@ 0xe2
 801da20:	005b      	lsls	r3, r3, #1
 801da22:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801da24:	50d1      	str	r1, [r2, r3]

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 801da26:	23cf      	movs	r3, #207	@ 0xcf
 801da28:	009b      	lsls	r3, r3, #2
 801da2a:	001a      	movs	r2, r3
 801da2c:	2100      	movs	r1, #0
 801da2e:	2000      	movs	r0, #0
 801da30:	f7fb fad8 	bl	8018fe4 <_ux_utility_memory_allocate>
 801da34:	0003      	movs	r3, r0
 801da36:	623b      	str	r3, [r7, #32]
    if (memory == UX_NULL)
 801da38:	6a3b      	ldr	r3, [r7, #32]
 801da3a:	2b00      	cmp	r3, #0
 801da3c:	d101      	bne.n	801da42 <_ux_device_stack_initialize+0xaa>
        return(UX_MEMORY_INSUFFICIENT);
 801da3e:	2312      	movs	r3, #18
 801da40:	e170      	b.n	801dd24 <_ux_device_stack_initialize+0x38c>
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 801da42:	4b97      	ldr	r3, [pc, #604]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801da44:	681a      	ldr	r2, [r3, #0]
 801da46:	23ae      	movs	r3, #174	@ 0xae
 801da48:	005b      	lsls	r3, r3, #1
 801da4a:	6a39      	ldr	r1, [r7, #32]
 801da4c:	50d1      	str	r1, [r2, r3]

    /* Allocate some memory for the Control Endpoint.  First get the address of the transfer request for the 
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801da4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801da50:	336c      	adds	r3, #108	@ 0x6c
 801da52:	61fb      	str	r3, [r7, #28]

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 801da54:	2380      	movs	r3, #128	@ 0x80
 801da56:	005b      	lsls	r3, r3, #1
 801da58:	001a      	movs	r2, r3
 801da5a:	2101      	movs	r1, #1
 801da5c:	2000      	movs	r0, #0
 801da5e:	f7fb fac1 	bl	8018fe4 <_ux_utility_memory_allocate>
 801da62:	0002      	movs	r2, r0
    transfer_request -> ux_slave_transfer_request_data_pointer =
 801da64:	69fb      	ldr	r3, [r7, #28]
 801da66:	60da      	str	r2, [r3, #12]

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 801da68:	69fb      	ldr	r3, [r7, #28]
 801da6a:	68db      	ldr	r3, [r3, #12]
 801da6c:	2b00      	cmp	r3, #0
 801da6e:	d102      	bne.n	801da76 <_ux_device_stack_initialize+0xde>
        status = UX_MEMORY_INSUFFICIENT;
 801da70:	2312      	movs	r3, #18
 801da72:	64bb      	str	r3, [r7, #72]	@ 0x48
 801da74:	e001      	b.n	801da7a <_ux_device_stack_initialize+0xe2>
    else
        status = UX_SUCCESS;
 801da76:	2300      	movs	r3, #0
 801da78:	64bb      	str	r3, [r7, #72]	@ 0x48
    interfaces_found = UX_MAX_SLAVE_INTERFACES;
    endpoints_found = UX_MAX_DEVICE_ENDPOINTS;
#else

    /* Reset all values we are using during the scanning of the framework.  */
    interfaces_found                   =  0;
 801da7a:	2300      	movs	r3, #0
 801da7c:	647b      	str	r3, [r7, #68]	@ 0x44
    endpoints_found                    =  0;
 801da7e:	2300      	movs	r3, #0
 801da80:	643b      	str	r3, [r7, #64]	@ 0x40
    max_interface_number               =  0;
 801da82:	2300      	movs	r3, #0
 801da84:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Go on to scan interfaces if no error.  */
    if (status == UX_SUCCESS)
 801da86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801da88:	2b00      	cmp	r3, #0
 801da8a:	d000      	beq.n	801da8e <_ux_device_stack_initialize+0xf6>
 801da8c:	e094      	b.n	801dbb8 <_ux_device_stack_initialize+0x220>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801da8e:	4b84      	ldr	r3, [pc, #528]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801da90:	681a      	ldr	r2, [r3, #0]
 801da92:	2398      	movs	r3, #152	@ 0x98
 801da94:	005b      	lsls	r3, r3, #1
 801da96:	58d3      	ldr	r3, [r2, r3]
 801da98:	62fb      	str	r3, [r7, #44]	@ 0x2c
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801da9a:	4b81      	ldr	r3, [pc, #516]	@ (801dca0 <_ux_device_stack_initialize+0x308>)
 801da9c:	681a      	ldr	r2, [r3, #0]
 801da9e:	239a      	movs	r3, #154	@ 0x9a
 801daa0:	005b      	lsls	r3, r3, #1
 801daa2:	58d3      	ldr	r3, [r2, r3]
 801daa4:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Reset all values we are using during the scanning of the framework.  */
        local_interfaces_found             =  0;
 801daa6:	2300      	movs	r3, #0
 801daa8:	63bb      	str	r3, [r7, #56]	@ 0x38
        local_endpoints_found              =  0;
 801daaa:	2300      	movs	r3, #0
 801daac:	637b      	str	r3, [r7, #52]	@ 0x34
        endpoints_in_interface_found       =  0;
 801daae:	2300      	movs	r3, #0
 801dab0:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 801dab2:	e057      	b.n	801db64 <_ux_device_stack_initialize+0x1cc>
        {

            /* Get the length of this descriptor.  */
            descriptor_length =  (ULONG) *device_framework;
 801dab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dab6:	781b      	ldrb	r3, [r3, #0]
 801dab8:	61bb      	str	r3, [r7, #24]
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
 801daba:	2117      	movs	r1, #23
 801dabc:	187b      	adds	r3, r7, r1
 801dabe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801dac0:	7852      	ldrb	r2, [r2, #1]
 801dac2:	701a      	strb	r2, [r3, #0]
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 801dac4:	187b      	adds	r3, r7, r1
 801dac6:	781b      	ldrb	r3, [r3, #0]
 801dac8:	2b02      	cmp	r3, #2
 801daca:	d029      	beq.n	801db20 <_ux_device_stack_initialize+0x188>
 801dacc:	2b04      	cmp	r3, #4
 801dace:	d13e      	bne.n	801db4e <_ux_device_stack_initialize+0x1b6>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 801dad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dad2:	3303      	adds	r3, #3
 801dad4:	781b      	ldrb	r3, [r3, #0]
 801dad6:	2b00      	cmp	r3, #0
 801dad8:	d10b      	bne.n	801daf2 <_ux_device_stack_initialize+0x15a>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 801dada:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801dadc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dade:	18d3      	adds	r3, r2, r3
 801dae0:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801dae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dae4:	3304      	adds	r3, #4
 801dae6:	781b      	ldrb	r3, [r3, #0]
 801dae8:	633b      	str	r3, [r7, #48]	@ 0x30
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 801daea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801daec:	3301      	adds	r3, #1
 801daee:	63bb      	str	r3, [r7, #56]	@ 0x38
 801daf0:	e00a      	b.n	801db08 <_ux_device_stack_initialize+0x170>
                }                
                else
                {

                    /* Compare the number of endpoints found in this non 0 alternate setting.  */
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 801daf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801daf4:	3304      	adds	r3, #4
 801daf6:	781b      	ldrb	r3, [r3, #0]
 801daf8:	001a      	movs	r2, r3
 801dafa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dafc:	4293      	cmp	r3, r2
 801dafe:	d203      	bcs.n	801db08 <_ux_device_stack_initialize+0x170>
                    
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801db00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801db02:	3304      	adds	r3, #4
 801db04:	781b      	ldrb	r3, [r3, #0]
 801db06:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 801db08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801db0a:	3302      	adds	r3, #2
 801db0c:	781b      	ldrb	r3, [r3, #0]
 801db0e:	001a      	movs	r2, r3
 801db10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801db12:	4293      	cmp	r3, r2
 801db14:	d21d      	bcs.n	801db52 <_ux_device_stack_initialize+0x1ba>
                    max_interface_number = *(device_framework + 2);
 801db16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801db18:	3302      	adds	r3, #2
 801db1a:	781b      	ldrb	r3, [r3, #0]
 801db1c:	63fb      	str	r3, [r7, #60]	@ 0x3c

                break;
 801db1e:	e018      	b.n	801db52 <_ux_device_stack_initialize+0x1ba>

            case UX_CONFIGURATION_DESCRIPTOR_ITEM:

                /* Check if the number of interfaces found in this configuration is the maximum so far. */
                if (local_interfaces_found > interfaces_found)
 801db20:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801db22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801db24:	429a      	cmp	r2, r3
 801db26:	d901      	bls.n	801db2c <_ux_device_stack_initialize+0x194>
                    
                    /* We need to adjust the number of maximum interfaces.  */
                    interfaces_found =  local_interfaces_found;
 801db28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801db2a:	647b      	str	r3, [r7, #68]	@ 0x44

                /* We have a new configuration. We need to reset the number of local interfaces. */
                local_interfaces_found =  0;
 801db2c:	2300      	movs	r3, #0
 801db2e:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Add the cumulated number of endpoints in the previous interface.  */
                local_endpoints_found += endpoints_in_interface_found;
 801db30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801db32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db34:	18d3      	adds	r3, r2, r3
 801db36:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Check if the number of endpoints found in the previous configuration is the maximum so far. */
                if (local_endpoints_found > endpoints_found)
 801db38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801db3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801db3c:	429a      	cmp	r2, r3
 801db3e:	d901      	bls.n	801db44 <_ux_device_stack_initialize+0x1ac>
                    
                    /* We need to adjust the number of maximum endpoints.  */
                    endpoints_found =  local_endpoints_found;
 801db40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801db42:	643b      	str	r3, [r7, #64]	@ 0x40

                /* We have a new configuration. We need to reset the number of local endpoints. */
                local_endpoints_found         =  0;
 801db44:	2300      	movs	r3, #0
 801db46:	637b      	str	r3, [r7, #52]	@ 0x34
                endpoints_in_interface_found  =  0;
 801db48:	2300      	movs	r3, #0
 801db4a:	633b      	str	r3, [r7, #48]	@ 0x30

                break;
 801db4c:	e002      	b.n	801db54 <_ux_device_stack_initialize+0x1bc>

            default:
                break;
 801db4e:	46c0      	nop			@ (mov r8, r8)
 801db50:	e000      	b.n	801db54 <_ux_device_stack_initialize+0x1bc>
                break;
 801db52:	46c0      	nop			@ (mov r8, r8)
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801db54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801db56:	69bb      	ldr	r3, [r7, #24]
 801db58:	1ad3      	subs	r3, r2, r3
 801db5a:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801db5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801db5e:	69bb      	ldr	r3, [r7, #24]
 801db60:	18d3      	adds	r3, r2, r3
 801db62:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (device_framework_length != 0)
 801db64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801db66:	2b00      	cmp	r3, #0
 801db68:	d1a4      	bne.n	801dab4 <_ux_device_stack_initialize+0x11c>
        }
        
        /* Add the cumulated number of endpoints in the previous interface.  */
        local_endpoints_found += endpoints_in_interface_found;
 801db6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801db6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db6e:	18d3      	adds	r3, r2, r3
 801db70:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check if the number of endpoints found in the previous interface is the maximum so far. */
        if (local_endpoints_found > endpoints_found)
 801db72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801db74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801db76:	429a      	cmp	r2, r3
 801db78:	d901      	bls.n	801db7e <_ux_device_stack_initialize+0x1e6>
                    
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;
 801db7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801db7c:	643b      	str	r3, [r7, #64]	@ 0x40


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 801db7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801db80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801db82:	429a      	cmp	r2, r3
 801db84:	d901      	bls.n	801db8a <_ux_device_stack_initialize+0x1f2>
            
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;
 801db86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801db88:	647b      	str	r3, [r7, #68]	@ 0x44

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 801db8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801db8c:	2b00      	cmp	r3, #0
 801db8e:	d106      	bne.n	801db9e <_ux_device_stack_initialize+0x206>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 801db90:	2242      	movs	r2, #66	@ 0x42
 801db92:	2103      	movs	r1, #3
 801db94:	2002      	movs	r0, #2
 801db96:	f7fb f80d 	bl	8018bb4 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_DESCRIPTOR_CORRUPTED;
 801db9a:	2342      	movs	r3, #66	@ 0x42
 801db9c:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 801db9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801dba0:	2b00      	cmp	r3, #0
 801dba2:	d109      	bne.n	801dbb8 <_ux_device_stack_initialize+0x220>
 801dba4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801dba6:	2b0f      	cmp	r3, #15
 801dba8:	d906      	bls.n	801dbb8 <_ux_device_stack_initialize+0x220>
            max_interface_number >= UX_MAX_SLAVE_INTERFACES)
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 801dbaa:	2212      	movs	r2, #18
 801dbac:	2103      	movs	r1, #3
 801dbae:	2002      	movs	r0, #2
 801dbb0:	f7fb f800 	bl	8018bb4 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_MEMORY_INSUFFICIENT;
 801dbb4:	2312      	movs	r3, #18
 801dbb6:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }
#endif

    /* Go on to allocate interfaces pool if no error.  */
    if (status == UX_SUCCESS)
 801dbb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801dbba:	2b00      	cmp	r3, #0
 801dbbc:	d11a      	bne.n	801dbf4 <_ux_device_stack_initialize+0x25c>
    {

        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 801dbbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dbc0:	21f8      	movs	r1, #248	@ 0xf8
 801dbc2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801dbc4:	505a      	str	r2, [r3, r1]
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 801dbc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801dbc8:	2380      	movs	r3, #128	@ 0x80
 801dbca:	005b      	lsls	r3, r3, #1
 801dbcc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801dbce:	50d1      	str	r1, [r2, r3]

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 801dbd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801dbd2:	2338      	movs	r3, #56	@ 0x38
 801dbd4:	2100      	movs	r1, #0
 801dbd6:	2000      	movs	r0, #0
 801dbd8:	f7fb fb0c 	bl	80191f4 <_ux_utility_memory_allocate_mulc_safe>
 801dbdc:	0003      	movs	r3, r0
 801dbde:	613b      	str	r3, [r7, #16]
        if (interfaces_pool == UX_NULL)
 801dbe0:	693b      	ldr	r3, [r7, #16]
 801dbe2:	2b00      	cmp	r3, #0
 801dbe4:	d102      	bne.n	801dbec <_ux_device_stack_initialize+0x254>
            status = UX_MEMORY_INSUFFICIENT;
 801dbe6:	2312      	movs	r3, #18
 801dbe8:	64bb      	str	r3, [r7, #72]	@ 0x48
 801dbea:	e003      	b.n	801dbf4 <_ux_device_stack_initialize+0x25c>
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 801dbec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dbee:	21f4      	movs	r1, #244	@ 0xf4
 801dbf0:	693a      	ldr	r2, [r7, #16]
 801dbf2:	505a      	str	r2, [r3, r1]
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 801dbf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801dbf6:	2b00      	cmp	r3, #0
 801dbf8:	d046      	beq.n	801dc88 <_ux_device_stack_initialize+0x2f0>
 801dbfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801dbfc:	2b00      	cmp	r3, #0
 801dbfe:	d143      	bne.n	801dc88 <_ux_device_stack_initialize+0x2f0>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 801dc00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801dc02:	2390      	movs	r3, #144	@ 0x90
 801dc04:	2100      	movs	r1, #0
 801dc06:	2000      	movs	r0, #0
 801dc08:	f7fb faf4 	bl	80191f4 <_ux_utility_memory_allocate_mulc_safe>
 801dc0c:	0003      	movs	r3, r0
 801dc0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (endpoints_pool == UX_NULL)
 801dc10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dc12:	2b00      	cmp	r3, #0
 801dc14:	d102      	bne.n	801dc1c <_ux_device_stack_initialize+0x284>
            status = UX_MEMORY_INSUFFICIENT;
 801dc16:	2312      	movs	r3, #18
 801dc18:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (endpoints_pool == UX_NULL)
 801dc1a:	e037      	b.n	801dc8c <_ux_device_stack_initialize+0x2f4>
        else
        {

            /* Save the endpoint pool address in the device container.  */
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 801dc1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc1e:	21fc      	movs	r1, #252	@ 0xfc
 801dc20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801dc22:	505a      	str	r2, [r3, r1]

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801dc24:	e022      	b.n	801dc6c <_ux_device_stack_initialize+0x2d4>
            {

                /* Obtain some memory.  */
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 801dc26:	2380      	movs	r3, #128	@ 0x80
 801dc28:	011b      	lsls	r3, r3, #4
 801dc2a:	001a      	movs	r2, r3
 801dc2c:	2101      	movs	r1, #1
 801dc2e:	2000      	movs	r0, #0
 801dc30:	f7fb f9d8 	bl	8018fe4 <_ux_utility_memory_allocate>
 801dc34:	0002      	movs	r2, r0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 801dc36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dc38:	63da      	str	r2, [r3, #60]	@ 0x3c

                /* Ensure we could allocate memory.  */
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 801dc3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dc3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801dc3e:	2b00      	cmp	r3, #0
 801dc40:	d102      	bne.n	801dc48 <_ux_device_stack_initialize+0x2b0>
                {
                    status = UX_MEMORY_INSUFFICIENT;
 801dc42:	2312      	movs	r3, #18
 801dc44:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801dc46:	e01e      	b.n	801dc86 <_ux_device_stack_initialize+0x2ee>
                }
        
                /* Create the semaphore for the endpoint.  */
                status =  _ux_device_semaphore_create(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore,
 801dc48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dc4a:	3360      	adds	r3, #96	@ 0x60
 801dc4c:	4915      	ldr	r1, [pc, #84]	@ (801dca4 <_ux_device_stack_initialize+0x30c>)
 801dc4e:	2200      	movs	r2, #0
 801dc50:	0018      	movs	r0, r3
 801dc52:	f7fb fc63 	bl	801951c <_ux_utility_semaphore_create>
 801dc56:	0003      	movs	r3, r0
 801dc58:	64bb      	str	r3, [r7, #72]	@ 0x48
                                                    "ux_transfer_request_semaphore", 0);

                /* Check completion status.  */
                if (status != UX_SUCCESS)
 801dc5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801dc5c:	2b00      	cmp	r3, #0
 801dc5e:	d002      	beq.n	801dc66 <_ux_device_stack_initialize+0x2ce>
                {
                    status = UX_SEMAPHORE_ERROR;
 801dc60:	2315      	movs	r3, #21
 801dc62:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801dc64:	e00f      	b.n	801dc86 <_ux_device_stack_initialize+0x2ee>
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 801dc66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dc68:	3390      	adds	r3, #144	@ 0x90
 801dc6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801dc6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc6e:	22fc      	movs	r2, #252	@ 0xfc
 801dc70:	5899      	ldr	r1, [r3, r2]
 801dc72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801dc74:	0013      	movs	r3, r2
 801dc76:	00db      	lsls	r3, r3, #3
 801dc78:	189b      	adds	r3, r3, r2
 801dc7a:	011b      	lsls	r3, r3, #4
 801dc7c:	18cb      	adds	r3, r1, r3
 801dc7e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801dc80:	429a      	cmp	r2, r3
 801dc82:	d3d0      	bcc.n	801dc26 <_ux_device_stack_initialize+0x28e>
        if (endpoints_pool == UX_NULL)
 801dc84:	e002      	b.n	801dc8c <_ux_device_stack_initialize+0x2f4>
 801dc86:	e001      	b.n	801dc8c <_ux_device_stack_initialize+0x2f4>
            }
        }
    }
    else
        endpoints_pool = UX_NULL;
 801dc88:	2300      	movs	r3, #0
 801dc8a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return successful completion.  */
    if (status == UX_SUCCESS)
 801dc8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801dc8e:	2b00      	cmp	r3, #0
 801dc90:	d101      	bne.n	801dc96 <_ux_device_stack_initialize+0x2fe>
        return(UX_SUCCESS);
 801dc92:	2300      	movs	r3, #0
 801dc94:	e046      	b.n	801dd24 <_ux_device_stack_initialize+0x38c>
    
    /* Free resources when there is error.  */

    /* Free device -> ux_slave_device_endpoints_pool.  */
    if (endpoints_pool)
 801dc96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dc98:	2b00      	cmp	r3, #0
 801dc9a:	d026      	beq.n	801dcea <_ux_device_stack_initialize+0x352>
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801dc9c:	e019      	b.n	801dcd2 <_ux_device_stack_initialize+0x33a>
 801dc9e:	46c0      	nop			@ (mov r8, r8)
 801dca0:	20011cac 	.word	0x20011cac
 801dca4:	0802016c 	.word	0x0802016c
        {

            /* Delete ux_slave_transfer_request_semaphore.  */
            if (_ux_device_semaphore_created(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore))
 801dca8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dcaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801dcac:	2b00      	cmp	r3, #0
 801dcae:	d004      	beq.n	801dcba <_ux_device_stack_initialize+0x322>
                _ux_device_semaphore_delete(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
 801dcb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dcb2:	3360      	adds	r3, #96	@ 0x60
 801dcb4:	0018      	movs	r0, r3
 801dcb6:	f7fb fc4d 	bl	8019554 <_ux_utility_semaphore_delete>

            /* Free ux_slave_transfer_request_data_pointer buffer.  */
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801dcba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dcbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801dcbe:	2b00      	cmp	r3, #0
 801dcc0:	d004      	beq.n	801dccc <_ux_device_stack_initialize+0x334>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801dcc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dcc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801dcc6:	0018      	movs	r0, r3
 801dcc8:	f7fb faee 	bl	80192a8 <_ux_utility_memory_free>

            /* Move to previous endpoint.  */
            endpoints_pool --;
 801dccc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dcce:	3b90      	subs	r3, #144	@ 0x90
 801dcd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801dcd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dcd4:	22fc      	movs	r2, #252	@ 0xfc
 801dcd6:	589b      	ldr	r3, [r3, r2]
 801dcd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801dcda:	429a      	cmp	r2, r3
 801dcdc:	d2e4      	bcs.n	801dca8 <_ux_device_stack_initialize+0x310>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 801dcde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dce0:	22fc      	movs	r2, #252	@ 0xfc
 801dce2:	589b      	ldr	r3, [r3, r2]
 801dce4:	0018      	movs	r0, r3
 801dce6:	f7fb fadf 	bl	80192a8 <_ux_utility_memory_free>
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 801dcea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dcec:	22f4      	movs	r2, #244	@ 0xf4
 801dcee:	589b      	ldr	r3, [r3, r2]
 801dcf0:	2b00      	cmp	r3, #0
 801dcf2:	d005      	beq.n	801dd00 <_ux_device_stack_initialize+0x368>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 801dcf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dcf6:	22f4      	movs	r2, #244	@ 0xf4
 801dcf8:	589b      	ldr	r3, [r3, r2]
 801dcfa:	0018      	movs	r0, r3
 801dcfc:	f7fb fad4 	bl	80192a8 <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801dd00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801dd04:	2b00      	cmp	r3, #0
 801dd06:	d004      	beq.n	801dd12 <_ux_device_stack_initialize+0x37a>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801dd08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801dd0c:	0018      	movs	r0, r3
 801dd0e:	f7fb facb 	bl	80192a8 <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 801dd12:	4b06      	ldr	r3, [pc, #24]	@ (801dd2c <_ux_device_stack_initialize+0x394>)
 801dd14:	681a      	ldr	r2, [r3, #0]
 801dd16:	23ae      	movs	r3, #174	@ 0xae
 801dd18:	005b      	lsls	r3, r3, #1
 801dd1a:	58d3      	ldr	r3, [r2, r3]
 801dd1c:	0018      	movs	r0, r3
 801dd1e:	f7fb fac3 	bl	80192a8 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 801dd22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 801dd24:	0018      	movs	r0, r3
 801dd26:	46bd      	mov	sp, r7
 801dd28:	b014      	add	sp, #80	@ 0x50
 801dd2a:	bd80      	pop	{r7, pc}
 801dd2c:	20011cac 	.word	0x20011cac

0801dd30 <_ux_device_stack_interface_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface)
{
 801dd30:	b580      	push	{r7, lr}
 801dd32:	b086      	sub	sp, #24
 801dd34:	af00      	add	r7, sp, #0
 801dd36:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801dd38:	4b20      	ldr	r3, [pc, #128]	@ (801ddbc <_ux_device_stack_interface_delete+0x8c>)
 801dd3a:	681b      	ldr	r3, [r3, #0]
 801dd3c:	3320      	adds	r3, #32
 801dd3e:	613b      	str	r3, [r7, #16]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface -> ux_slave_interface_first_endpoint;        
 801dd40:	687b      	ldr	r3, [r7, #4]
 801dd42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801dd44:	617b      	str	r3, [r7, #20]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 801dd46:	e01c      	b.n	801dd82 <_ux_device_stack_interface_delete+0x52>
    {

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
 801dd48:	697b      	ldr	r3, [r7, #20]
 801dd4a:	60fb      	str	r3, [r7, #12]
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801dd4c:	68fb      	ldr	r3, [r7, #12]
 801dd4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801dd50:	617b      	str	r3, [r7, #20]
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801dd52:	4b1a      	ldr	r3, [pc, #104]	@ (801ddbc <_ux_device_stack_interface_delete+0x8c>)
 801dd54:	681b      	ldr	r3, [r3, #0]
 801dd56:	60bb      	str	r3, [r7, #8]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 801dd58:	68bb      	ldr	r3, [r7, #8]
 801dd5a:	699b      	ldr	r3, [r3, #24]
 801dd5c:	68fa      	ldr	r2, [r7, #12]
 801dd5e:	68b8      	ldr	r0, [r7, #8]
 801dd60:	210f      	movs	r1, #15
 801dd62:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801dd64:	68fb      	ldr	r3, [r7, #12]
 801dd66:	2200      	movs	r2, #0
 801dd68:	601a      	str	r2, [r3, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 801dd6a:	68fb      	ldr	r3, [r7, #12]
 801dd6c:	2200      	movs	r2, #0
 801dd6e:	605a      	str	r2, [r3, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801dd70:	68fb      	ldr	r3, [r7, #12]
 801dd72:	2200      	movs	r2, #0
 801dd74:	625a      	str	r2, [r3, #36]	@ 0x24
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801dd76:	68fb      	ldr	r3, [r7, #12]
 801dd78:	2200      	movs	r2, #0
 801dd7a:	629a      	str	r2, [r3, #40]	@ 0x28
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801dd7c:	68fb      	ldr	r3, [r7, #12]
 801dd7e:	2200      	movs	r2, #0
 801dd80:	62da      	str	r2, [r3, #44]	@ 0x2c
    while (next_endpoint != UX_NULL)
 801dd82:	697b      	ldr	r3, [r7, #20]
 801dd84:	2b00      	cmp	r3, #0
 801dd86:	d1df      	bne.n	801dd48 <_ux_device_stack_interface_delete+0x18>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface -> ux_slave_interface_next_interface;
 801dd88:	687b      	ldr	r3, [r7, #4]
 801dd8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801dd8c:	693b      	ldr	r3, [r7, #16]
 801dd8e:	21f0      	movs	r1, #240	@ 0xf0
 801dd90:	505a      	str	r2, [r3, r1]

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface -> ux_slave_interface_class          =  UX_NULL;
 801dd92:	687b      	ldr	r3, [r7, #4]
 801dd94:	2200      	movs	r2, #0
 801dd96:	605a      	str	r2, [r3, #4]
    interface -> ux_slave_interface_class_instance =  UX_NULL;
 801dd98:	687b      	ldr	r3, [r7, #4]
 801dd9a:	2200      	movs	r2, #0
 801dd9c:	609a      	str	r2, [r3, #8]
    interface -> ux_slave_interface_next_interface =  UX_NULL;
 801dd9e:	687b      	ldr	r3, [r7, #4]
 801dda0:	2200      	movs	r2, #0
 801dda2:	631a      	str	r2, [r3, #48]	@ 0x30
    interface -> ux_slave_interface_first_endpoint =  UX_NULL;
 801dda4:	687b      	ldr	r3, [r7, #4]
 801dda6:	2200      	movs	r2, #0
 801dda8:	635a      	str	r2, [r3, #52]	@ 0x34
    interface -> ux_slave_interface_status         =  UX_UNUSED;
 801ddaa:	687b      	ldr	r3, [r7, #4]
 801ddac:	2200      	movs	r2, #0
 801ddae:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
 801ddb0:	2300      	movs	r3, #0
}
 801ddb2:	0018      	movs	r0, r3
 801ddb4:	46bd      	mov	sp, r7
 801ddb6:	b006      	add	sp, #24
 801ddb8:	bd80      	pop	{r7, pc}
 801ddba:	46c0      	nop			@ (mov r8, r8)
 801ddbc:	20011cac 	.word	0x20011cac

0801ddc0 <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 801ddc0:	b580      	push	{r7, lr}
 801ddc2:	b092      	sub	sp, #72	@ 0x48
 801ddc4:	af00      	add	r7, sp, #0
 801ddc6:	60f8      	str	r0, [r7, #12]
 801ddc8:	60b9      	str	r1, [r7, #8]
 801ddca:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801ddcc:	4b86      	ldr	r3, [pc, #536]	@ (801dfe8 <_ux_device_stack_interface_set+0x228>)
 801ddce:	681b      	ldr	r3, [r3, #0]
 801ddd0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801ddd2:	4b85      	ldr	r3, [pc, #532]	@ (801dfe8 <_ux_device_stack_interface_set+0x228>)
 801ddd4:	681b      	ldr	r3, [r3, #0]
 801ddd6:	3320      	adds	r3, #32
 801ddd8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface = device -> ux_slave_device_interfaces_pool;
 801ddda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dddc:	22f4      	movs	r2, #244	@ 0xf4
 801ddde:	589b      	ldr	r3, [r3, r2]
 801dde0:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 801dde2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dde4:	22f8      	movs	r2, #248	@ 0xf8
 801dde6:	589b      	ldr	r3, [r3, r2]
 801dde8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801ddea:	e009      	b.n	801de00 <_ux_device_stack_interface_set+0x40>
    {
        /* Check if this interface is free.  */
        if (interface -> ux_slave_interface_status == UX_UNUSED)
 801ddec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ddee:	681b      	ldr	r3, [r3, #0]
 801ddf0:	2b00      	cmp	r3, #0
 801ddf2:	d009      	beq.n	801de08 <_ux_device_stack_interface_set+0x48>
            break;
    
        /* Try the next interface.  */
        interface++;
 801ddf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ddf6:	3338      	adds	r3, #56	@ 0x38
 801ddf8:	647b      	str	r3, [r7, #68]	@ 0x44
        
        /* Decrement the number of interfaces left to scan in the pool.  */
        interfaces_pool_number--;
 801ddfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ddfc:	3b01      	subs	r3, #1
 801ddfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801de00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801de02:	2b00      	cmp	r3, #0
 801de04:	d1f2      	bne.n	801ddec <_ux_device_stack_interface_set+0x2c>
 801de06:	e000      	b.n	801de0a <_ux_device_stack_interface_set+0x4a>
            break;
 801de08:	46c0      	nop			@ (mov r8, r8)
    }

    /* Did we find a free interface ?  */
    if (interfaces_pool_number == 0)
 801de0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801de0c:	2b00      	cmp	r3, #0
 801de0e:	d101      	bne.n	801de14 <_ux_device_stack_interface_set+0x54>
        return(UX_MEMORY_INSUFFICIENT);
 801de10:	2312      	movs	r3, #18
 801de12:	e0e5      	b.n	801dfe0 <_ux_device_stack_interface_set+0x220>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface -> ux_slave_interface_status = UX_USED;
 801de14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801de16:	2201      	movs	r2, #1
 801de18:	601a      	str	r2, [r3, #0]

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_interface_descriptor_structure,
                UX_INTERFACE_DESCRIPTOR_ENTRIES,
                (UCHAR *) &interface -> ux_slave_interface_descriptor);
 801de1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801de1c:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(device_framework,
 801de1e:	4973      	ldr	r1, [pc, #460]	@ (801dfec <_ux_device_stack_interface_set+0x22c>)
 801de20:	68f8      	ldr	r0, [r7, #12]
 801de22:	2209      	movs	r2, #9
 801de24:	f7fa ffb5 	bl	8018d92 <_ux_utility_descriptor_parse>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 801de28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de2a:	22f0      	movs	r2, #240	@ 0xf0
 801de2c:	589b      	ldr	r3, [r3, r2]
 801de2e:	2b00      	cmp	r3, #0
 801de30:	d104      	bne.n	801de3c <_ux_device_stack_interface_set+0x7c>
    {

        device -> ux_slave_device_first_interface =  interface;
 801de32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de34:	21f0      	movs	r1, #240	@ 0xf0
 801de36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801de38:	505a      	str	r2, [r3, r1]
 801de3a:	e00e      	b.n	801de5a <_ux_device_stack_interface_set+0x9a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
 801de3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de3e:	22f0      	movs	r2, #240	@ 0xf0
 801de40:	589b      	ldr	r3, [r3, r2]
 801de42:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801de44:	e002      	b.n	801de4c <_ux_device_stack_interface_set+0x8c>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
 801de46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801de48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801de4a:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801de4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801de4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801de50:	2b00      	cmp	r3, #0
 801de52:	d1f8      	bne.n	801de46 <_ux_device_stack_interface_set+0x86>
        interface_link -> ux_slave_interface_next_interface =  interface;
 801de54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801de56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801de58:	631a      	str	r2, [r3, #48]	@ 0x30
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 801de5a:	68fb      	ldr	r3, [r7, #12]
 801de5c:	781b      	ldrb	r3, [r3, #0]
 801de5e:	001a      	movs	r2, r3
 801de60:	68bb      	ldr	r3, [r7, #8]
 801de62:	1a9b      	subs	r3, r3, r2
 801de64:	60bb      	str	r3, [r7, #8]
    device_framework +=  (ULONG) *device_framework;
 801de66:	68fb      	ldr	r3, [r7, #12]
 801de68:	781b      	ldrb	r3, [r3, #0]
 801de6a:	001a      	movs	r2, r3
 801de6c:	68fb      	ldr	r3, [r7, #12]
 801de6e:	189b      	adds	r3, r3, r2
 801de70:	60fb      	str	r3, [r7, #12]

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 801de72:	e0aa      	b.n	801dfca <_ux_device_stack_interface_set+0x20a>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801de74:	68fb      	ldr	r3, [r7, #12]
 801de76:	781b      	ldrb	r3, [r3, #0]
 801de78:	61fb      	str	r3, [r7, #28]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801de7a:	211b      	movs	r1, #27
 801de7c:	187b      	adds	r3, r7, r1
 801de7e:	68fa      	ldr	r2, [r7, #12]
 801de80:	7852      	ldrb	r2, [r2, #1]
 801de82:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is an endpoint descriptor.  */
        switch(descriptor_type)
 801de84:	187b      	adds	r3, r7, r1
 801de86:	781b      	ldrb	r3, [r3, #0]
 801de88:	2b05      	cmp	r3, #5
 801de8a:	d008      	beq.n	801de9e <_ux_device_stack_interface_set+0xde>
 801de8c:	dd00      	ble.n	801de90 <_ux_device_stack_interface_set+0xd0>
 801de8e:	e093      	b.n	801dfb8 <_ux_device_stack_interface_set+0x1f8>
 801de90:	2b02      	cmp	r3, #2
 801de92:	d100      	bne.n	801de96 <_ux_device_stack_interface_set+0xd6>
 801de94:	e088      	b.n	801dfa8 <_ux_device_stack_interface_set+0x1e8>
 801de96:	2b04      	cmp	r3, #4
 801de98:	d100      	bne.n	801de9c <_ux_device_stack_interface_set+0xdc>
 801de9a:	e085      	b.n	801dfa8 <_ux_device_stack_interface_set+0x1e8>

            /* Return the status to the caller.  */
            return(status);

        default:
            break;
 801de9c:	e08c      	b.n	801dfb8 <_ux_device_stack_interface_set+0x1f8>
            endpoint = device -> ux_slave_device_endpoints_pool;
 801de9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dea0:	22fc      	movs	r2, #252	@ 0xfc
 801dea2:	589b      	ldr	r3, [r3, r2]
 801dea4:	63bb      	str	r3, [r7, #56]	@ 0x38
            endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801dea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801dea8:	2380      	movs	r3, #128	@ 0x80
 801deaa:	005b      	lsls	r3, r3, #1
 801deac:	58d3      	ldr	r3, [r2, r3]
 801deae:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801deb0:	e00d      	b.n	801dece <_ux_device_stack_interface_set+0x10e>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801deb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801deb4:	681b      	ldr	r3, [r3, #0]
 801deb6:	2b00      	cmp	r3, #0
 801deb8:	d103      	bne.n	801dec2 <_ux_device_stack_interface_set+0x102>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 801deba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801debc:	2201      	movs	r2, #1
 801debe:	601a      	str	r2, [r3, #0]
                    break;
 801dec0:	e008      	b.n	801ded4 <_ux_device_stack_interface_set+0x114>
                endpoint++;
 801dec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801dec4:	3390      	adds	r3, #144	@ 0x90
 801dec6:	63bb      	str	r3, [r7, #56]	@ 0x38
               endpoints_pool_number--; 
 801dec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801deca:	3b01      	subs	r3, #1
 801decc:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801dece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ded0:	2b00      	cmp	r3, #0
 801ded2:	d1ee      	bne.n	801deb2 <_ux_device_stack_interface_set+0xf2>
            if (endpoints_pool_number == 0)
 801ded4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ded6:	2b00      	cmp	r3, #0
 801ded8:	d101      	bne.n	801dede <_ux_device_stack_interface_set+0x11e>
                return(UX_MEMORY_INSUFFICIENT);
 801deda:	2312      	movs	r3, #18
 801dedc:	e080      	b.n	801dfe0 <_ux_device_stack_interface_set+0x220>
                            (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801dede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801dee0:	330c      	adds	r3, #12
            _ux_utility_descriptor_parse(device_framework,
 801dee2:	4943      	ldr	r1, [pc, #268]	@ (801dff0 <_ux_device_stack_interface_set+0x230>)
 801dee4:	68f8      	ldr	r0, [r7, #12]
 801dee6:	2206      	movs	r2, #6
 801dee8:	f7fa ff53 	bl	8018d92 <_ux_utility_descriptor_parse>
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801deec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801deee:	3330      	adds	r3, #48	@ 0x30
 801def0:	617b      	str	r3, [r7, #20]
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801def2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801def4:	69db      	ldr	r3, [r3, #28]
            max_transfer_length =
 801def6:	055b      	lsls	r3, r3, #21
 801def8:	0d5b      	lsrs	r3, r3, #21
 801defa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801defc:	4b3a      	ldr	r3, [pc, #232]	@ (801dfe8 <_ux_device_stack_interface_set+0x228>)
 801defe:	681a      	ldr	r2, [r3, #0]
 801df00:	23d0      	movs	r3, #208	@ 0xd0
 801df02:	005b      	lsls	r3, r3, #1
 801df04:	58d3      	ldr	r3, [r2, r3]
 801df06:	2b02      	cmp	r3, #2
 801df08:	d117      	bne.n	801df3a <_ux_device_stack_interface_set+0x17a>
                (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801df0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801df0c:	699b      	ldr	r3, [r3, #24]
 801df0e:	2201      	movs	r2, #1
 801df10:	4013      	ands	r3, r2
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801df12:	d012      	beq.n	801df3a <_ux_device_stack_interface_set+0x17a>
                n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801df14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801df16:	69da      	ldr	r2, [r3, #28]
 801df18:	23c0      	movs	r3, #192	@ 0xc0
 801df1a:	015b      	lsls	r3, r3, #5
 801df1c:	4013      	ands	r3, r2
 801df1e:	613b      	str	r3, [r7, #16]
                if (n_trans)
 801df20:	693b      	ldr	r3, [r7, #16]
 801df22:	2b00      	cmp	r3, #0
 801df24:	d009      	beq.n	801df3a <_ux_device_stack_interface_set+0x17a>
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801df26:	693b      	ldr	r3, [r7, #16]
 801df28:	0adb      	lsrs	r3, r3, #11
 801df2a:	613b      	str	r3, [r7, #16]
                    n_trans ++;
 801df2c:	693b      	ldr	r3, [r7, #16]
 801df2e:	3301      	adds	r3, #1
 801df30:	613b      	str	r3, [r7, #16]
                    max_transfer_length *= n_trans;
 801df32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801df34:	693a      	ldr	r2, [r7, #16]
 801df36:	4353      	muls	r3, r2
 801df38:	62fb      	str	r3, [r7, #44]	@ 0x2c
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801df3a:	697b      	ldr	r3, [r7, #20]
 801df3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801df3e:	621a      	str	r2, [r3, #32]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801df40:	697b      	ldr	r3, [r7, #20]
 801df42:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801df44:	609a      	str	r2, [r3, #8]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801df46:	697b      	ldr	r3, [r7, #20]
 801df48:	2201      	movs	r2, #1
 801df4a:	4252      	negs	r2, r2
 801df4c:	64da      	str	r2, [r3, #76]	@ 0x4c
            endpoint -> ux_slave_endpoint_interface =  interface;
 801df4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801df50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801df52:	629a      	str	r2, [r3, #40]	@ 0x28
            endpoint -> ux_slave_endpoint_device =  device;
 801df54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801df56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801df58:	62da      	str	r2, [r3, #44]	@ 0x2c
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801df5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801df5c:	699b      	ldr	r3, [r3, #24]
 801df5e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801df60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801df62:	210e      	movs	r1, #14
 801df64:	4798      	blx	r3
 801df66:	0003      	movs	r3, r0
 801df68:	623b      	str	r3, [r7, #32]
            if (status != UX_SUCCESS)
 801df6a:	6a3b      	ldr	r3, [r7, #32]
 801df6c:	2b00      	cmp	r3, #0
 801df6e:	d004      	beq.n	801df7a <_ux_device_stack_interface_set+0x1ba>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801df70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801df72:	2200      	movs	r2, #0
 801df74:	601a      	str	r2, [r3, #0]
                return(status);
 801df76:	6a3b      	ldr	r3, [r7, #32]
 801df78:	e032      	b.n	801dfe0 <_ux_device_stack_interface_set+0x220>
            if (interface -> ux_slave_interface_first_endpoint == UX_NULL)
 801df7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801df7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801df7e:	2b00      	cmp	r3, #0
 801df80:	d103      	bne.n	801df8a <_ux_device_stack_interface_set+0x1ca>
                interface -> ux_slave_interface_first_endpoint =  endpoint;
 801df82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801df84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801df86:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 801df88:	e017      	b.n	801dfba <_ux_device_stack_interface_set+0x1fa>
                endpoint_link =  interface -> ux_slave_interface_first_endpoint;
 801df8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801df8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801df8e:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801df90:	e002      	b.n	801df98 <_ux_device_stack_interface_set+0x1d8>
                    endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801df92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801df94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801df96:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801df98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801df9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801df9c:	2b00      	cmp	r3, #0
 801df9e:	d1f8      	bne.n	801df92 <_ux_device_stack_interface_set+0x1d2>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801dfa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801dfa2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801dfa4:	625a      	str	r2, [r3, #36]	@ 0x24
            break;
 801dfa6:	e008      	b.n	801dfba <_ux_device_stack_interface_set+0x1fa>
            status =  _ux_device_stack_interface_start(interface);
 801dfa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801dfaa:	0018      	movs	r0, r3
 801dfac:	f000 f822 	bl	801dff4 <_ux_device_stack_interface_start>
 801dfb0:	0003      	movs	r3, r0
 801dfb2:	623b      	str	r3, [r7, #32]
            return(status);
 801dfb4:	6a3b      	ldr	r3, [r7, #32]
 801dfb6:	e013      	b.n	801dfe0 <_ux_device_stack_interface_set+0x220>
            break;
 801dfb8:	46c0      	nop			@ (mov r8, r8)
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801dfba:	68ba      	ldr	r2, [r7, #8]
 801dfbc:	69fb      	ldr	r3, [r7, #28]
 801dfbe:	1ad3      	subs	r3, r2, r3
 801dfc0:	60bb      	str	r3, [r7, #8]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801dfc2:	68fa      	ldr	r2, [r7, #12]
 801dfc4:	69fb      	ldr	r3, [r7, #28]
 801dfc6:	18d3      	adds	r3, r2, r3
 801dfc8:	60fb      	str	r3, [r7, #12]
    while (device_framework_length != 0)
 801dfca:	68bb      	ldr	r3, [r7, #8]
 801dfcc:	2b00      	cmp	r3, #0
 801dfce:	d000      	beq.n	801dfd2 <_ux_device_stack_interface_set+0x212>
 801dfd0:	e750      	b.n	801de74 <_ux_device_stack_interface_set+0xb4>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface);
 801dfd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801dfd4:	0018      	movs	r0, r3
 801dfd6:	f000 f80d 	bl	801dff4 <_ux_device_stack_interface_start>
 801dfda:	0003      	movs	r3, r0
 801dfdc:	623b      	str	r3, [r7, #32]

    /* Return the status to the caller.  */
    return(status);
 801dfde:	6a3b      	ldr	r3, [r7, #32]
}
 801dfe0:	0018      	movs	r0, r3
 801dfe2:	46bd      	mov	sp, r7
 801dfe4:	b012      	add	sp, #72	@ 0x48
 801dfe6:	bd80      	pop	{r7, pc}
 801dfe8:	20011cac 	.word	0x20011cac
 801dfec:	20000034 	.word	0x20000034
 801dff0:	20000014 	.word	0x20000014

0801dff4 <_ux_device_stack_interface_start>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface)
{
 801dff4:	b590      	push	{r4, r7, lr}
 801dff6:	b091      	sub	sp, #68	@ 0x44
 801dff8:	af00      	add	r7, sp, #0
 801dffa:	6078      	str	r0, [r7, #4]
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class =  _ux_system_slave -> ux_system_slave_interface_class_array[interface -> ux_slave_interface_descriptor.bInterfaceNumber];
 801dffc:	4b2a      	ldr	r3, [pc, #168]	@ (801e0a8 <_ux_device_stack_interface_start+0xb4>)
 801dffe:	681a      	ldr	r2, [r3, #0]
 801e000:	687b      	ldr	r3, [r7, #4]
 801e002:	695b      	ldr	r3, [r3, #20]
 801e004:	3358      	adds	r3, #88	@ 0x58
 801e006:	009b      	lsls	r3, r3, #2
 801e008:	589b      	ldr	r3, [r3, r2]
 801e00a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if class driver is available. */
    if (class == UX_NULL)
 801e00c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e00e:	2b00      	cmp	r3, #0
 801e010:	d101      	bne.n	801e016 <_ux_device_stack_interface_start+0x22>

        /* There is no class driver supported. */
        return (UX_NO_CLASS_MATCH);
 801e012:	2357      	movs	r3, #87	@ 0x57
 801e014:	e044      	b.n	801e0a0 <_ux_device_stack_interface_start+0xac>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801e016:	4b24      	ldr	r3, [pc, #144]	@ (801e0a8 <_ux_device_stack_interface_start+0xb4>)
 801e018:	681b      	ldr	r3, [r3, #0]
 801e01a:	3320      	adds	r3, #32
 801e01c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 801e01e:	2008      	movs	r0, #8
 801e020:	183b      	adds	r3, r7, r0
 801e022:	2201      	movs	r2, #1
 801e024:	601a      	str	r2, [r3, #0]
    class_command.ux_slave_class_command_interface =   (VOID *)interface;
 801e026:	183b      	adds	r3, r7, r0
 801e028:	687a      	ldr	r2, [r7, #4]
 801e02a:	609a      	str	r2, [r3, #8]
    class_command.ux_slave_class_command_class     =   interface -> ux_slave_interface_descriptor.bInterfaceClass;
 801e02c:	687b      	ldr	r3, [r7, #4]
 801e02e:	6a1a      	ldr	r2, [r3, #32]
 801e030:	183b      	adds	r3, r7, r0
 801e032:	615a      	str	r2, [r3, #20]
    class_command.ux_slave_class_command_subclass  =   interface -> ux_slave_interface_descriptor.bInterfaceSubClass;
 801e034:	687b      	ldr	r3, [r7, #4]
 801e036:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801e038:	183b      	adds	r3, r7, r0
 801e03a:	619a      	str	r2, [r3, #24]
    class_command.ux_slave_class_command_protocol  =   interface -> ux_slave_interface_descriptor.bInterfaceProtocol;
 801e03c:	687b      	ldr	r3, [r7, #4]
 801e03e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801e040:	183b      	adds	r3, r7, r0
 801e042:	61da      	str	r2, [r3, #28]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 801e044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e046:	6a1a      	ldr	r2, [r3, #32]
 801e048:	183b      	adds	r3, r7, r0
 801e04a:	611a      	str	r2, [r3, #16]
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 801e04c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e04e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801e050:	183b      	adds	r3, r7, r0
 801e052:	60da      	str	r2, [r3, #12]

    /* We can now memorize the interface pointer associated with this class.  */
    class -> ux_slave_class_interface = interface;
 801e054:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801e056:	2388      	movs	r3, #136	@ 0x88
 801e058:	005b      	lsls	r3, r3, #1
 801e05a:	6879      	ldr	r1, [r7, #4]
 801e05c:	50d1      	str	r1, [r2, r3]
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class -> ux_slave_class_entry_function(&class_command);
 801e05e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801e062:	0004      	movs	r4, r0
 801e064:	183a      	adds	r2, r7, r0
 801e066:	0010      	movs	r0, r2
 801e068:	4798      	blx	r3
 801e06a:	0003      	movs	r3, r0
 801e06c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 801e06e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e070:	2b00      	cmp	r3, #0
 801e072:	d114      	bne.n	801e09e <_ux_device_stack_interface_start+0xaa>
    {

        /* Store the class container. */
        class_command.ux_slave_class_command_class_ptr =  class;
 801e074:	193b      	adds	r3, r7, r4
 801e076:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801e078:	621a      	str	r2, [r3, #32]
        
        /* Store the command.  */
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 801e07a:	193b      	adds	r3, r7, r4
 801e07c:	2202      	movs	r2, #2
 801e07e:	601a      	str	r2, [r3, #0]
        
        /* Activate the class.  */
        status = class -> ux_slave_class_entry_function(&class_command);
 801e080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801e084:	193a      	adds	r2, r7, r4
 801e086:	0010      	movs	r0, r2
 801e088:	4798      	blx	r3
 801e08a:	0003      	movs	r3, r0
 801e08c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* If the class was successfully activated, set the class for the interface.  */
        if(status == UX_SUCCESS)
 801e08e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e090:	2b00      	cmp	r3, #0
 801e092:	d102      	bne.n	801e09a <_ux_device_stack_interface_start+0xa6>
            interface -> ux_slave_interface_class =  class;
 801e094:	687b      	ldr	r3, [r7, #4]
 801e096:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801e098:	605a      	str	r2, [r3, #4]

        return(status); 
 801e09a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e09c:	e000      	b.n	801e0a0 <_ux_device_stack_interface_start+0xac>
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
 801e09e:	2357      	movs	r3, #87	@ 0x57
}
 801e0a0:	0018      	movs	r0, r3
 801e0a2:	46bd      	mov	sp, r7
 801e0a4:	b011      	add	sp, #68	@ 0x44
 801e0a6:	bd90      	pop	{r4, r7, pc}
 801e0a8:	20011cac 	.word	0x20011cac

0801e0ac <_ux_device_stack_set_feature>:
/*                                            supported device requests,  */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801e0ac:	b580      	push	{r7, lr}
 801e0ae:	b08a      	sub	sp, #40	@ 0x28
 801e0b0:	af00      	add	r7, sp, #0
 801e0b2:	60f8      	str	r0, [r7, #12]
 801e0b4:	60b9      	str	r1, [r7, #8]
 801e0b6:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801e0b8:	4b29      	ldr	r3, [pc, #164]	@ (801e160 <_ux_device_stack_set_feature+0xb4>)
 801e0ba:	681b      	ldr	r3, [r3, #0]
 801e0bc:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801e0be:	4b28      	ldr	r3, [pc, #160]	@ (801e160 <_ux_device_stack_set_feature+0xb4>)
 801e0c0:	681b      	ldr	r3, [r3, #0]
 801e0c2:	3320      	adds	r3, #32
 801e0c4:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801e0c6:	69bb      	ldr	r3, [r7, #24]
 801e0c8:	333c      	adds	r3, #60	@ 0x3c
 801e0ca:	617b      	str	r3, [r7, #20]

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801e0cc:	68fb      	ldr	r3, [r7, #12]
 801e0ce:	2203      	movs	r2, #3
 801e0d0:	4013      	ands	r3, r2
 801e0d2:	d002      	beq.n	801e0da <_ux_device_stack_set_feature+0x2e>
 801e0d4:	2b02      	cmp	r3, #2
 801e0d6:	d016      	beq.n	801e106 <_ux_device_stack_set_feature+0x5a>
 801e0d8:	e037      	b.n	801e14a <_ux_device_stack_set_feature+0x9e>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801e0da:	68bb      	ldr	r3, [r7, #8]
 801e0dc:	2b01      	cmp	r3, #1
 801e0de:	d110      	bne.n	801e102 <_ux_device_stack_set_feature+0x56>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801e0e0:	4b1f      	ldr	r3, [pc, #124]	@ (801e160 <_ux_device_stack_set_feature+0xb4>)
 801e0e2:	681a      	ldr	r2, [r3, #0]
 801e0e4:	23d4      	movs	r3, #212	@ 0xd4
 801e0e6:	005b      	lsls	r3, r3, #1
 801e0e8:	58d3      	ldr	r3, [r2, r3]
 801e0ea:	2b00      	cmp	r3, #0
 801e0ec:	d007      	beq.n	801e0fe <_ux_device_stack_set_feature+0x52>
            {

                /* Enable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 801e0ee:	4b1c      	ldr	r3, [pc, #112]	@ (801e160 <_ux_device_stack_set_feature+0xb4>)
 801e0f0:	681a      	ldr	r2, [r3, #0]
 801e0f2:	23d6      	movs	r3, #214	@ 0xd6
 801e0f4:	005b      	lsls	r3, r3, #1
 801e0f6:	2101      	movs	r1, #1
 801e0f8:	50d1      	str	r1, [r2, r3]

                /* OK. */
                return (UX_SUCCESS);
 801e0fa:	2300      	movs	r3, #0
 801e0fc:	e02c      	b.n	801e158 <_ux_device_stack_set_feature+0xac>
            }
            else

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
 801e0fe:	2354      	movs	r3, #84	@ 0x54
 801e100:	e02a      	b.n	801e158 <_ux_device_stack_set_feature+0xac>
            return(UX_SUCCESS);
        }
#endif

        /* Request value not supported.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801e102:	2354      	movs	r3, #84	@ 0x54
 801e104:	e028      	b.n	801e158 <_ux_device_stack_set_feature+0xac>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only set feature for endpoint is ENDPOINT_STALL. This forces
           the endpoint to the stall situation.
           We need to find the endpoint through the interface(s). */
        interface =  device -> ux_slave_device_first_interface;
 801e106:	69bb      	ldr	r3, [r7, #24]
 801e108:	22f0      	movs	r2, #240	@ 0xf0
 801e10a:	589b      	ldr	r3, [r3, r2]
 801e10c:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface != UX_NULL)
 801e10e:	e019      	b.n	801e144 <_ux_device_stack_set_feature+0x98>
        {
#endif
            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface -> ux_slave_interface_first_endpoint;
 801e110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e112:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801e114:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801e116:	e00f      	b.n	801e138 <_ux_device_stack_set_feature+0x8c>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801e118:	6a3b      	ldr	r3, [r7, #32]
 801e11a:	695b      	ldr	r3, [r3, #20]
 801e11c:	687a      	ldr	r2, [r7, #4]
 801e11e:	429a      	cmp	r2, r3
 801e120:	d107      	bne.n	801e132 <_ux_device_stack_set_feature+0x86>
                {

                    /* Stall the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 801e122:	69fb      	ldr	r3, [r7, #28]
 801e124:	699b      	ldr	r3, [r3, #24]
 801e126:	6a3a      	ldr	r2, [r7, #32]
 801e128:	69f8      	ldr	r0, [r7, #28]
 801e12a:	2114      	movs	r1, #20
 801e12c:	4798      	blx	r3

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801e12e:	2300      	movs	r3, #0
 801e130:	e012      	b.n	801e158 <_ux_device_stack_set_feature+0xac>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801e132:	6a3b      	ldr	r3, [r7, #32]
 801e134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e136:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801e138:	6a3b      	ldr	r3, [r7, #32]
 801e13a:	2b00      	cmp	r3, #0
 801e13c:	d1ec      	bne.n	801e118 <_ux_device_stack_set_feature+0x6c>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 801e13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801e142:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface != UX_NULL)
 801e144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e146:	2b00      	cmp	r3, #0
 801e148:	d1e2      	bne.n	801e110 <_ux_device_stack_set_feature+0x64>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801e14a:	69fb      	ldr	r3, [r7, #28]
 801e14c:	699b      	ldr	r3, [r3, #24]
 801e14e:	697a      	ldr	r2, [r7, #20]
 801e150:	69f8      	ldr	r0, [r7, #28]
 801e152:	2114      	movs	r1, #20
 801e154:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801e156:	2300      	movs	r3, #0
    }
}
 801e158:	0018      	movs	r0, r3
 801e15a:	46bd      	mov	sp, r7
 801e15c:	b00a      	add	sp, #40	@ 0x28
 801e15e:	bd80      	pop	{r7, pc}
 801e160:	20011cac 	.word	0x20011cac

0801e164 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 801e164:	b580      	push	{r7, lr}
 801e166:	b088      	sub	sp, #32
 801e168:	af00      	add	r7, sp, #0
 801e16a:	6078      	str	r0, [r7, #4]
 801e16c:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801e16e:	4b18      	ldr	r3, [pc, #96]	@ (801e1d0 <_ux_device_stack_transfer_abort+0x6c>)
 801e170:	681b      	ldr	r3, [r3, #0]
 801e172:	61fb      	str	r3, [r7, #28]

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 801e174:	687b      	ldr	r3, [r7, #4]
 801e176:	683a      	ldr	r2, [r7, #0]
 801e178:	625a      	str	r2, [r3, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801e17a:	f3ef 8310 	mrs	r3, PRIMASK
 801e17e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801e180:	b672      	cpsid	i
    return(primask_value);
 801e182:	697b      	ldr	r3, [r7, #20]

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 801e184:	61bb      	str	r3, [r7, #24]

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 801e186:	687b      	ldr	r3, [r7, #4]
 801e188:	681b      	ldr	r3, [r3, #0]
 801e18a:	2b01      	cmp	r3, #1
 801e18c:	d114      	bne.n	801e1b8 <_ux_device_stack_transfer_abort+0x54>
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 801e18e:	69fb      	ldr	r3, [r7, #28]
 801e190:	699b      	ldr	r3, [r3, #24]
 801e192:	687a      	ldr	r2, [r7, #4]
 801e194:	69f8      	ldr	r0, [r7, #28]
 801e196:	210d      	movs	r1, #13
 801e198:	4798      	blx	r3
 801e19a:	69bb      	ldr	r3, [r7, #24]
 801e19c:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801e19e:	693b      	ldr	r3, [r7, #16]
 801e1a0:	f383 8810 	msr	PRIMASK, r3
}
 801e1a4:	46c0      	nop			@ (mov r8, r8)

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 801e1a6:	687b      	ldr	r3, [r7, #4]
 801e1a8:	2204      	movs	r2, #4
 801e1aa:	601a      	str	r2, [r3, #0]

        /* Wake up the device driver who is waiting on the semaphore.  */
        _ux_device_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 801e1ac:	687b      	ldr	r3, [r7, #4]
 801e1ae:	3330      	adds	r3, #48	@ 0x30
 801e1b0:	0018      	movs	r0, r3
 801e1b2:	f7fb fa1b 	bl	80195ec <_ux_utility_semaphore_put>
 801e1b6:	e005      	b.n	801e1c4 <_ux_device_stack_transfer_abort+0x60>
 801e1b8:	69bb      	ldr	r3, [r7, #24]
 801e1ba:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801e1bc:	68fb      	ldr	r3, [r7, #12]
 801e1be:	f383 8810 	msr	PRIMASK, r3
}
 801e1c2:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        UX_RESTORE
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
 801e1c4:	2300      	movs	r3, #0
}
 801e1c6:	0018      	movs	r0, r3
 801e1c8:	46bd      	mov	sp, r7
 801e1ca:	b008      	add	sp, #32
 801e1cc:	bd80      	pop	{r7, pc}
 801e1ce:	46c0      	nop			@ (mov r8, r8)
 801e1d0:	20011cac 	.word	0x20011cac

0801e1d4 <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 801e1d4:	b580      	push	{r7, lr}
 801e1d6:	b084      	sub	sp, #16
 801e1d8:	af00      	add	r7, sp, #0
 801e1da:	6078      	str	r0, [r7, #4]
 801e1dc:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ALL_REQUEST_ABORT, endpoint, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801e1de:	687b      	ldr	r3, [r7, #4]
 801e1e0:	3330      	adds	r3, #48	@ 0x30
 801e1e2:	60fb      	str	r3, [r7, #12]
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 801e1e4:	683a      	ldr	r2, [r7, #0]
 801e1e6:	68fb      	ldr	r3, [r7, #12]
 801e1e8:	0011      	movs	r1, r2
 801e1ea:	0018      	movs	r0, r3
 801e1ec:	f7ff ffba 	bl	801e164 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801e1f0:	2300      	movs	r3, #0
}
 801e1f2:	0018      	movs	r0, r3
 801e1f4:	46bd      	mov	sp, r7
 801e1f6:	b004      	add	sp, #16
 801e1f8:	bd80      	pop	{r7, pc}
	...

0801e1fc <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 801e1fc:	b580      	push	{r7, lr}
 801e1fe:	b08c      	sub	sp, #48	@ 0x30
 801e200:	af00      	add	r7, sp, #0
 801e202:	60f8      	str	r0, [r7, #12]
 801e204:	60b9      	str	r1, [r7, #8]
 801e206:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 801e208:	68fb      	ldr	r3, [r7, #12]
 801e20a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801e20c:	2b01      	cmp	r3, #1
 801e20e:	d101      	bne.n	801e214 <_ux_device_stack_transfer_request+0x18>
        return(UX_SUCCESS);
 801e210:	2300      	movs	r3, #0
 801e212:	e073      	b.n	801e2fc <_ux_device_stack_transfer_request+0x100>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801e214:	f3ef 8310 	mrs	r3, PRIMASK
 801e218:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801e21a:	b672      	cpsid	i
    return(primask_value);
 801e21c:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to prevent the disconnection ISR from preempting us
       while we check the device state and set the transfer status.  */
    UX_DISABLE
 801e21e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 801e220:	4b38      	ldr	r3, [pc, #224]	@ (801e304 <_ux_device_stack_transfer_request+0x108>)
 801e222:	681b      	ldr	r3, [r3, #0]
 801e224:	6a1b      	ldr	r3, [r3, #32]
 801e226:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if ((device_state == UX_DEVICE_ATTACHED) || (device_state == UX_DEVICE_ADDRESSED)
 801e228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e22a:	2b01      	cmp	r3, #1
 801e22c:	d005      	beq.n	801e23a <_ux_device_stack_transfer_request+0x3e>
 801e22e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e230:	2b02      	cmp	r3, #2
 801e232:	d002      	beq.n	801e23a <_ux_device_stack_transfer_request+0x3e>
            || (device_state == UX_DEVICE_CONFIGURED))
 801e234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e236:	2b03      	cmp	r3, #3
 801e238:	d114      	bne.n	801e264 <_ux_device_stack_transfer_request+0x68>

        /* Set the transfer to pending.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING; 
 801e23a:	68fb      	ldr	r3, [r7, #12]
 801e23c:	2201      	movs	r2, #1
 801e23e:	601a      	str	r2, [r3, #0]
 801e240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e242:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801e244:	697b      	ldr	r3, [r7, #20]
 801e246:	f383 8810 	msr	PRIMASK, r3
}
 801e24a:	46c0      	nop			@ (mov r8, r8)
                    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_REQUEST, transfer_request, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801e24c:	4b2d      	ldr	r3, [pc, #180]	@ (801e304 <_ux_device_stack_transfer_request+0x108>)
 801e24e:	681b      	ldr	r3, [r3, #0]
 801e250:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801e252:	68fb      	ldr	r3, [r7, #12]
 801e254:	689b      	ldr	r3, [r3, #8]
 801e256:	623b      	str	r3, [r7, #32]
    
    /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 801e258:	6a3b      	ldr	r3, [r7, #32]
 801e25a:	699b      	ldr	r3, [r3, #24]
 801e25c:	2203      	movs	r2, #3
 801e25e:	4013      	ands	r3, r2
 801e260:	d10b      	bne.n	801e27a <_ux_device_stack_transfer_request+0x7e>
 801e262:	e01a      	b.n	801e29a <_ux_device_stack_transfer_request+0x9e>
 801e264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e266:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801e268:	693b      	ldr	r3, [r7, #16]
 801e26a:	f383 8810 	msr	PRIMASK, r3
}
 801e26e:	46c0      	nop			@ (mov r8, r8)
        return(UX_TRANSFER_NOT_READY);
 801e270:	2325      	movs	r3, #37	@ 0x25
 801e272:	e043      	b.n	801e2fc <_ux_device_stack_transfer_request+0x100>
        /* Check if the endpoint is STALLED. In this case, we must refuse the transaction until the endpoint
           has been reset by the host.  */
        while (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)

            /* Wait for 100ms for endpoint to be reset by a CLEAR_FEATURE command.  */
            _ux_utility_delay_ms(100);
 801e274:	2064      	movs	r0, #100	@ 0x64
 801e276:	f7fa fd73 	bl	8018d60 <_ux_utility_delay_ms>
        while (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 801e27a:	6a3b      	ldr	r3, [r7, #32]
 801e27c:	685b      	ldr	r3, [r3, #4]
 801e27e:	2b02      	cmp	r3, #2
 801e280:	d0f8      	beq.n	801e274 <_ux_device_stack_transfer_request+0x78>

        /* Isolate the direction from the endpoint address.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 801e282:	6a3b      	ldr	r3, [r7, #32]
 801e284:	695b      	ldr	r3, [r3, #20]
 801e286:	2280      	movs	r2, #128	@ 0x80
 801e288:	4013      	ands	r3, r2
 801e28a:	d003      	beq.n	801e294 <_ux_device_stack_transfer_request+0x98>
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801e28c:	68fb      	ldr	r3, [r7, #12]
 801e28e:	2203      	movs	r2, #3
 801e290:	629a      	str	r2, [r3, #40]	@ 0x28
 801e292:	e002      	b.n	801e29a <_ux_device_stack_transfer_request+0x9e>
        else    
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 801e294:	68fb      	ldr	r3, [r7, #12]
 801e296:	2202      	movs	r2, #2
 801e298:	629a      	str	r2, [r3, #40]	@ 0x28

    /* See if we need to force a zero length packet at the end of the transfer. 
       This happens on a DATA IN and when the host requested length is not met
       and the last packet is on a boundary. If slave_length is zero, then it is 
       a explicit ZLP request, no need to force ZLP.  */
    if ((transfer_request -> ux_slave_transfer_request_phase ==  UX_TRANSFER_PHASE_DATA_OUT) &&
 801e29a:	68fb      	ldr	r3, [r7, #12]
 801e29c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e29e:	2b03      	cmp	r3, #3
 801e2a0:	d113      	bne.n	801e2ca <_ux_device_stack_transfer_request+0xce>
 801e2a2:	68bb      	ldr	r3, [r7, #8]
 801e2a4:	2b00      	cmp	r3, #0
 801e2a6:	d010      	beq.n	801e2ca <_ux_device_stack_transfer_request+0xce>
        (slave_length != 0) && (host_length != slave_length) && 
 801e2a8:	687a      	ldr	r2, [r7, #4]
 801e2aa:	68bb      	ldr	r3, [r7, #8]
 801e2ac:	429a      	cmp	r2, r3
 801e2ae:	d00c      	beq.n	801e2ca <_ux_device_stack_transfer_request+0xce>
        (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 801e2b0:	6a3b      	ldr	r3, [r7, #32]
 801e2b2:	69da      	ldr	r2, [r3, #28]
 801e2b4:	68bb      	ldr	r3, [r7, #8]
 801e2b6:	0011      	movs	r1, r2
 801e2b8:	0018      	movs	r0, r3
 801e2ba:	f7e8 f949 	bl	8006550 <__aeabi_uidivmod>
 801e2be:	1e0b      	subs	r3, r1, #0
        (slave_length != 0) && (host_length != slave_length) && 
 801e2c0:	d103      	bne.n	801e2ca <_ux_device_stack_transfer_request+0xce>
    {

        /* If so force Zero Length Packet.  */
        transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 801e2c2:	68fb      	ldr	r3, [r7, #12]
 801e2c4:	2201      	movs	r2, #1
 801e2c6:	651a      	str	r2, [r3, #80]	@ 0x50
 801e2c8:	e002      	b.n	801e2d0 <_ux_device_stack_transfer_request+0xd4>
    }
    else
    {

        /* Condition is not met, do not force a Zero Length Packet.  */
        transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801e2ca:	68fb      	ldr	r3, [r7, #12]
 801e2cc:	2200      	movs	r2, #0
 801e2ce:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801e2d0:	68fb      	ldr	r3, [r7, #12]
 801e2d2:	2200      	movs	r2, #0
 801e2d4:	619a      	str	r2, [r3, #24]

    /* Determine how many bytes to send in this transaction.  We keep track of the original
        length and have a working length.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 801e2d6:	68fb      	ldr	r3, [r7, #12]
 801e2d8:	68ba      	ldr	r2, [r7, #8]
 801e2da:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 801e2dc:	68fb      	ldr	r3, [r7, #12]
 801e2de:	68ba      	ldr	r2, [r7, #8]
 801e2e0:	61da      	str	r2, [r3, #28]

    /* Save the buffer pointer.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =  
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 801e2e2:	68fb      	ldr	r3, [r7, #12]
 801e2e4:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =  
 801e2e6:	68fb      	ldr	r3, [r7, #12]
 801e2e8:	611a      	str	r2, [r3, #16]

    /* Call the DCD driver transfer function.   */
    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_REQUEST, transfer_request);
 801e2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e2ec:	699b      	ldr	r3, [r3, #24]
 801e2ee:	68fa      	ldr	r2, [r7, #12]
 801e2f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e2f2:	210c      	movs	r1, #12
 801e2f4:	4798      	blx	r3
 801e2f6:	0003      	movs	r3, r0
 801e2f8:	61fb      	str	r3, [r7, #28]

    /* And return the status.  */
    return(status);
 801e2fa:	69fb      	ldr	r3, [r7, #28]

#endif
}
 801e2fc:	0018      	movs	r0, r3
 801e2fe:	46bd      	mov	sp, r7
 801e300:	b00c      	add	sp, #48	@ 0x30
 801e302:	bd80      	pop	{r7, pc}
 801e304:	20011cac 	.word	0x20011cac

0801e308 <USBPD_PreInitOs>:
/* Private functions ---------------------------------------------------------*/

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
unsigned int USBPD_PreInitOs(void)
{
 801e308:	b580      	push	{r7, lr}
 801e30a:	af00      	add	r7, sp, #0
  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 801e30c:	f7f9 fabc 	bl	8017888 <USBPD_HW_IF_GlobalHwInit>
 /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 801e310:	f000 f808 	bl	801e324 <USBPD_DPM_InitCore>
 801e314:	1e03      	subs	r3, r0, #0
 801e316:	d001      	beq.n	801e31c <USBPD_PreInitOs+0x14>
  {
    return USBPD_ERROR;
 801e318:	2302      	movs	r3, #2
 801e31a:	e000      	b.n	801e31e <USBPD_PreInitOs+0x16>
  }

  return USBPD_OK;
 801e31c:	2300      	movs	r3, #0
}
 801e31e:	0018      	movs	r0, r3
 801e320:	46bd      	mov	sp, r7
 801e322:	bd80      	pop	{r7, pc}

0801e324 <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 801e324:	b5b0      	push	{r4, r5, r7, lr}
 801e326:	b082      	sub	sp, #8
 801e328:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 801e32a:	1dfb      	adds	r3, r7, #7
 801e32c:	2200      	movs	r2, #0
 801e32e:	701a      	strb	r2, [r3, #0]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(LIB_ID))
 801e330:	4b62      	ldr	r3, [pc, #392]	@ (801e4bc <USBPD_DPM_InitCore+0x198>)
 801e332:	0018      	movs	r0, r3
 801e334:	f7e3 fa06 	bl	8001744 <USBPD_PE_CheckLIB>
 801e338:	0003      	movs	r3, r0
 801e33a:	2b01      	cmp	r3, #1
 801e33c:	d003      	beq.n	801e346 <USBPD_DPM_InitCore+0x22>
  {
    _retr = USBPD_ERROR;
 801e33e:	1dfb      	adds	r3, r7, #7
 801e340:	2202      	movs	r2, #2
 801e342:	701a      	strb	r2, [r3, #0]
    goto error;
 801e344:	e0b4      	b.n	801e4b0 <USBPD_DPM_InitCore+0x18c>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 801e346:	f7e3 fa0b 	bl	8001760 <USBPD_PE_GetMemoryConsumption>
 801e34a:	0003      	movs	r3, r0
 801e34c:	603b      	str	r3, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 801e34e:	1dbb      	adds	r3, r7, #6
 801e350:	2200      	movs	r2, #0
 801e352:	701a      	strb	r2, [r3, #0]
 801e354:	e0a6      	b.n	801e4a4 <USBPD_DPM_InitCore+0x180>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 801e356:	1dbb      	adds	r3, r7, #6
 801e358:	781b      	ldrb	r3, [r3, #0]
 801e35a:	4a59      	ldr	r2, [pc, #356]	@ (801e4c0 <USBPD_DPM_InitCore+0x19c>)
 801e35c:	009b      	lsls	r3, r3, #2
 801e35e:	18d3      	adds	r3, r2, r3
 801e360:	785a      	ldrb	r2, [r3, #1]
 801e362:	2108      	movs	r1, #8
 801e364:	438a      	bics	r2, r1
 801e366:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 801e368:	1dbb      	adds	r3, r7, #6
 801e36a:	781a      	ldrb	r2, [r3, #0]
 801e36c:	1dbb      	adds	r3, r7, #6
 801e36e:	7818      	ldrb	r0, [r3, #0]
 801e370:	4954      	ldr	r1, [pc, #336]	@ (801e4c4 <USBPD_DPM_InitCore+0x1a0>)
 801e372:	0013      	movs	r3, r2
 801e374:	005b      	lsls	r3, r3, #1
 801e376:	189b      	adds	r3, r3, r2
 801e378:	009b      	lsls	r3, r3, #2
 801e37a:	18cb      	adds	r3, r1, r3
 801e37c:	791b      	ldrb	r3, [r3, #4]
 801e37e:	079b      	lsls	r3, r3, #30
 801e380:	0f9b      	lsrs	r3, r3, #30
 801e382:	b2d9      	uxtb	r1, r3
 801e384:	4b4e      	ldr	r3, [pc, #312]	@ (801e4c0 <USBPD_DPM_InitCore+0x19c>)
 801e386:	0082      	lsls	r2, r0, #2
 801e388:	2003      	movs	r0, #3
 801e38a:	4001      	ands	r1, r0
 801e38c:	000c      	movs	r4, r1
 801e38e:	5cd1      	ldrb	r1, [r2, r3]
 801e390:	2003      	movs	r0, #3
 801e392:	4381      	bics	r1, r0
 801e394:	1c08      	adds	r0, r1, #0
 801e396:	1c21      	adds	r1, r4, #0
 801e398:	4301      	orrs	r1, r0
 801e39a:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 801e39c:	1dbb      	adds	r3, r7, #6
 801e39e:	781a      	ldrb	r2, [r3, #0]
 801e3a0:	1dbb      	adds	r3, r7, #6
 801e3a2:	7818      	ldrb	r0, [r3, #0]
 801e3a4:	4947      	ldr	r1, [pc, #284]	@ (801e4c4 <USBPD_DPM_InitCore+0x1a0>)
 801e3a6:	0013      	movs	r3, r2
 801e3a8:	005b      	lsls	r3, r3, #1
 801e3aa:	189b      	adds	r3, r3, r2
 801e3ac:	009b      	lsls	r3, r3, #2
 801e3ae:	18cb      	adds	r3, r1, r3
 801e3b0:	791b      	ldrb	r3, [r3, #4]
 801e3b2:	075b      	lsls	r3, r3, #29
 801e3b4:	0fdb      	lsrs	r3, r3, #31
 801e3b6:	b2d9      	uxtb	r1, r3
 801e3b8:	4b41      	ldr	r3, [pc, #260]	@ (801e4c0 <USBPD_DPM_InitCore+0x19c>)
 801e3ba:	0082      	lsls	r2, r0, #2
 801e3bc:	2001      	movs	r0, #1
 801e3be:	4001      	ands	r1, r0
 801e3c0:	008c      	lsls	r4, r1, #2
 801e3c2:	5cd1      	ldrb	r1, [r2, r3]
 801e3c4:	2004      	movs	r0, #4
 801e3c6:	4381      	bics	r1, r0
 801e3c8:	1c08      	adds	r0, r1, #0
 801e3ca:	1c21      	adds	r1, r4, #0
 801e3cc:	4301      	orrs	r1, r0
 801e3ce:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 801e3d0:	1dbb      	adds	r3, r7, #6
 801e3d2:	781a      	ldrb	r2, [r3, #0]
 801e3d4:	4b3a      	ldr	r3, [pc, #232]	@ (801e4c0 <USBPD_DPM_InitCore+0x19c>)
 801e3d6:	0092      	lsls	r2, r2, #2
 801e3d8:	5cd1      	ldrb	r1, [r2, r3]
 801e3da:	2010      	movs	r0, #16
 801e3dc:	4381      	bics	r1, r0
 801e3de:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 801e3e0:	1dbb      	adds	r3, r7, #6
 801e3e2:	781a      	ldrb	r2, [r3, #0]
 801e3e4:	4b36      	ldr	r3, [pc, #216]	@ (801e4c0 <USBPD_DPM_InitCore+0x19c>)
 801e3e6:	0092      	lsls	r2, r2, #2
 801e3e8:	5cd1      	ldrb	r1, [r2, r3]
 801e3ea:	203f      	movs	r0, #63	@ 0x3f
 801e3ec:	4001      	ands	r1, r0
 801e3ee:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 801e3f0:	1dbb      	adds	r3, r7, #6
 801e3f2:	781b      	ldrb	r3, [r3, #0]
 801e3f4:	4a32      	ldr	r2, [pc, #200]	@ (801e4c0 <USBPD_DPM_InitCore+0x19c>)
 801e3f6:	009b      	lsls	r3, r3, #2
 801e3f8:	18d3      	adds	r3, r2, r3
 801e3fa:	785a      	ldrb	r2, [r3, #1]
 801e3fc:	2160      	movs	r1, #96	@ 0x60
 801e3fe:	438a      	bics	r2, r1
 801e400:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 801e402:	1dbb      	adds	r3, r7, #6
 801e404:	781b      	ldrb	r3, [r3, #0]
 801e406:	4a2e      	ldr	r2, [pc, #184]	@ (801e4c0 <USBPD_DPM_InitCore+0x19c>)
 801e408:	009b      	lsls	r3, r3, #2
 801e40a:	18d3      	adds	r3, r2, r3
 801e40c:	785a      	ldrb	r2, [r3, #1]
 801e40e:	217f      	movs	r1, #127	@ 0x7f
 801e410:	400a      	ands	r2, r1
 801e412:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index,
 801e414:	1dbb      	adds	r3, r7, #6
 801e416:	781a      	ldrb	r2, [r3, #0]
 801e418:	0013      	movs	r3, r2
 801e41a:	005b      	lsls	r3, r3, #1
 801e41c:	189b      	adds	r3, r3, r2
 801e41e:	009b      	lsls	r3, r3, #2
 801e420:	4a28      	ldr	r2, [pc, #160]	@ (801e4c4 <USBPD_DPM_InitCore+0x1a0>)
 801e422:	189c      	adds	r4, r3, r2
 801e424:	1dbb      	adds	r3, r7, #6
 801e426:	781b      	ldrb	r3, [r3, #0]
 801e428:	009a      	lsls	r2, r3, #2
 801e42a:	4b25      	ldr	r3, [pc, #148]	@ (801e4c0 <USBPD_DPM_InitCore+0x19c>)
 801e42c:	18d2      	adds	r2, r2, r3
 801e42e:	4926      	ldr	r1, [pc, #152]	@ (801e4c8 <USBPD_DPM_InitCore+0x1a4>)
 801e430:	1dbb      	adds	r3, r7, #6
 801e432:	7818      	ldrb	r0, [r3, #0]
 801e434:	0013      	movs	r3, r2
 801e436:	0022      	movs	r2, r4
 801e438:	f7e1 ff9a 	bl	8000370 <USBPD_CAD_Init>
 801e43c:	1e03      	subs	r3, r0, #0
 801e43e:	d003      	beq.n	801e448 <USBPD_DPM_InitCore+0x124>
 801e440:	1dfb      	adds	r3, r7, #7
 801e442:	2202      	movs	r2, #2
 801e444:	701a      	strb	r2, [r3, #0]
 801e446:	e033      	b.n	801e4b0 <USBPD_DPM_InitCore+0x18c>
                                           &CAD_cbs,
                                           &DPM_Settings[_port_index],
                                           &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 801e448:	1dbb      	adds	r3, r7, #6
 801e44a:	781a      	ldrb	r2, [r3, #0]
 801e44c:	0013      	movs	r3, r2
 801e44e:	005b      	lsls	r3, r3, #1
 801e450:	189b      	adds	r3, r3, r2
 801e452:	009b      	lsls	r3, r3, #2
 801e454:	4a1b      	ldr	r2, [pc, #108]	@ (801e4c4 <USBPD_DPM_InitCore+0x1a0>)
 801e456:	1899      	adds	r1, r3, r2
 801e458:	1dbb      	adds	r3, r7, #6
 801e45a:	781b      	ldrb	r3, [r3, #0]
 801e45c:	009a      	lsls	r2, r3, #2
 801e45e:	4b18      	ldr	r3, [pc, #96]	@ (801e4c0 <USBPD_DPM_InitCore+0x19c>)
 801e460:	18d2      	adds	r2, r2, r3
 801e462:	1dfc      	adds	r4, r7, #7
 801e464:	4d19      	ldr	r5, [pc, #100]	@ (801e4cc <USBPD_DPM_InitCore+0x1a8>)
 801e466:	1dbb      	adds	r3, r7, #6
 801e468:	7818      	ldrb	r0, [r3, #0]
 801e46a:	002b      	movs	r3, r5
 801e46c:	f7e2 f85e 	bl	800052c <USBPD_PE_Init>
 801e470:	0003      	movs	r3, r0
 801e472:	7023      	strb	r3, [r4, #0]
 801e474:	1dfb      	adds	r3, r7, #7
 801e476:	781b      	ldrb	r3, [r3, #0]
 801e478:	2b00      	cmp	r3, #0
 801e47a:	d119      	bne.n	801e4b0 <USBPD_DPM_InitCore+0x18c>
                                         &DPM_Params[_port_index], &dpmCallbacks));

    /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 801e47c:	1dbb      	adds	r3, r7, #6
 801e47e:	781b      	ldrb	r3, [r3, #0]
 801e480:	4a0f      	ldr	r2, [pc, #60]	@ (801e4c0 <USBPD_DPM_InitCore+0x19c>)
 801e482:	009b      	lsls	r3, r3, #2
 801e484:	18d3      	adds	r3, r2, r3
 801e486:	785a      	ldrb	r2, [r3, #1]
 801e488:	2108      	movs	r1, #8
 801e48a:	430a      	orrs	r2, r1
 801e48c:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
    USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 801e48e:	1dbb      	adds	r3, r7, #6
 801e490:	781b      	ldrb	r3, [r3, #0]
 801e492:	2101      	movs	r1, #1
 801e494:	0018      	movs	r0, r3
 801e496:	f7e1 ff98 	bl	80003ca <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 801e49a:	1dbb      	adds	r3, r7, #6
 801e49c:	1dba      	adds	r2, r7, #6
 801e49e:	7812      	ldrb	r2, [r2, #0]
 801e4a0:	3201      	adds	r2, #1
 801e4a2:	701a      	strb	r2, [r3, #0]
 801e4a4:	1dbb      	adds	r3, r7, #6
 801e4a6:	781b      	ldrb	r3, [r3, #0]
 801e4a8:	2b01      	cmp	r3, #1
 801e4aa:	d800      	bhi.n	801e4ae <USBPD_DPM_InitCore+0x18a>
 801e4ac:	e753      	b.n	801e356 <USBPD_DPM_InitCore+0x32>

#ifdef _LOW_POWER
  USBPD_LOWPOWER_Init();
#endif /* _LOW_POWER */

error :
 801e4ae:	46c0      	nop			@ (mov r8, r8)
  return _retr;
 801e4b0:	1dfb      	adds	r3, r7, #7
 801e4b2:	781b      	ldrb	r3, [r3, #0]
}
 801e4b4:	0018      	movs	r0, r3
 801e4b6:	46bd      	mov	sp, r7
 801e4b8:	b002      	add	sp, #8
 801e4ba:	bdb0      	pop	{r4, r5, r7, pc}
 801e4bc:	30410000 	.word	0x30410000
 801e4c0:	20011eb8 	.word	0x20011eb8
 801e4c4:	200000b0 	.word	0x200000b0
 801e4c8:	080205cc 	.word	0x080205cc
 801e4cc:	080205d4 	.word	0x080205d4

0801e4d0 <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 801e4d0:	b580      	push	{r7, lr}
 801e4d2:	b084      	sub	sp, #16
 801e4d4:	af00      	add	r7, sp, #0
 801e4d6:	0002      	movs	r2, r0
 801e4d8:	1dfb      	adds	r3, r7, #7
 801e4da:	701a      	strb	r2, [r3, #0]
  OS_PUT_MESSAGE_QUEUE(PEQueueId[PortNum], 0xFFFFU, 0U);
 801e4dc:	4b09      	ldr	r3, [pc, #36]	@ (801e504 <USBPD_PE_TaskWakeUp+0x34>)
 801e4de:	60fb      	str	r3, [r7, #12]
 801e4e0:	1dfb      	adds	r3, r7, #7
 801e4e2:	781a      	ldrb	r2, [r3, #0]
 801e4e4:	0013      	movs	r3, r2
 801e4e6:	00db      	lsls	r3, r3, #3
 801e4e8:	1a9b      	subs	r3, r3, r2
 801e4ea:	00db      	lsls	r3, r3, #3
 801e4ec:	4a06      	ldr	r2, [pc, #24]	@ (801e508 <USBPD_PE_TaskWakeUp+0x38>)
 801e4ee:	189b      	adds	r3, r3, r2
 801e4f0:	220c      	movs	r2, #12
 801e4f2:	18b9      	adds	r1, r7, r2
 801e4f4:	2200      	movs	r2, #0
 801e4f6:	0018      	movs	r0, r3
 801e4f8:	f7f6 fc1c 	bl	8014d34 <_txe_queue_send>
}
 801e4fc:	46c0      	nop			@ (mov r8, r8)
 801e4fe:	46bd      	mov	sp, r7
 801e500:	b004      	add	sp, #16
 801e502:	bd80      	pop	{r7, pc}
 801e504:	0000ffff 	.word	0x0000ffff
 801e508:	20011e48 	.word	0x20011e48

0801e50c <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 801e50c:	b580      	push	{r7, lr}
 801e50e:	b082      	sub	sp, #8
 801e510:	af00      	add	r7, sp, #0
  OS_PUT_MESSAGE_QUEUE(CADQueueId, 0xFFFF, 0);
 801e512:	4b06      	ldr	r3, [pc, #24]	@ (801e52c <USBPD_DPM_CADTaskWakeUp+0x20>)
 801e514:	607b      	str	r3, [r7, #4]
 801e516:	1d39      	adds	r1, r7, #4
 801e518:	4b05      	ldr	r3, [pc, #20]	@ (801e530 <USBPD_DPM_CADTaskWakeUp+0x24>)
 801e51a:	2200      	movs	r2, #0
 801e51c:	0018      	movs	r0, r3
 801e51e:	f7f6 fc09 	bl	8014d34 <_txe_queue_send>
}
 801e522:	46c0      	nop			@ (mov r8, r8)
 801e524:	46bd      	mov	sp, r7
 801e526:	b002      	add	sp, #8
 801e528:	bd80      	pop	{r7, pc}
 801e52a:	46c0      	nop			@ (mov r8, r8)
 801e52c:	0000ffff 	.word	0x0000ffff
 801e530:	20011e10 	.word	0x20011e10

0801e534 <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 801e534:	b580      	push	{r7, lr}
 801e536:	b084      	sub	sp, #16
 801e538:	af00      	add	r7, sp, #0
 801e53a:	603a      	str	r2, [r7, #0]
 801e53c:	1dfb      	adds	r3, r7, #7
 801e53e:	1c02      	adds	r2, r0, #0
 801e540:	701a      	strb	r2, [r3, #0]
 801e542:	1dbb      	adds	r3, r7, #6
 801e544:	1c0a      	adds	r2, r1, #0
 801e546:	701a      	strb	r2, [r3, #0]
 /* _TRACE */
  (void)(Cc);
  switch (State)
 801e548:	1dbb      	adds	r3, r7, #6
 801e54a:	781b      	ldrb	r3, [r3, #0]
 801e54c:	2b04      	cmp	r3, #4
 801e54e:	d009      	beq.n	801e564 <USBPD_DPM_CADCallback+0x30>
 801e550:	dd00      	ble.n	801e554 <USBPD_DPM_CADCallback+0x20>
 801e552:	e06f      	b.n	801e634 <USBPD_DPM_CADCallback+0x100>
 801e554:	2b03      	cmp	r3, #3
 801e556:	d01d      	beq.n	801e594 <USBPD_DPM_CADCallback+0x60>
 801e558:	dc6c      	bgt.n	801e634 <USBPD_DPM_CADCallback+0x100>
 801e55a:	2b01      	cmp	r3, #1
 801e55c:	d01a      	beq.n	801e594 <USBPD_DPM_CADCallback+0x60>
 801e55e:	2b02      	cmp	r3, #2
 801e560:	d00c      	beq.n	801e57c <USBPD_DPM_CADCallback+0x48>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
      break;
    }
    default :
      /* nothing to do */
      break;
 801e562:	e067      	b.n	801e634 <USBPD_DPM_CADCallback+0x100>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTEMC);
 801e564:	1dfb      	adds	r3, r7, #7
 801e566:	781b      	ldrb	r3, [r3, #0]
 801e568:	2104      	movs	r1, #4
 801e56a:	0018      	movs	r0, r3
 801e56c:	f000 f932 	bl	801e7d4 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 801e570:	1dfb      	adds	r3, r7, #7
 801e572:	781b      	ldrb	r3, [r3, #0]
 801e574:	0018      	movs	r0, r3
 801e576:	f000 f867 	bl	801e648 <DPM_StartPETask>
      break;
 801e57a:	e05c      	b.n	801e636 <USBPD_DPM_CADCallback+0x102>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTACHED);
 801e57c:	1dfb      	adds	r3, r7, #7
 801e57e:	781b      	ldrb	r3, [r3, #0]
 801e580:	2102      	movs	r1, #2
 801e582:	0018      	movs	r0, r3
 801e584:	f000 f926 	bl	801e7d4 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 801e588:	1dfb      	adds	r3, r7, #7
 801e58a:	781b      	ldrb	r3, [r3, #0]
 801e58c:	0018      	movs	r0, r3
 801e58e:	f000 f85b 	bl	801e648 <DPM_StartPETask>
      break;
 801e592:	e050      	b.n	801e636 <USBPD_DPM_CADCallback+0x102>
      uint8_t _timeout = 0;
 801e594:	230f      	movs	r3, #15
 801e596:	18fb      	adds	r3, r7, r3
 801e598:	2200      	movs	r2, #0
 801e59a:	701a      	strb	r2, [r3, #0]
      USBPD_PE_TaskWakeUp(PortNum);
 801e59c:	1dfb      	adds	r3, r7, #7
 801e59e:	781b      	ldrb	r3, [r3, #0]
 801e5a0:	0018      	movs	r0, r3
 801e5a2:	f7ff ff95 	bl	801e4d0 <USBPD_PE_TaskWakeUp>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 801e5a6:	e016      	b.n	801e5d6 <USBPD_DPM_CADCallback+0xa2>
        (void)OS_DELAY(1);
 801e5a8:	2001      	movs	r0, #1
 801e5aa:	f7f4 ffd9 	bl	8013560 <_tx_thread_sleep>
        _timeout++;
 801e5ae:	210f      	movs	r1, #15
 801e5b0:	187b      	adds	r3, r7, r1
 801e5b2:	781a      	ldrb	r2, [r3, #0]
 801e5b4:	187b      	adds	r3, r7, r1
 801e5b6:	3201      	adds	r2, #1
 801e5b8:	701a      	strb	r2, [r3, #0]
        if (_timeout > 30u)
 801e5ba:	187b      	adds	r3, r7, r1
 801e5bc:	781b      	ldrb	r3, [r3, #0]
 801e5be:	2b1e      	cmp	r3, #30
 801e5c0:	d909      	bls.n	801e5d6 <USBPD_DPM_CADCallback+0xa2>
          (void)OS_TASK_SUSPEND(&DPM_PEThreadId_Table[PortNum]);
 801e5c2:	1dfb      	adds	r3, r7, #7
 801e5c4:	781b      	ldrb	r3, [r3, #0]
 801e5c6:	22b0      	movs	r2, #176	@ 0xb0
 801e5c8:	435a      	muls	r2, r3
 801e5ca:	4b1d      	ldr	r3, [pc, #116]	@ (801e640 <USBPD_DPM_CADCallback+0x10c>)
 801e5cc:	18d3      	adds	r3, r2, r3
 801e5ce:	0018      	movs	r0, r3
 801e5d0:	f7f6 febe 	bl	8015350 <_txe_thread_suspend>
          break;
 801e5d4:	e009      	b.n	801e5ea <USBPD_DPM_CADCallback+0xb6>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 801e5d6:	1dfb      	adds	r3, r7, #7
 801e5d8:	781b      	ldrb	r3, [r3, #0]
 801e5da:	4a19      	ldr	r2, [pc, #100]	@ (801e640 <USBPD_DPM_CADCallback+0x10c>)
 801e5dc:	21b0      	movs	r1, #176	@ 0xb0
 801e5de:	434b      	muls	r3, r1
 801e5e0:	18d3      	adds	r3, r2, r3
 801e5e2:	3330      	adds	r3, #48	@ 0x30
 801e5e4:	681b      	ldr	r3, [r3, #0]
 801e5e6:	2b03      	cmp	r3, #3
 801e5e8:	d1de      	bne.n	801e5a8 <USBPD_DPM_CADCallback+0x74>
      USBPD_PE_StateMachine_Stop(PortNum);
 801e5ea:	1dfb      	adds	r3, r7, #7
 801e5ec:	781b      	ldrb	r3, [r3, #0]
 801e5ee:	0018      	movs	r0, r3
 801e5f0:	f7e2 f867 	bl	80006c2 <USBPD_PE_StateMachine_Stop>
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 801e5f4:	1dfb      	adds	r3, r7, #7
 801e5f6:	781a      	ldrb	r2, [r3, #0]
 801e5f8:	4b12      	ldr	r3, [pc, #72]	@ (801e644 <USBPD_DPM_CADCallback+0x110>)
 801e5fa:	0092      	lsls	r2, r2, #2
 801e5fc:	5cd1      	ldrb	r1, [r2, r3]
 801e5fe:	2010      	movs	r0, #16
 801e600:	4381      	bics	r1, r0
 801e602:	54d1      	strb	r1, [r2, r3]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 801e604:	1dfb      	adds	r3, r7, #7
 801e606:	781b      	ldrb	r3, [r3, #0]
 801e608:	4a0e      	ldr	r2, [pc, #56]	@ (801e644 <USBPD_DPM_CADCallback+0x110>)
 801e60a:	009b      	lsls	r3, r3, #2
 801e60c:	18d3      	adds	r3, r2, r3
 801e60e:	785a      	ldrb	r2, [r3, #1]
 801e610:	2107      	movs	r1, #7
 801e612:	438a      	bics	r2, r1
 801e614:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 801e616:	1dbb      	adds	r3, r7, #6
 801e618:	781a      	ldrb	r2, [r3, #0]
 801e61a:	1dfb      	adds	r3, r7, #7
 801e61c:	781b      	ldrb	r3, [r3, #0]
 801e61e:	0011      	movs	r1, r2
 801e620:	0018      	movs	r0, r3
 801e622:	f000 f8d7 	bl	801e7d4 <USBPD_DPM_UserCableDetection>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
 801e626:	1dfb      	adds	r3, r7, #7
 801e628:	781b      	ldrb	r3, [r3, #0]
 801e62a:	2169      	movs	r1, #105	@ 0x69
 801e62c:	0018      	movs	r0, r3
 801e62e:	f000 f8de 	bl	801e7ee <USBPD_DPM_Notification>
      break;
 801e632:	e000      	b.n	801e636 <USBPD_DPM_CADCallback+0x102>
      break;
 801e634:	46c0      	nop			@ (mov r8, r8)
  }
}
 801e636:	46c0      	nop			@ (mov r8, r8)
 801e638:	46bd      	mov	sp, r7
 801e63a:	b004      	add	sp, #16
 801e63c:	bd80      	pop	{r7, pc}
 801e63e:	46c0      	nop			@ (mov r8, r8)
 801e640:	20011cb0 	.word	0x20011cb0
 801e644:	20011eb8 	.word	0x20011eb8

0801e648 <DPM_StartPETask>:

static void DPM_StartPETask(uint8_t PortNum)
{
 801e648:	b580      	push	{r7, lr}
 801e64a:	b082      	sub	sp, #8
 801e64c:	af00      	add	r7, sp, #0
 801e64e:	0002      	movs	r2, r0
 801e650:	1dfb      	adds	r3, r7, #7
 801e652:	701a      	strb	r2, [r3, #0]
  USBPD_PE_StateMachine_Reset(PortNum);
 801e654:	1dfb      	adds	r3, r7, #7
 801e656:	781b      	ldrb	r3, [r3, #0]
 801e658:	0018      	movs	r0, r3
 801e65a:	f7e2 f82c 	bl	80006b6 <USBPD_PE_StateMachine_Reset>
  /* Resume the PE task */
  switch (PortNum)
 801e65e:	1dfb      	adds	r3, r7, #7
 801e660:	781b      	ldrb	r3, [r3, #0]
 801e662:	2b01      	cmp	r3, #1
 801e664:	d809      	bhi.n	801e67a <DPM_StartPETask+0x32>
  {
    case USBPD_PORT_0:
    case USBPD_PORT_1:
    {
      OS_TASK_RESUME(DPM_PEThreadId_Table[PortNum]);
 801e666:	1dfb      	adds	r3, r7, #7
 801e668:	781b      	ldrb	r3, [r3, #0]
 801e66a:	22b0      	movs	r2, #176	@ 0xb0
 801e66c:	435a      	muls	r2, r3
 801e66e:	4b09      	ldr	r3, [pc, #36]	@ (801e694 <DPM_StartPETask+0x4c>)
 801e670:	18d3      	adds	r3, r2, r3
 801e672:	0018      	movs	r0, r3
 801e674:	f7f6 fe4c 	bl	8015310 <_txe_thread_resume>
      break;
 801e678:	e002      	b.n	801e680 <DPM_StartPETask+0x38>
    }
    default :
    {
      USBPD_DPM_ErrorHandler();
 801e67a:	f000 f80d 	bl	801e698 <USBPD_DPM_ErrorHandler>
      break;
 801e67e:	46c0      	nop			@ (mov r8, r8)
    }
  }
 /* _RTOS || THREADX */
  USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_START);
 801e680:	1dfb      	adds	r3, r7, #7
 801e682:	781b      	ldrb	r3, [r3, #0]
 801e684:	2168      	movs	r1, #104	@ 0x68
 801e686:	0018      	movs	r0, r3
 801e688:	f000 f8b1 	bl	801e7ee <USBPD_DPM_Notification>
}
 801e68c:	46c0      	nop			@ (mov r8, r8)
 801e68e:	46bd      	mov	sp, r7
 801e690:	b002      	add	sp, #8
 801e692:	bd80      	pop	{r7, pc}
 801e694:	20011cb0 	.word	0x20011cb0

0801e698 <USBPD_DPM_ErrorHandler>:
 /* USBPDCORE_LIB_NO_PD */

__WEAK void USBPD_DPM_ErrorHandler(void)
{
 801e698:	b580      	push	{r7, lr}
 801e69a:	af00      	add	r7, sp, #0
  /* This function is called to block application execution
     in case of an unexpected behavior
     another solution could be to reset application */
  while (1u == 1u) {};
 801e69c:	46c0      	nop			@ (mov r8, r8)
 801e69e:	e7fd      	b.n	801e69c <USBPD_DPM_ErrorHandler+0x4>

0801e6a0 <USBPD_PWR_IF_SetProfile>:
  * @brief  Sets the required power profile, now it works only with Fixed ones
  * @param  PortNum Port number
  * @retval USBPD status
*/
USBPD_StatusTypeDef USBPD_PWR_IF_SetProfile(uint8_t PortNum)
{
 801e6a0:	b580      	push	{r7, lr}
 801e6a2:	b084      	sub	sp, #16
 801e6a4:	af00      	add	r7, sp, #0
 801e6a6:	0002      	movs	r2, r0
 801e6a8:	1dfb      	adds	r3, r7, #7
 801e6aa:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SetProfile */
  USBPD_StatusTypeDef      _status = USBPD_ERROR;
 801e6ac:	210f      	movs	r1, #15
 801e6ae:	187b      	adds	r3, r7, r1
 801e6b0:	2202      	movs	r2, #2
 801e6b2:	701a      	strb	r2, [r3, #0]
/*   if (BSP_ERROR_NONE == BSP_USBPD_PWR_VBUSSetVoltage_Fixed(PortNum, 5000, 3000, 3000))
  {
     _status = USBPD_OK;
  }
 */
   return _status;
 801e6b4:	187b      	adds	r3, r7, r1
 801e6b6:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SetProfile */
}
 801e6b8:	0018      	movs	r0, r3
 801e6ba:	46bd      	mov	sp, r7
 801e6bc:	b004      	add	sp, #16
 801e6be:	bd80      	pop	{r7, pc}

0801e6c0 <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 801e6c0:	b580      	push	{r7, lr}
 801e6c2:	b084      	sub	sp, #16
 801e6c4:	af00      	add	r7, sp, #0
 801e6c6:	0002      	movs	r2, r0
 801e6c8:	1dfb      	adds	r3, r7, #7
 801e6ca:	701a      	strb	r2, [r3, #0]
 801e6cc:	1dbb      	adds	r3, r7, #6
 801e6ce:	1c0a      	adds	r2, r1, #0
 801e6d0:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 801e6d2:	230f      	movs	r3, #15
 801e6d4:	18fb      	adds	r3, r7, r3
 801e6d6:	2202      	movs	r2, #2
 801e6d8:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 801e6da:	1dfb      	adds	r3, r7, #7
 801e6dc:	781b      	ldrb	r3, [r3, #0]
 801e6de:	2b01      	cmp	r3, #1
 801e6e0:	d901      	bls.n	801e6e6 <USBPD_PWR_IF_SupplyReady+0x26>
  {
    return USBPD_ERROR;
 801e6e2:	2302      	movs	r3, #2
 801e6e4:	e024      	b.n	801e730 <USBPD_PWR_IF_SupplyReady+0x70>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 801e6e6:	1dfb      	adds	r3, r7, #7
 801e6e8:	781b      	ldrb	r3, [r3, #0]
 801e6ea:	2208      	movs	r2, #8
 801e6ec:	18ba      	adds	r2, r7, r2
 801e6ee:	0011      	movs	r1, r2
 801e6f0:	0018      	movs	r0, r3
 801e6f2:	f000 f9de 	bl	801eab2 <BSP_USBPD_PWR_VBUSGetVoltage>
  if (USBPD_VSAFE_0V == Vsafe)
 801e6f6:	1dbb      	adds	r3, r7, #6
 801e6f8:	781b      	ldrb	r3, [r3, #0]
 801e6fa:	2b00      	cmp	r3, #0
 801e6fc:	d10a      	bne.n	801e714 <USBPD_PWR_IF_SupplyReady+0x54>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 801e6fe:	68bb      	ldr	r3, [r7, #8]
 801e700:	4a0d      	ldr	r2, [pc, #52]	@ (801e738 <USBPD_PWR_IF_SupplyReady+0x78>)
 801e702:	4293      	cmp	r3, r2
 801e704:	d801      	bhi.n	801e70a <USBPD_PWR_IF_SupplyReady+0x4a>
 801e706:	2200      	movs	r2, #0
 801e708:	e000      	b.n	801e70c <USBPD_PWR_IF_SupplyReady+0x4c>
 801e70a:	2202      	movs	r2, #2
 801e70c:	230f      	movs	r3, #15
 801e70e:	18fb      	adds	r3, r7, r3
 801e710:	701a      	strb	r2, [r3, #0]
 801e712:	e00a      	b.n	801e72a <USBPD_PWR_IF_SupplyReady+0x6a>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 801e714:	68ba      	ldr	r2, [r7, #8]
 801e716:	23af      	movs	r3, #175	@ 0xaf
 801e718:	011b      	lsls	r3, r3, #4
 801e71a:	429a      	cmp	r2, r3
 801e71c:	d901      	bls.n	801e722 <USBPD_PWR_IF_SupplyReady+0x62>
 801e71e:	2200      	movs	r2, #0
 801e720:	e000      	b.n	801e724 <USBPD_PWR_IF_SupplyReady+0x64>
 801e722:	2202      	movs	r2, #2
 801e724:	230f      	movs	r3, #15
 801e726:	18fb      	adds	r3, r7, r3
 801e728:	701a      	strb	r2, [r3, #0]
  }

  return status;
 801e72a:	230f      	movs	r3, #15
 801e72c:	18fb      	adds	r3, r7, r3
 801e72e:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 801e730:	0018      	movs	r0, r3
 801e732:	46bd      	mov	sp, r7
 801e734:	b004      	add	sp, #16
 801e736:	bd80      	pop	{r7, pc}
 801e738:	000002ed 	.word	0x000002ed

0801e73c <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 801e73c:	b580      	push	{r7, lr}
 801e73e:	b084      	sub	sp, #16
 801e740:	af00      	add	r7, sp, #0
 801e742:	0002      	movs	r2, r0
 801e744:	1dfb      	adds	r3, r7, #7
 801e746:	701a      	strb	r2, [r3, #0]
 801e748:	1dbb      	adds	r3, r7, #6
 801e74a:	1c0a      	adds	r2, r1, #0
 801e74c:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 801e74e:	230f      	movs	r3, #15
 801e750:	18fb      	adds	r3, r7, r3
 801e752:	2200      	movs	r2, #0
 801e754:	701a      	strb	r2, [r3, #0]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 801e756:	1dfb      	adds	r3, r7, #7
 801e758:	781b      	ldrb	r3, [r3, #0]
 801e75a:	0018      	movs	r0, r3
 801e75c:	f7f9 fef2 	bl	8018544 <HW_IF_PWR_GetVoltage>
 801e760:	0003      	movs	r3, r0
 801e762:	60bb      	str	r3, [r7, #8]

  switch(PowerTypeStatus)
 801e764:	1dbb      	adds	r3, r7, #6
 801e766:	781b      	ldrb	r3, [r3, #0]
 801e768:	2b02      	cmp	r3, #2
 801e76a:	d018      	beq.n	801e79e <USBPD_PWR_IF_GetVBUSStatus+0x62>
 801e76c:	dc21      	bgt.n	801e7b2 <USBPD_PWR_IF_GetVBUSStatus+0x76>
 801e76e:	2b00      	cmp	r3, #0
 801e770:	d002      	beq.n	801e778 <USBPD_PWR_IF_GetVBUSStatus+0x3c>
 801e772:	2b01      	cmp	r3, #1
 801e774:	d009      	beq.n	801e78a <USBPD_PWR_IF_GetVBUSStatus+0x4e>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 801e776:	e01c      	b.n	801e7b2 <USBPD_PWR_IF_GetVBUSStatus+0x76>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801e778:	68bb      	ldr	r3, [r7, #8]
 801e77a:	4a15      	ldr	r2, [pc, #84]	@ (801e7d0 <USBPD_PWR_IF_GetVBUSStatus+0x94>)
 801e77c:	4293      	cmp	r3, r2
 801e77e:	d81a      	bhi.n	801e7b6 <USBPD_PWR_IF_GetVBUSStatus+0x7a>
 801e780:	230f      	movs	r3, #15
 801e782:	18fb      	adds	r3, r7, r3
 801e784:	2201      	movs	r2, #1
 801e786:	701a      	strb	r2, [r3, #0]
    break;
 801e788:	e015      	b.n	801e7b6 <USBPD_PWR_IF_GetVBUSStatus+0x7a>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801e78a:	68ba      	ldr	r2, [r7, #8]
 801e78c:	23af      	movs	r3, #175	@ 0xaf
 801e78e:	011b      	lsls	r3, r3, #4
 801e790:	429a      	cmp	r2, r3
 801e792:	d312      	bcc.n	801e7ba <USBPD_PWR_IF_GetVBUSStatus+0x7e>
 801e794:	230f      	movs	r3, #15
 801e796:	18fb      	adds	r3, r7, r3
 801e798:	2201      	movs	r2, #1
 801e79a:	701a      	strb	r2, [r3, #0]
    break;
 801e79c:	e00d      	b.n	801e7ba <USBPD_PWR_IF_GetVBUSStatus+0x7e>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801e79e:	68ba      	ldr	r2, [r7, #8]
 801e7a0:	23af      	movs	r3, #175	@ 0xaf
 801e7a2:	011b      	lsls	r3, r3, #4
 801e7a4:	429a      	cmp	r2, r3
 801e7a6:	d20a      	bcs.n	801e7be <USBPD_PWR_IF_GetVBUSStatus+0x82>
 801e7a8:	230f      	movs	r3, #15
 801e7aa:	18fb      	adds	r3, r7, r3
 801e7ac:	2201      	movs	r2, #1
 801e7ae:	701a      	strb	r2, [r3, #0]
    break;
 801e7b0:	e005      	b.n	801e7be <USBPD_PWR_IF_GetVBUSStatus+0x82>
    break;
 801e7b2:	46c0      	nop			@ (mov r8, r8)
 801e7b4:	e004      	b.n	801e7c0 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801e7b6:	46c0      	nop			@ (mov r8, r8)
 801e7b8:	e002      	b.n	801e7c0 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801e7ba:	46c0      	nop			@ (mov r8, r8)
 801e7bc:	e000      	b.n	801e7c0 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801e7be:	46c0      	nop			@ (mov r8, r8)
  }
  return _status;
 801e7c0:	230f      	movs	r3, #15
 801e7c2:	18fb      	adds	r3, r7, r3
 801e7c4:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 801e7c6:	0018      	movs	r0, r3
 801e7c8:	46bd      	mov	sp, r7
 801e7ca:	b004      	add	sp, #16
 801e7cc:	bd80      	pop	{r7, pc}
 801e7ce:	46c0      	nop			@ (mov r8, r8)
 801e7d0:	000002ed 	.word	0x000002ed

0801e7d4 <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 801e7d4:	b580      	push	{r7, lr}
 801e7d6:	b082      	sub	sp, #8
 801e7d8:	af00      	add	r7, sp, #0
 801e7da:	0002      	movs	r2, r0
 801e7dc:	1dfb      	adds	r3, r7, #7
 801e7de:	701a      	strb	r2, [r3, #0]
 801e7e0:	1dbb      	adds	r3, r7, #6
 801e7e2:	1c0a      	adds	r2, r1, #0
 801e7e4:	701a      	strb	r2, [r3, #0]
      // }
      // break;
    // }
  // }
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 801e7e6:	46c0      	nop			@ (mov r8, r8)
 801e7e8:	46bd      	mov	sp, r7
 801e7ea:	b002      	add	sp, #8
 801e7ec:	bd80      	pop	{r7, pc}

0801e7ee <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 801e7ee:	b580      	push	{r7, lr}
 801e7f0:	b082      	sub	sp, #8
 801e7f2:	af00      	add	r7, sp, #0
 801e7f4:	0002      	movs	r2, r0
 801e7f6:	1dfb      	adds	r3, r7, #7
 801e7f8:	701a      	strb	r2, [r3, #0]
 801e7fa:	1dbb      	adds	r3, r7, #6
 801e7fc:	1c0a      	adds	r2, r1, #0
 801e7fe:	701a      	strb	r2, [r3, #0]
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
      break;
 801e800:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_Notification */
}
 801e802:	46c0      	nop			@ (mov r8, r8)
 801e804:	46bd      	mov	sp, r7
 801e806:	b002      	add	sp, #8
 801e808:	bd80      	pop	{r7, pc}

0801e80a <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 801e80a:	b580      	push	{r7, lr}
 801e80c:	b082      	sub	sp, #8
 801e80e:	af00      	add	r7, sp, #0
 801e810:	6039      	str	r1, [r7, #0]
 801e812:	0011      	movs	r1, r2
 801e814:	1dfb      	adds	r3, r7, #7
 801e816:	1c02      	adds	r2, r0, #0
 801e818:	701a      	strb	r2, [r3, #0]
 801e81a:	1dbb      	adds	r3, r7, #6
 801e81c:	1c0a      	adds	r2, r1, #0
 801e81e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
/* USER CODE END USBPD_DPM_HardReset */
}
 801e820:	46c0      	nop			@ (mov r8, r8)
 801e822:	46bd      	mov	sp, r7
 801e824:	b002      	add	sp, #8
 801e826:	bd80      	pop	{r7, pc}

0801e828 <USBPD_DPM_SetupNewPower>:
  * @brief  Request the DPM to setup the new power level.
  * @param  PortNum The current port number
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_SetupNewPower(uint8_t PortNum)
{
 801e828:	b580      	push	{r7, lr}
 801e82a:	b082      	sub	sp, #8
 801e82c:	af00      	add	r7, sp, #0
 801e82e:	0002      	movs	r2, r0
 801e830:	1dfb      	adds	r3, r7, #7
 801e832:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SetupNewPower */
  return USBPD_PWR_IF_SetProfile(PortNum);
 801e834:	1dfb      	adds	r3, r7, #7
 801e836:	781b      	ldrb	r3, [r3, #0]
 801e838:	0018      	movs	r0, r3
 801e83a:	f7ff ff31 	bl	801e6a0 <USBPD_PWR_IF_SetProfile>
 801e83e:	0003      	movs	r3, r0
/* USER CODE END USBPD_DPM_SetupNewPower */
}
 801e840:	0018      	movs	r0, r3
 801e842:	46bd      	mov	sp, r7
 801e844:	b002      	add	sp, #8
 801e846:	bd80      	pop	{r7, pc}

0801e848 <USBPD_DPM_EvaluatePowerRoleSwap>:
  * @brief  Evaluate the swap request from PE.
  * @param  PortNum The current port number
  * @retval USBPD_ACCEPT, USBPD_WAIT, USBPD_REJECT
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluatePowerRoleSwap(uint8_t PortNum)
{
 801e848:	b580      	push	{r7, lr}
 801e84a:	b082      	sub	sp, #8
 801e84c:	af00      	add	r7, sp, #0
 801e84e:	0002      	movs	r2, r0
 801e850:	1dfb      	adds	r3, r7, #7
 801e852:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluatePowerRoleSwap */
  return USBPD_ACCEPT;
 801e854:	230a      	movs	r3, #10
/* USER CODE END USBPD_DPM_EvaluatePowerRoleSwap */
}
 801e856:	0018      	movs	r0, r3
 801e858:	46bd      	mov	sp, r7
 801e85a:	b002      	add	sp, #8
 801e85c:	bd80      	pop	{r7, pc}

0801e85e <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 801e85e:	b580      	push	{r7, lr}
 801e860:	b084      	sub	sp, #16
 801e862:	af00      	add	r7, sp, #0
 801e864:	60ba      	str	r2, [r7, #8]
 801e866:	607b      	str	r3, [r7, #4]
 801e868:	230f      	movs	r3, #15
 801e86a:	18fb      	adds	r3, r7, r3
 801e86c:	1c02      	adds	r2, r0, #0
 801e86e:	701a      	strb	r2, [r3, #0]
 801e870:	230e      	movs	r3, #14
 801e872:	18fb      	adds	r3, r7, r3
 801e874:	1c0a      	adds	r2, r1, #0
 801e876:	701a      	strb	r2, [r3, #0]
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
    break;
 801e878:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 801e87a:	46c0      	nop			@ (mov r8, r8)
 801e87c:	46bd      	mov	sp, r7
 801e87e:	b004      	add	sp, #16
 801e880:	bd80      	pop	{r7, pc}

0801e882 <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 801e882:	b580      	push	{r7, lr}
 801e884:	b084      	sub	sp, #16
 801e886:	af00      	add	r7, sp, #0
 801e888:	60ba      	str	r2, [r7, #8]
 801e88a:	607b      	str	r3, [r7, #4]
 801e88c:	230f      	movs	r3, #15
 801e88e:	18fb      	adds	r3, r7, r3
 801e890:	1c02      	adds	r2, r0, #0
 801e892:	701a      	strb	r2, [r3, #0]
 801e894:	230e      	movs	r3, #14
 801e896:	18fb      	adds	r3, r7, r3
 801e898:	1c0a      	adds	r2, r1, #0
 801e89a:	701a      	strb	r2, [r3, #0]
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
    break;
 801e89c:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

}
 801e89e:	46c0      	nop			@ (mov r8, r8)
 801e8a0:	46bd      	mov	sp, r7
 801e8a2:	b004      	add	sp, #16
 801e8a4:	bd80      	pop	{r7, pc}

0801e8a6 <USBPD_DPM_EvaluateRequest>:
  * @param  PortNum Port number
  * @param  PtrPowerObject  Pointer on the power data object
  * @retval USBPD status : USBPD_ACCEPT, USBPD_REJECT, USBPD_WAIT, USBPD_GOTOMIN
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateRequest(uint8_t PortNum, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObject)
{
 801e8a6:	b580      	push	{r7, lr}
 801e8a8:	b082      	sub	sp, #8
 801e8aa:	af00      	add	r7, sp, #0
 801e8ac:	0002      	movs	r2, r0
 801e8ae:	6039      	str	r1, [r7, #0]
 801e8b0:	1dfb      	adds	r3, r7, #7
 801e8b2:	701a      	strb	r2, [r3, #0]
    Set power data object to initialize value.
    This parameter is used by the stack to start or not tPPSTimeout
    (in case of USBPD_CORE_PDO_TYPE_APDO, stack will wait for periodic request
    from the port partner in PPS mode).
  */
  *PtrPowerObject = USBPD_CORE_PDO_TYPE_FIXED;
 801e8b4:	683b      	ldr	r3, [r7, #0]
 801e8b6:	2200      	movs	r2, #0
 801e8b8:	601a      	str	r2, [r3, #0]

  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_EvaluateRequest");
  return USBPD_REJECT;
 801e8ba:	230c      	movs	r3, #12
/* USER CODE END USBPD_DPM_EvaluateRequest */
}
 801e8bc:	0018      	movs	r0, r3
 801e8be:	46bd      	mov	sp, r7
 801e8c0:	b002      	add	sp, #8
 801e8c2:	bd80      	pop	{r7, pc}

0801e8c4 <USBPD_DPM_SNK_EvaluateCapabilities>:
  * @param  PtrRequestData  Pointer on selected request data object
  * @param  PtrPowerObjectType  Pointer on the power data object
  * @retval None
  */
void USBPD_DPM_SNK_EvaluateCapabilities(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 801e8c4:	b580      	push	{r7, lr}
 801e8c6:	b084      	sub	sp, #16
 801e8c8:	af00      	add	r7, sp, #0
 801e8ca:	60b9      	str	r1, [r7, #8]
 801e8cc:	607a      	str	r2, [r7, #4]
 801e8ce:	230f      	movs	r3, #15
 801e8d0:	18fb      	adds	r3, r7, r3
 801e8d2:	1c02      	adds	r2, r0, #0
 801e8d4:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SNK_EvaluateCapabilities */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SNK_EvaluateCapabilities");
/* USER CODE END USBPD_DPM_SNK_EvaluateCapabilities */
}
 801e8d6:	46c0      	nop			@ (mov r8, r8)
 801e8d8:	46bd      	mov	sp, r7
 801e8da:	b004      	add	sp, #16
 801e8dc:	bd80      	pop	{r7, pc}

0801e8de <USBPD_DPM_PowerRoleSwap>:
  * @param  CurrentRole the current role
  * @param  Status status on power role swap event
  * @retval None
  */
void USBPD_DPM_PowerRoleSwap(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_PRS_Status_TypeDef Status)
{
 801e8de:	b580      	push	{r7, lr}
 801e8e0:	b082      	sub	sp, #8
 801e8e2:	af00      	add	r7, sp, #0
 801e8e4:	6039      	str	r1, [r7, #0]
 801e8e6:	0011      	movs	r1, r2
 801e8e8:	1dfb      	adds	r3, r7, #7
 801e8ea:	1c02      	adds	r2, r0, #0
 801e8ec:	701a      	strb	r2, [r3, #0]
 801e8ee:	1dbb      	adds	r3, r7, #6
 801e8f0:	1c0a      	adds	r2, r1, #0
 801e8f2:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_PowerRoleSwap */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_PowerRoleSwap");
/* USER CODE END USBPD_DPM_PowerRoleSwap */
}
 801e8f4:	46c0      	nop			@ (mov r8, r8)
 801e8f6:	46bd      	mov	sp, r7
 801e8f8:	b002      	add	sp, #8
 801e8fa:	bd80      	pop	{r7, pc}

0801e8fc <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 801e8fc:	b590      	push	{r4, r7, lr}
 801e8fe:	b083      	sub	sp, #12
 801e900:	af00      	add	r7, sp, #0
 801e902:	0004      	movs	r4, r0
 801e904:	0008      	movs	r0, r1
 801e906:	603a      	str	r2, [r7, #0]
 801e908:	0019      	movs	r1, r3
 801e90a:	1dfb      	adds	r3, r7, #7
 801e90c:	1c22      	adds	r2, r4, #0
 801e90e:	701a      	strb	r2, [r3, #0]
 801e910:	1dbb      	adds	r3, r7, #6
 801e912:	1c02      	adds	r2, r0, #0
 801e914:	701a      	strb	r2, [r3, #0]
 801e916:	1d3b      	adds	r3, r7, #4
 801e918:	1c0a      	adds	r2, r1, #0
 801e91a:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 801e91c:	46c0      	nop			@ (mov r8, r8)
 801e91e:	46bd      	mov	sp, r7
 801e920:	b003      	add	sp, #12
 801e922:	bd90      	pop	{r4, r7, pc}

0801e924 <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 801e924:	b580      	push	{r7, lr}
 801e926:	b082      	sub	sp, #8
 801e928:	af00      	add	r7, sp, #0
 801e92a:	0002      	movs	r2, r0
 801e92c:	1dfb      	adds	r3, r7, #7
 801e92e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 801e930:	1dfb      	adds	r3, r7, #7
 801e932:	781b      	ldrb	r3, [r3, #0]
 801e934:	0018      	movs	r0, r3
 801e936:	f7e1 fde5 	bl	8000504 <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 801e93a:	46c0      	nop			@ (mov r8, r8)
 801e93c:	46bd      	mov	sp, r7
 801e93e:	b002      	add	sp, #8
 801e940:	bd80      	pop	{r7, pc}
	...

0801e944 <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 801e944:	b580      	push	{r7, lr}
 801e946:	b084      	sub	sp, #16
 801e948:	af00      	add	r7, sp, #0
 801e94a:	0002      	movs	r2, r0
 801e94c:	1dfb      	adds	r3, r7, #7
 801e94e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 801e950:	230f      	movs	r3, #15
 801e952:	18fb      	adds	r3, r7, r3
 801e954:	220c      	movs	r2, #12
 801e956:	701a      	strb	r2, [r3, #0]
  /* Sent NOT_SUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only */
  if ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DataSwap)
 801e958:	1dfb      	adds	r3, r7, #7
 801e95a:	781a      	ldrb	r2, [r3, #0]
 801e95c:	4b2c      	ldr	r3, [pc, #176]	@ (801ea10 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801e95e:	2154      	movs	r1, #84	@ 0x54
 801e960:	434a      	muls	r2, r1
 801e962:	5cd3      	ldrb	r3, [r2, r3]
 801e964:	07db      	lsls	r3, r3, #31
 801e966:	0fdb      	lsrs	r3, r3, #31
 801e968:	b2db      	uxtb	r3, r3
 801e96a:	2b00      	cmp	r3, #0
 801e96c:	d015      	beq.n	801e99a <USBPD_DPM_EvaluateDataRoleSwap+0x56>
    || ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP)
 801e96e:	1dfb      	adds	r3, r7, #7
 801e970:	781a      	ldrb	r2, [r3, #0]
 801e972:	4b27      	ldr	r3, [pc, #156]	@ (801ea10 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801e974:	2154      	movs	r1, #84	@ 0x54
 801e976:	434a      	muls	r2, r1
 801e978:	5cd3      	ldrb	r3, [r2, r3]
 801e97a:	075b      	lsls	r3, r3, #29
 801e97c:	0fdb      	lsrs	r3, r3, #31
 801e97e:	b2db      	uxtb	r3, r3
 801e980:	2b00      	cmp	r3, #0
 801e982:	d10f      	bne.n	801e9a4 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
    && (USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP)))
 801e984:	1dfb      	adds	r3, r7, #7
 801e986:	781a      	ldrb	r2, [r3, #0]
 801e988:	4b21      	ldr	r3, [pc, #132]	@ (801ea10 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801e98a:	2154      	movs	r1, #84	@ 0x54
 801e98c:	434a      	muls	r2, r1
 801e98e:	5cd3      	ldrb	r3, [r2, r3]
 801e990:	071b      	lsls	r3, r3, #28
 801e992:	0fdb      	lsrs	r3, r3, #31
 801e994:	b2db      	uxtb	r3, r3
 801e996:	2b00      	cmp	r3, #0
 801e998:	d104      	bne.n	801e9a4 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
  {
    status = USBPD_NOTSUPPORTED;
 801e99a:	230f      	movs	r3, #15
 801e99c:	18fb      	adds	r3, r7, r3
 801e99e:	2201      	movs	r2, #1
 801e9a0:	701a      	strb	r2, [r3, #0]
 801e9a2:	e02d      	b.n	801ea00 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
  }
  else
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 801e9a4:	1dfb      	adds	r3, r7, #7
 801e9a6:	781a      	ldrb	r2, [r3, #0]
 801e9a8:	4b19      	ldr	r3, [pc, #100]	@ (801ea10 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801e9aa:	2154      	movs	r1, #84	@ 0x54
 801e9ac:	434a      	muls	r2, r1
 801e9ae:	5cd3      	ldrb	r3, [r2, r3]
 801e9b0:	075b      	lsls	r3, r3, #29
 801e9b2:	0fdb      	lsrs	r3, r3, #31
 801e9b4:	b2db      	uxtb	r3, r3
 801e9b6:	2b01      	cmp	r3, #1
 801e9b8:	d109      	bne.n	801e9ce <USBPD_DPM_EvaluateDataRoleSwap+0x8a>
 801e9ba:	1dfb      	adds	r3, r7, #7
 801e9bc:	781a      	ldrb	r2, [r3, #0]
 801e9be:	4b15      	ldr	r3, [pc, #84]	@ (801ea14 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 801e9c0:	0092      	lsls	r2, r2, #2
 801e9c2:	5cd3      	ldrb	r3, [r2, r3]
 801e9c4:	071b      	lsls	r3, r3, #28
 801e9c6:	0fdb      	lsrs	r3, r3, #31
 801e9c8:	b2db      	uxtb	r3, r3
 801e9ca:	2b00      	cmp	r3, #0
 801e9cc:	d014      	beq.n	801e9f8 <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 801e9ce:	1dfb      	adds	r3, r7, #7
 801e9d0:	781a      	ldrb	r2, [r3, #0]
 801e9d2:	4b0f      	ldr	r3, [pc, #60]	@ (801ea10 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801e9d4:	2154      	movs	r1, #84	@ 0x54
 801e9d6:	434a      	muls	r2, r1
 801e9d8:	5cd3      	ldrb	r3, [r2, r3]
 801e9da:	071b      	lsls	r3, r3, #28
 801e9dc:	0fdb      	lsrs	r3, r3, #31
 801e9de:	b2db      	uxtb	r3, r3
 801e9e0:	2b01      	cmp	r3, #1
 801e9e2:	d10d      	bne.n	801ea00 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
 801e9e4:	1dfb      	adds	r3, r7, #7
 801e9e6:	781a      	ldrb	r2, [r3, #0]
 801e9e8:	4b0a      	ldr	r3, [pc, #40]	@ (801ea14 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 801e9ea:	0092      	lsls	r2, r2, #2
 801e9ec:	5cd3      	ldrb	r3, [r2, r3]
 801e9ee:	071b      	lsls	r3, r3, #28
 801e9f0:	0fdb      	lsrs	r3, r3, #31
 801e9f2:	b2db      	uxtb	r3, r3
 801e9f4:	2b01      	cmp	r3, #1
 801e9f6:	d103      	bne.n	801ea00 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
    {
      status = USBPD_ACCEPT;
 801e9f8:	230f      	movs	r3, #15
 801e9fa:	18fb      	adds	r3, r7, r3
 801e9fc:	220a      	movs	r2, #10
 801e9fe:	701a      	strb	r2, [r3, #0]
    }
  }
  return status;
 801ea00:	230f      	movs	r3, #15
 801ea02:	18fb      	adds	r3, r7, r3
 801ea04:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 801ea06:	0018      	movs	r0, r3
 801ea08:	46bd      	mov	sp, r7
 801ea0a:	b004      	add	sp, #16
 801ea0c:	bd80      	pop	{r7, pc}
 801ea0e:	46c0      	nop			@ (mov r8, r8)
 801ea10:	200000c8 	.word	0x200000c8
 801ea14:	20011eb8 	.word	0x20011eb8

0801ea18 <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 801ea18:	b580      	push	{r7, lr}
 801ea1a:	b082      	sub	sp, #8
 801ea1c:	af00      	add	r7, sp, #0
 801ea1e:	0002      	movs	r2, r0
 801ea20:	1dfb      	adds	r3, r7, #7
 801ea22:	701a      	strb	r2, [r3, #0]
 801ea24:	1dbb      	adds	r3, r7, #6
 801ea26:	1c0a      	adds	r2, r1, #0
 801ea28:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 801ea2a:	1dbb      	adds	r3, r7, #6
 801ea2c:	781a      	ldrb	r2, [r3, #0]
 801ea2e:	1dfb      	adds	r3, r7, #7
 801ea30:	781b      	ldrb	r3, [r3, #0]
 801ea32:	0011      	movs	r1, r2
 801ea34:	0018      	movs	r0, r3
 801ea36:	f7ff fe43 	bl	801e6c0 <USBPD_PWR_IF_SupplyReady>
 801ea3a:	0003      	movs	r3, r0
 801ea3c:	425a      	negs	r2, r3
 801ea3e:	4153      	adcs	r3, r2
 801ea40:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 801ea42:	0018      	movs	r0, r3
 801ea44:	46bd      	mov	sp, r7
 801ea46:	b002      	add	sp, #8
 801ea48:	bd80      	pop	{r7, pc}

0801ea4a <BSP_USBPD_PWR_Init>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 801ea4a:	b580      	push	{r7, lr}
 801ea4c:	b084      	sub	sp, #16
 801ea4e:	af00      	add	r7, sp, #0
 801ea50:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801ea52:	2300      	movs	r3, #0
 801ea54:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801ea56:	687b      	ldr	r3, [r7, #4]
 801ea58:	2b01      	cmp	r3, #1
 801ea5a:	d902      	bls.n	801ea62 <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801ea5c:	2302      	movs	r3, #2
 801ea5e:	425b      	negs	r3, r3
 801ea60:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 801ea62:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 801ea64:	0018      	movs	r0, r3
 801ea66:	46bd      	mov	sp, r7
 801ea68:	b004      	add	sp, #16
 801ea6a:	bd80      	pop	{r7, pc}

0801ea6c <BSP_USBPD_PWR_VBUSInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 801ea6c:	b580      	push	{r7, lr}
 801ea6e:	b084      	sub	sp, #16
 801ea70:	af00      	add	r7, sp, #0
 801ea72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801ea74:	2300      	movs	r3, #0
 801ea76:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801ea78:	687b      	ldr	r3, [r7, #4]
 801ea7a:	2b01      	cmp	r3, #1
 801ea7c:	d902      	bls.n	801ea84 <BSP_USBPD_PWR_VBUSInit+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801ea7e:	2302      	movs	r3, #2
 801ea80:	425b      	negs	r3, r3
 801ea82:	60fb      	str	r3, [r7, #12]
      inside this function
    !!! */
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
  }

  return ret;
 801ea84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 801ea86:	0018      	movs	r0, r3
 801ea88:	46bd      	mov	sp, r7
 801ea8a:	b004      	add	sp, #16
 801ea8c:	bd80      	pop	{r7, pc}

0801ea8e <BSP_USBPD_PWR_VBUSDeInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 801ea8e:	b580      	push	{r7, lr}
 801ea90:	b084      	sub	sp, #16
 801ea92:	af00      	add	r7, sp, #0
 801ea94:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 801ea96:	230b      	movs	r3, #11
 801ea98:	425b      	negs	r3, r3
 801ea9a:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801ea9c:	687b      	ldr	r3, [r7, #4]
 801ea9e:	2b01      	cmp	r3, #1
 801eaa0:	d902      	bls.n	801eaa8 <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801eaa2:	2302      	movs	r3, #2
 801eaa4:	425b      	negs	r3, r3
 801eaa6:	60fb      	str	r3, [r7, #12]
  /* !!!
      BSP_PWR_VBUSDeInit is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSDeInit");
  return ret;
 801eaa8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 801eaaa:	0018      	movs	r0, r3
 801eaac:	46bd      	mov	sp, r7
 801eaae:	b004      	add	sp, #16
 801eab0:	bd80      	pop	{r7, pc}

0801eab2 <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 801eab2:	b580      	push	{r7, lr}
 801eab4:	b084      	sub	sp, #16
 801eab6:	af00      	add	r7, sp, #0
 801eab8:	6078      	str	r0, [r7, #4]
 801eaba:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetVoltage */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801eabc:	2300      	movs	r3, #0
 801eabe:	60fb      	str	r3, [r7, #12]

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 801eac0:	687b      	ldr	r3, [r7, #4]
 801eac2:	2b01      	cmp	r3, #1
 801eac4:	d802      	bhi.n	801eacc <BSP_USBPD_PWR_VBUSGetVoltage+0x1a>
 801eac6:	683b      	ldr	r3, [r7, #0]
 801eac8:	2b00      	cmp	r3, #0
 801eaca:	d102      	bne.n	801ead2 <BSP_USBPD_PWR_VBUSGetVoltage+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801eacc:	2302      	movs	r3, #2
 801eace:	425b      	negs	r3, r3
 801ead0:	60fb      	str	r3, [r7, #12]
  }
  *pVoltage = 0u;
 801ead2:	683b      	ldr	r3, [r7, #0]
 801ead4:	2200      	movs	r2, #0
 801ead6:	601a      	str	r2, [r3, #0]
  /* !!!
      BSP_PWR_VBUSGetVoltage is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetVoltage");
  return ret;
 801ead8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 801eada:	0018      	movs	r0, r3
 801eadc:	46bd      	mov	sp, r7
 801eade:	b004      	add	sp, #16
 801eae0:	bd80      	pop	{r7, pc}

0801eae2 <MX_USBX_Device_Init>:
  * @brief  Application USBX Device Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT MX_USBX_Device_Init(VOID *memory_ptr)
{
 801eae2:	b580      	push	{r7, lr}
 801eae4:	b084      	sub	sp, #16
 801eae6:	af00      	add	r7, sp, #0
 801eae8:	6078      	str	r0, [r7, #4]
  UINT ret = UX_SUCCESS;
 801eaea:	2300      	movs	r3, #0
 801eaec:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 801eaee:	687b      	ldr	r3, [r7, #4]
 801eaf0:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN MX_USBX_Device_MEM_POOL */
  (void)byte_pool;
  /* USER CODE END MX_USBX_Device_MEM_POOL */

  /* USER CODE BEGIN MX_USBX_Device_Init */
usb_init(memory_ptr);
 801eaf2:	687b      	ldr	r3, [r7, #4]
 801eaf4:	0018      	movs	r0, r3
 801eaf6:	f7e9 f861 	bl	8007bbc <usb_init>
/* USER CODE END MX_USBX_Device_Init */

  return ret;
 801eafa:	68fb      	ldr	r3, [r7, #12]
}
 801eafc:	0018      	movs	r0, r3
 801eafe:	46bd      	mov	sp, r7
 801eb00:	b004      	add	sp, #16
 801eb02:	bd80      	pop	{r7, pc}

0801eb04 <USBD_Get_Device_Framework_Speed>:
 * @param  Speed : HIGH or FULL SPEED flag
 * @param  length : length of HIGH or FULL SPEED array
 * @retval Pointer to descriptor buffer
 */
uint8_t *USBD_Get_Device_Framework_Speed(uint8_t Speed, ULONG *Length)
{
 801eb04:	b580      	push	{r7, lr}
 801eb06:	b084      	sub	sp, #16
 801eb08:	af00      	add	r7, sp, #0
 801eb0a:	0002      	movs	r2, r0
 801eb0c:	6039      	str	r1, [r7, #0]
 801eb0e:	1dfb      	adds	r3, r7, #7
 801eb10:	701a      	strb	r2, [r3, #0]
	uint8_t *pFrameWork = NULL;
 801eb12:	2300      	movs	r3, #0
 801eb14:	60fb      	str	r3, [r7, #12]
	/* USER CODE BEGIN Device_Framework0 */

	/* USER TAG BEGIN Device_Framework0 */

	if (USBD_FULL_SPEED == Speed)
 801eb16:	1dfb      	adds	r3, r7, #7
 801eb18:	781b      	ldrb	r3, [r3, #0]
 801eb1a:	2b00      	cmp	r3, #0
 801eb1c:	d116      	bne.n	801eb4c <USBD_Get_Device_Framework_Speed+0x48>
	{
		USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 801eb1e:	4b19      	ldr	r3, [pc, #100]	@ (801eb84 <USBD_Get_Device_Framework_Speed+0x80>)
 801eb20:	6819      	ldr	r1, [r3, #0]
 801eb22:	1dfb      	adds	r3, r7, #7
 801eb24:	781b      	ldrb	r3, [r3, #0]
 801eb26:	4a18      	ldr	r2, [pc, #96]	@ (801eb88 <USBD_Get_Device_Framework_Speed+0x84>)
 801eb28:	4818      	ldr	r0, [pc, #96]	@ (801eb8c <USBD_Get_Device_Framework_Speed+0x88>)
 801eb2a:	f000 f9fd 	bl	801ef28 <USBD_Device_Framework_Builder>
				UserClassInstance, Speed);

		/* Get the length of USBD_device_framework_full_speed */
		*Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 801eb2e:	4a17      	ldr	r2, [pc, #92]	@ (801eb8c <USBD_Get_Device_Framework_Speed+0x88>)
 801eb30:	2390      	movs	r3, #144	@ 0x90
 801eb32:	005b      	lsls	r3, r3, #1
 801eb34:	58d2      	ldr	r2, [r2, r3]
 801eb36:	4915      	ldr	r1, [pc, #84]	@ (801eb8c <USBD_Get_Device_Framework_Speed+0x88>)
 801eb38:	2392      	movs	r3, #146	@ 0x92
 801eb3a:	005b      	lsls	r3, r3, #1
 801eb3c:	58cb      	ldr	r3, [r1, r3]
 801eb3e:	18d2      	adds	r2, r2, r3
 801eb40:	683b      	ldr	r3, [r7, #0]
 801eb42:	601a      	str	r2, [r3, #0]

		pFrameWork = pDevFrameWorkDesc_FS;
 801eb44:	4b0f      	ldr	r3, [pc, #60]	@ (801eb84 <USBD_Get_Device_Framework_Speed+0x80>)
 801eb46:	681b      	ldr	r3, [r3, #0]
 801eb48:	60fb      	str	r3, [r7, #12]
 801eb4a:	e015      	b.n	801eb78 <USBD_Get_Device_Framework_Speed+0x74>
	}
	else
	{
		USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 801eb4c:	4b10      	ldr	r3, [pc, #64]	@ (801eb90 <USBD_Get_Device_Framework_Speed+0x8c>)
 801eb4e:	6819      	ldr	r1, [r3, #0]
 801eb50:	1dfb      	adds	r3, r7, #7
 801eb52:	781b      	ldrb	r3, [r3, #0]
 801eb54:	4a0c      	ldr	r2, [pc, #48]	@ (801eb88 <USBD_Get_Device_Framework_Speed+0x84>)
 801eb56:	480f      	ldr	r0, [pc, #60]	@ (801eb94 <USBD_Get_Device_Framework_Speed+0x90>)
 801eb58:	f000 f9e6 	bl	801ef28 <USBD_Device_Framework_Builder>
				UserClassInstance, Speed);

		/* Get the length of USBD_device_framework_high_speed */
		*Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 801eb5c:	4a0d      	ldr	r2, [pc, #52]	@ (801eb94 <USBD_Get_Device_Framework_Speed+0x90>)
 801eb5e:	2390      	movs	r3, #144	@ 0x90
 801eb60:	005b      	lsls	r3, r3, #1
 801eb62:	58d2      	ldr	r2, [r2, r3]
 801eb64:	490b      	ldr	r1, [pc, #44]	@ (801eb94 <USBD_Get_Device_Framework_Speed+0x90>)
 801eb66:	2392      	movs	r3, #146	@ 0x92
 801eb68:	005b      	lsls	r3, r3, #1
 801eb6a:	58cb      	ldr	r3, [r1, r3]
 801eb6c:	18d2      	adds	r2, r2, r3
 801eb6e:	683b      	ldr	r3, [r7, #0]
 801eb70:	601a      	str	r2, [r3, #0]

		pFrameWork = pDevFrameWorkDesc_HS;
 801eb72:	4b07      	ldr	r3, [pc, #28]	@ (801eb90 <USBD_Get_Device_Framework_Speed+0x8c>)
 801eb74:	681b      	ldr	r3, [r3, #0]
 801eb76:	60fb      	str	r3, [r7, #12]
	}
	/* USER CODE Device_Framework1 */

	/* USER CODE Device_Framework1 */
	return pFrameWork;
 801eb78:	68fb      	ldr	r3, [r7, #12]
}
 801eb7a:	0018      	movs	r0, r3
 801eb7c:	46bd      	mov	sp, r7
 801eb7e:	b004      	add	sp, #16
 801eb80:	bd80      	pop	{r7, pc}
 801eb82:	46c0      	nop			@ (mov r8, r8)
 801eb84:	20000180 	.word	0x20000180
 801eb88:	20000170 	.word	0x20000170
 801eb8c:	20011ec0 	.word	0x20011ec0
 801eb90:	20000184 	.word	0x20000184
 801eb94:	20011fe8 	.word	0x20011fe8

0801eb98 <USBD_Get_String_Framework>:
 *         Return the language_id_framework
 * @param  Length : Length of String_Framework
 * @retval Pointer to language_id_framework buffer
 */
uint8_t *USBD_Get_String_Framework(ULONG *Length)
{
 801eb98:	b5b0      	push	{r4, r5, r7, lr}
 801eb9a:	b084      	sub	sp, #16
 801eb9c:	af00      	add	r7, sp, #0
 801eb9e:	6078      	str	r0, [r7, #4]
	uint16_t len = 0U;
 801eba0:	250c      	movs	r5, #12
 801eba2:	197b      	adds	r3, r7, r5
 801eba4:	2200      	movs	r2, #0
 801eba6:	801a      	strh	r2, [r3, #0]
	uint8_t count = 0U;
 801eba8:	240f      	movs	r4, #15
 801ebaa:	193b      	adds	r3, r7, r4
 801ebac:	2200      	movs	r2, #0
 801ebae:	701a      	strb	r2, [r3, #0]
	/* USER CODE String_Framework0 */

	/* USER CODE String_Framework0 */

	/* Set the Manufacturer language Id and index in USBD_string_framework */
	USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801ebb0:	193b      	adds	r3, r7, r4
 801ebb2:	781b      	ldrb	r3, [r3, #0]
 801ebb4:	193a      	adds	r2, r7, r4
 801ebb6:	1c59      	adds	r1, r3, #1
 801ebb8:	7011      	strb	r1, [r2, #0]
 801ebba:	001a      	movs	r2, r3
 801ebbc:	4b43      	ldr	r3, [pc, #268]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ebbe:	2109      	movs	r1, #9
 801ebc0:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801ebc2:	193b      	adds	r3, r7, r4
 801ebc4:	781b      	ldrb	r3, [r3, #0]
 801ebc6:	193a      	adds	r2, r7, r4
 801ebc8:	1c59      	adds	r1, r3, #1
 801ebca:	7011      	strb	r1, [r2, #0]
 801ebcc:	001a      	movs	r2, r3
 801ebce:	4b3f      	ldr	r3, [pc, #252]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ebd0:	2104      	movs	r1, #4
 801ebd2:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 801ebd4:	193b      	adds	r3, r7, r4
 801ebd6:	781b      	ldrb	r3, [r3, #0]
 801ebd8:	193a      	adds	r2, r7, r4
 801ebda:	1c59      	adds	r1, r3, #1
 801ebdc:	7011      	strb	r1, [r2, #0]
 801ebde:	001a      	movs	r2, r3
 801ebe0:	4b3a      	ldr	r3, [pc, #232]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ebe2:	2101      	movs	r1, #1
 801ebe4:	5499      	strb	r1, [r3, r2]

	/* Set the Manufacturer string in string_framework */
	USBD_Desc_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_string_framework + count, &len);
 801ebe6:	193b      	adds	r3, r7, r4
 801ebe8:	781a      	ldrb	r2, [r3, #0]
 801ebea:	4b38      	ldr	r3, [pc, #224]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ebec:	18d1      	adds	r1, r2, r3
 801ebee:	197a      	adds	r2, r7, r5
 801ebf0:	4b37      	ldr	r3, [pc, #220]	@ (801ecd0 <USBD_Get_String_Framework+0x138>)
 801ebf2:	0018      	movs	r0, r3
 801ebf4:	f000 f93d 	bl	801ee72 <USBD_Desc_GetString>

	/* Set the Product language Id and index in USBD_string_framework */
	count += len + 1;
 801ebf8:	197b      	adds	r3, r7, r5
 801ebfa:	881b      	ldrh	r3, [r3, #0]
 801ebfc:	b2da      	uxtb	r2, r3
 801ebfe:	193b      	adds	r3, r7, r4
 801ec00:	781b      	ldrb	r3, [r3, #0]
 801ec02:	18d3      	adds	r3, r2, r3
 801ec04:	b2da      	uxtb	r2, r3
 801ec06:	193b      	adds	r3, r7, r4
 801ec08:	3201      	adds	r2, #1
 801ec0a:	701a      	strb	r2, [r3, #0]
	USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801ec0c:	193b      	adds	r3, r7, r4
 801ec0e:	781b      	ldrb	r3, [r3, #0]
 801ec10:	193a      	adds	r2, r7, r4
 801ec12:	1c59      	adds	r1, r3, #1
 801ec14:	7011      	strb	r1, [r2, #0]
 801ec16:	001a      	movs	r2, r3
 801ec18:	4b2c      	ldr	r3, [pc, #176]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ec1a:	2109      	movs	r1, #9
 801ec1c:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801ec1e:	193b      	adds	r3, r7, r4
 801ec20:	781b      	ldrb	r3, [r3, #0]
 801ec22:	193a      	adds	r2, r7, r4
 801ec24:	1c59      	adds	r1, r3, #1
 801ec26:	7011      	strb	r1, [r2, #0]
 801ec28:	001a      	movs	r2, r3
 801ec2a:	4b28      	ldr	r3, [pc, #160]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ec2c:	2104      	movs	r1, #4
 801ec2e:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 801ec30:	193b      	adds	r3, r7, r4
 801ec32:	781b      	ldrb	r3, [r3, #0]
 801ec34:	193a      	adds	r2, r7, r4
 801ec36:	1c59      	adds	r1, r3, #1
 801ec38:	7011      	strb	r1, [r2, #0]
 801ec3a:	001a      	movs	r2, r3
 801ec3c:	4b23      	ldr	r3, [pc, #140]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ec3e:	2102      	movs	r1, #2
 801ec40:	5499      	strb	r1, [r3, r2]

	/* Set the Product string in USBD_string_framework */
	USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 801ec42:	193b      	adds	r3, r7, r4
 801ec44:	781a      	ldrb	r2, [r3, #0]
 801ec46:	4b21      	ldr	r3, [pc, #132]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ec48:	18d1      	adds	r1, r2, r3
 801ec4a:	197a      	adds	r2, r7, r5
 801ec4c:	4b21      	ldr	r3, [pc, #132]	@ (801ecd4 <USBD_Get_String_Framework+0x13c>)
 801ec4e:	0018      	movs	r0, r3
 801ec50:	f000 f90f 	bl	801ee72 <USBD_Desc_GetString>

	/* Set Serial language Id and index in string_framework */
	count += len + 1;
 801ec54:	197b      	adds	r3, r7, r5
 801ec56:	881b      	ldrh	r3, [r3, #0]
 801ec58:	b2da      	uxtb	r2, r3
 801ec5a:	193b      	adds	r3, r7, r4
 801ec5c:	781b      	ldrb	r3, [r3, #0]
 801ec5e:	18d3      	adds	r3, r2, r3
 801ec60:	b2da      	uxtb	r2, r3
 801ec62:	193b      	adds	r3, r7, r4
 801ec64:	3201      	adds	r2, #1
 801ec66:	701a      	strb	r2, [r3, #0]
	USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801ec68:	193b      	adds	r3, r7, r4
 801ec6a:	781b      	ldrb	r3, [r3, #0]
 801ec6c:	0020      	movs	r0, r4
 801ec6e:	193a      	adds	r2, r7, r4
 801ec70:	1c59      	adds	r1, r3, #1
 801ec72:	7011      	strb	r1, [r2, #0]
 801ec74:	001a      	movs	r2, r3
 801ec76:	4b15      	ldr	r3, [pc, #84]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ec78:	2109      	movs	r1, #9
 801ec7a:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801ec7c:	183b      	adds	r3, r7, r0
 801ec7e:	781b      	ldrb	r3, [r3, #0]
 801ec80:	183a      	adds	r2, r7, r0
 801ec82:	1c59      	adds	r1, r3, #1
 801ec84:	7011      	strb	r1, [r2, #0]
 801ec86:	001a      	movs	r2, r3
 801ec88:	4b10      	ldr	r3, [pc, #64]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ec8a:	2104      	movs	r1, #4
 801ec8c:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 801ec8e:	183b      	adds	r3, r7, r0
 801ec90:	781b      	ldrb	r3, [r3, #0]
 801ec92:	183a      	adds	r2, r7, r0
 801ec94:	1c59      	adds	r1, r3, #1
 801ec96:	7011      	strb	r1, [r2, #0]
 801ec98:	001a      	movs	r2, r3
 801ec9a:	4b0c      	ldr	r3, [pc, #48]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ec9c:	2103      	movs	r1, #3
 801ec9e:	5499      	strb	r1, [r3, r2]

	/* Set the Serial number in USBD_string_framework */
	USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 801eca0:	183b      	adds	r3, r7, r0
 801eca2:	781a      	ldrb	r2, [r3, #0]
 801eca4:	4b09      	ldr	r3, [pc, #36]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801eca6:	18d1      	adds	r1, r2, r3
 801eca8:	197a      	adds	r2, r7, r5
 801ecaa:	4b0b      	ldr	r3, [pc, #44]	@ (801ecd8 <USBD_Get_String_Framework+0x140>)
 801ecac:	0018      	movs	r0, r3
 801ecae:	f000 f8e0 	bl	801ee72 <USBD_Desc_GetString>
	/* USER CODE String_Framework1 */

	/* USER CODE String_Framework1 */

	/* Get the length of USBD_string_framework */
	*Length = strlen((const char *)USBD_string_framework);
 801ecb2:	4b06      	ldr	r3, [pc, #24]	@ (801eccc <USBD_Get_String_Framework+0x134>)
 801ecb4:	0018      	movs	r0, r3
 801ecb6:	f7e7 fbbd 	bl	8006434 <strlen>
 801ecba:	0002      	movs	r2, r0
 801ecbc:	687b      	ldr	r3, [r7, #4]
 801ecbe:	601a      	str	r2, [r3, #0]

	return USBD_string_framework;
 801ecc0:	4b02      	ldr	r3, [pc, #8]	@ (801eccc <USBD_Get_String_Framework+0x134>)
}
 801ecc2:	0018      	movs	r0, r3
 801ecc4:	46bd      	mov	sp, r7
 801ecc6:	b004      	add	sp, #16
 801ecc8:	bdb0      	pop	{r4, r5, r7, pc}
 801ecca:	46c0      	nop			@ (mov r8, r8)
 801eccc:	200122a0 	.word	0x200122a0
 801ecd0:	0802018c 	.word	0x0802018c
 801ecd4:	080201a0 	.word	0x080201a0
 801ecd8:	080201b8 	.word	0x080201b8

0801ecdc <USBD_Get_Language_Id_Framework>:
 *         Return the language_id_framework
 * @param  Length : Length of Language_Id_Framework
 * @retval Pointer to language_id_framework buffer
 */
uint8_t *USBD_Get_Language_Id_Framework(ULONG *Length)
{
 801ecdc:	b580      	push	{r7, lr}
 801ecde:	b084      	sub	sp, #16
 801ece0:	af00      	add	r7, sp, #0
 801ece2:	6078      	str	r0, [r7, #4]
	uint8_t count = 0U;
 801ece4:	200f      	movs	r0, #15
 801ece6:	183b      	adds	r3, r7, r0
 801ece8:	2200      	movs	r2, #0
 801ecea:	701a      	strb	r2, [r3, #0]

	/* Set the language Id in USBD_language_id_framework */
	USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801ecec:	183b      	adds	r3, r7, r0
 801ecee:	781b      	ldrb	r3, [r3, #0]
 801ecf0:	183a      	adds	r2, r7, r0
 801ecf2:	1c59      	adds	r1, r3, #1
 801ecf4:	7011      	strb	r1, [r2, #0]
 801ecf6:	001a      	movs	r2, r3
 801ecf8:	4b0b      	ldr	r3, [pc, #44]	@ (801ed28 <USBD_Get_Language_Id_Framework+0x4c>)
 801ecfa:	2109      	movs	r1, #9
 801ecfc:	5499      	strb	r1, [r3, r2]
	USBD_language_id_framework[count++] = USBD_LANGID_STRING >> 8;
 801ecfe:	183b      	adds	r3, r7, r0
 801ed00:	781b      	ldrb	r3, [r3, #0]
 801ed02:	183a      	adds	r2, r7, r0
 801ed04:	1c59      	adds	r1, r3, #1
 801ed06:	7011      	strb	r1, [r2, #0]
 801ed08:	001a      	movs	r2, r3
 801ed0a:	4b07      	ldr	r3, [pc, #28]	@ (801ed28 <USBD_Get_Language_Id_Framework+0x4c>)
 801ed0c:	2104      	movs	r1, #4
 801ed0e:	5499      	strb	r1, [r3, r2]

	/* Get the length of USBD_language_id_framework */
	*Length = strlen((const char *)USBD_language_id_framework);
 801ed10:	4b05      	ldr	r3, [pc, #20]	@ (801ed28 <USBD_Get_Language_Id_Framework+0x4c>)
 801ed12:	0018      	movs	r0, r3
 801ed14:	f7e7 fb8e 	bl	8006434 <strlen>
 801ed18:	0002      	movs	r2, r0
 801ed1a:	687b      	ldr	r3, [r7, #4]
 801ed1c:	601a      	str	r2, [r3, #0]

	return USBD_language_id_framework;
 801ed1e:	4b02      	ldr	r3, [pc, #8]	@ (801ed28 <USBD_Get_Language_Id_Framework+0x4c>)
}
 801ed20:	0018      	movs	r0, r3
 801ed22:	46bd      	mov	sp, r7
 801ed24:	b004      	add	sp, #16
 801ed26:	bd80      	pop	{r7, pc}
 801ed28:	200123a0 	.word	0x200123a0

0801ed2c <USBD_Get_Interface_Number>:
 * @param  class_type : Device class type
 * @param  interface_type : Device interface type
 * @retval interface number
 */
uint16_t USBD_Get_Interface_Number(uint8_t class_type, uint8_t interface_type)
{
 801ed2c:	b590      	push	{r4, r7, lr}
 801ed2e:	b085      	sub	sp, #20
 801ed30:	af00      	add	r7, sp, #0
 801ed32:	0002      	movs	r2, r0
 801ed34:	1dfb      	adds	r3, r7, #7
 801ed36:	701a      	strb	r2, [r3, #0]
 801ed38:	1dbb      	adds	r3, r7, #6
 801ed3a:	1c0a      	adds	r2, r1, #0
 801ed3c:	701a      	strb	r2, [r3, #0]
	uint8_t itf_num = 0U;
 801ed3e:	230f      	movs	r3, #15
 801ed40:	18fb      	adds	r3, r7, r3
 801ed42:	2200      	movs	r2, #0
 801ed44:	701a      	strb	r2, [r3, #0]
	uint8_t idx = 0U;
 801ed46:	210e      	movs	r1, #14
 801ed48:	187b      	adds	r3, r7, r1
 801ed4a:	2200      	movs	r2, #0
 801ed4c:	701a      	strb	r2, [r3, #0]

	/* USER CODE BEGIN USBD_Get_Interface_Number0 */

	/* USER CODE BEGIN USBD_Get_Interface_Number0 */

	for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801ed4e:	187b      	adds	r3, r7, r1
 801ed50:	2200      	movs	r2, #0
 801ed52:	701a      	strb	r2, [r3, #0]
 801ed54:	e02a      	b.n	801edac <USBD_Get_Interface_Number+0x80>
	{
		if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801ed56:	200e      	movs	r0, #14
 801ed58:	183b      	adds	r3, r7, r0
 801ed5a:	781b      	ldrb	r3, [r3, #0]
 801ed5c:	4a1a      	ldr	r2, [pc, #104]	@ (801edc8 <USBD_Get_Interface_Number+0x9c>)
 801ed5e:	215c      	movs	r1, #92	@ 0x5c
 801ed60:	434b      	muls	r3, r1
 801ed62:	18d3      	adds	r3, r2, r3
 801ed64:	330c      	adds	r3, #12
 801ed66:	781b      	ldrb	r3, [r3, #0]
 801ed68:	1dfa      	adds	r2, r7, #7
 801ed6a:	7812      	ldrb	r2, [r2, #0]
 801ed6c:	429a      	cmp	r2, r3
 801ed6e:	d117      	bne.n	801eda0 <USBD_Get_Interface_Number+0x74>
				(USBD_Device_FS.tclasslist[idx].InterfaceType == interface_type))
 801ed70:	183b      	adds	r3, r7, r0
 801ed72:	781b      	ldrb	r3, [r3, #0]
 801ed74:	4a14      	ldr	r2, [pc, #80]	@ (801edc8 <USBD_Get_Interface_Number+0x9c>)
 801ed76:	215c      	movs	r1, #92	@ 0x5c
 801ed78:	434b      	muls	r3, r1
 801ed7a:	18d3      	adds	r3, r2, r3
 801ed7c:	3314      	adds	r3, #20
 801ed7e:	781b      	ldrb	r3, [r3, #0]
		if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801ed80:	1dba      	adds	r2, r7, #6
 801ed82:	7812      	ldrb	r2, [r2, #0]
 801ed84:	429a      	cmp	r2, r3
 801ed86:	d10b      	bne.n	801eda0 <USBD_Get_Interface_Number+0x74>
		{
			itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 801ed88:	183b      	adds	r3, r7, r0
 801ed8a:	781a      	ldrb	r2, [r3, #0]
 801ed8c:	230f      	movs	r3, #15
 801ed8e:	18fb      	adds	r3, r7, r3
 801ed90:	490d      	ldr	r1, [pc, #52]	@ (801edc8 <USBD_Get_Interface_Number+0x9c>)
 801ed92:	205a      	movs	r0, #90	@ 0x5a
 801ed94:	245c      	movs	r4, #92	@ 0x5c
 801ed96:	4362      	muls	r2, r4
 801ed98:	188a      	adds	r2, r1, r2
 801ed9a:	1812      	adds	r2, r2, r0
 801ed9c:	7812      	ldrb	r2, [r2, #0]
 801ed9e:	701a      	strb	r2, [r3, #0]
	for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801eda0:	210e      	movs	r1, #14
 801eda2:	187b      	adds	r3, r7, r1
 801eda4:	781a      	ldrb	r2, [r3, #0]
 801eda6:	187b      	adds	r3, r7, r1
 801eda8:	3201      	adds	r2, #1
 801edaa:	701a      	strb	r2, [r3, #0]
 801edac:	230e      	movs	r3, #14
 801edae:	18fb      	adds	r3, r7, r3
 801edb0:	781b      	ldrb	r3, [r3, #0]
 801edb2:	2b02      	cmp	r3, #2
 801edb4:	d9cf      	bls.n	801ed56 <USBD_Get_Interface_Number+0x2a>

	/* USER CODE BEGIN USBD_Get_Interface_Number1 */

	/* USER CODE BEGIN USBD_Get_Interface_Number1 */

	return itf_num;
 801edb6:	230f      	movs	r3, #15
 801edb8:	18fb      	adds	r3, r7, r3
 801edba:	781b      	ldrb	r3, [r3, #0]
 801edbc:	b29b      	uxth	r3, r3
}
 801edbe:	0018      	movs	r0, r3
 801edc0:	46bd      	mov	sp, r7
 801edc2:	b005      	add	sp, #20
 801edc4:	bd90      	pop	{r4, r7, pc}
 801edc6:	46c0      	nop			@ (mov r8, r8)
 801edc8:	20011ec0 	.word	0x20011ec0

0801edcc <USBD_Get_Configuration_Number>:
 * @param  class_type : Device class type
 * @param  interface_type : Device interface type
 * @retval configuration number
 */
uint16_t USBD_Get_Configuration_Number(uint8_t class_type, uint8_t interface_type)
{
 801edcc:	b580      	push	{r7, lr}
 801edce:	b084      	sub	sp, #16
 801edd0:	af00      	add	r7, sp, #0
 801edd2:	0002      	movs	r2, r0
 801edd4:	1dfb      	adds	r3, r7, #7
 801edd6:	701a      	strb	r2, [r3, #0]
 801edd8:	1dbb      	adds	r3, r7, #6
 801edda:	1c0a      	adds	r2, r1, #0
 801eddc:	701a      	strb	r2, [r3, #0]
	uint8_t cfg_num = 1U;
 801edde:	210f      	movs	r1, #15
 801ede0:	187b      	adds	r3, r7, r1
 801ede2:	2201      	movs	r2, #1
 801ede4:	701a      	strb	r2, [r3, #0]

	/* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

	/* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

	return cfg_num;
 801ede6:	187b      	adds	r3, r7, r1
 801ede8:	781b      	ldrb	r3, [r3, #0]
 801edea:	b29b      	uxth	r3, r3
}
 801edec:	0018      	movs	r0, r3
 801edee:	46bd      	mov	sp, r7
 801edf0:	b004      	add	sp, #16
 801edf2:	bd80      	pop	{r7, pc}

0801edf4 <USBD_HID_ReportDesc>:
 *         Return the device HID Report Descriptor
 * @param  hid_type : HID Device type
 * @retval Pointer to HID Report Descriptor buffer
 */
uint8_t *USBD_HID_ReportDesc(uint8_t hid_type)
{
 801edf4:	b580      	push	{r7, lr}
 801edf6:	b084      	sub	sp, #16
 801edf8:	af00      	add	r7, sp, #0
 801edfa:	0002      	movs	r2, r0
 801edfc:	1dfb      	adds	r3, r7, #7
 801edfe:	701a      	strb	r2, [r3, #0]
	uint8_t *pHidReportDesc = NULL;
 801ee00:	2300      	movs	r3, #0
 801ee02:	60fb      	str	r3, [r7, #12]

	/* USER CODE HidReportDesc0 */

	/* USER CODE HidReportDesc0 */

	switch(hid_type)
 801ee04:	1dfb      	adds	r3, r7, #7
 801ee06:	781b      	ldrb	r3, [r3, #0]
 801ee08:	2b01      	cmp	r3, #1
 801ee0a:	d004      	beq.n	801ee16 <USBD_HID_ReportDesc+0x22>
 801ee0c:	2b02      	cmp	r3, #2
 801ee0e:	d105      	bne.n	801ee1c <USBD_HID_ReportDesc+0x28>
	{
	case INTERFACE_HID_MOUSE:
		pHidReportDesc = USBD_HID_MOUSE_ReportDesc;
 801ee10:	4b05      	ldr	r3, [pc, #20]	@ (801ee28 <USBD_HID_ReportDesc+0x34>)
 801ee12:	60fb      	str	r3, [r7, #12]
		break;
 801ee14:	e003      	b.n	801ee1e <USBD_HID_ReportDesc+0x2a>

	case INTERFACE_HID_KEYBOARD:
		pHidReportDesc = USBD_HID_KEYBOARD_ReportDesc;
 801ee16:	4b05      	ldr	r3, [pc, #20]	@ (801ee2c <USBD_HID_ReportDesc+0x38>)
 801ee18:	60fb      	str	r3, [r7, #12]
		break;
 801ee1a:	e000      	b.n	801ee1e <USBD_HID_ReportDesc+0x2a>

	default:
		break;
 801ee1c:	46c0      	nop			@ (mov r8, r8)

	/* USER CODE HidReportDesc1 */

	/* USER CODE HidReportDesc1 */

	return pHidReportDesc;
 801ee1e:	68fb      	ldr	r3, [r7, #12]
}
 801ee20:	0018      	movs	r0, r3
 801ee22:	46bd      	mov	sp, r7
 801ee24:	b004      	add	sp, #16
 801ee26:	bd80      	pop	{r7, pc}
 801ee28:	20000188 	.word	0x20000188
 801ee2c:	200001d4 	.word	0x200001d4

0801ee30 <USBD_HID_ReportDesc_length>:
 *         Return the device HID Report Descriptor
 * @param  hid_type : HID Device type
 * @retval Size of HID Report Descriptor buffer
 */
uint16_t USBD_HID_ReportDesc_length(uint8_t hid_type)
{
 801ee30:	b580      	push	{r7, lr}
 801ee32:	b084      	sub	sp, #16
 801ee34:	af00      	add	r7, sp, #0
 801ee36:	0002      	movs	r2, r0
 801ee38:	1dfb      	adds	r3, r7, #7
 801ee3a:	701a      	strb	r2, [r3, #0]
	uint16_t ReportDesc_Size = 0;
 801ee3c:	210e      	movs	r1, #14
 801ee3e:	187b      	adds	r3, r7, r1
 801ee40:	2200      	movs	r2, #0
 801ee42:	801a      	strh	r2, [r3, #0]

	/* USER CODE ReportDesc_Size0 */

	/* USER CODE ReportDesc_Size0 */

	switch(hid_type)
 801ee44:	1dfb      	adds	r3, r7, #7
 801ee46:	781b      	ldrb	r3, [r3, #0]
 801ee48:	2b01      	cmp	r3, #1
 801ee4a:	d005      	beq.n	801ee58 <USBD_HID_ReportDesc_length+0x28>
 801ee4c:	2b02      	cmp	r3, #2
 801ee4e:	d108      	bne.n	801ee62 <USBD_HID_ReportDesc_length+0x32>
	{
	case INTERFACE_HID_MOUSE:
		ReportDesc_Size = sizeof(USBD_HID_MOUSE_ReportDesc);
 801ee50:	187b      	adds	r3, r7, r1
 801ee52:	224a      	movs	r2, #74	@ 0x4a
 801ee54:	801a      	strh	r2, [r3, #0]
		break;
 801ee56:	e005      	b.n	801ee64 <USBD_HID_ReportDesc_length+0x34>

	case INTERFACE_HID_KEYBOARD:
		ReportDesc_Size = sizeof(USBD_HID_KEYBOARD_ReportDesc);
 801ee58:	230e      	movs	r3, #14
 801ee5a:	18fb      	adds	r3, r7, r3
 801ee5c:	222d      	movs	r2, #45	@ 0x2d
 801ee5e:	801a      	strh	r2, [r3, #0]
		break;
 801ee60:	e000      	b.n	801ee64 <USBD_HID_ReportDesc_length+0x34>

	default:
		break;
 801ee62:	46c0      	nop			@ (mov r8, r8)

	/* USER CODE ReportDesc_Size1 */

	/* USER CODE ReportDesc_Size1 */

	return ReportDesc_Size;
 801ee64:	230e      	movs	r3, #14
 801ee66:	18fb      	adds	r3, r7, r3
 801ee68:	881b      	ldrh	r3, [r3, #0]
}
 801ee6a:	0018      	movs	r0, r3
 801ee6c:	46bd      	mov	sp, r7
 801ee6e:	b004      	add	sp, #16
 801ee70:	bd80      	pop	{r7, pc}

0801ee72 <USBD_Desc_GetString>:
 * @param  Unicode : Formatted string buffer (Unicode)
 * @param  len : descriptor length
 * @retval None
 */
static void USBD_Desc_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801ee72:	b590      	push	{r4, r7, lr}
 801ee74:	b087      	sub	sp, #28
 801ee76:	af00      	add	r7, sp, #0
 801ee78:	60f8      	str	r0, [r7, #12]
 801ee7a:	60b9      	str	r1, [r7, #8]
 801ee7c:	607a      	str	r2, [r7, #4]
	uint8_t idx = 0U;
 801ee7e:	2417      	movs	r4, #23
 801ee80:	193b      	adds	r3, r7, r4
 801ee82:	2200      	movs	r2, #0
 801ee84:	701a      	strb	r2, [r3, #0]
	uint8_t *pdesc;

	if (desc == NULL)
 801ee86:	68fb      	ldr	r3, [r7, #12]
 801ee88:	2b00      	cmp	r3, #0
 801ee8a:	d029      	beq.n	801eee0 <USBD_Desc_GetString+0x6e>
	{
		return;
	}

	pdesc = desc;
 801ee8c:	68fb      	ldr	r3, [r7, #12]
 801ee8e:	613b      	str	r3, [r7, #16]
	*len = (uint16_t)USBD_Desc_GetLen(pdesc);
 801ee90:	693b      	ldr	r3, [r7, #16]
 801ee92:	0018      	movs	r0, r3
 801ee94:	f000 f828 	bl	801eee8 <USBD_Desc_GetLen>
 801ee98:	0003      	movs	r3, r0
 801ee9a:	001a      	movs	r2, r3
 801ee9c:	687b      	ldr	r3, [r7, #4]
 801ee9e:	801a      	strh	r2, [r3, #0]

	unicode[idx++] = *(uint8_t *)len;
 801eea0:	193b      	adds	r3, r7, r4
 801eea2:	781b      	ldrb	r3, [r3, #0]
 801eea4:	193a      	adds	r2, r7, r4
 801eea6:	1c59      	adds	r1, r3, #1
 801eea8:	7011      	strb	r1, [r2, #0]
 801eeaa:	001a      	movs	r2, r3
 801eeac:	68bb      	ldr	r3, [r7, #8]
 801eeae:	189b      	adds	r3, r3, r2
 801eeb0:	687a      	ldr	r2, [r7, #4]
 801eeb2:	7812      	ldrb	r2, [r2, #0]
 801eeb4:	701a      	strb	r2, [r3, #0]

	while (*pdesc != (uint8_t)'\0')
 801eeb6:	e00e      	b.n	801eed6 <USBD_Desc_GetString+0x64>
	{
		unicode[idx++] = *pdesc;
 801eeb8:	2217      	movs	r2, #23
 801eeba:	18bb      	adds	r3, r7, r2
 801eebc:	781b      	ldrb	r3, [r3, #0]
 801eebe:	18ba      	adds	r2, r7, r2
 801eec0:	1c59      	adds	r1, r3, #1
 801eec2:	7011      	strb	r1, [r2, #0]
 801eec4:	001a      	movs	r2, r3
 801eec6:	68bb      	ldr	r3, [r7, #8]
 801eec8:	189b      	adds	r3, r3, r2
 801eeca:	693a      	ldr	r2, [r7, #16]
 801eecc:	7812      	ldrb	r2, [r2, #0]
 801eece:	701a      	strb	r2, [r3, #0]
		pdesc++;
 801eed0:	693b      	ldr	r3, [r7, #16]
 801eed2:	3301      	adds	r3, #1
 801eed4:	613b      	str	r3, [r7, #16]
	while (*pdesc != (uint8_t)'\0')
 801eed6:	693b      	ldr	r3, [r7, #16]
 801eed8:	781b      	ldrb	r3, [r3, #0]
 801eeda:	2b00      	cmp	r3, #0
 801eedc:	d1ec      	bne.n	801eeb8 <USBD_Desc_GetString+0x46>
 801eede:	e000      	b.n	801eee2 <USBD_Desc_GetString+0x70>
		return;
 801eee0:	46c0      	nop			@ (mov r8, r8)
	}
}
 801eee2:	46bd      	mov	sp, r7
 801eee4:	b007      	add	sp, #28
 801eee6:	bd90      	pop	{r4, r7, pc}

0801eee8 <USBD_Desc_GetLen>:
 *         return the string length
 * @param  buf : pointer to the ASCII string buffer
 * @retval string length
 */
static uint8_t USBD_Desc_GetLen(uint8_t *buf)
{
 801eee8:	b580      	push	{r7, lr}
 801eeea:	b084      	sub	sp, #16
 801eeec:	af00      	add	r7, sp, #0
 801eeee:	6078      	str	r0, [r7, #4]
	uint8_t  len = 0U;
 801eef0:	230f      	movs	r3, #15
 801eef2:	18fb      	adds	r3, r7, r3
 801eef4:	2200      	movs	r2, #0
 801eef6:	701a      	strb	r2, [r3, #0]
	uint8_t *pbuff = buf;
 801eef8:	687b      	ldr	r3, [r7, #4]
 801eefa:	60bb      	str	r3, [r7, #8]

	while (*pbuff != (uint8_t)'\0')
 801eefc:	e008      	b.n	801ef10 <USBD_Desc_GetLen+0x28>
	{
		len++;
 801eefe:	210f      	movs	r1, #15
 801ef00:	187b      	adds	r3, r7, r1
 801ef02:	781a      	ldrb	r2, [r3, #0]
 801ef04:	187b      	adds	r3, r7, r1
 801ef06:	3201      	adds	r2, #1
 801ef08:	701a      	strb	r2, [r3, #0]
		pbuff++;
 801ef0a:	68bb      	ldr	r3, [r7, #8]
 801ef0c:	3301      	adds	r3, #1
 801ef0e:	60bb      	str	r3, [r7, #8]
	while (*pbuff != (uint8_t)'\0')
 801ef10:	68bb      	ldr	r3, [r7, #8]
 801ef12:	781b      	ldrb	r3, [r3, #0]
 801ef14:	2b00      	cmp	r3, #0
 801ef16:	d1f2      	bne.n	801eefe <USBD_Desc_GetLen+0x16>
	}

	return len;
 801ef18:	230f      	movs	r3, #15
 801ef1a:	18fb      	adds	r3, r7, r3
 801ef1c:	781b      	ldrb	r3, [r3, #0]
}
 801ef1e:	0018      	movs	r0, r3
 801ef20:	46bd      	mov	sp, r7
 801ef22:	b004      	add	sp, #16
 801ef24:	bd80      	pop	{r7, pc}
	...

0801ef28 <USBD_Device_Framework_Builder>:
 */
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
		uint8_t *pDevFrameWorkDesc,
		uint8_t *UserClassInstance,
		uint8_t Speed)
{
 801ef28:	b580      	push	{r7, lr}
 801ef2a:	b088      	sub	sp, #32
 801ef2c:	af02      	add	r7, sp, #8
 801ef2e:	60f8      	str	r0, [r7, #12]
 801ef30:	60b9      	str	r1, [r7, #8]
 801ef32:	607a      	str	r2, [r7, #4]
 801ef34:	001a      	movs	r2, r3
 801ef36:	1cfb      	adds	r3, r7, #3
 801ef38:	701a      	strb	r2, [r3, #0]
	static USBD_DeviceDescTypedef   *pDevDesc;
	static USBD_DevQualiDescTypedef *pDevQualDesc;
	uint8_t Idx_Instance = 0U;
 801ef3a:	2317      	movs	r3, #23
 801ef3c:	18fb      	adds	r3, r7, r3
 801ef3e:	2200      	movs	r2, #0
 801ef40:	701a      	strb	r2, [r3, #0]

	/* Set Dev and conf descriptors size to 0 */
	pdev->CurrConfDescSz = 0U;
 801ef42:	68fa      	ldr	r2, [r7, #12]
 801ef44:	2392      	movs	r3, #146	@ 0x92
 801ef46:	005b      	lsls	r3, r3, #1
 801ef48:	2100      	movs	r1, #0
 801ef4a:	50d1      	str	r1, [r2, r3]
	pdev->CurrDevDescSz = 0U;
 801ef4c:	68fa      	ldr	r2, [r7, #12]
 801ef4e:	2390      	movs	r3, #144	@ 0x90
 801ef50:	005b      	lsls	r3, r3, #1
 801ef52:	2100      	movs	r1, #0
 801ef54:	50d1      	str	r1, [r2, r3]

	/* Set the pointer to the device descriptor area*/
	pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 801ef56:	4b89      	ldr	r3, [pc, #548]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801ef58:	68ba      	ldr	r2, [r7, #8]
 801ef5a:	601a      	str	r2, [r3, #0]

	/* Start building the generic device descriptor common part */
	pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 801ef5c:	4b87      	ldr	r3, [pc, #540]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801ef5e:	681b      	ldr	r3, [r3, #0]
 801ef60:	2212      	movs	r2, #18
 801ef62:	701a      	strb	r2, [r3, #0]
	pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 801ef64:	4b85      	ldr	r3, [pc, #532]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801ef66:	681b      	ldr	r3, [r3, #0]
 801ef68:	2201      	movs	r2, #1
 801ef6a:	705a      	strb	r2, [r3, #1]
	pDevDesc->bcdUSB = USB_BCDUSB;
 801ef6c:	4b83      	ldr	r3, [pc, #524]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801ef6e:	681b      	ldr	r3, [r3, #0]
 801ef70:	789a      	ldrb	r2, [r3, #2]
 801ef72:	2100      	movs	r1, #0
 801ef74:	400a      	ands	r2, r1
 801ef76:	709a      	strb	r2, [r3, #2]
 801ef78:	78da      	ldrb	r2, [r3, #3]
 801ef7a:	2100      	movs	r1, #0
 801ef7c:	400a      	ands	r2, r1
 801ef7e:	1c11      	adds	r1, r2, #0
 801ef80:	2202      	movs	r2, #2
 801ef82:	430a      	orrs	r2, r1
 801ef84:	70da      	strb	r2, [r3, #3]
	pDevDesc->bDeviceClass = 0x00;
 801ef86:	4b7d      	ldr	r3, [pc, #500]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801ef88:	681b      	ldr	r3, [r3, #0]
 801ef8a:	2200      	movs	r2, #0
 801ef8c:	711a      	strb	r2, [r3, #4]
	pDevDesc->bDeviceSubClass = 0x00;
 801ef8e:	4b7b      	ldr	r3, [pc, #492]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801ef90:	681b      	ldr	r3, [r3, #0]
 801ef92:	2200      	movs	r2, #0
 801ef94:	715a      	strb	r2, [r3, #5]
	pDevDesc->bDeviceProtocol = 0x00;
 801ef96:	4b79      	ldr	r3, [pc, #484]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801ef98:	681b      	ldr	r3, [r3, #0]
 801ef9a:	2200      	movs	r2, #0
 801ef9c:	719a      	strb	r2, [r3, #6]
	pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 801ef9e:	4b77      	ldr	r3, [pc, #476]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801efa0:	681b      	ldr	r3, [r3, #0]
 801efa2:	2240      	movs	r2, #64	@ 0x40
 801efa4:	71da      	strb	r2, [r3, #7]
	pDevDesc->idVendor = USBD_VID;
 801efa6:	4b75      	ldr	r3, [pc, #468]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801efa8:	681b      	ldr	r3, [r3, #0]
 801efaa:	7a1a      	ldrb	r2, [r3, #8]
 801efac:	2100      	movs	r1, #0
 801efae:	400a      	ands	r2, r1
 801efb0:	1c11      	adds	r1, r2, #0
 801efb2:	227d      	movs	r2, #125	@ 0x7d
 801efb4:	4252      	negs	r2, r2
 801efb6:	430a      	orrs	r2, r1
 801efb8:	721a      	strb	r2, [r3, #8]
 801efba:	7a5a      	ldrb	r2, [r3, #9]
 801efbc:	2100      	movs	r1, #0
 801efbe:	400a      	ands	r2, r1
 801efc0:	1c11      	adds	r1, r2, #0
 801efc2:	2204      	movs	r2, #4
 801efc4:	430a      	orrs	r2, r1
 801efc6:	725a      	strb	r2, [r3, #9]
	pDevDesc->idProduct = USBD_PID;
 801efc8:	4b6c      	ldr	r3, [pc, #432]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801efca:	681b      	ldr	r3, [r3, #0]
 801efcc:	7a9a      	ldrb	r2, [r3, #10]
 801efce:	2100      	movs	r1, #0
 801efd0:	400a      	ands	r2, r1
 801efd2:	1c11      	adds	r1, r2, #0
 801efd4:	2250      	movs	r2, #80	@ 0x50
 801efd6:	430a      	orrs	r2, r1
 801efd8:	729a      	strb	r2, [r3, #10]
 801efda:	7ada      	ldrb	r2, [r3, #11]
 801efdc:	2100      	movs	r1, #0
 801efde:	400a      	ands	r2, r1
 801efe0:	1c11      	adds	r1, r2, #0
 801efe2:	2257      	movs	r2, #87	@ 0x57
 801efe4:	430a      	orrs	r2, r1
 801efe6:	72da      	strb	r2, [r3, #11]
	pDevDesc->bcdDevice = 0x0200;
 801efe8:	4b64      	ldr	r3, [pc, #400]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801efea:	681b      	ldr	r3, [r3, #0]
 801efec:	7b1a      	ldrb	r2, [r3, #12]
 801efee:	2100      	movs	r1, #0
 801eff0:	400a      	ands	r2, r1
 801eff2:	731a      	strb	r2, [r3, #12]
 801eff4:	7b5a      	ldrb	r2, [r3, #13]
 801eff6:	2100      	movs	r1, #0
 801eff8:	400a      	ands	r2, r1
 801effa:	1c11      	adds	r1, r2, #0
 801effc:	2202      	movs	r2, #2
 801effe:	430a      	orrs	r2, r1
 801f000:	735a      	strb	r2, [r3, #13]
	pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 801f002:	4b5e      	ldr	r3, [pc, #376]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801f004:	681b      	ldr	r3, [r3, #0]
 801f006:	2201      	movs	r2, #1
 801f008:	739a      	strb	r2, [r3, #14]
	pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 801f00a:	4b5c      	ldr	r3, [pc, #368]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801f00c:	681b      	ldr	r3, [r3, #0]
 801f00e:	2202      	movs	r2, #2
 801f010:	73da      	strb	r2, [r3, #15]
	pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 801f012:	4b5a      	ldr	r3, [pc, #360]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801f014:	681b      	ldr	r3, [r3, #0]
 801f016:	2203      	movs	r2, #3
 801f018:	741a      	strb	r2, [r3, #16]
	pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 801f01a:	4b58      	ldr	r3, [pc, #352]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801f01c:	681b      	ldr	r3, [r3, #0]
 801f01e:	2201      	movs	r2, #1
 801f020:	745a      	strb	r2, [r3, #17]
	pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 801f022:	68fa      	ldr	r2, [r7, #12]
 801f024:	2390      	movs	r3, #144	@ 0x90
 801f026:	005b      	lsls	r3, r3, #1
 801f028:	58d3      	ldr	r3, [r2, r3]
 801f02a:	3312      	adds	r3, #18
 801f02c:	0019      	movs	r1, r3
 801f02e:	68fa      	ldr	r2, [r7, #12]
 801f030:	2390      	movs	r3, #144	@ 0x90
 801f032:	005b      	lsls	r3, r3, #1
 801f034:	50d1      	str	r1, [r2, r3]

	/* Check if USBx is in high speed mode to add qualifier descriptor */
	if (Speed == USBD_HIGH_SPEED)
 801f036:	1cfb      	adds	r3, r7, #3
 801f038:	781b      	ldrb	r3, [r3, #0]
 801f03a:	2b01      	cmp	r3, #1
 801f03c:	d172      	bne.n	801f124 <USBD_Device_Framework_Builder+0x1fc>
	{
		pDevQualDesc = (USBD_DevQualiDescTypedef *)(pDevFrameWorkDesc + pdev->CurrDevDescSz);
 801f03e:	68fa      	ldr	r2, [r7, #12]
 801f040:	2390      	movs	r3, #144	@ 0x90
 801f042:	005b      	lsls	r3, r3, #1
 801f044:	58d3      	ldr	r3, [r2, r3]
 801f046:	68ba      	ldr	r2, [r7, #8]
 801f048:	18d2      	adds	r2, r2, r3
 801f04a:	4b4d      	ldr	r3, [pc, #308]	@ (801f180 <USBD_Device_Framework_Builder+0x258>)
 801f04c:	601a      	str	r2, [r3, #0]
		pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 801f04e:	4b4c      	ldr	r3, [pc, #304]	@ (801f180 <USBD_Device_Framework_Builder+0x258>)
 801f050:	681b      	ldr	r3, [r3, #0]
 801f052:	220a      	movs	r2, #10
 801f054:	701a      	strb	r2, [r3, #0]
		pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 801f056:	4b4a      	ldr	r3, [pc, #296]	@ (801f180 <USBD_Device_Framework_Builder+0x258>)
 801f058:	681b      	ldr	r3, [r3, #0]
 801f05a:	2206      	movs	r2, #6
 801f05c:	705a      	strb	r2, [r3, #1]
		pDevQualDesc->bcdDevice = 0x0200;
 801f05e:	4b48      	ldr	r3, [pc, #288]	@ (801f180 <USBD_Device_Framework_Builder+0x258>)
 801f060:	681b      	ldr	r3, [r3, #0]
 801f062:	789a      	ldrb	r2, [r3, #2]
 801f064:	2100      	movs	r1, #0
 801f066:	400a      	ands	r2, r1
 801f068:	709a      	strb	r2, [r3, #2]
 801f06a:	78da      	ldrb	r2, [r3, #3]
 801f06c:	2100      	movs	r1, #0
 801f06e:	400a      	ands	r2, r1
 801f070:	1c11      	adds	r1, r2, #0
 801f072:	2202      	movs	r2, #2
 801f074:	430a      	orrs	r2, r1
 801f076:	70da      	strb	r2, [r3, #3]
		pDevQualDesc->Class = 0x00;
 801f078:	4b41      	ldr	r3, [pc, #260]	@ (801f180 <USBD_Device_Framework_Builder+0x258>)
 801f07a:	681b      	ldr	r3, [r3, #0]
 801f07c:	2200      	movs	r2, #0
 801f07e:	711a      	strb	r2, [r3, #4]
		pDevQualDesc->SubClass = 0x00;
 801f080:	4b3f      	ldr	r3, [pc, #252]	@ (801f180 <USBD_Device_Framework_Builder+0x258>)
 801f082:	681b      	ldr	r3, [r3, #0]
 801f084:	2200      	movs	r2, #0
 801f086:	715a      	strb	r2, [r3, #5]
		pDevQualDesc->Protocol = 0x00;
 801f088:	4b3d      	ldr	r3, [pc, #244]	@ (801f180 <USBD_Device_Framework_Builder+0x258>)
 801f08a:	681b      	ldr	r3, [r3, #0]
 801f08c:	2200      	movs	r2, #0
 801f08e:	719a      	strb	r2, [r3, #6]
		pDevQualDesc->bMaxPacketSize = 0x40;
 801f090:	4b3b      	ldr	r3, [pc, #236]	@ (801f180 <USBD_Device_Framework_Builder+0x258>)
 801f092:	681b      	ldr	r3, [r3, #0]
 801f094:	2240      	movs	r2, #64	@ 0x40
 801f096:	71da      	strb	r2, [r3, #7]
		pDevQualDesc->bNumConfigurations = 0x01;
 801f098:	4b39      	ldr	r3, [pc, #228]	@ (801f180 <USBD_Device_Framework_Builder+0x258>)
 801f09a:	681b      	ldr	r3, [r3, #0]
 801f09c:	2201      	movs	r2, #1
 801f09e:	721a      	strb	r2, [r3, #8]
		pDevQualDesc->bReserved = 0x00;
 801f0a0:	4b37      	ldr	r3, [pc, #220]	@ (801f180 <USBD_Device_Framework_Builder+0x258>)
 801f0a2:	681b      	ldr	r3, [r3, #0]
 801f0a4:	2200      	movs	r2, #0
 801f0a6:	725a      	strb	r2, [r3, #9]
		pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 801f0a8:	68fa      	ldr	r2, [r7, #12]
 801f0aa:	2390      	movs	r3, #144	@ 0x90
 801f0ac:	005b      	lsls	r3, r3, #1
 801f0ae:	58d3      	ldr	r3, [r2, r3]
 801f0b0:	330a      	adds	r3, #10
 801f0b2:	0019      	movs	r1, r3
 801f0b4:	68fa      	ldr	r2, [r7, #12]
 801f0b6:	2390      	movs	r3, #144	@ 0x90
 801f0b8:	005b      	lsls	r3, r3, #1
 801f0ba:	50d1      	str	r1, [r2, r3]
	}

	/* Build the device framework */
	while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801f0bc:	e032      	b.n	801f124 <USBD_Device_Framework_Builder+0x1fc>
	{
		if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f0be:	68fb      	ldr	r3, [r7, #12]
 801f0c0:	685b      	ldr	r3, [r3, #4]
 801f0c2:	2b02      	cmp	r3, #2
 801f0c4:	d828      	bhi.n	801f118 <USBD_Device_Framework_Builder+0x1f0>
				(pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801f0c6:	68fb      	ldr	r3, [r7, #12]
 801f0c8:	689b      	ldr	r3, [r3, #8]
		if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f0ca:	2b02      	cmp	r3, #2
 801f0cc:	d824      	bhi.n	801f118 <USBD_Device_Framework_Builder+0x1f0>
				(UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 801f0ce:	2117      	movs	r1, #23
 801f0d0:	187b      	adds	r3, r7, r1
 801f0d2:	781b      	ldrb	r3, [r3, #0]
 801f0d4:	687a      	ldr	r2, [r7, #4]
 801f0d6:	18d3      	adds	r3, r2, r3
 801f0d8:	781b      	ldrb	r3, [r3, #0]
				(pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801f0da:	2b00      	cmp	r3, #0
 801f0dc:	d01c      	beq.n	801f118 <USBD_Device_Framework_Builder+0x1f0>
		{
			/* Call the composite class builder */
			(void)USBD_FrameWork_AddClass(pdev,
					(USBD_CompositeClassTypeDef)UserClassInstance[Idx_Instance],
 801f0de:	187b      	adds	r3, r7, r1
 801f0e0:	781b      	ldrb	r3, [r3, #0]
 801f0e2:	687a      	ldr	r2, [r7, #4]
 801f0e4:	18d3      	adds	r3, r2, r3
			(void)USBD_FrameWork_AddClass(pdev,
 801f0e6:	7819      	ldrb	r1, [r3, #0]
					0, Speed,
					(pDevFrameWorkDesc + pdev->CurrDevDescSz));
 801f0e8:	68fa      	ldr	r2, [r7, #12]
 801f0ea:	2390      	movs	r3, #144	@ 0x90
 801f0ec:	005b      	lsls	r3, r3, #1
 801f0ee:	58d3      	ldr	r3, [r2, r3]
			(void)USBD_FrameWork_AddClass(pdev,
 801f0f0:	68ba      	ldr	r2, [r7, #8]
 801f0f2:	18d3      	adds	r3, r2, r3
 801f0f4:	1cfa      	adds	r2, r7, #3
 801f0f6:	7812      	ldrb	r2, [r2, #0]
 801f0f8:	68f8      	ldr	r0, [r7, #12]
 801f0fa:	9300      	str	r3, [sp, #0]
 801f0fc:	0013      	movs	r3, r2
 801f0fe:	2200      	movs	r2, #0
 801f100:	f000 f840 	bl	801f184 <USBD_FrameWork_AddClass>

			/* Increment the ClassId for the next occurrence */
			pdev->classId ++;
 801f104:	68fb      	ldr	r3, [r7, #12]
 801f106:	685b      	ldr	r3, [r3, #4]
 801f108:	1c5a      	adds	r2, r3, #1
 801f10a:	68fb      	ldr	r3, [r7, #12]
 801f10c:	605a      	str	r2, [r3, #4]
			pdev->NumClasses ++;
 801f10e:	68fb      	ldr	r3, [r7, #12]
 801f110:	689b      	ldr	r3, [r3, #8]
 801f112:	1c5a      	adds	r2, r3, #1
 801f114:	68fb      	ldr	r3, [r7, #12]
 801f116:	609a      	str	r2, [r3, #8]
		}

		Idx_Instance++;
 801f118:	2117      	movs	r1, #23
 801f11a:	187b      	adds	r3, r7, r1
 801f11c:	781a      	ldrb	r2, [r3, #0]
 801f11e:	187b      	adds	r3, r7, r1
 801f120:	3201      	adds	r2, #1
 801f122:	701a      	strb	r2, [r3, #0]
	while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801f124:	2317      	movs	r3, #23
 801f126:	18fb      	adds	r3, r7, r3
 801f128:	781b      	ldrb	r3, [r3, #0]
 801f12a:	2b02      	cmp	r3, #2
 801f12c:	d9c7      	bls.n	801f0be <USBD_Device_Framework_Builder+0x196>
	}

	/* Check if there is a composite class and update device class */
	if (pdev->NumClasses > 1)
 801f12e:	68fb      	ldr	r3, [r7, #12]
 801f130:	689b      	ldr	r3, [r3, #8]
 801f132:	2b01      	cmp	r3, #1
 801f134:	d90c      	bls.n	801f150 <USBD_Device_Framework_Builder+0x228>
	{
		pDevDesc->bDeviceClass = 0xEF;
 801f136:	4b11      	ldr	r3, [pc, #68]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801f138:	681b      	ldr	r3, [r3, #0]
 801f13a:	22ef      	movs	r2, #239	@ 0xef
 801f13c:	711a      	strb	r2, [r3, #4]
		pDevDesc->bDeviceSubClass = 0x02;
 801f13e:	4b0f      	ldr	r3, [pc, #60]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801f140:	681b      	ldr	r3, [r3, #0]
 801f142:	2202      	movs	r2, #2
 801f144:	715a      	strb	r2, [r3, #5]
		pDevDesc->bDeviceProtocol = 0x01;
 801f146:	4b0d      	ldr	r3, [pc, #52]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801f148:	681b      	ldr	r3, [r3, #0]
 801f14a:	2201      	movs	r2, #1
 801f14c:	719a      	strb	r2, [r3, #6]
 801f14e:	e00f      	b.n	801f170 <USBD_Device_Framework_Builder+0x248>
	}
	else
	{
		/* Check if the CDC ACM class is set and update device class */
		if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 801f150:	687b      	ldr	r3, [r7, #4]
 801f152:	781b      	ldrb	r3, [r3, #0]
 801f154:	2b02      	cmp	r3, #2
 801f156:	d10b      	bne.n	801f170 <USBD_Device_Framework_Builder+0x248>
		{
			pDevDesc->bDeviceClass = 0x02;
 801f158:	4b08      	ldr	r3, [pc, #32]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801f15a:	681b      	ldr	r3, [r3, #0]
 801f15c:	2202      	movs	r2, #2
 801f15e:	711a      	strb	r2, [r3, #4]
			pDevDesc->bDeviceSubClass = 0x02;
 801f160:	4b06      	ldr	r3, [pc, #24]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801f162:	681b      	ldr	r3, [r3, #0]
 801f164:	2202      	movs	r2, #2
 801f166:	715a      	strb	r2, [r3, #5]
			pDevDesc->bDeviceProtocol = 0x00;
 801f168:	4b04      	ldr	r3, [pc, #16]	@ (801f17c <USBD_Device_Framework_Builder+0x254>)
 801f16a:	681b      	ldr	r3, [r3, #0]
 801f16c:	2200      	movs	r2, #0
 801f16e:	719a      	strb	r2, [r3, #6]
		}
	}

	return pDevFrameWorkDesc;
 801f170:	68bb      	ldr	r3, [r7, #8]
}
 801f172:	0018      	movs	r0, r3
 801f174:	46bd      	mov	sp, r7
 801f176:	b006      	add	sp, #24
 801f178:	bd80      	pop	{r7, pc}
 801f17a:	46c0      	nop			@ (mov r8, r8)
 801f17c:	200123a4 	.word	0x200123a4
 801f180:	200123a8 	.word	0x200123a8

0801f184 <USBD_FrameWork_AddClass>:
 */
uint8_t  USBD_FrameWork_AddClass(USBD_DevClassHandleTypeDef *pdev,
		USBD_CompositeClassTypeDef class,
		uint8_t cfgidx, uint8_t Speed,
		uint8_t *pCmpstConfDesc)
{
 801f184:	b590      	push	{r4, r7, lr}
 801f186:	b083      	sub	sp, #12
 801f188:	af00      	add	r7, sp, #0
 801f18a:	6078      	str	r0, [r7, #4]
 801f18c:	000c      	movs	r4, r1
 801f18e:	0010      	movs	r0, r2
 801f190:	0019      	movs	r1, r3
 801f192:	1cfb      	adds	r3, r7, #3
 801f194:	1c22      	adds	r2, r4, #0
 801f196:	701a      	strb	r2, [r3, #0]
 801f198:	1cbb      	adds	r3, r7, #2
 801f19a:	1c02      	adds	r2, r0, #0
 801f19c:	701a      	strb	r2, [r3, #0]
 801f19e:	1c7b      	adds	r3, r7, #1
 801f1a0:	1c0a      	adds	r2, r1, #0
 801f1a2:	701a      	strb	r2, [r3, #0]
	static uint8_t interface_idx = 0U;

	if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f1a4:	687b      	ldr	r3, [r7, #4]
 801f1a6:	685b      	ldr	r3, [r3, #4]
 801f1a8:	2b02      	cmp	r3, #2
 801f1aa:	d850      	bhi.n	801f24e <USBD_FrameWork_AddClass+0xca>
			(pdev->tclasslist[pdev->classId].Active == 0U))
 801f1ac:	687b      	ldr	r3, [r7, #4]
 801f1ae:	685b      	ldr	r3, [r3, #4]
 801f1b0:	687a      	ldr	r2, [r7, #4]
 801f1b2:	215c      	movs	r1, #92	@ 0x5c
 801f1b4:	434b      	muls	r3, r1
 801f1b6:	18d3      	adds	r3, r2, r3
 801f1b8:	3318      	adds	r3, #24
 801f1ba:	681b      	ldr	r3, [r3, #0]
	if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f1bc:	2b00      	cmp	r3, #0
 801f1be:	d146      	bne.n	801f24e <USBD_FrameWork_AddClass+0xca>
	{
		/* Store the class parameters in the global tab */
		pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 801f1c0:	687b      	ldr	r3, [r7, #4]
 801f1c2:	6858      	ldr	r0, [r3, #4]
 801f1c4:	687b      	ldr	r3, [r7, #4]
 801f1c6:	685a      	ldr	r2, [r3, #4]
 801f1c8:	6879      	ldr	r1, [r7, #4]
 801f1ca:	235c      	movs	r3, #92	@ 0x5c
 801f1cc:	4343      	muls	r3, r0
 801f1ce:	18cb      	adds	r3, r1, r3
 801f1d0:	3310      	adds	r3, #16
 801f1d2:	601a      	str	r2, [r3, #0]
		pdev->tclasslist[pdev->classId].Active = 1U;
 801f1d4:	687b      	ldr	r3, [r7, #4]
 801f1d6:	685b      	ldr	r3, [r3, #4]
 801f1d8:	687a      	ldr	r2, [r7, #4]
 801f1da:	215c      	movs	r1, #92	@ 0x5c
 801f1dc:	434b      	muls	r3, r1
 801f1de:	18d3      	adds	r3, r2, r3
 801f1e0:	3318      	adds	r3, #24
 801f1e2:	2201      	movs	r2, #1
 801f1e4:	601a      	str	r2, [r3, #0]
		pdev->tclasslist[pdev->classId].ClassType = class;
 801f1e6:	687b      	ldr	r3, [r7, #4]
 801f1e8:	685b      	ldr	r3, [r3, #4]
 801f1ea:	687a      	ldr	r2, [r7, #4]
 801f1ec:	215c      	movs	r1, #92	@ 0x5c
 801f1ee:	434b      	muls	r3, r1
 801f1f0:	18d3      	adds	r3, r2, r3
 801f1f2:	330c      	adds	r3, #12
 801f1f4:	1cfa      	adds	r2, r7, #3
 801f1f6:	7812      	ldrb	r2, [r2, #0]
 801f1f8:	701a      	strb	r2, [r3, #0]

		if (class == CLASS_TYPE_HID)
 801f1fa:	1cfb      	adds	r3, r7, #3
 801f1fc:	781b      	ldrb	r3, [r3, #0]
 801f1fe:	2b01      	cmp	r3, #1
 801f200:	d11a      	bne.n	801f238 <USBD_FrameWork_AddClass+0xb4>
		{
			pdev->tclasslist[pdev->classId].InterfaceType = UserHIDInterface[interface_idx];
 801f202:	4b15      	ldr	r3, [pc, #84]	@ (801f258 <USBD_FrameWork_AddClass+0xd4>)
 801f204:	781b      	ldrb	r3, [r3, #0]
 801f206:	0019      	movs	r1, r3
 801f208:	687b      	ldr	r3, [r7, #4]
 801f20a:	685b      	ldr	r3, [r3, #4]
 801f20c:	4a13      	ldr	r2, [pc, #76]	@ (801f25c <USBD_FrameWork_AddClass+0xd8>)
 801f20e:	5c50      	ldrb	r0, [r2, r1]
 801f210:	687a      	ldr	r2, [r7, #4]
 801f212:	215c      	movs	r1, #92	@ 0x5c
 801f214:	434b      	muls	r3, r1
 801f216:	18d3      	adds	r3, r2, r3
 801f218:	3314      	adds	r3, #20
 801f21a:	1c02      	adds	r2, r0, #0
 801f21c:	701a      	strb	r2, [r3, #0]

			interface_idx++;
 801f21e:	4b0e      	ldr	r3, [pc, #56]	@ (801f258 <USBD_FrameWork_AddClass+0xd4>)
 801f220:	781b      	ldrb	r3, [r3, #0]
 801f222:	3301      	adds	r3, #1
 801f224:	b2da      	uxtb	r2, r3
 801f226:	4b0c      	ldr	r3, [pc, #48]	@ (801f258 <USBD_FrameWork_AddClass+0xd4>)
 801f228:	701a      	strb	r2, [r3, #0]

			if (interface_idx == sizeof(UserHIDInterface))
 801f22a:	4b0b      	ldr	r3, [pc, #44]	@ (801f258 <USBD_FrameWork_AddClass+0xd4>)
 801f22c:	781b      	ldrb	r3, [r3, #0]
 801f22e:	2b02      	cmp	r3, #2
 801f230:	d102      	bne.n	801f238 <USBD_FrameWork_AddClass+0xb4>
			{
				interface_idx = 0U;
 801f232:	4b09      	ldr	r3, [pc, #36]	@ (801f258 <USBD_FrameWork_AddClass+0xd4>)
 801f234:	2200      	movs	r2, #0
 801f236:	701a      	strb	r2, [r3, #0]
			}
		}

		/* Call configuration descriptor builder and endpoint configuration builder */
		if (USBD_FrameWork_AddToConfDesc(pdev, Speed, pCmpstConfDesc) != UX_SUCCESS)
 801f238:	69ba      	ldr	r2, [r7, #24]
 801f23a:	1c7b      	adds	r3, r7, #1
 801f23c:	7819      	ldrb	r1, [r3, #0]
 801f23e:	687b      	ldr	r3, [r7, #4]
 801f240:	0018      	movs	r0, r3
 801f242:	f000 f80d 	bl	801f260 <USBD_FrameWork_AddToConfDesc>
 801f246:	1e03      	subs	r3, r0, #0
 801f248:	d001      	beq.n	801f24e <USBD_FrameWork_AddClass+0xca>
		{
			return UX_ERROR;
 801f24a:	23ff      	movs	r3, #255	@ 0xff
 801f24c:	e000      	b.n	801f250 <USBD_FrameWork_AddClass+0xcc>
		}
	}

	UNUSED(cfgidx);

	return UX_SUCCESS;
 801f24e:	2300      	movs	r3, #0
}
 801f250:	0018      	movs	r0, r3
 801f252:	46bd      	mov	sp, r7
 801f254:	b003      	add	sp, #12
 801f256:	bd90      	pop	{r4, r7, pc}
 801f258:	200123ac 	.word	0x200123ac
 801f25c:	2000017c 	.word	0x2000017c

0801f260 <USBD_FrameWork_AddToConfDesc>:
 * @param  pCmpstConfDesc: to composite device configuration descriptor
 * @retval status
 */
uint8_t  USBD_FrameWork_AddToConfDesc(USBD_DevClassHandleTypeDef *pdev, uint8_t Speed,
		uint8_t *pCmpstConfDesc)
{
 801f260:	b5b0      	push	{r4, r5, r7, lr}
 801f262:	b086      	sub	sp, #24
 801f264:	af00      	add	r7, sp, #0
 801f266:	60f8      	str	r0, [r7, #12]
 801f268:	607a      	str	r2, [r7, #4]
 801f26a:	200b      	movs	r0, #11
 801f26c:	183b      	adds	r3, r7, r0
 801f26e:	1c0a      	adds	r2, r1, #0
 801f270:	701a      	strb	r2, [r3, #0]
	uint8_t interface = 0U;
 801f272:	2317      	movs	r3, #23
 801f274:	18fb      	adds	r3, r7, r3
 801f276:	2200      	movs	r2, #0
 801f278:	701a      	strb	r2, [r3, #0]
	/* USER CODE FrameWork_AddToConfDesc_0 */

	/* USER CODE FrameWork_AddToConfDesc_0 */

	/* The USB drivers do not set the speed value, so set it here before starting */
	pdev->Speed = Speed;
 801f27a:	68fb      	ldr	r3, [r7, #12]
 801f27c:	183a      	adds	r2, r7, r0
 801f27e:	7812      	ldrb	r2, [r2, #0]
 801f280:	701a      	strb	r2, [r3, #0]

	/* start building the config descriptor common part */
	if (pdev->classId == 0U)
 801f282:	68fb      	ldr	r3, [r7, #12]
 801f284:	685b      	ldr	r3, [r3, #4]
 801f286:	2b00      	cmp	r3, #0
 801f288:	d107      	bne.n	801f29a <USBD_FrameWork_AddToConfDesc+0x3a>
	{
		/* Add configuration and IAD descriptors */
		USBD_FrameWork_AddConfDesc((uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801f28a:	687a      	ldr	r2, [r7, #4]
 801f28c:	68fb      	ldr	r3, [r7, #12]
 801f28e:	3325      	adds	r3, #37	@ 0x25
 801f290:	33ff      	adds	r3, #255	@ 0xff
 801f292:	0019      	movs	r1, r3
 801f294:	0010      	movs	r0, r2
 801f296:	f000 f91d 	bl	801f4d4 <USBD_FrameWork_AddConfDesc>
	}

	switch (pdev->tclasslist[pdev->classId].ClassType)
 801f29a:	68fb      	ldr	r3, [r7, #12]
 801f29c:	685b      	ldr	r3, [r3, #4]
 801f29e:	68fa      	ldr	r2, [r7, #12]
 801f2a0:	215c      	movs	r1, #92	@ 0x5c
 801f2a2:	434b      	muls	r3, r1
 801f2a4:	18d3      	adds	r3, r2, r3
 801f2a6:	330c      	adds	r3, #12
 801f2a8:	781b      	ldrb	r3, [r3, #0]
 801f2aa:	2b01      	cmp	r3, #1
 801f2ac:	d000      	beq.n	801f2b0 <USBD_FrameWork_AddToConfDesc+0x50>
 801f2ae:	e0e1      	b.n	801f474 <USBD_FrameWork_AddToConfDesc+0x214>

#if USBD_HID_CLASS_ACTIVATED == 1U

	case CLASS_TYPE_HID:

		switch(pdev->tclasslist[pdev->classId].InterfaceType)
 801f2b0:	68fb      	ldr	r3, [r7, #12]
 801f2b2:	685b      	ldr	r3, [r3, #4]
 801f2b4:	68fa      	ldr	r2, [r7, #12]
 801f2b6:	215c      	movs	r1, #92	@ 0x5c
 801f2b8:	434b      	muls	r3, r1
 801f2ba:	18d3      	adds	r3, r2, r3
 801f2bc:	3314      	adds	r3, #20
 801f2be:	781b      	ldrb	r3, [r3, #0]
 801f2c0:	2b03      	cmp	r3, #3
 801f2c2:	d100      	bne.n	801f2c6 <USBD_FrameWork_AddToConfDesc+0x66>
 801f2c4:	e086      	b.n	801f3d4 <USBD_FrameWork_AddToConfDesc+0x174>
 801f2c6:	dd00      	ble.n	801f2ca <USBD_FrameWork_AddToConfDesc+0x6a>
 801f2c8:	e0d2      	b.n	801f470 <USBD_FrameWork_AddToConfDesc+0x210>
 801f2ca:	2b01      	cmp	r3, #1
 801f2cc:	d042      	beq.n	801f354 <USBD_FrameWork_AddToConfDesc+0xf4>
 801f2ce:	2b02      	cmp	r3, #2
 801f2d0:	d000      	beq.n	801f2d4 <USBD_FrameWork_AddToConfDesc+0x74>
 801f2d2:	e0cd      	b.n	801f470 <USBD_FrameWork_AddToConfDesc+0x210>
#if USBD_HID_MOUSE_ACTIVATED == 1U

		case INTERFACE_HID_MOUSE:

			/* Find the first available interface slot and Assign number of interfaces */
			interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801f2d4:	2517      	movs	r5, #23
 801f2d6:	197c      	adds	r4, r7, r5
 801f2d8:	68fb      	ldr	r3, [r7, #12]
 801f2da:	0018      	movs	r0, r3
 801f2dc:	f000 f8d0 	bl	801f480 <USBD_FrameWork_FindFreeIFNbr>
 801f2e0:	0003      	movs	r3, r0
 801f2e2:	7023      	strb	r3, [r4, #0]
			pdev->tclasslist[pdev->classId].NumIf = 1U;
 801f2e4:	68fb      	ldr	r3, [r7, #12]
 801f2e6:	685b      	ldr	r3, [r3, #4]
 801f2e8:	68fa      	ldr	r2, [r7, #12]
 801f2ea:	215c      	movs	r1, #92	@ 0x5c
 801f2ec:	434b      	muls	r3, r1
 801f2ee:	18d3      	adds	r3, r2, r3
 801f2f0:	3320      	adds	r3, #32
 801f2f2:	2201      	movs	r2, #1
 801f2f4:	601a      	str	r2, [r3, #0]
			pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801f2f6:	68fb      	ldr	r3, [r7, #12]
 801f2f8:	685b      	ldr	r3, [r3, #4]
 801f2fa:	68fa      	ldr	r2, [r7, #12]
 801f2fc:	215a      	movs	r1, #90	@ 0x5a
 801f2fe:	205c      	movs	r0, #92	@ 0x5c
 801f300:	4343      	muls	r3, r0
 801f302:	18d3      	adds	r3, r2, r3
 801f304:	185b      	adds	r3, r3, r1
 801f306:	197a      	adds	r2, r7, r5
 801f308:	7812      	ldrb	r2, [r2, #0]
 801f30a:	701a      	strb	r2, [r3, #0]

			/* Assign endpoint numbers */
			pdev->tclasslist[pdev->classId].NumEps = 1U; /* EP_IN */
 801f30c:	68fb      	ldr	r3, [r7, #12]
 801f30e:	685b      	ldr	r3, [r3, #4]
 801f310:	68fa      	ldr	r2, [r7, #12]
 801f312:	215c      	movs	r1, #92	@ 0x5c
 801f314:	434b      	muls	r3, r1
 801f316:	18d3      	adds	r3, r2, r3
 801f318:	331c      	adds	r3, #28
 801f31a:	2201      	movs	r2, #1
 801f31c:	601a      	str	r2, [r3, #0]

			/* Check the current speed to assign endpoint IN */
			if (pdev->Speed == USBD_HIGH_SPEED)
 801f31e:	68fb      	ldr	r3, [r7, #12]
 801f320:	781b      	ldrb	r3, [r3, #0]
 801f322:	2b01      	cmp	r3, #1
 801f324:	d106      	bne.n	801f334 <USBD_FrameWork_AddToConfDesc+0xd4>
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_MOUSE_EPIN_ADDR,
 801f326:	68f8      	ldr	r0, [r7, #12]
 801f328:	2304      	movs	r3, #4
 801f32a:	2203      	movs	r2, #3
 801f32c:	2183      	movs	r1, #131	@ 0x83
 801f32e:	f000 f900 	bl	801f532 <USBD_FrameWork_AssignEp>
 801f332:	e005      	b.n	801f340 <USBD_FrameWork_AddToConfDesc+0xe0>
						USBD_EP_TYPE_INTR, USBD_HID_MOUSE_EPIN_HS_MPS);
			}
			else
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_MOUSE_EPIN_ADDR,
 801f334:	68f8      	ldr	r0, [r7, #12]
 801f336:	2304      	movs	r3, #4
 801f338:	2203      	movs	r2, #3
 801f33a:	2183      	movs	r1, #131	@ 0x83
 801f33c:	f000 f8f9 	bl	801f532 <USBD_FrameWork_AssignEp>
						USBD_EP_TYPE_INTR, USBD_HID_MOUSE_EPIN_FS_MPS);
			}

			/* Configure and Append the Descriptor */
			USBD_FrameWork_HID_Desc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801f340:	6879      	ldr	r1, [r7, #4]
 801f342:	68fb      	ldr	r3, [r7, #12]
 801f344:	3325      	adds	r3, #37	@ 0x25
 801f346:	33ff      	adds	r3, #255	@ 0xff
 801f348:	001a      	movs	r2, r3
 801f34a:	68fb      	ldr	r3, [r7, #12]
 801f34c:	0018      	movs	r0, r3
 801f34e:	f000 f96b 	bl	801f628 <USBD_FrameWork_HID_Desc>

			break;
 801f352:	e08e      	b.n	801f472 <USBD_FrameWork_AddToConfDesc+0x212>
#if USBD_HID_KEYBOARD_ACTIVATED == 1U

		case INTERFACE_HID_KEYBOARD:

			/* Find the first available interface slot and Assign number of interfaces */
			interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801f354:	2517      	movs	r5, #23
 801f356:	197c      	adds	r4, r7, r5
 801f358:	68fb      	ldr	r3, [r7, #12]
 801f35a:	0018      	movs	r0, r3
 801f35c:	f000 f890 	bl	801f480 <USBD_FrameWork_FindFreeIFNbr>
 801f360:	0003      	movs	r3, r0
 801f362:	7023      	strb	r3, [r4, #0]
			pdev->tclasslist[pdev->classId].NumIf = 1U;
 801f364:	68fb      	ldr	r3, [r7, #12]
 801f366:	685b      	ldr	r3, [r3, #4]
 801f368:	68fa      	ldr	r2, [r7, #12]
 801f36a:	215c      	movs	r1, #92	@ 0x5c
 801f36c:	434b      	muls	r3, r1
 801f36e:	18d3      	adds	r3, r2, r3
 801f370:	3320      	adds	r3, #32
 801f372:	2201      	movs	r2, #1
 801f374:	601a      	str	r2, [r3, #0]
			pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801f376:	68fb      	ldr	r3, [r7, #12]
 801f378:	685b      	ldr	r3, [r3, #4]
 801f37a:	68fa      	ldr	r2, [r7, #12]
 801f37c:	215a      	movs	r1, #90	@ 0x5a
 801f37e:	205c      	movs	r0, #92	@ 0x5c
 801f380:	4343      	muls	r3, r0
 801f382:	18d3      	adds	r3, r2, r3
 801f384:	185b      	adds	r3, r3, r1
 801f386:	197a      	adds	r2, r7, r5
 801f388:	7812      	ldrb	r2, [r2, #0]
 801f38a:	701a      	strb	r2, [r3, #0]

			/* Assign endpoint numbers */
			pdev->tclasslist[pdev->classId].NumEps = 1U; /* EP_IN */
 801f38c:	68fb      	ldr	r3, [r7, #12]
 801f38e:	685b      	ldr	r3, [r3, #4]
 801f390:	68fa      	ldr	r2, [r7, #12]
 801f392:	215c      	movs	r1, #92	@ 0x5c
 801f394:	434b      	muls	r3, r1
 801f396:	18d3      	adds	r3, r2, r3
 801f398:	331c      	adds	r3, #28
 801f39a:	2201      	movs	r2, #1
 801f39c:	601a      	str	r2, [r3, #0]

			/* Check the current speed to assign endpoint IN */
			if (pdev->Speed == USBD_HIGH_SPEED)
 801f39e:	68fb      	ldr	r3, [r7, #12]
 801f3a0:	781b      	ldrb	r3, [r3, #0]
 801f3a2:	2b01      	cmp	r3, #1
 801f3a4:	d106      	bne.n	801f3b4 <USBD_FrameWork_AddToConfDesc+0x154>
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_KEYBOARD_EPIN_ADDR,
 801f3a6:	68f8      	ldr	r0, [r7, #12]
 801f3a8:	2304      	movs	r3, #4
 801f3aa:	2203      	movs	r2, #3
 801f3ac:	2184      	movs	r1, #132	@ 0x84
 801f3ae:	f000 f8c0 	bl	801f532 <USBD_FrameWork_AssignEp>
 801f3b2:	e005      	b.n	801f3c0 <USBD_FrameWork_AddToConfDesc+0x160>
						USBD_EP_TYPE_INTR, USBD_HID_KEYBOARD_EPIN_HS_MPS);
			}
			else
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_KEYBOARD_EPIN_ADDR,
 801f3b4:	68f8      	ldr	r0, [r7, #12]
 801f3b6:	2304      	movs	r3, #4
 801f3b8:	2203      	movs	r2, #3
 801f3ba:	2184      	movs	r1, #132	@ 0x84
 801f3bc:	f000 f8b9 	bl	801f532 <USBD_FrameWork_AssignEp>
						USBD_EP_TYPE_INTR, USBD_HID_KEYBOARD_EPIN_FS_MPS);
			}

			/* Configure and Append the Descriptor */
			USBD_FrameWork_HID_Desc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801f3c0:	6879      	ldr	r1, [r7, #4]
 801f3c2:	68fb      	ldr	r3, [r7, #12]
 801f3c4:	3325      	adds	r3, #37	@ 0x25
 801f3c6:	33ff      	adds	r3, #255	@ 0xff
 801f3c8:	001a      	movs	r2, r3
 801f3ca:	68fb      	ldr	r3, [r7, #12]
 801f3cc:	0018      	movs	r0, r3
 801f3ce:	f000 f92b 	bl	801f628 <USBD_FrameWork_HID_Desc>

			break;
 801f3d2:	e04e      	b.n	801f472 <USBD_FrameWork_AddToConfDesc+0x212>
#if USBD_MSC_CLASS_ACTIVATED == 1U

    case CLASS_TYPE_MSC:

      /* Find the first available interface slot and Assign number of interfaces */
      interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801f3d4:	2517      	movs	r5, #23
 801f3d6:	197c      	adds	r4, r7, r5
 801f3d8:	68fb      	ldr	r3, [r7, #12]
 801f3da:	0018      	movs	r0, r3
 801f3dc:	f000 f850 	bl	801f480 <USBD_FrameWork_FindFreeIFNbr>
 801f3e0:	0003      	movs	r3, r0
 801f3e2:	7023      	strb	r3, [r4, #0]
      pdev->tclasslist[pdev->classId].NumIf = 1U;
 801f3e4:	68fb      	ldr	r3, [r7, #12]
 801f3e6:	685b      	ldr	r3, [r3, #4]
 801f3e8:	68fa      	ldr	r2, [r7, #12]
 801f3ea:	215c      	movs	r1, #92	@ 0x5c
 801f3ec:	434b      	muls	r3, r1
 801f3ee:	18d3      	adds	r3, r2, r3
 801f3f0:	3320      	adds	r3, #32
 801f3f2:	2201      	movs	r2, #1
 801f3f4:	601a      	str	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801f3f6:	68fb      	ldr	r3, [r7, #12]
 801f3f8:	685b      	ldr	r3, [r3, #4]
 801f3fa:	68fa      	ldr	r2, [r7, #12]
 801f3fc:	215a      	movs	r1, #90	@ 0x5a
 801f3fe:	205c      	movs	r0, #92	@ 0x5c
 801f400:	4343      	muls	r3, r0
 801f402:	18d3      	adds	r3, r2, r3
 801f404:	185b      	adds	r3, r3, r1
 801f406:	197a      	adds	r2, r7, r5
 801f408:	7812      	ldrb	r2, [r2, #0]
 801f40a:	701a      	strb	r2, [r3, #0]

      /* Assign endpoint numbers */
      pdev->tclasslist[pdev->classId].NumEps = 2; /* EP_IN, EP_OUT */
 801f40c:	68fb      	ldr	r3, [r7, #12]
 801f40e:	685b      	ldr	r3, [r3, #4]
 801f410:	68fa      	ldr	r2, [r7, #12]
 801f412:	215c      	movs	r1, #92	@ 0x5c
 801f414:	434b      	muls	r3, r1
 801f416:	18d3      	adds	r3, r2, r3
 801f418:	331c      	adds	r3, #28
 801f41a:	2202      	movs	r2, #2
 801f41c:	601a      	str	r2, [r3, #0]

      /* Check the current speed to assign endpoints */
      if (pdev->Speed == USBD_HIGH_SPEED)
 801f41e:	68fb      	ldr	r3, [r7, #12]
 801f420:	781b      	ldrb	r3, [r3, #0]
 801f422:	2b01      	cmp	r3, #1
 801f424:	d10e      	bne.n	801f444 <USBD_FrameWork_AddToConfDesc+0x1e4>
      {
        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPIN_ADDR,
 801f426:	2380      	movs	r3, #128	@ 0x80
 801f428:	009b      	lsls	r3, r3, #2
 801f42a:	68f8      	ldr	r0, [r7, #12]
 801f42c:	2202      	movs	r2, #2
 801f42e:	2181      	movs	r1, #129	@ 0x81
 801f430:	f000 f87f 	bl	801f532 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPIN_HS_MPS);

        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPOUT_ADDR,
 801f434:	2380      	movs	r3, #128	@ 0x80
 801f436:	009b      	lsls	r3, r3, #2
 801f438:	68f8      	ldr	r0, [r7, #12]
 801f43a:	2202      	movs	r2, #2
 801f43c:	2102      	movs	r1, #2
 801f43e:	f000 f878 	bl	801f532 <USBD_FrameWork_AssignEp>
 801f442:	e00b      	b.n	801f45c <USBD_FrameWork_AddToConfDesc+0x1fc>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPOUT_HS_MPS);
      }
      else
      {
        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPIN_ADDR,
 801f444:	68f8      	ldr	r0, [r7, #12]
 801f446:	2340      	movs	r3, #64	@ 0x40
 801f448:	2202      	movs	r2, #2
 801f44a:	2181      	movs	r1, #129	@ 0x81
 801f44c:	f000 f871 	bl	801f532 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPIN_FS_MPS);

        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPOUT_ADDR,
 801f450:	68f8      	ldr	r0, [r7, #12]
 801f452:	2340      	movs	r3, #64	@ 0x40
 801f454:	2202      	movs	r2, #2
 801f456:	2102      	movs	r1, #2
 801f458:	f000 f86b 	bl	801f532 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPOUT_FS_MPS);
      }

      /* Configure and Append the Descriptor */
      USBD_FrameWork_MSCDesc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801f45c:	6879      	ldr	r1, [r7, #4]
 801f45e:	68fb      	ldr	r3, [r7, #12]
 801f460:	3325      	adds	r3, #37	@ 0x25
 801f462:	33ff      	adds	r3, #255	@ 0xff
 801f464:	001a      	movs	r2, r3
 801f466:	68fb      	ldr	r3, [r7, #12]
 801f468:	0018      	movs	r0, r3
 801f46a:	f000 fb7f 	bl	801fb6c <USBD_FrameWork_MSCDesc>

      break;
 801f46e:	e000      	b.n	801f472 <USBD_FrameWork_AddToConfDesc+0x212>

#endif /* USBD_MSC_CLASS_ACTIVATED */

		default:
			break;
 801f470:	46c0      	nop			@ (mov r8, r8)
		}

		break;
 801f472:	e000      	b.n	801f476 <USBD_FrameWork_AddToConfDesc+0x216>

		default:
			/* USER CODE FrameWork_AddToConfDesc_2 */

			/* USER CODE FrameWork_AddToConfDesc_2 */
			break;
 801f474:	46c0      	nop			@ (mov r8, r8)
	}

	return UX_SUCCESS;
 801f476:	2300      	movs	r3, #0
}
 801f478:	0018      	movs	r0, r3
 801f47a:	46bd      	mov	sp, r7
 801f47c:	b006      	add	sp, #24
 801f47e:	bdb0      	pop	{r4, r5, r7, pc}

0801f480 <USBD_FrameWork_FindFreeIFNbr>:
 *         Find the first interface available slot
 * @param  pdev: device instance
 * @retval The interface number to be used
 */
static uint8_t USBD_FrameWork_FindFreeIFNbr(USBD_DevClassHandleTypeDef *pdev)
{
 801f480:	b580      	push	{r7, lr}
 801f482:	b086      	sub	sp, #24
 801f484:	af00      	add	r7, sp, #0
 801f486:	6078      	str	r0, [r7, #4]
	uint32_t idx = 0U;
 801f488:	2300      	movs	r3, #0
 801f48a:	617b      	str	r3, [r7, #20]

	/* Unroll all already activated classes */
	for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801f48c:	2300      	movs	r3, #0
 801f48e:	613b      	str	r3, [r7, #16]
 801f490:	e015      	b.n	801f4be <USBD_FrameWork_FindFreeIFNbr+0x3e>
	{
		/* Unroll each class interfaces */
		for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801f492:	2300      	movs	r3, #0
 801f494:	60fb      	str	r3, [r7, #12]
 801f496:	e005      	b.n	801f4a4 <USBD_FrameWork_FindFreeIFNbr+0x24>
		{
			/* Increment the interface counter index */
			idx++;
 801f498:	697b      	ldr	r3, [r7, #20]
 801f49a:	3301      	adds	r3, #1
 801f49c:	617b      	str	r3, [r7, #20]
		for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801f49e:	68fb      	ldr	r3, [r7, #12]
 801f4a0:	3301      	adds	r3, #1
 801f4a2:	60fb      	str	r3, [r7, #12]
 801f4a4:	687a      	ldr	r2, [r7, #4]
 801f4a6:	693b      	ldr	r3, [r7, #16]
 801f4a8:	215c      	movs	r1, #92	@ 0x5c
 801f4aa:	434b      	muls	r3, r1
 801f4ac:	18d3      	adds	r3, r2, r3
 801f4ae:	3320      	adds	r3, #32
 801f4b0:	681b      	ldr	r3, [r3, #0]
 801f4b2:	68fa      	ldr	r2, [r7, #12]
 801f4b4:	429a      	cmp	r2, r3
 801f4b6:	d3ef      	bcc.n	801f498 <USBD_FrameWork_FindFreeIFNbr+0x18>
	for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801f4b8:	693b      	ldr	r3, [r7, #16]
 801f4ba:	3301      	adds	r3, #1
 801f4bc:	613b      	str	r3, [r7, #16]
 801f4be:	687b      	ldr	r3, [r7, #4]
 801f4c0:	689b      	ldr	r3, [r3, #8]
 801f4c2:	693a      	ldr	r2, [r7, #16]
 801f4c4:	429a      	cmp	r2, r3
 801f4c6:	d3e4      	bcc.n	801f492 <USBD_FrameWork_FindFreeIFNbr+0x12>
		}
	}

	/* Return the first available interface slot */
	return (uint8_t)idx;
 801f4c8:	697b      	ldr	r3, [r7, #20]
 801f4ca:	b2db      	uxtb	r3, r3
}
 801f4cc:	0018      	movs	r0, r3
 801f4ce:	46bd      	mov	sp, r7
 801f4d0:	b006      	add	sp, #24
 801f4d2:	bd80      	pop	{r7, pc}

0801f4d4 <USBD_FrameWork_AddConfDesc>:
 * @param  Conf: configuration descriptor
 * @param  pSze: pointer to the configuration descriptor size
 * @retval none
 */
static void  USBD_FrameWork_AddConfDesc(uint32_t Conf, uint32_t *pSze)
{
 801f4d4:	b580      	push	{r7, lr}
 801f4d6:	b084      	sub	sp, #16
 801f4d8:	af00      	add	r7, sp, #0
 801f4da:	6078      	str	r0, [r7, #4]
 801f4dc:	6039      	str	r1, [r7, #0]
	/* Intermediate variable to comply with MISRA-C Rule 11.3 */
	USBD_ConfigDescTypedef *ptr = (USBD_ConfigDescTypedef *)Conf;
 801f4de:	687b      	ldr	r3, [r7, #4]
 801f4e0:	60fb      	str	r3, [r7, #12]

	ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 801f4e2:	68fb      	ldr	r3, [r7, #12]
 801f4e4:	2209      	movs	r2, #9
 801f4e6:	701a      	strb	r2, [r3, #0]
	ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 801f4e8:	68fb      	ldr	r3, [r7, #12]
 801f4ea:	2202      	movs	r2, #2
 801f4ec:	705a      	strb	r2, [r3, #1]
	ptr->wDescriptorLength = 0U;
 801f4ee:	68fb      	ldr	r3, [r7, #12]
 801f4f0:	789a      	ldrb	r2, [r3, #2]
 801f4f2:	2100      	movs	r1, #0
 801f4f4:	400a      	ands	r2, r1
 801f4f6:	709a      	strb	r2, [r3, #2]
 801f4f8:	78da      	ldrb	r2, [r3, #3]
 801f4fa:	2100      	movs	r1, #0
 801f4fc:	400a      	ands	r2, r1
 801f4fe:	70da      	strb	r2, [r3, #3]
	ptr->bNumInterfaces = 0U;
 801f500:	68fb      	ldr	r3, [r7, #12]
 801f502:	2200      	movs	r2, #0
 801f504:	711a      	strb	r2, [r3, #4]
	ptr->bConfigurationValue = 1U;
 801f506:	68fb      	ldr	r3, [r7, #12]
 801f508:	2201      	movs	r2, #1
 801f50a:	715a      	strb	r2, [r3, #5]
	ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 801f50c:	68fb      	ldr	r3, [r7, #12]
 801f50e:	2200      	movs	r2, #0
 801f510:	719a      	strb	r2, [r3, #6]
	ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 801f512:	68fb      	ldr	r3, [r7, #12]
 801f514:	22c0      	movs	r2, #192	@ 0xc0
 801f516:	71da      	strb	r2, [r3, #7]
	ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 801f518:	68fb      	ldr	r3, [r7, #12]
 801f51a:	2219      	movs	r2, #25
 801f51c:	721a      	strb	r2, [r3, #8]
	*pSze += sizeof(USBD_ConfigDescTypedef);
 801f51e:	683b      	ldr	r3, [r7, #0]
 801f520:	681b      	ldr	r3, [r3, #0]
 801f522:	3309      	adds	r3, #9
 801f524:	001a      	movs	r2, r3
 801f526:	683b      	ldr	r3, [r7, #0]
 801f528:	601a      	str	r2, [r3, #0]
}
 801f52a:	46c0      	nop			@ (mov r8, r8)
 801f52c:	46bd      	mov	sp, r7
 801f52e:	b004      	add	sp, #16
 801f530:	bd80      	pop	{r7, pc}

0801f532 <USBD_FrameWork_AssignEp>:
 * @param  Sze: Endpoint max packet size
 * @retval none
 */
static void  USBD_FrameWork_AssignEp(USBD_DevClassHandleTypeDef *pdev,
		uint8_t Add, uint8_t Type, uint32_t Sze)
{
 801f532:	b590      	push	{r4, r7, lr}
 801f534:	b087      	sub	sp, #28
 801f536:	af00      	add	r7, sp, #0
 801f538:	60f8      	str	r0, [r7, #12]
 801f53a:	0008      	movs	r0, r1
 801f53c:	0011      	movs	r1, r2
 801f53e:	607b      	str	r3, [r7, #4]
 801f540:	230b      	movs	r3, #11
 801f542:	18fb      	adds	r3, r7, r3
 801f544:	1c02      	adds	r2, r0, #0
 801f546:	701a      	strb	r2, [r3, #0]
 801f548:	230a      	movs	r3, #10
 801f54a:	18fb      	adds	r3, r7, r3
 801f54c:	1c0a      	adds	r2, r1, #0
 801f54e:	701a      	strb	r2, [r3, #0]
	uint32_t idx = 0U;
 801f550:	2300      	movs	r3, #0
 801f552:	617b      	str	r3, [r7, #20]

	/* Find the first available endpoint slot */
	while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801f554:	e002      	b.n	801f55c <USBD_FrameWork_AssignEp+0x2a>
			((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
	{
		/* Increment the index */
		idx++;
 801f556:	697b      	ldr	r3, [r7, #20]
 801f558:	3301      	adds	r3, #1
 801f55a:	617b      	str	r3, [r7, #20]
	while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801f55c:	68fb      	ldr	r3, [r7, #12]
 801f55e:	685b      	ldr	r3, [r3, #4]
 801f560:	68fa      	ldr	r2, [r7, #12]
 801f562:	215c      	movs	r1, #92	@ 0x5c
 801f564:	434b      	muls	r3, r1
 801f566:	18d3      	adds	r3, r2, r3
 801f568:	331c      	adds	r3, #28
 801f56a:	681b      	ldr	r3, [r3, #0]
 801f56c:	697a      	ldr	r2, [r7, #20]
 801f56e:	429a      	cmp	r2, r3
 801f570:	d210      	bcs.n	801f594 <USBD_FrameWork_AssignEp+0x62>
			((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
 801f572:	68fb      	ldr	r3, [r7, #12]
 801f574:	6858      	ldr	r0, [r3, #4]
 801f576:	68f9      	ldr	r1, [r7, #12]
 801f578:	697a      	ldr	r2, [r7, #20]
 801f57a:	2428      	movs	r4, #40	@ 0x28
 801f57c:	0013      	movs	r3, r2
 801f57e:	005b      	lsls	r3, r3, #1
 801f580:	189b      	adds	r3, r3, r2
 801f582:	005b      	lsls	r3, r3, #1
 801f584:	225c      	movs	r2, #92	@ 0x5c
 801f586:	4342      	muls	r2, r0
 801f588:	189b      	adds	r3, r3, r2
 801f58a:	18cb      	adds	r3, r1, r3
 801f58c:	191b      	adds	r3, r3, r4
 801f58e:	781b      	ldrb	r3, [r3, #0]
	while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801f590:	2b00      	cmp	r3, #0
 801f592:	d1e0      	bne.n	801f556 <USBD_FrameWork_AssignEp+0x24>
	}

	/* Configure the endpoint */
	pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 801f594:	68fb      	ldr	r3, [r7, #12]
 801f596:	6858      	ldr	r0, [r3, #4]
 801f598:	68f9      	ldr	r1, [r7, #12]
 801f59a:	697a      	ldr	r2, [r7, #20]
 801f59c:	2424      	movs	r4, #36	@ 0x24
 801f59e:	0013      	movs	r3, r2
 801f5a0:	005b      	lsls	r3, r3, #1
 801f5a2:	189b      	adds	r3, r3, r2
 801f5a4:	005b      	lsls	r3, r3, #1
 801f5a6:	225c      	movs	r2, #92	@ 0x5c
 801f5a8:	4342      	muls	r2, r0
 801f5aa:	189b      	adds	r3, r3, r2
 801f5ac:	18cb      	adds	r3, r1, r3
 801f5ae:	191b      	adds	r3, r3, r4
 801f5b0:	220b      	movs	r2, #11
 801f5b2:	18ba      	adds	r2, r7, r2
 801f5b4:	7812      	ldrb	r2, [r2, #0]
 801f5b6:	701a      	strb	r2, [r3, #0]
	pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 801f5b8:	68fb      	ldr	r3, [r7, #12]
 801f5ba:	6858      	ldr	r0, [r3, #4]
 801f5bc:	68f9      	ldr	r1, [r7, #12]
 801f5be:	697a      	ldr	r2, [r7, #20]
 801f5c0:	2425      	movs	r4, #37	@ 0x25
 801f5c2:	0013      	movs	r3, r2
 801f5c4:	005b      	lsls	r3, r3, #1
 801f5c6:	189b      	adds	r3, r3, r2
 801f5c8:	005b      	lsls	r3, r3, #1
 801f5ca:	225c      	movs	r2, #92	@ 0x5c
 801f5cc:	4342      	muls	r2, r0
 801f5ce:	189b      	adds	r3, r3, r2
 801f5d0:	18cb      	adds	r3, r1, r3
 801f5d2:	191b      	adds	r3, r3, r4
 801f5d4:	220a      	movs	r2, #10
 801f5d6:	18ba      	adds	r2, r7, r2
 801f5d8:	7812      	ldrb	r2, [r2, #0]
 801f5da:	701a      	strb	r2, [r3, #0]
	pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 801f5dc:	68fb      	ldr	r3, [r7, #12]
 801f5de:	6858      	ldr	r0, [r3, #4]
 801f5e0:	687b      	ldr	r3, [r7, #4]
 801f5e2:	b29c      	uxth	r4, r3
 801f5e4:	68f9      	ldr	r1, [r7, #12]
 801f5e6:	697a      	ldr	r2, [r7, #20]
 801f5e8:	0013      	movs	r3, r2
 801f5ea:	005b      	lsls	r3, r3, #1
 801f5ec:	189b      	adds	r3, r3, r2
 801f5ee:	005b      	lsls	r3, r3, #1
 801f5f0:	225c      	movs	r2, #92	@ 0x5c
 801f5f2:	4342      	muls	r2, r0
 801f5f4:	189b      	adds	r3, r3, r2
 801f5f6:	18cb      	adds	r3, r1, r3
 801f5f8:	3326      	adds	r3, #38	@ 0x26
 801f5fa:	1c22      	adds	r2, r4, #0
 801f5fc:	801a      	strh	r2, [r3, #0]
	pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 801f5fe:	68fb      	ldr	r3, [r7, #12]
 801f600:	6858      	ldr	r0, [r3, #4]
 801f602:	68f9      	ldr	r1, [r7, #12]
 801f604:	697a      	ldr	r2, [r7, #20]
 801f606:	2428      	movs	r4, #40	@ 0x28
 801f608:	0013      	movs	r3, r2
 801f60a:	005b      	lsls	r3, r3, #1
 801f60c:	189b      	adds	r3, r3, r2
 801f60e:	005b      	lsls	r3, r3, #1
 801f610:	225c      	movs	r2, #92	@ 0x5c
 801f612:	4342      	muls	r2, r0
 801f614:	189b      	adds	r3, r3, r2
 801f616:	18cb      	adds	r3, r1, r3
 801f618:	191b      	adds	r3, r3, r4
 801f61a:	2201      	movs	r2, #1
 801f61c:	701a      	strb	r2, [r3, #0]
}
 801f61e:	46c0      	nop			@ (mov r8, r8)
 801f620:	46bd      	mov	sp, r7
 801f622:	b007      	add	sp, #28
 801f624:	bd90      	pop	{r4, r7, pc}
	...

0801f628 <USBD_FrameWork_HID_Desc>:
 * @param  Sze: pointer to the current configuration descriptor size
 * @retval None
 */
static void  USBD_FrameWork_HID_Desc(USBD_DevClassHandleTypeDef *pdev,
		uint32_t pConf, uint32_t *Sze)
{
 801f628:	b590      	push	{r4, r7, lr}
 801f62a:	b085      	sub	sp, #20
 801f62c:	af00      	add	r7, sp, #0
 801f62e:	60f8      	str	r0, [r7, #12]
 801f630:	60b9      	str	r1, [r7, #8]
 801f632:	607a      	str	r2, [r7, #4]
	static USBD_IfDescTypedef       *pIfDesc;
	static USBD_EpDescTypedef       *pEpDesc;
	static USBD_HIDDescTypedef      *pHidDesc;

	switch(pdev->tclasslist[pdev->classId].InterfaceType)
 801f634:	68fb      	ldr	r3, [r7, #12]
 801f636:	685b      	ldr	r3, [r3, #4]
 801f638:	68fa      	ldr	r2, [r7, #12]
 801f63a:	215c      	movs	r1, #92	@ 0x5c
 801f63c:	434b      	muls	r3, r1
 801f63e:	18d3      	adds	r3, r2, r3
 801f640:	3314      	adds	r3, #20
 801f642:	781b      	ldrb	r3, [r3, #0]
 801f644:	2b01      	cmp	r3, #1
 801f646:	d100      	bne.n	801f64a <USBD_FrameWork_HID_Desc+0x22>
 801f648:	e138      	b.n	801f8bc <USBD_FrameWork_HID_Desc+0x294>
 801f64a:	2b02      	cmp	r3, #2
 801f64c:	d000      	beq.n	801f650 <USBD_FrameWork_HID_Desc+0x28>
 801f64e:	e264      	b.n	801fb1a <USBD_FrameWork_HID_Desc+0x4f2>

#if USBD_HID_MOUSE_ACTIVATED == 1U
	case INTERFACE_HID_MOUSE:

		/* Append HID Interface descriptor to Configuration descriptor */
		__USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U,
 801f650:	687b      	ldr	r3, [r7, #4]
 801f652:	681a      	ldr	r2, [r3, #0]
 801f654:	68bb      	ldr	r3, [r7, #8]
 801f656:	18d3      	adds	r3, r2, r3
 801f658:	001a      	movs	r2, r3
 801f65a:	4b95      	ldr	r3, [pc, #596]	@ (801f8b0 <USBD_FrameWork_HID_Desc+0x288>)
 801f65c:	601a      	str	r2, [r3, #0]
 801f65e:	4b94      	ldr	r3, [pc, #592]	@ (801f8b0 <USBD_FrameWork_HID_Desc+0x288>)
 801f660:	681b      	ldr	r3, [r3, #0]
 801f662:	2209      	movs	r2, #9
 801f664:	701a      	strb	r2, [r3, #0]
 801f666:	4b92      	ldr	r3, [pc, #584]	@ (801f8b0 <USBD_FrameWork_HID_Desc+0x288>)
 801f668:	681b      	ldr	r3, [r3, #0]
 801f66a:	2204      	movs	r2, #4
 801f66c:	705a      	strb	r2, [r3, #1]
 801f66e:	68fb      	ldr	r3, [r7, #12]
 801f670:	685a      	ldr	r2, [r3, #4]
 801f672:	4b8f      	ldr	r3, [pc, #572]	@ (801f8b0 <USBD_FrameWork_HID_Desc+0x288>)
 801f674:	681b      	ldr	r3, [r3, #0]
 801f676:	68f9      	ldr	r1, [r7, #12]
 801f678:	205a      	movs	r0, #90	@ 0x5a
 801f67a:	245c      	movs	r4, #92	@ 0x5c
 801f67c:	4362      	muls	r2, r4
 801f67e:	188a      	adds	r2, r1, r2
 801f680:	1812      	adds	r2, r2, r0
 801f682:	7812      	ldrb	r2, [r2, #0]
 801f684:	709a      	strb	r2, [r3, #2]
 801f686:	4b8a      	ldr	r3, [pc, #552]	@ (801f8b0 <USBD_FrameWork_HID_Desc+0x288>)
 801f688:	681b      	ldr	r3, [r3, #0]
 801f68a:	2200      	movs	r2, #0
 801f68c:	70da      	strb	r2, [r3, #3]
 801f68e:	68fb      	ldr	r3, [r7, #12]
 801f690:	685b      	ldr	r3, [r3, #4]
 801f692:	68fa      	ldr	r2, [r7, #12]
 801f694:	215c      	movs	r1, #92	@ 0x5c
 801f696:	434b      	muls	r3, r1
 801f698:	18d3      	adds	r3, r2, r3
 801f69a:	331c      	adds	r3, #28
 801f69c:	681a      	ldr	r2, [r3, #0]
 801f69e:	4b84      	ldr	r3, [pc, #528]	@ (801f8b0 <USBD_FrameWork_HID_Desc+0x288>)
 801f6a0:	681b      	ldr	r3, [r3, #0]
 801f6a2:	b2d2      	uxtb	r2, r2
 801f6a4:	711a      	strb	r2, [r3, #4]
 801f6a6:	4b82      	ldr	r3, [pc, #520]	@ (801f8b0 <USBD_FrameWork_HID_Desc+0x288>)
 801f6a8:	681b      	ldr	r3, [r3, #0]
 801f6aa:	2203      	movs	r2, #3
 801f6ac:	715a      	strb	r2, [r3, #5]
 801f6ae:	4b80      	ldr	r3, [pc, #512]	@ (801f8b0 <USBD_FrameWork_HID_Desc+0x288>)
 801f6b0:	681b      	ldr	r3, [r3, #0]
 801f6b2:	2201      	movs	r2, #1
 801f6b4:	719a      	strb	r2, [r3, #6]
 801f6b6:	4b7e      	ldr	r3, [pc, #504]	@ (801f8b0 <USBD_FrameWork_HID_Desc+0x288>)
 801f6b8:	681b      	ldr	r3, [r3, #0]
 801f6ba:	2202      	movs	r2, #2
 801f6bc:	71da      	strb	r2, [r3, #7]
 801f6be:	4b7c      	ldr	r3, [pc, #496]	@ (801f8b0 <USBD_FrameWork_HID_Desc+0x288>)
 801f6c0:	681b      	ldr	r3, [r3, #0]
 801f6c2:	2200      	movs	r2, #0
 801f6c4:	721a      	strb	r2, [r3, #8]
 801f6c6:	687b      	ldr	r3, [r7, #4]
 801f6c8:	681b      	ldr	r3, [r3, #0]
 801f6ca:	3309      	adds	r3, #9
 801f6cc:	001a      	movs	r2, r3
 801f6ce:	687b      	ldr	r3, [r7, #4]
 801f6d0:	601a      	str	r2, [r3, #0]
				(uint8_t)(pdev->tclasslist[pdev->classId].NumEps),
				UX_DEVICE_CLASS_HID_CLASS,
				0x01U, INTERFACE_HID_MOUSE, 0U);

		/* Append HID Functional descriptor to Configuration descriptor */
		pHidDesc = ((USBD_HIDDescTypedef *)(pConf + *Sze));
 801f6d2:	687b      	ldr	r3, [r7, #4]
 801f6d4:	681a      	ldr	r2, [r3, #0]
 801f6d6:	68bb      	ldr	r3, [r7, #8]
 801f6d8:	18d3      	adds	r3, r2, r3
 801f6da:	001a      	movs	r2, r3
 801f6dc:	4b75      	ldr	r3, [pc, #468]	@ (801f8b4 <USBD_FrameWork_HID_Desc+0x28c>)
 801f6de:	601a      	str	r2, [r3, #0]
		pHidDesc->bLength = (uint8_t)sizeof(USBD_HIDDescTypedef);
 801f6e0:	4b74      	ldr	r3, [pc, #464]	@ (801f8b4 <USBD_FrameWork_HID_Desc+0x28c>)
 801f6e2:	681b      	ldr	r3, [r3, #0]
 801f6e4:	2209      	movs	r2, #9
 801f6e6:	701a      	strb	r2, [r3, #0]
		pHidDesc->bDescriptorType = UX_DEVICE_CLASS_HID_DESCRIPTOR_HID;
 801f6e8:	4b72      	ldr	r3, [pc, #456]	@ (801f8b4 <USBD_FrameWork_HID_Desc+0x28c>)
 801f6ea:	681b      	ldr	r3, [r3, #0]
 801f6ec:	2221      	movs	r2, #33	@ 0x21
 801f6ee:	705a      	strb	r2, [r3, #1]
		pHidDesc->bcdHID = 0x0111U;
 801f6f0:	4b70      	ldr	r3, [pc, #448]	@ (801f8b4 <USBD_FrameWork_HID_Desc+0x28c>)
 801f6f2:	681b      	ldr	r3, [r3, #0]
 801f6f4:	789a      	ldrb	r2, [r3, #2]
 801f6f6:	2100      	movs	r1, #0
 801f6f8:	400a      	ands	r2, r1
 801f6fa:	1c11      	adds	r1, r2, #0
 801f6fc:	2211      	movs	r2, #17
 801f6fe:	430a      	orrs	r2, r1
 801f700:	709a      	strb	r2, [r3, #2]
 801f702:	78da      	ldrb	r2, [r3, #3]
 801f704:	2100      	movs	r1, #0
 801f706:	400a      	ands	r2, r1
 801f708:	1c11      	adds	r1, r2, #0
 801f70a:	2201      	movs	r2, #1
 801f70c:	430a      	orrs	r2, r1
 801f70e:	70da      	strb	r2, [r3, #3]
		pHidDesc->bCountryCode = 0x00U;
 801f710:	4b68      	ldr	r3, [pc, #416]	@ (801f8b4 <USBD_FrameWork_HID_Desc+0x28c>)
 801f712:	681b      	ldr	r3, [r3, #0]
 801f714:	2200      	movs	r2, #0
 801f716:	711a      	strb	r2, [r3, #4]
		pHidDesc->bNumDescriptors = 0x01U;
 801f718:	4b66      	ldr	r3, [pc, #408]	@ (801f8b4 <USBD_FrameWork_HID_Desc+0x28c>)
 801f71a:	681b      	ldr	r3, [r3, #0]
 801f71c:	2201      	movs	r2, #1
 801f71e:	715a      	strb	r2, [r3, #5]
		pHidDesc->bHIDDescriptorType = 0x22U;
 801f720:	4b64      	ldr	r3, [pc, #400]	@ (801f8b4 <USBD_FrameWork_HID_Desc+0x28c>)
 801f722:	681b      	ldr	r3, [r3, #0]
 801f724:	2222      	movs	r2, #34	@ 0x22
 801f726:	719a      	strb	r2, [r3, #6]
		pHidDesc->wDescriptorLength = USBD_HID_ReportDesc_length(INTERFACE_HID_MOUSE);
 801f728:	4b62      	ldr	r3, [pc, #392]	@ (801f8b4 <USBD_FrameWork_HID_Desc+0x28c>)
 801f72a:	681c      	ldr	r4, [r3, #0]
 801f72c:	2002      	movs	r0, #2
 801f72e:	f7ff fb7f 	bl	801ee30 <USBD_HID_ReportDesc_length>
 801f732:	0003      	movs	r3, r0
 801f734:	001a      	movs	r2, r3
 801f736:	1de3      	adds	r3, r4, #7
 801f738:	21ff      	movs	r1, #255	@ 0xff
 801f73a:	4011      	ands	r1, r2
 801f73c:	000c      	movs	r4, r1
 801f73e:	7819      	ldrb	r1, [r3, #0]
 801f740:	2000      	movs	r0, #0
 801f742:	4001      	ands	r1, r0
 801f744:	1c08      	adds	r0, r1, #0
 801f746:	1c21      	adds	r1, r4, #0
 801f748:	4301      	orrs	r1, r0
 801f74a:	7019      	strb	r1, [r3, #0]
 801f74c:	0a12      	lsrs	r2, r2, #8
 801f74e:	b290      	uxth	r0, r2
 801f750:	785a      	ldrb	r2, [r3, #1]
 801f752:	2100      	movs	r1, #0
 801f754:	400a      	ands	r2, r1
 801f756:	1c11      	adds	r1, r2, #0
 801f758:	1c02      	adds	r2, r0, #0
 801f75a:	430a      	orrs	r2, r1
 801f75c:	705a      	strb	r2, [r3, #1]
		*Sze += (uint32_t)sizeof(USBD_HIDDescTypedef);
 801f75e:	687b      	ldr	r3, [r7, #4]
 801f760:	681b      	ldr	r3, [r3, #0]
 801f762:	3309      	adds	r3, #9
 801f764:	001a      	movs	r2, r3
 801f766:	687b      	ldr	r3, [r7, #4]
 801f768:	601a      	str	r2, [r3, #0]

		if (pdev->Speed == USBD_HIGH_SPEED)
 801f76a:	68fb      	ldr	r3, [r7, #12]
 801f76c:	781b      	ldrb	r3, [r3, #0]
 801f76e:	2b01      	cmp	r3, #1
 801f770:	d14e      	bne.n	801f810 <USBD_FrameWork_HID_Desc+0x1e8>
		{
			/* Append Endpoint descriptor to Configuration descriptor */
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801f772:	687b      	ldr	r3, [r7, #4]
 801f774:	681a      	ldr	r2, [r3, #0]
 801f776:	68bb      	ldr	r3, [r7, #8]
 801f778:	18d3      	adds	r3, r2, r3
 801f77a:	001a      	movs	r2, r3
 801f77c:	4b4e      	ldr	r3, [pc, #312]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f77e:	601a      	str	r2, [r3, #0]
 801f780:	4b4d      	ldr	r3, [pc, #308]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f782:	681b      	ldr	r3, [r3, #0]
 801f784:	2207      	movs	r2, #7
 801f786:	701a      	strb	r2, [r3, #0]
 801f788:	4b4b      	ldr	r3, [pc, #300]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f78a:	681b      	ldr	r3, [r3, #0]
 801f78c:	2205      	movs	r2, #5
 801f78e:	705a      	strb	r2, [r3, #1]
 801f790:	68fb      	ldr	r3, [r7, #12]
 801f792:	685a      	ldr	r2, [r3, #4]
 801f794:	4b48      	ldr	r3, [pc, #288]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f796:	681b      	ldr	r3, [r3, #0]
 801f798:	68f9      	ldr	r1, [r7, #12]
 801f79a:	2024      	movs	r0, #36	@ 0x24
 801f79c:	245c      	movs	r4, #92	@ 0x5c
 801f79e:	4362      	muls	r2, r4
 801f7a0:	188a      	adds	r2, r1, r2
 801f7a2:	1812      	adds	r2, r2, r0
 801f7a4:	7812      	ldrb	r2, [r2, #0]
 801f7a6:	709a      	strb	r2, [r3, #2]
 801f7a8:	4b43      	ldr	r3, [pc, #268]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f7aa:	681b      	ldr	r3, [r3, #0]
 801f7ac:	2203      	movs	r2, #3
 801f7ae:	70da      	strb	r2, [r3, #3]
 801f7b0:	68fb      	ldr	r3, [r7, #12]
 801f7b2:	685a      	ldr	r2, [r3, #4]
 801f7b4:	4b40      	ldr	r3, [pc, #256]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f7b6:	681b      	ldr	r3, [r3, #0]
 801f7b8:	68f9      	ldr	r1, [r7, #12]
 801f7ba:	205c      	movs	r0, #92	@ 0x5c
 801f7bc:	4342      	muls	r2, r0
 801f7be:	188a      	adds	r2, r1, r2
 801f7c0:	3226      	adds	r2, #38	@ 0x26
 801f7c2:	8812      	ldrh	r2, [r2, #0]
 801f7c4:	21ff      	movs	r1, #255	@ 0xff
 801f7c6:	4011      	ands	r1, r2
 801f7c8:	000c      	movs	r4, r1
 801f7ca:	7919      	ldrb	r1, [r3, #4]
 801f7cc:	2000      	movs	r0, #0
 801f7ce:	4001      	ands	r1, r0
 801f7d0:	1c08      	adds	r0, r1, #0
 801f7d2:	1c21      	adds	r1, r4, #0
 801f7d4:	4301      	orrs	r1, r0
 801f7d6:	7119      	strb	r1, [r3, #4]
 801f7d8:	0a12      	lsrs	r2, r2, #8
 801f7da:	b290      	uxth	r0, r2
 801f7dc:	795a      	ldrb	r2, [r3, #5]
 801f7de:	2100      	movs	r1, #0
 801f7e0:	400a      	ands	r2, r1
 801f7e2:	1c11      	adds	r1, r2, #0
 801f7e4:	1c02      	adds	r2, r0, #0
 801f7e6:	430a      	orrs	r2, r1
 801f7e8:	715a      	strb	r2, [r3, #5]
 801f7ea:	68fb      	ldr	r3, [r7, #12]
 801f7ec:	781b      	ldrb	r3, [r3, #0]
 801f7ee:	2b01      	cmp	r3, #1
 801f7f0:	d104      	bne.n	801f7fc <USBD_FrameWork_HID_Desc+0x1d4>
 801f7f2:	4b31      	ldr	r3, [pc, #196]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f7f4:	681b      	ldr	r3, [r3, #0]
 801f7f6:	2205      	movs	r2, #5
 801f7f8:	719a      	strb	r2, [r3, #6]
 801f7fa:	e003      	b.n	801f804 <USBD_FrameWork_HID_Desc+0x1dc>
 801f7fc:	4b2e      	ldr	r3, [pc, #184]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f7fe:	681b      	ldr	r3, [r3, #0]
 801f800:	2205      	movs	r2, #5
 801f802:	719a      	strb	r2, [r3, #6]
 801f804:	687b      	ldr	r3, [r7, #4]
 801f806:	681b      	ldr	r3, [r3, #0]
 801f808:	1dda      	adds	r2, r3, #7
 801f80a:	687b      	ldr	r3, [r7, #4]
 801f80c:	601a      	str	r2, [r3, #0]
					(uint16_t)pdev->tclasslist[pdev->classId].Eps[0].size,
					USBD_HID_MOUSE_EPIN_HS_BINTERVAL,
					USBD_HID_MOUSE_EPIN_FS_BINTERVAL);
		}

		break;
 801f80e:	e185      	b.n	801fb1c <USBD_FrameWork_HID_Desc+0x4f4>
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801f810:	687b      	ldr	r3, [r7, #4]
 801f812:	681a      	ldr	r2, [r3, #0]
 801f814:	68bb      	ldr	r3, [r7, #8]
 801f816:	18d3      	adds	r3, r2, r3
 801f818:	001a      	movs	r2, r3
 801f81a:	4b27      	ldr	r3, [pc, #156]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f81c:	601a      	str	r2, [r3, #0]
 801f81e:	4b26      	ldr	r3, [pc, #152]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f820:	681b      	ldr	r3, [r3, #0]
 801f822:	2207      	movs	r2, #7
 801f824:	701a      	strb	r2, [r3, #0]
 801f826:	4b24      	ldr	r3, [pc, #144]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f828:	681b      	ldr	r3, [r3, #0]
 801f82a:	2205      	movs	r2, #5
 801f82c:	705a      	strb	r2, [r3, #1]
 801f82e:	68fb      	ldr	r3, [r7, #12]
 801f830:	685a      	ldr	r2, [r3, #4]
 801f832:	4b21      	ldr	r3, [pc, #132]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f834:	681b      	ldr	r3, [r3, #0]
 801f836:	68f9      	ldr	r1, [r7, #12]
 801f838:	2024      	movs	r0, #36	@ 0x24
 801f83a:	245c      	movs	r4, #92	@ 0x5c
 801f83c:	4362      	muls	r2, r4
 801f83e:	188a      	adds	r2, r1, r2
 801f840:	1812      	adds	r2, r2, r0
 801f842:	7812      	ldrb	r2, [r2, #0]
 801f844:	709a      	strb	r2, [r3, #2]
 801f846:	4b1c      	ldr	r3, [pc, #112]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f848:	681b      	ldr	r3, [r3, #0]
 801f84a:	2203      	movs	r2, #3
 801f84c:	70da      	strb	r2, [r3, #3]
 801f84e:	68fb      	ldr	r3, [r7, #12]
 801f850:	685a      	ldr	r2, [r3, #4]
 801f852:	4b19      	ldr	r3, [pc, #100]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f854:	681b      	ldr	r3, [r3, #0]
 801f856:	68f9      	ldr	r1, [r7, #12]
 801f858:	205c      	movs	r0, #92	@ 0x5c
 801f85a:	4342      	muls	r2, r0
 801f85c:	188a      	adds	r2, r1, r2
 801f85e:	3226      	adds	r2, #38	@ 0x26
 801f860:	8812      	ldrh	r2, [r2, #0]
 801f862:	21ff      	movs	r1, #255	@ 0xff
 801f864:	4011      	ands	r1, r2
 801f866:	000c      	movs	r4, r1
 801f868:	7919      	ldrb	r1, [r3, #4]
 801f86a:	2000      	movs	r0, #0
 801f86c:	4001      	ands	r1, r0
 801f86e:	1c08      	adds	r0, r1, #0
 801f870:	1c21      	adds	r1, r4, #0
 801f872:	4301      	orrs	r1, r0
 801f874:	7119      	strb	r1, [r3, #4]
 801f876:	0a12      	lsrs	r2, r2, #8
 801f878:	b290      	uxth	r0, r2
 801f87a:	795a      	ldrb	r2, [r3, #5]
 801f87c:	2100      	movs	r1, #0
 801f87e:	400a      	ands	r2, r1
 801f880:	1c11      	adds	r1, r2, #0
 801f882:	1c02      	adds	r2, r0, #0
 801f884:	430a      	orrs	r2, r1
 801f886:	715a      	strb	r2, [r3, #5]
 801f888:	68fb      	ldr	r3, [r7, #12]
 801f88a:	781b      	ldrb	r3, [r3, #0]
 801f88c:	2b01      	cmp	r3, #1
 801f88e:	d104      	bne.n	801f89a <USBD_FrameWork_HID_Desc+0x272>
 801f890:	4b09      	ldr	r3, [pc, #36]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f892:	681b      	ldr	r3, [r3, #0]
 801f894:	2205      	movs	r2, #5
 801f896:	719a      	strb	r2, [r3, #6]
 801f898:	e003      	b.n	801f8a2 <USBD_FrameWork_HID_Desc+0x27a>
 801f89a:	4b07      	ldr	r3, [pc, #28]	@ (801f8b8 <USBD_FrameWork_HID_Desc+0x290>)
 801f89c:	681b      	ldr	r3, [r3, #0]
 801f89e:	2205      	movs	r2, #5
 801f8a0:	719a      	strb	r2, [r3, #6]
 801f8a2:	687b      	ldr	r3, [r7, #4]
 801f8a4:	681b      	ldr	r3, [r3, #0]
 801f8a6:	1dda      	adds	r2, r3, #7
 801f8a8:	687b      	ldr	r3, [r7, #4]
 801f8aa:	601a      	str	r2, [r3, #0]
		break;
 801f8ac:	e136      	b.n	801fb1c <USBD_FrameWork_HID_Desc+0x4f4>
 801f8ae:	46c0      	nop			@ (mov r8, r8)
 801f8b0:	200123b0 	.word	0x200123b0
 801f8b4:	200123b4 	.word	0x200123b4
 801f8b8:	200123b8 	.word	0x200123b8

#if USBD_HID_KEYBOARD_ACTIVATED == 1U
	case INTERFACE_HID_KEYBOARD:

		/* Append HID Interface descriptor to Configuration descriptor */
		__USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U,
 801f8bc:	687b      	ldr	r3, [r7, #4]
 801f8be:	681a      	ldr	r2, [r3, #0]
 801f8c0:	68bb      	ldr	r3, [r7, #8]
 801f8c2:	18d3      	adds	r3, r2, r3
 801f8c4:	001a      	movs	r2, r3
 801f8c6:	4ba6      	ldr	r3, [pc, #664]	@ (801fb60 <USBD_FrameWork_HID_Desc+0x538>)
 801f8c8:	601a      	str	r2, [r3, #0]
 801f8ca:	4ba5      	ldr	r3, [pc, #660]	@ (801fb60 <USBD_FrameWork_HID_Desc+0x538>)
 801f8cc:	681b      	ldr	r3, [r3, #0]
 801f8ce:	2209      	movs	r2, #9
 801f8d0:	701a      	strb	r2, [r3, #0]
 801f8d2:	4ba3      	ldr	r3, [pc, #652]	@ (801fb60 <USBD_FrameWork_HID_Desc+0x538>)
 801f8d4:	681b      	ldr	r3, [r3, #0]
 801f8d6:	2204      	movs	r2, #4
 801f8d8:	705a      	strb	r2, [r3, #1]
 801f8da:	68fb      	ldr	r3, [r7, #12]
 801f8dc:	685a      	ldr	r2, [r3, #4]
 801f8de:	4ba0      	ldr	r3, [pc, #640]	@ (801fb60 <USBD_FrameWork_HID_Desc+0x538>)
 801f8e0:	681b      	ldr	r3, [r3, #0]
 801f8e2:	68f9      	ldr	r1, [r7, #12]
 801f8e4:	205a      	movs	r0, #90	@ 0x5a
 801f8e6:	245c      	movs	r4, #92	@ 0x5c
 801f8e8:	4362      	muls	r2, r4
 801f8ea:	188a      	adds	r2, r1, r2
 801f8ec:	1812      	adds	r2, r2, r0
 801f8ee:	7812      	ldrb	r2, [r2, #0]
 801f8f0:	709a      	strb	r2, [r3, #2]
 801f8f2:	4b9b      	ldr	r3, [pc, #620]	@ (801fb60 <USBD_FrameWork_HID_Desc+0x538>)
 801f8f4:	681b      	ldr	r3, [r3, #0]
 801f8f6:	2200      	movs	r2, #0
 801f8f8:	70da      	strb	r2, [r3, #3]
 801f8fa:	68fb      	ldr	r3, [r7, #12]
 801f8fc:	685b      	ldr	r3, [r3, #4]
 801f8fe:	68fa      	ldr	r2, [r7, #12]
 801f900:	215c      	movs	r1, #92	@ 0x5c
 801f902:	434b      	muls	r3, r1
 801f904:	18d3      	adds	r3, r2, r3
 801f906:	331c      	adds	r3, #28
 801f908:	681a      	ldr	r2, [r3, #0]
 801f90a:	4b95      	ldr	r3, [pc, #596]	@ (801fb60 <USBD_FrameWork_HID_Desc+0x538>)
 801f90c:	681b      	ldr	r3, [r3, #0]
 801f90e:	b2d2      	uxtb	r2, r2
 801f910:	711a      	strb	r2, [r3, #4]
 801f912:	4b93      	ldr	r3, [pc, #588]	@ (801fb60 <USBD_FrameWork_HID_Desc+0x538>)
 801f914:	681b      	ldr	r3, [r3, #0]
 801f916:	2203      	movs	r2, #3
 801f918:	715a      	strb	r2, [r3, #5]
 801f91a:	4b91      	ldr	r3, [pc, #580]	@ (801fb60 <USBD_FrameWork_HID_Desc+0x538>)
 801f91c:	681b      	ldr	r3, [r3, #0]
 801f91e:	2201      	movs	r2, #1
 801f920:	719a      	strb	r2, [r3, #6]
 801f922:	4b8f      	ldr	r3, [pc, #572]	@ (801fb60 <USBD_FrameWork_HID_Desc+0x538>)
 801f924:	681b      	ldr	r3, [r3, #0]
 801f926:	2201      	movs	r2, #1
 801f928:	71da      	strb	r2, [r3, #7]
 801f92a:	4b8d      	ldr	r3, [pc, #564]	@ (801fb60 <USBD_FrameWork_HID_Desc+0x538>)
 801f92c:	681b      	ldr	r3, [r3, #0]
 801f92e:	2200      	movs	r2, #0
 801f930:	721a      	strb	r2, [r3, #8]
 801f932:	687b      	ldr	r3, [r7, #4]
 801f934:	681b      	ldr	r3, [r3, #0]
 801f936:	3309      	adds	r3, #9
 801f938:	001a      	movs	r2, r3
 801f93a:	687b      	ldr	r3, [r7, #4]
 801f93c:	601a      	str	r2, [r3, #0]
				(uint8_t)(pdev->tclasslist[pdev->classId].NumEps),
				UX_DEVICE_CLASS_HID_CLASS,
				0x01U, INTERFACE_HID_KEYBOARD, 0U);

		/* Append HID Functional descriptor to Configuration descriptor */
		pHidDesc = ((USBD_HIDDescTypedef *)(pConf + *Sze));
 801f93e:	687b      	ldr	r3, [r7, #4]
 801f940:	681a      	ldr	r2, [r3, #0]
 801f942:	68bb      	ldr	r3, [r7, #8]
 801f944:	18d3      	adds	r3, r2, r3
 801f946:	001a      	movs	r2, r3
 801f948:	4b86      	ldr	r3, [pc, #536]	@ (801fb64 <USBD_FrameWork_HID_Desc+0x53c>)
 801f94a:	601a      	str	r2, [r3, #0]
		pHidDesc->bLength = (uint8_t)sizeof(USBD_HIDDescTypedef);
 801f94c:	4b85      	ldr	r3, [pc, #532]	@ (801fb64 <USBD_FrameWork_HID_Desc+0x53c>)
 801f94e:	681b      	ldr	r3, [r3, #0]
 801f950:	2209      	movs	r2, #9
 801f952:	701a      	strb	r2, [r3, #0]
		pHidDesc->bDescriptorType = UX_DEVICE_CLASS_HID_DESCRIPTOR_HID;
 801f954:	4b83      	ldr	r3, [pc, #524]	@ (801fb64 <USBD_FrameWork_HID_Desc+0x53c>)
 801f956:	681b      	ldr	r3, [r3, #0]
 801f958:	2221      	movs	r2, #33	@ 0x21
 801f95a:	705a      	strb	r2, [r3, #1]
		pHidDesc->bcdHID = 0x0111U;
 801f95c:	4b81      	ldr	r3, [pc, #516]	@ (801fb64 <USBD_FrameWork_HID_Desc+0x53c>)
 801f95e:	681b      	ldr	r3, [r3, #0]
 801f960:	789a      	ldrb	r2, [r3, #2]
 801f962:	2100      	movs	r1, #0
 801f964:	400a      	ands	r2, r1
 801f966:	1c11      	adds	r1, r2, #0
 801f968:	2211      	movs	r2, #17
 801f96a:	430a      	orrs	r2, r1
 801f96c:	709a      	strb	r2, [r3, #2]
 801f96e:	78da      	ldrb	r2, [r3, #3]
 801f970:	2100      	movs	r1, #0
 801f972:	400a      	ands	r2, r1
 801f974:	1c11      	adds	r1, r2, #0
 801f976:	2201      	movs	r2, #1
 801f978:	430a      	orrs	r2, r1
 801f97a:	70da      	strb	r2, [r3, #3]
		pHidDesc->bCountryCode = 0x00U;
 801f97c:	4b79      	ldr	r3, [pc, #484]	@ (801fb64 <USBD_FrameWork_HID_Desc+0x53c>)
 801f97e:	681b      	ldr	r3, [r3, #0]
 801f980:	2200      	movs	r2, #0
 801f982:	711a      	strb	r2, [r3, #4]
		pHidDesc->bNumDescriptors = 0x01U;
 801f984:	4b77      	ldr	r3, [pc, #476]	@ (801fb64 <USBD_FrameWork_HID_Desc+0x53c>)
 801f986:	681b      	ldr	r3, [r3, #0]
 801f988:	2201      	movs	r2, #1
 801f98a:	715a      	strb	r2, [r3, #5]
		pHidDesc->bHIDDescriptorType = 0x22U;
 801f98c:	4b75      	ldr	r3, [pc, #468]	@ (801fb64 <USBD_FrameWork_HID_Desc+0x53c>)
 801f98e:	681b      	ldr	r3, [r3, #0]
 801f990:	2222      	movs	r2, #34	@ 0x22
 801f992:	719a      	strb	r2, [r3, #6]
		pHidDesc->wDescriptorLength = USBD_HID_ReportDesc_length(INTERFACE_HID_KEYBOARD);
 801f994:	4b73      	ldr	r3, [pc, #460]	@ (801fb64 <USBD_FrameWork_HID_Desc+0x53c>)
 801f996:	681c      	ldr	r4, [r3, #0]
 801f998:	2001      	movs	r0, #1
 801f99a:	f7ff fa49 	bl	801ee30 <USBD_HID_ReportDesc_length>
 801f99e:	0003      	movs	r3, r0
 801f9a0:	001a      	movs	r2, r3
 801f9a2:	1de3      	adds	r3, r4, #7
 801f9a4:	21ff      	movs	r1, #255	@ 0xff
 801f9a6:	4011      	ands	r1, r2
 801f9a8:	000c      	movs	r4, r1
 801f9aa:	7819      	ldrb	r1, [r3, #0]
 801f9ac:	2000      	movs	r0, #0
 801f9ae:	4001      	ands	r1, r0
 801f9b0:	1c08      	adds	r0, r1, #0
 801f9b2:	1c21      	adds	r1, r4, #0
 801f9b4:	4301      	orrs	r1, r0
 801f9b6:	7019      	strb	r1, [r3, #0]
 801f9b8:	0a12      	lsrs	r2, r2, #8
 801f9ba:	b290      	uxth	r0, r2
 801f9bc:	785a      	ldrb	r2, [r3, #1]
 801f9be:	2100      	movs	r1, #0
 801f9c0:	400a      	ands	r2, r1
 801f9c2:	1c11      	adds	r1, r2, #0
 801f9c4:	1c02      	adds	r2, r0, #0
 801f9c6:	430a      	orrs	r2, r1
 801f9c8:	705a      	strb	r2, [r3, #1]
		*Sze += (uint32_t)sizeof(USBD_HIDDescTypedef);
 801f9ca:	687b      	ldr	r3, [r7, #4]
 801f9cc:	681b      	ldr	r3, [r3, #0]
 801f9ce:	3309      	adds	r3, #9
 801f9d0:	001a      	movs	r2, r3
 801f9d2:	687b      	ldr	r3, [r7, #4]
 801f9d4:	601a      	str	r2, [r3, #0]

		if (pdev->Speed == USBD_HIGH_SPEED)
 801f9d6:	68fb      	ldr	r3, [r7, #12]
 801f9d8:	781b      	ldrb	r3, [r3, #0]
 801f9da:	2b01      	cmp	r3, #1
 801f9dc:	d14e      	bne.n	801fa7c <USBD_FrameWork_HID_Desc+0x454>
		{
			/* Append Endpoint descriptor to Configuration descriptor */
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801f9de:	687b      	ldr	r3, [r7, #4]
 801f9e0:	681a      	ldr	r2, [r3, #0]
 801f9e2:	68bb      	ldr	r3, [r7, #8]
 801f9e4:	18d3      	adds	r3, r2, r3
 801f9e6:	001a      	movs	r2, r3
 801f9e8:	4b5f      	ldr	r3, [pc, #380]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801f9ea:	601a      	str	r2, [r3, #0]
 801f9ec:	4b5e      	ldr	r3, [pc, #376]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801f9ee:	681b      	ldr	r3, [r3, #0]
 801f9f0:	2207      	movs	r2, #7
 801f9f2:	701a      	strb	r2, [r3, #0]
 801f9f4:	4b5c      	ldr	r3, [pc, #368]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801f9f6:	681b      	ldr	r3, [r3, #0]
 801f9f8:	2205      	movs	r2, #5
 801f9fa:	705a      	strb	r2, [r3, #1]
 801f9fc:	68fb      	ldr	r3, [r7, #12]
 801f9fe:	685a      	ldr	r2, [r3, #4]
 801fa00:	4b59      	ldr	r3, [pc, #356]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fa02:	681b      	ldr	r3, [r3, #0]
 801fa04:	68f9      	ldr	r1, [r7, #12]
 801fa06:	2024      	movs	r0, #36	@ 0x24
 801fa08:	245c      	movs	r4, #92	@ 0x5c
 801fa0a:	4362      	muls	r2, r4
 801fa0c:	188a      	adds	r2, r1, r2
 801fa0e:	1812      	adds	r2, r2, r0
 801fa10:	7812      	ldrb	r2, [r2, #0]
 801fa12:	709a      	strb	r2, [r3, #2]
 801fa14:	4b54      	ldr	r3, [pc, #336]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fa16:	681b      	ldr	r3, [r3, #0]
 801fa18:	2203      	movs	r2, #3
 801fa1a:	70da      	strb	r2, [r3, #3]
 801fa1c:	68fb      	ldr	r3, [r7, #12]
 801fa1e:	685a      	ldr	r2, [r3, #4]
 801fa20:	4b51      	ldr	r3, [pc, #324]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fa22:	681b      	ldr	r3, [r3, #0]
 801fa24:	68f9      	ldr	r1, [r7, #12]
 801fa26:	205c      	movs	r0, #92	@ 0x5c
 801fa28:	4342      	muls	r2, r0
 801fa2a:	188a      	adds	r2, r1, r2
 801fa2c:	3226      	adds	r2, #38	@ 0x26
 801fa2e:	8812      	ldrh	r2, [r2, #0]
 801fa30:	21ff      	movs	r1, #255	@ 0xff
 801fa32:	4011      	ands	r1, r2
 801fa34:	000c      	movs	r4, r1
 801fa36:	7919      	ldrb	r1, [r3, #4]
 801fa38:	2000      	movs	r0, #0
 801fa3a:	4001      	ands	r1, r0
 801fa3c:	1c08      	adds	r0, r1, #0
 801fa3e:	1c21      	adds	r1, r4, #0
 801fa40:	4301      	orrs	r1, r0
 801fa42:	7119      	strb	r1, [r3, #4]
 801fa44:	0a12      	lsrs	r2, r2, #8
 801fa46:	b290      	uxth	r0, r2
 801fa48:	795a      	ldrb	r2, [r3, #5]
 801fa4a:	2100      	movs	r1, #0
 801fa4c:	400a      	ands	r2, r1
 801fa4e:	1c11      	adds	r1, r2, #0
 801fa50:	1c02      	adds	r2, r0, #0
 801fa52:	430a      	orrs	r2, r1
 801fa54:	715a      	strb	r2, [r3, #5]
 801fa56:	68fb      	ldr	r3, [r7, #12]
 801fa58:	781b      	ldrb	r3, [r3, #0]
 801fa5a:	2b01      	cmp	r3, #1
 801fa5c:	d104      	bne.n	801fa68 <USBD_FrameWork_HID_Desc+0x440>
 801fa5e:	4b42      	ldr	r3, [pc, #264]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fa60:	681b      	ldr	r3, [r3, #0]
 801fa62:	2205      	movs	r2, #5
 801fa64:	719a      	strb	r2, [r3, #6]
 801fa66:	e003      	b.n	801fa70 <USBD_FrameWork_HID_Desc+0x448>
 801fa68:	4b3f      	ldr	r3, [pc, #252]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fa6a:	681b      	ldr	r3, [r3, #0]
 801fa6c:	2205      	movs	r2, #5
 801fa6e:	719a      	strb	r2, [r3, #6]
 801fa70:	687b      	ldr	r3, [r7, #4]
 801fa72:	681b      	ldr	r3, [r3, #0]
 801fa74:	1dda      	adds	r2, r3, #7
 801fa76:	687b      	ldr	r3, [r7, #4]
 801fa78:	601a      	str	r2, [r3, #0]
					(uint16_t)pdev->tclasslist[pdev->classId].Eps[0].size,
					USBD_HID_KEYBOARD_EPIN_HS_BINTERVAL,
					USBD_HID_KEYBOARD_EPIN_FS_BINTERVAL);
		}

		break;
 801fa7a:	e04f      	b.n	801fb1c <USBD_FrameWork_HID_Desc+0x4f4>
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801fa7c:	687b      	ldr	r3, [r7, #4]
 801fa7e:	681a      	ldr	r2, [r3, #0]
 801fa80:	68bb      	ldr	r3, [r7, #8]
 801fa82:	18d3      	adds	r3, r2, r3
 801fa84:	001a      	movs	r2, r3
 801fa86:	4b38      	ldr	r3, [pc, #224]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fa88:	601a      	str	r2, [r3, #0]
 801fa8a:	4b37      	ldr	r3, [pc, #220]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fa8c:	681b      	ldr	r3, [r3, #0]
 801fa8e:	2207      	movs	r2, #7
 801fa90:	701a      	strb	r2, [r3, #0]
 801fa92:	4b35      	ldr	r3, [pc, #212]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fa94:	681b      	ldr	r3, [r3, #0]
 801fa96:	2205      	movs	r2, #5
 801fa98:	705a      	strb	r2, [r3, #1]
 801fa9a:	68fb      	ldr	r3, [r7, #12]
 801fa9c:	685a      	ldr	r2, [r3, #4]
 801fa9e:	4b32      	ldr	r3, [pc, #200]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801faa0:	681b      	ldr	r3, [r3, #0]
 801faa2:	68f9      	ldr	r1, [r7, #12]
 801faa4:	2024      	movs	r0, #36	@ 0x24
 801faa6:	245c      	movs	r4, #92	@ 0x5c
 801faa8:	4362      	muls	r2, r4
 801faaa:	188a      	adds	r2, r1, r2
 801faac:	1812      	adds	r2, r2, r0
 801faae:	7812      	ldrb	r2, [r2, #0]
 801fab0:	709a      	strb	r2, [r3, #2]
 801fab2:	4b2d      	ldr	r3, [pc, #180]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fab4:	681b      	ldr	r3, [r3, #0]
 801fab6:	2203      	movs	r2, #3
 801fab8:	70da      	strb	r2, [r3, #3]
 801faba:	68fb      	ldr	r3, [r7, #12]
 801fabc:	685a      	ldr	r2, [r3, #4]
 801fabe:	4b2a      	ldr	r3, [pc, #168]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fac0:	681b      	ldr	r3, [r3, #0]
 801fac2:	68f9      	ldr	r1, [r7, #12]
 801fac4:	205c      	movs	r0, #92	@ 0x5c
 801fac6:	4342      	muls	r2, r0
 801fac8:	188a      	adds	r2, r1, r2
 801faca:	3226      	adds	r2, #38	@ 0x26
 801facc:	8812      	ldrh	r2, [r2, #0]
 801face:	21ff      	movs	r1, #255	@ 0xff
 801fad0:	4011      	ands	r1, r2
 801fad2:	000c      	movs	r4, r1
 801fad4:	7919      	ldrb	r1, [r3, #4]
 801fad6:	2000      	movs	r0, #0
 801fad8:	4001      	ands	r1, r0
 801fada:	1c08      	adds	r0, r1, #0
 801fadc:	1c21      	adds	r1, r4, #0
 801fade:	4301      	orrs	r1, r0
 801fae0:	7119      	strb	r1, [r3, #4]
 801fae2:	0a12      	lsrs	r2, r2, #8
 801fae4:	b290      	uxth	r0, r2
 801fae6:	795a      	ldrb	r2, [r3, #5]
 801fae8:	2100      	movs	r1, #0
 801faea:	400a      	ands	r2, r1
 801faec:	1c11      	adds	r1, r2, #0
 801faee:	1c02      	adds	r2, r0, #0
 801faf0:	430a      	orrs	r2, r1
 801faf2:	715a      	strb	r2, [r3, #5]
 801faf4:	68fb      	ldr	r3, [r7, #12]
 801faf6:	781b      	ldrb	r3, [r3, #0]
 801faf8:	2b01      	cmp	r3, #1
 801fafa:	d104      	bne.n	801fb06 <USBD_FrameWork_HID_Desc+0x4de>
 801fafc:	4b1a      	ldr	r3, [pc, #104]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fafe:	681b      	ldr	r3, [r3, #0]
 801fb00:	2205      	movs	r2, #5
 801fb02:	719a      	strb	r2, [r3, #6]
 801fb04:	e003      	b.n	801fb0e <USBD_FrameWork_HID_Desc+0x4e6>
 801fb06:	4b18      	ldr	r3, [pc, #96]	@ (801fb68 <USBD_FrameWork_HID_Desc+0x540>)
 801fb08:	681b      	ldr	r3, [r3, #0]
 801fb0a:	2205      	movs	r2, #5
 801fb0c:	719a      	strb	r2, [r3, #6]
 801fb0e:	687b      	ldr	r3, [r7, #4]
 801fb10:	681b      	ldr	r3, [r3, #0]
 801fb12:	1dda      	adds	r2, r3, #7
 801fb14:	687b      	ldr	r3, [r7, #4]
 801fb16:	601a      	str	r2, [r3, #0]
		break;
 801fb18:	e000      	b.n	801fb1c <USBD_FrameWork_HID_Desc+0x4f4>

#endif /* USBD_HID_KEYBOARD_ACTIVATED == 1U */

	default:
		break;
 801fb1a:	46c0      	nop			@ (mov r8, r8)
	}

	/* Update Config Descriptor and IAD descriptor */
	((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 1U;
 801fb1c:	68bb      	ldr	r3, [r7, #8]
 801fb1e:	791a      	ldrb	r2, [r3, #4]
 801fb20:	68bb      	ldr	r3, [r7, #8]
 801fb22:	3201      	adds	r2, #1
 801fb24:	b2d2      	uxtb	r2, r2
 801fb26:	711a      	strb	r2, [r3, #4]
	((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 801fb28:	687b      	ldr	r3, [r7, #4]
 801fb2a:	681a      	ldr	r2, [r3, #0]
 801fb2c:	68bb      	ldr	r3, [r7, #8]
 801fb2e:	b292      	uxth	r2, r2
 801fb30:	21ff      	movs	r1, #255	@ 0xff
 801fb32:	4011      	ands	r1, r2
 801fb34:	000c      	movs	r4, r1
 801fb36:	7899      	ldrb	r1, [r3, #2]
 801fb38:	2000      	movs	r0, #0
 801fb3a:	4001      	ands	r1, r0
 801fb3c:	1c08      	adds	r0, r1, #0
 801fb3e:	1c21      	adds	r1, r4, #0
 801fb40:	4301      	orrs	r1, r0
 801fb42:	7099      	strb	r1, [r3, #2]
 801fb44:	0a12      	lsrs	r2, r2, #8
 801fb46:	b290      	uxth	r0, r2
 801fb48:	78da      	ldrb	r2, [r3, #3]
 801fb4a:	2100      	movs	r1, #0
 801fb4c:	400a      	ands	r2, r1
 801fb4e:	1c11      	adds	r1, r2, #0
 801fb50:	1c02      	adds	r2, r0, #0
 801fb52:	430a      	orrs	r2, r1
 801fb54:	70da      	strb	r2, [r3, #3]

}
 801fb56:	46c0      	nop			@ (mov r8, r8)
 801fb58:	46bd      	mov	sp, r7
 801fb5a:	b005      	add	sp, #20
 801fb5c:	bd90      	pop	{r4, r7, pc}
 801fb5e:	46c0      	nop			@ (mov r8, r8)
 801fb60:	200123b0 	.word	0x200123b0
 801fb64:	200123b4 	.word	0x200123b4
 801fb68:	200123b8 	.word	0x200123b8

0801fb6c <USBD_FrameWork_MSCDesc>:
  * @param  Sze: pointer to the current configuration descriptor size
  * @retval None
  */
static void  USBD_FrameWork_MSCDesc(USBD_DevClassHandleTypeDef *pdev,
                                    uint32_t pConf, uint32_t *Sze)
{
 801fb6c:	b590      	push	{r4, r7, lr}
 801fb6e:	b087      	sub	sp, #28
 801fb70:	af00      	add	r7, sp, #0
 801fb72:	60f8      	str	r0, [r7, #12]
 801fb74:	60b9      	str	r1, [r7, #8]
 801fb76:	607a      	str	r2, [r7, #4]
  USBD_IfDescTypedef       *pIfDesc;
  USBD_EpDescTypedef       *pEpDesc;

  /* Append MSC Interface descriptor */
  __USBD_FRAMEWORK_SET_IF((pdev->tclasslist[pdev->classId].Ifs[0]), (0U), \
 801fb78:	687b      	ldr	r3, [r7, #4]
 801fb7a:	681a      	ldr	r2, [r3, #0]
 801fb7c:	68bb      	ldr	r3, [r7, #8]
 801fb7e:	18d3      	adds	r3, r2, r3
 801fb80:	617b      	str	r3, [r7, #20]
 801fb82:	697b      	ldr	r3, [r7, #20]
 801fb84:	2209      	movs	r2, #9
 801fb86:	701a      	strb	r2, [r3, #0]
 801fb88:	697b      	ldr	r3, [r7, #20]
 801fb8a:	2204      	movs	r2, #4
 801fb8c:	705a      	strb	r2, [r3, #1]
 801fb8e:	68fb      	ldr	r3, [r7, #12]
 801fb90:	685b      	ldr	r3, [r3, #4]
 801fb92:	68fa      	ldr	r2, [r7, #12]
 801fb94:	215a      	movs	r1, #90	@ 0x5a
 801fb96:	205c      	movs	r0, #92	@ 0x5c
 801fb98:	4343      	muls	r3, r0
 801fb9a:	18d3      	adds	r3, r2, r3
 801fb9c:	185b      	adds	r3, r3, r1
 801fb9e:	781a      	ldrb	r2, [r3, #0]
 801fba0:	697b      	ldr	r3, [r7, #20]
 801fba2:	709a      	strb	r2, [r3, #2]
 801fba4:	697b      	ldr	r3, [r7, #20]
 801fba6:	2200      	movs	r2, #0
 801fba8:	70da      	strb	r2, [r3, #3]
 801fbaa:	68fb      	ldr	r3, [r7, #12]
 801fbac:	685b      	ldr	r3, [r3, #4]
 801fbae:	68fa      	ldr	r2, [r7, #12]
 801fbb0:	215c      	movs	r1, #92	@ 0x5c
 801fbb2:	434b      	muls	r3, r1
 801fbb4:	18d3      	adds	r3, r2, r3
 801fbb6:	331c      	adds	r3, #28
 801fbb8:	681b      	ldr	r3, [r3, #0]
 801fbba:	b2da      	uxtb	r2, r3
 801fbbc:	697b      	ldr	r3, [r7, #20]
 801fbbe:	711a      	strb	r2, [r3, #4]
 801fbc0:	697b      	ldr	r3, [r7, #20]
 801fbc2:	2208      	movs	r2, #8
 801fbc4:	715a      	strb	r2, [r3, #5]
 801fbc6:	697b      	ldr	r3, [r7, #20]
 801fbc8:	2206      	movs	r2, #6
 801fbca:	719a      	strb	r2, [r3, #6]
 801fbcc:	697b      	ldr	r3, [r7, #20]
 801fbce:	2250      	movs	r2, #80	@ 0x50
 801fbd0:	71da      	strb	r2, [r3, #7]
 801fbd2:	697b      	ldr	r3, [r7, #20]
 801fbd4:	2200      	movs	r2, #0
 801fbd6:	721a      	strb	r2, [r3, #8]
 801fbd8:	687b      	ldr	r3, [r7, #4]
 801fbda:	681b      	ldr	r3, [r3, #0]
 801fbdc:	3309      	adds	r3, #9
 801fbde:	001a      	movs	r2, r3
 801fbe0:	687b      	ldr	r3, [r7, #4]
 801fbe2:	601a      	str	r2, [r3, #0]
                          (uint8_t)(pdev->tclasslist[pdev->classId].NumEps),
                          (0x08U), (0x06U), (0x50U), (0U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add),
 801fbe4:	687b      	ldr	r3, [r7, #4]
 801fbe6:	681a      	ldr	r2, [r3, #0]
 801fbe8:	68bb      	ldr	r3, [r7, #8]
 801fbea:	18d3      	adds	r3, r2, r3
 801fbec:	613b      	str	r3, [r7, #16]
 801fbee:	693b      	ldr	r3, [r7, #16]
 801fbf0:	2207      	movs	r2, #7
 801fbf2:	701a      	strb	r2, [r3, #0]
 801fbf4:	693b      	ldr	r3, [r7, #16]
 801fbf6:	2205      	movs	r2, #5
 801fbf8:	705a      	strb	r2, [r3, #1]
 801fbfa:	68fb      	ldr	r3, [r7, #12]
 801fbfc:	685b      	ldr	r3, [r3, #4]
 801fbfe:	68fa      	ldr	r2, [r7, #12]
 801fc00:	2124      	movs	r1, #36	@ 0x24
 801fc02:	205c      	movs	r0, #92	@ 0x5c
 801fc04:	4343      	muls	r3, r0
 801fc06:	18d3      	adds	r3, r2, r3
 801fc08:	185b      	adds	r3, r3, r1
 801fc0a:	781a      	ldrb	r2, [r3, #0]
 801fc0c:	693b      	ldr	r3, [r7, #16]
 801fc0e:	709a      	strb	r2, [r3, #2]
 801fc10:	693b      	ldr	r3, [r7, #16]
 801fc12:	2202      	movs	r2, #2
 801fc14:	70da      	strb	r2, [r3, #3]
 801fc16:	68fb      	ldr	r3, [r7, #12]
 801fc18:	685b      	ldr	r3, [r3, #4]
 801fc1a:	68fa      	ldr	r2, [r7, #12]
 801fc1c:	215c      	movs	r1, #92	@ 0x5c
 801fc1e:	434b      	muls	r3, r1
 801fc20:	18d3      	adds	r3, r2, r3
 801fc22:	3326      	adds	r3, #38	@ 0x26
 801fc24:	881a      	ldrh	r2, [r3, #0]
 801fc26:	693b      	ldr	r3, [r7, #16]
 801fc28:	21ff      	movs	r1, #255	@ 0xff
 801fc2a:	4011      	ands	r1, r2
 801fc2c:	000c      	movs	r4, r1
 801fc2e:	7919      	ldrb	r1, [r3, #4]
 801fc30:	2000      	movs	r0, #0
 801fc32:	4001      	ands	r1, r0
 801fc34:	1c08      	adds	r0, r1, #0
 801fc36:	1c21      	adds	r1, r4, #0
 801fc38:	4301      	orrs	r1, r0
 801fc3a:	7119      	strb	r1, [r3, #4]
 801fc3c:	0a12      	lsrs	r2, r2, #8
 801fc3e:	b290      	uxth	r0, r2
 801fc40:	795a      	ldrb	r2, [r3, #5]
 801fc42:	2100      	movs	r1, #0
 801fc44:	400a      	ands	r2, r1
 801fc46:	1c11      	adds	r1, r2, #0
 801fc48:	1c02      	adds	r2, r0, #0
 801fc4a:	430a      	orrs	r2, r1
 801fc4c:	715a      	strb	r2, [r3, #5]
 801fc4e:	68fb      	ldr	r3, [r7, #12]
 801fc50:	781b      	ldrb	r3, [r3, #0]
 801fc52:	2b01      	cmp	r3, #1
 801fc54:	d103      	bne.n	801fc5e <USBD_FrameWork_MSCDesc+0xf2>
 801fc56:	693b      	ldr	r3, [r7, #16]
 801fc58:	2200      	movs	r2, #0
 801fc5a:	719a      	strb	r2, [r3, #6]
 801fc5c:	e002      	b.n	801fc64 <USBD_FrameWork_MSCDesc+0xf8>
 801fc5e:	693b      	ldr	r3, [r7, #16]
 801fc60:	2200      	movs	r2, #0
 801fc62:	719a      	strb	r2, [r3, #6]
 801fc64:	687b      	ldr	r3, [r7, #4]
 801fc66:	681b      	ldr	r3, [r3, #0]
 801fc68:	1dda      	adds	r2, r3, #7
 801fc6a:	687b      	ldr	r3, [r7, #4]
 801fc6c:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0U), (0U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add),
 801fc6e:	687b      	ldr	r3, [r7, #4]
 801fc70:	681a      	ldr	r2, [r3, #0]
 801fc72:	68bb      	ldr	r3, [r7, #8]
 801fc74:	18d3      	adds	r3, r2, r3
 801fc76:	613b      	str	r3, [r7, #16]
 801fc78:	693b      	ldr	r3, [r7, #16]
 801fc7a:	2207      	movs	r2, #7
 801fc7c:	701a      	strb	r2, [r3, #0]
 801fc7e:	693b      	ldr	r3, [r7, #16]
 801fc80:	2205      	movs	r2, #5
 801fc82:	705a      	strb	r2, [r3, #1]
 801fc84:	68fb      	ldr	r3, [r7, #12]
 801fc86:	685b      	ldr	r3, [r3, #4]
 801fc88:	68fa      	ldr	r2, [r7, #12]
 801fc8a:	212a      	movs	r1, #42	@ 0x2a
 801fc8c:	205c      	movs	r0, #92	@ 0x5c
 801fc8e:	4343      	muls	r3, r0
 801fc90:	18d3      	adds	r3, r2, r3
 801fc92:	185b      	adds	r3, r3, r1
 801fc94:	781a      	ldrb	r2, [r3, #0]
 801fc96:	693b      	ldr	r3, [r7, #16]
 801fc98:	709a      	strb	r2, [r3, #2]
 801fc9a:	693b      	ldr	r3, [r7, #16]
 801fc9c:	2202      	movs	r2, #2
 801fc9e:	70da      	strb	r2, [r3, #3]
 801fca0:	68fb      	ldr	r3, [r7, #12]
 801fca2:	685b      	ldr	r3, [r3, #4]
 801fca4:	68fa      	ldr	r2, [r7, #12]
 801fca6:	215c      	movs	r1, #92	@ 0x5c
 801fca8:	434b      	muls	r3, r1
 801fcaa:	18d3      	adds	r3, r2, r3
 801fcac:	332c      	adds	r3, #44	@ 0x2c
 801fcae:	881a      	ldrh	r2, [r3, #0]
 801fcb0:	693b      	ldr	r3, [r7, #16]
 801fcb2:	21ff      	movs	r1, #255	@ 0xff
 801fcb4:	4011      	ands	r1, r2
 801fcb6:	000c      	movs	r4, r1
 801fcb8:	7919      	ldrb	r1, [r3, #4]
 801fcba:	2000      	movs	r0, #0
 801fcbc:	4001      	ands	r1, r0
 801fcbe:	1c08      	adds	r0, r1, #0
 801fcc0:	1c21      	adds	r1, r4, #0
 801fcc2:	4301      	orrs	r1, r0
 801fcc4:	7119      	strb	r1, [r3, #4]
 801fcc6:	0a12      	lsrs	r2, r2, #8
 801fcc8:	b290      	uxth	r0, r2
 801fcca:	795a      	ldrb	r2, [r3, #5]
 801fccc:	2100      	movs	r1, #0
 801fcce:	400a      	ands	r2, r1
 801fcd0:	1c11      	adds	r1, r2, #0
 801fcd2:	1c02      	adds	r2, r0, #0
 801fcd4:	430a      	orrs	r2, r1
 801fcd6:	715a      	strb	r2, [r3, #5]
 801fcd8:	68fb      	ldr	r3, [r7, #12]
 801fcda:	781b      	ldrb	r3, [r3, #0]
 801fcdc:	2b01      	cmp	r3, #1
 801fcde:	d103      	bne.n	801fce8 <USBD_FrameWork_MSCDesc+0x17c>
 801fce0:	693b      	ldr	r3, [r7, #16]
 801fce2:	2200      	movs	r2, #0
 801fce4:	719a      	strb	r2, [r3, #6]
 801fce6:	e002      	b.n	801fcee <USBD_FrameWork_MSCDesc+0x182>
 801fce8:	693b      	ldr	r3, [r7, #16]
 801fcea:	2200      	movs	r2, #0
 801fcec:	719a      	strb	r2, [r3, #6]
 801fcee:	687b      	ldr	r3, [r7, #4]
 801fcf0:	681b      	ldr	r3, [r3, #0]
 801fcf2:	1dda      	adds	r2, r3, #7
 801fcf4:	687b      	ldr	r3, [r7, #4]
 801fcf6:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0U), (0U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 1U;
 801fcf8:	68bb      	ldr	r3, [r7, #8]
 801fcfa:	791a      	ldrb	r2, [r3, #4]
 801fcfc:	68bb      	ldr	r3, [r7, #8]
 801fcfe:	3201      	adds	r2, #1
 801fd00:	b2d2      	uxtb	r2, r2
 801fd02:	711a      	strb	r2, [r3, #4]
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 801fd04:	687b      	ldr	r3, [r7, #4]
 801fd06:	681a      	ldr	r2, [r3, #0]
 801fd08:	68bb      	ldr	r3, [r7, #8]
 801fd0a:	b292      	uxth	r2, r2
 801fd0c:	21ff      	movs	r1, #255	@ 0xff
 801fd0e:	4011      	ands	r1, r2
 801fd10:	000c      	movs	r4, r1
 801fd12:	7899      	ldrb	r1, [r3, #2]
 801fd14:	2000      	movs	r0, #0
 801fd16:	4001      	ands	r1, r0
 801fd18:	1c08      	adds	r0, r1, #0
 801fd1a:	1c21      	adds	r1, r4, #0
 801fd1c:	4301      	orrs	r1, r0
 801fd1e:	7099      	strb	r1, [r3, #2]
 801fd20:	0a12      	lsrs	r2, r2, #8
 801fd22:	b290      	uxth	r0, r2
 801fd24:	78da      	ldrb	r2, [r3, #3]
 801fd26:	2100      	movs	r1, #0
 801fd28:	400a      	ands	r2, r1
 801fd2a:	1c11      	adds	r1, r2, #0
 801fd2c:	1c02      	adds	r2, r0, #0
 801fd2e:	430a      	orrs	r2, r1
 801fd30:	70da      	strb	r2, [r3, #3]
}
 801fd32:	46c0      	nop			@ (mov r8, r8)
 801fd34:	46bd      	mov	sp, r7
 801fd36:	b007      	add	sp, #28
 801fd38:	bd90      	pop	{r4, r7, pc}
	...

0801fd3c <malloc>:
 801fd3c:	b510      	push	{r4, lr}
 801fd3e:	4b03      	ldr	r3, [pc, #12]	@ (801fd4c <malloc+0x10>)
 801fd40:	0001      	movs	r1, r0
 801fd42:	6818      	ldr	r0, [r3, #0]
 801fd44:	f000 f830 	bl	801fda8 <_malloc_r>
 801fd48:	bd10      	pop	{r4, pc}
 801fd4a:	46c0      	nop			@ (mov r8, r8)
 801fd4c:	20000204 	.word	0x20000204

0801fd50 <free>:
 801fd50:	b510      	push	{r4, lr}
 801fd52:	4b03      	ldr	r3, [pc, #12]	@ (801fd60 <free+0x10>)
 801fd54:	0001      	movs	r1, r0
 801fd56:	6818      	ldr	r0, [r3, #0]
 801fd58:	f000 f916 	bl	801ff88 <_free_r>
 801fd5c:	bd10      	pop	{r4, pc}
 801fd5e:	46c0      	nop			@ (mov r8, r8)
 801fd60:	20000204 	.word	0x20000204

0801fd64 <sbrk_aligned>:
 801fd64:	b570      	push	{r4, r5, r6, lr}
 801fd66:	4e0f      	ldr	r6, [pc, #60]	@ (801fda4 <sbrk_aligned+0x40>)
 801fd68:	000d      	movs	r5, r1
 801fd6a:	6831      	ldr	r1, [r6, #0]
 801fd6c:	0004      	movs	r4, r0
 801fd6e:	2900      	cmp	r1, #0
 801fd70:	d102      	bne.n	801fd78 <sbrk_aligned+0x14>
 801fd72:	f000 f8b1 	bl	801fed8 <_sbrk_r>
 801fd76:	6030      	str	r0, [r6, #0]
 801fd78:	0029      	movs	r1, r5
 801fd7a:	0020      	movs	r0, r4
 801fd7c:	f000 f8ac 	bl	801fed8 <_sbrk_r>
 801fd80:	1c43      	adds	r3, r0, #1
 801fd82:	d103      	bne.n	801fd8c <sbrk_aligned+0x28>
 801fd84:	2501      	movs	r5, #1
 801fd86:	426d      	negs	r5, r5
 801fd88:	0028      	movs	r0, r5
 801fd8a:	bd70      	pop	{r4, r5, r6, pc}
 801fd8c:	2303      	movs	r3, #3
 801fd8e:	1cc5      	adds	r5, r0, #3
 801fd90:	439d      	bics	r5, r3
 801fd92:	42a8      	cmp	r0, r5
 801fd94:	d0f8      	beq.n	801fd88 <sbrk_aligned+0x24>
 801fd96:	1a29      	subs	r1, r5, r0
 801fd98:	0020      	movs	r0, r4
 801fd9a:	f000 f89d 	bl	801fed8 <_sbrk_r>
 801fd9e:	3001      	adds	r0, #1
 801fda0:	d1f2      	bne.n	801fd88 <sbrk_aligned+0x24>
 801fda2:	e7ef      	b.n	801fd84 <sbrk_aligned+0x20>
 801fda4:	200123bc 	.word	0x200123bc

0801fda8 <_malloc_r>:
 801fda8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801fdaa:	2203      	movs	r2, #3
 801fdac:	1ccb      	adds	r3, r1, #3
 801fdae:	4393      	bics	r3, r2
 801fdb0:	3308      	adds	r3, #8
 801fdb2:	0005      	movs	r5, r0
 801fdb4:	001f      	movs	r7, r3
 801fdb6:	2b0c      	cmp	r3, #12
 801fdb8:	d234      	bcs.n	801fe24 <_malloc_r+0x7c>
 801fdba:	270c      	movs	r7, #12
 801fdbc:	42b9      	cmp	r1, r7
 801fdbe:	d833      	bhi.n	801fe28 <_malloc_r+0x80>
 801fdc0:	0028      	movs	r0, r5
 801fdc2:	f000 f871 	bl	801fea8 <__malloc_lock>
 801fdc6:	4e37      	ldr	r6, [pc, #220]	@ (801fea4 <_malloc_r+0xfc>)
 801fdc8:	6833      	ldr	r3, [r6, #0]
 801fdca:	001c      	movs	r4, r3
 801fdcc:	2c00      	cmp	r4, #0
 801fdce:	d12f      	bne.n	801fe30 <_malloc_r+0x88>
 801fdd0:	0039      	movs	r1, r7
 801fdd2:	0028      	movs	r0, r5
 801fdd4:	f7ff ffc6 	bl	801fd64 <sbrk_aligned>
 801fdd8:	0004      	movs	r4, r0
 801fdda:	1c43      	adds	r3, r0, #1
 801fddc:	d15f      	bne.n	801fe9e <_malloc_r+0xf6>
 801fdde:	6834      	ldr	r4, [r6, #0]
 801fde0:	9400      	str	r4, [sp, #0]
 801fde2:	9b00      	ldr	r3, [sp, #0]
 801fde4:	2b00      	cmp	r3, #0
 801fde6:	d14a      	bne.n	801fe7e <_malloc_r+0xd6>
 801fde8:	2c00      	cmp	r4, #0
 801fdea:	d052      	beq.n	801fe92 <_malloc_r+0xea>
 801fdec:	6823      	ldr	r3, [r4, #0]
 801fdee:	0028      	movs	r0, r5
 801fdf0:	18e3      	adds	r3, r4, r3
 801fdf2:	9900      	ldr	r1, [sp, #0]
 801fdf4:	9301      	str	r3, [sp, #4]
 801fdf6:	f000 f86f 	bl	801fed8 <_sbrk_r>
 801fdfa:	9b01      	ldr	r3, [sp, #4]
 801fdfc:	4283      	cmp	r3, r0
 801fdfe:	d148      	bne.n	801fe92 <_malloc_r+0xea>
 801fe00:	6823      	ldr	r3, [r4, #0]
 801fe02:	0028      	movs	r0, r5
 801fe04:	1aff      	subs	r7, r7, r3
 801fe06:	0039      	movs	r1, r7
 801fe08:	f7ff ffac 	bl	801fd64 <sbrk_aligned>
 801fe0c:	3001      	adds	r0, #1
 801fe0e:	d040      	beq.n	801fe92 <_malloc_r+0xea>
 801fe10:	6823      	ldr	r3, [r4, #0]
 801fe12:	19db      	adds	r3, r3, r7
 801fe14:	6023      	str	r3, [r4, #0]
 801fe16:	6833      	ldr	r3, [r6, #0]
 801fe18:	685a      	ldr	r2, [r3, #4]
 801fe1a:	2a00      	cmp	r2, #0
 801fe1c:	d133      	bne.n	801fe86 <_malloc_r+0xde>
 801fe1e:	9b00      	ldr	r3, [sp, #0]
 801fe20:	6033      	str	r3, [r6, #0]
 801fe22:	e019      	b.n	801fe58 <_malloc_r+0xb0>
 801fe24:	2b00      	cmp	r3, #0
 801fe26:	dac9      	bge.n	801fdbc <_malloc_r+0x14>
 801fe28:	230c      	movs	r3, #12
 801fe2a:	602b      	str	r3, [r5, #0]
 801fe2c:	2000      	movs	r0, #0
 801fe2e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801fe30:	6821      	ldr	r1, [r4, #0]
 801fe32:	1bc9      	subs	r1, r1, r7
 801fe34:	d420      	bmi.n	801fe78 <_malloc_r+0xd0>
 801fe36:	290b      	cmp	r1, #11
 801fe38:	d90a      	bls.n	801fe50 <_malloc_r+0xa8>
 801fe3a:	19e2      	adds	r2, r4, r7
 801fe3c:	6027      	str	r7, [r4, #0]
 801fe3e:	42a3      	cmp	r3, r4
 801fe40:	d104      	bne.n	801fe4c <_malloc_r+0xa4>
 801fe42:	6032      	str	r2, [r6, #0]
 801fe44:	6863      	ldr	r3, [r4, #4]
 801fe46:	6011      	str	r1, [r2, #0]
 801fe48:	6053      	str	r3, [r2, #4]
 801fe4a:	e005      	b.n	801fe58 <_malloc_r+0xb0>
 801fe4c:	605a      	str	r2, [r3, #4]
 801fe4e:	e7f9      	b.n	801fe44 <_malloc_r+0x9c>
 801fe50:	6862      	ldr	r2, [r4, #4]
 801fe52:	42a3      	cmp	r3, r4
 801fe54:	d10e      	bne.n	801fe74 <_malloc_r+0xcc>
 801fe56:	6032      	str	r2, [r6, #0]
 801fe58:	0028      	movs	r0, r5
 801fe5a:	f000 f82d 	bl	801feb8 <__malloc_unlock>
 801fe5e:	0020      	movs	r0, r4
 801fe60:	2207      	movs	r2, #7
 801fe62:	300b      	adds	r0, #11
 801fe64:	1d23      	adds	r3, r4, #4
 801fe66:	4390      	bics	r0, r2
 801fe68:	1ac2      	subs	r2, r0, r3
 801fe6a:	4298      	cmp	r0, r3
 801fe6c:	d0df      	beq.n	801fe2e <_malloc_r+0x86>
 801fe6e:	1a1b      	subs	r3, r3, r0
 801fe70:	50a3      	str	r3, [r4, r2]
 801fe72:	e7dc      	b.n	801fe2e <_malloc_r+0x86>
 801fe74:	605a      	str	r2, [r3, #4]
 801fe76:	e7ef      	b.n	801fe58 <_malloc_r+0xb0>
 801fe78:	0023      	movs	r3, r4
 801fe7a:	6864      	ldr	r4, [r4, #4]
 801fe7c:	e7a6      	b.n	801fdcc <_malloc_r+0x24>
 801fe7e:	9c00      	ldr	r4, [sp, #0]
 801fe80:	6863      	ldr	r3, [r4, #4]
 801fe82:	9300      	str	r3, [sp, #0]
 801fe84:	e7ad      	b.n	801fde2 <_malloc_r+0x3a>
 801fe86:	001a      	movs	r2, r3
 801fe88:	685b      	ldr	r3, [r3, #4]
 801fe8a:	42a3      	cmp	r3, r4
 801fe8c:	d1fb      	bne.n	801fe86 <_malloc_r+0xde>
 801fe8e:	2300      	movs	r3, #0
 801fe90:	e7da      	b.n	801fe48 <_malloc_r+0xa0>
 801fe92:	230c      	movs	r3, #12
 801fe94:	0028      	movs	r0, r5
 801fe96:	602b      	str	r3, [r5, #0]
 801fe98:	f000 f80e 	bl	801feb8 <__malloc_unlock>
 801fe9c:	e7c6      	b.n	801fe2c <_malloc_r+0x84>
 801fe9e:	6007      	str	r7, [r0, #0]
 801fea0:	e7da      	b.n	801fe58 <_malloc_r+0xb0>
 801fea2:	46c0      	nop			@ (mov r8, r8)
 801fea4:	200123c0 	.word	0x200123c0

0801fea8 <__malloc_lock>:
 801fea8:	b510      	push	{r4, lr}
 801feaa:	4802      	ldr	r0, [pc, #8]	@ (801feb4 <__malloc_lock+0xc>)
 801feac:	f000 f850 	bl	801ff50 <__retarget_lock_acquire_recursive>
 801feb0:	bd10      	pop	{r4, pc}
 801feb2:	46c0      	nop			@ (mov r8, r8)
 801feb4:	20012500 	.word	0x20012500

0801feb8 <__malloc_unlock>:
 801feb8:	b510      	push	{r4, lr}
 801feba:	4802      	ldr	r0, [pc, #8]	@ (801fec4 <__malloc_unlock+0xc>)
 801febc:	f000 f849 	bl	801ff52 <__retarget_lock_release_recursive>
 801fec0:	bd10      	pop	{r4, pc}
 801fec2:	46c0      	nop			@ (mov r8, r8)
 801fec4:	20012500 	.word	0x20012500

0801fec8 <memset>:
 801fec8:	0003      	movs	r3, r0
 801feca:	1882      	adds	r2, r0, r2
 801fecc:	4293      	cmp	r3, r2
 801fece:	d100      	bne.n	801fed2 <memset+0xa>
 801fed0:	4770      	bx	lr
 801fed2:	7019      	strb	r1, [r3, #0]
 801fed4:	3301      	adds	r3, #1
 801fed6:	e7f9      	b.n	801fecc <memset+0x4>

0801fed8 <_sbrk_r>:
 801fed8:	2300      	movs	r3, #0
 801feda:	b570      	push	{r4, r5, r6, lr}
 801fedc:	4d06      	ldr	r5, [pc, #24]	@ (801fef8 <_sbrk_r+0x20>)
 801fede:	0004      	movs	r4, r0
 801fee0:	0008      	movs	r0, r1
 801fee2:	602b      	str	r3, [r5, #0]
 801fee4:	f7e8 fcae 	bl	8008844 <_sbrk>
 801fee8:	1c43      	adds	r3, r0, #1
 801feea:	d103      	bne.n	801fef4 <_sbrk_r+0x1c>
 801feec:	682b      	ldr	r3, [r5, #0]
 801feee:	2b00      	cmp	r3, #0
 801fef0:	d000      	beq.n	801fef4 <_sbrk_r+0x1c>
 801fef2:	6023      	str	r3, [r4, #0]
 801fef4:	bd70      	pop	{r4, r5, r6, pc}
 801fef6:	46c0      	nop			@ (mov r8, r8)
 801fef8:	200124fc 	.word	0x200124fc

0801fefc <__errno>:
 801fefc:	4b01      	ldr	r3, [pc, #4]	@ (801ff04 <__errno+0x8>)
 801fefe:	6818      	ldr	r0, [r3, #0]
 801ff00:	4770      	bx	lr
 801ff02:	46c0      	nop			@ (mov r8, r8)
 801ff04:	20000204 	.word	0x20000204

0801ff08 <__libc_init_array>:
 801ff08:	b570      	push	{r4, r5, r6, lr}
 801ff0a:	2600      	movs	r6, #0
 801ff0c:	4c0c      	ldr	r4, [pc, #48]	@ (801ff40 <__libc_init_array+0x38>)
 801ff0e:	4d0d      	ldr	r5, [pc, #52]	@ (801ff44 <__libc_init_array+0x3c>)
 801ff10:	1b64      	subs	r4, r4, r5
 801ff12:	10a4      	asrs	r4, r4, #2
 801ff14:	42a6      	cmp	r6, r4
 801ff16:	d109      	bne.n	801ff2c <__libc_init_array+0x24>
 801ff18:	2600      	movs	r6, #0
 801ff1a:	f000 f87f 	bl	802001c <_init>
 801ff1e:	4c0a      	ldr	r4, [pc, #40]	@ (801ff48 <__libc_init_array+0x40>)
 801ff20:	4d0a      	ldr	r5, [pc, #40]	@ (801ff4c <__libc_init_array+0x44>)
 801ff22:	1b64      	subs	r4, r4, r5
 801ff24:	10a4      	asrs	r4, r4, #2
 801ff26:	42a6      	cmp	r6, r4
 801ff28:	d105      	bne.n	801ff36 <__libc_init_array+0x2e>
 801ff2a:	bd70      	pop	{r4, r5, r6, pc}
 801ff2c:	00b3      	lsls	r3, r6, #2
 801ff2e:	58eb      	ldr	r3, [r5, r3]
 801ff30:	4798      	blx	r3
 801ff32:	3601      	adds	r6, #1
 801ff34:	e7ee      	b.n	801ff14 <__libc_init_array+0xc>
 801ff36:	00b3      	lsls	r3, r6, #2
 801ff38:	58eb      	ldr	r3, [r5, r3]
 801ff3a:	4798      	blx	r3
 801ff3c:	3601      	adds	r6, #1
 801ff3e:	e7f2      	b.n	801ff26 <__libc_init_array+0x1e>
 801ff40:	08020614 	.word	0x08020614
 801ff44:	08020614 	.word	0x08020614
 801ff48:	08020618 	.word	0x08020618
 801ff4c:	08020614 	.word	0x08020614

0801ff50 <__retarget_lock_acquire_recursive>:
 801ff50:	4770      	bx	lr

0801ff52 <__retarget_lock_release_recursive>:
 801ff52:	4770      	bx	lr

0801ff54 <__aeabi_memcpy>:
 801ff54:	b510      	push	{r4, lr}
 801ff56:	f000 f80d 	bl	801ff74 <memcpy>
 801ff5a:	bd10      	pop	{r4, pc}

0801ff5c <__aeabi_memset>:
 801ff5c:	000b      	movs	r3, r1
 801ff5e:	b510      	push	{r4, lr}
 801ff60:	0011      	movs	r1, r2
 801ff62:	001a      	movs	r2, r3
 801ff64:	f7ff ffb0 	bl	801fec8 <memset>
 801ff68:	bd10      	pop	{r4, pc}

0801ff6a <__aeabi_memclr>:
 801ff6a:	b510      	push	{r4, lr}
 801ff6c:	2200      	movs	r2, #0
 801ff6e:	f7ff fff5 	bl	801ff5c <__aeabi_memset>
 801ff72:	bd10      	pop	{r4, pc}

0801ff74 <memcpy>:
 801ff74:	2300      	movs	r3, #0
 801ff76:	b510      	push	{r4, lr}
 801ff78:	429a      	cmp	r2, r3
 801ff7a:	d100      	bne.n	801ff7e <memcpy+0xa>
 801ff7c:	bd10      	pop	{r4, pc}
 801ff7e:	5ccc      	ldrb	r4, [r1, r3]
 801ff80:	54c4      	strb	r4, [r0, r3]
 801ff82:	3301      	adds	r3, #1
 801ff84:	e7f8      	b.n	801ff78 <memcpy+0x4>
	...

0801ff88 <_free_r>:
 801ff88:	b570      	push	{r4, r5, r6, lr}
 801ff8a:	0005      	movs	r5, r0
 801ff8c:	1e0c      	subs	r4, r1, #0
 801ff8e:	d010      	beq.n	801ffb2 <_free_r+0x2a>
 801ff90:	3c04      	subs	r4, #4
 801ff92:	6823      	ldr	r3, [r4, #0]
 801ff94:	2b00      	cmp	r3, #0
 801ff96:	da00      	bge.n	801ff9a <_free_r+0x12>
 801ff98:	18e4      	adds	r4, r4, r3
 801ff9a:	0028      	movs	r0, r5
 801ff9c:	f7ff ff84 	bl	801fea8 <__malloc_lock>
 801ffa0:	4a1d      	ldr	r2, [pc, #116]	@ (8020018 <_free_r+0x90>)
 801ffa2:	6813      	ldr	r3, [r2, #0]
 801ffa4:	2b00      	cmp	r3, #0
 801ffa6:	d105      	bne.n	801ffb4 <_free_r+0x2c>
 801ffa8:	6063      	str	r3, [r4, #4]
 801ffaa:	6014      	str	r4, [r2, #0]
 801ffac:	0028      	movs	r0, r5
 801ffae:	f7ff ff83 	bl	801feb8 <__malloc_unlock>
 801ffb2:	bd70      	pop	{r4, r5, r6, pc}
 801ffb4:	42a3      	cmp	r3, r4
 801ffb6:	d908      	bls.n	801ffca <_free_r+0x42>
 801ffb8:	6820      	ldr	r0, [r4, #0]
 801ffba:	1821      	adds	r1, r4, r0
 801ffbc:	428b      	cmp	r3, r1
 801ffbe:	d1f3      	bne.n	801ffa8 <_free_r+0x20>
 801ffc0:	6819      	ldr	r1, [r3, #0]
 801ffc2:	685b      	ldr	r3, [r3, #4]
 801ffc4:	1809      	adds	r1, r1, r0
 801ffc6:	6021      	str	r1, [r4, #0]
 801ffc8:	e7ee      	b.n	801ffa8 <_free_r+0x20>
 801ffca:	001a      	movs	r2, r3
 801ffcc:	685b      	ldr	r3, [r3, #4]
 801ffce:	2b00      	cmp	r3, #0
 801ffd0:	d001      	beq.n	801ffd6 <_free_r+0x4e>
 801ffd2:	42a3      	cmp	r3, r4
 801ffd4:	d9f9      	bls.n	801ffca <_free_r+0x42>
 801ffd6:	6811      	ldr	r1, [r2, #0]
 801ffd8:	1850      	adds	r0, r2, r1
 801ffda:	42a0      	cmp	r0, r4
 801ffdc:	d10b      	bne.n	801fff6 <_free_r+0x6e>
 801ffde:	6820      	ldr	r0, [r4, #0]
 801ffe0:	1809      	adds	r1, r1, r0
 801ffe2:	1850      	adds	r0, r2, r1
 801ffe4:	6011      	str	r1, [r2, #0]
 801ffe6:	4283      	cmp	r3, r0
 801ffe8:	d1e0      	bne.n	801ffac <_free_r+0x24>
 801ffea:	6818      	ldr	r0, [r3, #0]
 801ffec:	685b      	ldr	r3, [r3, #4]
 801ffee:	1841      	adds	r1, r0, r1
 801fff0:	6011      	str	r1, [r2, #0]
 801fff2:	6053      	str	r3, [r2, #4]
 801fff4:	e7da      	b.n	801ffac <_free_r+0x24>
 801fff6:	42a0      	cmp	r0, r4
 801fff8:	d902      	bls.n	8020000 <_free_r+0x78>
 801fffa:	230c      	movs	r3, #12
 801fffc:	602b      	str	r3, [r5, #0]
 801fffe:	e7d5      	b.n	801ffac <_free_r+0x24>
 8020000:	6820      	ldr	r0, [r4, #0]
 8020002:	1821      	adds	r1, r4, r0
 8020004:	428b      	cmp	r3, r1
 8020006:	d103      	bne.n	8020010 <_free_r+0x88>
 8020008:	6819      	ldr	r1, [r3, #0]
 802000a:	685b      	ldr	r3, [r3, #4]
 802000c:	1809      	adds	r1, r1, r0
 802000e:	6021      	str	r1, [r4, #0]
 8020010:	6063      	str	r3, [r4, #4]
 8020012:	6054      	str	r4, [r2, #4]
 8020014:	e7ca      	b.n	801ffac <_free_r+0x24>
 8020016:	46c0      	nop			@ (mov r8, r8)
 8020018:	200123c0 	.word	0x200123c0

0802001c <_init>:
 802001c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802001e:	46c0      	nop			@ (mov r8, r8)
 8020020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020022:	bc08      	pop	{r3}
 8020024:	469e      	mov	lr, r3
 8020026:	4770      	bx	lr

08020028 <_fini>:
 8020028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802002a:	46c0      	nop			@ (mov r8, r8)
 802002c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802002e:	bc08      	pop	{r3}
 8020030:	469e      	mov	lr, r3
 8020032:	4770      	bx	lr
