swt16 OpenLane 16-bit, 5-stage RISC processor: RTL design implemented as an ASIC using OpenLane, SkyWater SKY130 PDK, and OpenRAM.

Open-source repositories:

OpenLane: 
https://github.com/The-OpenROAD-Project/OpenLane

16-bit 5-stage RISC Processor:
https://github.com/captaindane/swt16/tree/master

sky130_sram_1kbyte_1r1w_8x1024_8 generated with OpenRAM:
https://github.com/VLSIDA/OpenRAM
