{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400620186690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400620186691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 18:09:46 2014 " "Processing started: Tue May 20 18:09:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400620186691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400620186691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400620186691 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400620187044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 4 4 " "Found 4 design units, including 4 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187097 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcount " "Found entity 2: upcount" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187097 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187097 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/addsub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187105 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier " "Found entity 2: multiplier" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187105 ""} { "Info" "ISGN_ENTITY_NAME" "3 fulladder " "Found entity 3: fulladder" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexd.v 1 1 " "Found 1 design units, including 1 entities, in source file hexd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexD " "Found entity 1: hexD" {  } { { "hexD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/hexD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2dd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2dD " "Found entity 1: b2dD" {  } { { "b2dD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/b2dD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187114 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part3.v(17) " "Verilog HDL information at part3.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part3.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1400620187116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermodk.v 1 1 " "Found 1 design units, including 1 entities, in source file countermodk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterModK " "Found entity 1: counterModK" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/counterModK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187120 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part1v1.v(15) " "Verilog HDL information at part1v1.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1v1.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1400620187122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1v1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1v1 " "Found entity 1: part1v1" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16bits " "Found entity 1: ram16bits" {  } { { "ram16bits.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/ram16bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm16bits4.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm16bits4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm16bits4 " "Found entity 1: ramlpm16bits4" {  } { { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/ramlpm16bits4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1port.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom1Port " "Found entity 1: Rom1Port" {  } { { "Rom1Port.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/Rom1Port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620187129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620187129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part4.v(13) " "Verilog HDL Implicit Net warning at part4.v(13): created implicit net for \"Bt\"" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part4.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620187129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MClock part2.v(10) " "Verilog HDL Implicit Net warning at part2.v(10): created implicit net for \"MClock\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part2.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620187129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PClock part2.v(11) " "Verilog HDL Implicit Net warning at part2.v(11): created implicit net for \"PClock\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part2.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620187129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part3.v(15) " "Verilog HDL Implicit Net warning at part3.v(15): created implicit net for \"Bt\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part3.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620187130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part1v1.v(13) " "Verilog HDL Implicit Net warning at part1v1.v(13): created implicit net for \"Bt\"" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1v1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620187130 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "DIN part1.v(1) " "Verilog HDL Module Declaration error at part1.v(1): port \"DIN\" is not declared as port" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1400620187130 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "Resetn part1.v(1) " "Verilog HDL Module Declaration error at part1.v(1): port \"Resetn\" is not declared as port" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1400620187130 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "Clock part1.v(1) " "Verilog HDL Module Declaration error at part1.v(1): port \"Clock\" is not declared as port" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1400620187130 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "Run part1.v(1) " "Verilog HDL Module Declaration error at part1.v(1): port \"Run\" is not declared as port" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1400620187130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.map.smsg " "Generated suppressed messages file D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1400620187156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400620187252 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 20 18:09:47 2014 " "Processing ended: Tue May 20 18:09:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400620187252 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400620187252 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400620187252 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400620187252 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 6 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400620187854 ""}
