# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vivado_project.ip_user_files/bd/design_1/ip/design_1_kcpsm6_1_0/sim/design_1_kcpsm6_1_0.v" \
"../../../../vivado_project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../vivado_project.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../vivado_project.ip_user_files/bd/design_1/ip/design_1_kcpsm6_0_0/sim/design_1_kcpsm6_0_0.v" \
"../../../../vivado_project.ip_user_files/bd/design_1/ip/design_1_BRAM0_0_0/sim/design_1_BRAM0_0_0.v" \
"../../../../vivado_project.ip_user_files/bd/design_1/ip/design_1_BRAM1_0_0/sim/design_1_BRAM1_0_0.v" \
"../../../../vivado_project.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../vivado_project.srcs/sources_1/imports/design_1_wrapper.v" \
"../../../../vivado_project.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
