irun(64): 15.20-s086: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s086: Started on Dec 09, 2023 at 17:08:35 IST
irun
	-access +rwc
	Memory.v
	Memorytb.v
Recompiling... reason: file './Memory.v' is newer than expected.
	expected: Sat Dec  9 16:56:27 2023
	actual:   Sat Dec  9 17:08:29 2023
file: Memory.v
	module worklib.Memory:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		Memorytb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Memory:v <0x1f88c4d0>
			streams:   4, words:  2419
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           11      11
		Scalar wires:         4       -
		Vectored wires:       6       -
		Always blocks:        3       3
		Initial blocks:       3       3
		Pseudo assignments:   8       8
	Writing initial simulation snapshot: worklib.Memorytb:v
Loading snapshot worklib.Memorytb:v .................... Done
ncsim> source /home/installs/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
write
write
write
write
write
write
write
write
write
write
write
write
write
write
write
write
write
write
Simulation complete via $finish(1) at time 330 NS + 0
./Memorytb.v:58 #200; $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s086: Exiting on Dec 09, 2023 at 17:08:36 IST  (total: 00:00:01)
