# ARM Assembly Simulator

## Project Description

The **ARM Assembly Simulator** is a modular Python-based tool that emulates the behavior of a simplified ARM-like processor.  
It includes all major stages of the instruction pipeline - from assembly translation to binary execution - allowing complete insight into how machine instructions are encoded, decoded, and executed.

- **Assembler** â€“ Converts human-readable assembly code into 32-bit machine instructions, handling labels, immediates, and pseudo-instructions.
- **Encoder** â€“ Implements the binary encoding rules for each instruction class (data processing, branch, stack, multiply/divide, system).
- **Decoder** â€“ Interprets binary instructions during execution, identifying their type and dispatching the correct operation to the CPU.
- **CPU Core** â€“ Simulates the processorâ€™s registers, flags, and control flow, executing instructions through a fetchâ€“decodeâ€“execute cycle.
- **Memory Module** â€“ Provides byte-addressable read/write access for both program and data segments, including stack management.
- **System Interface** â€“ Handles input/output operations (`INP`, `OUT`) and program termination (`HLT`), enabling simple interaction with the simulated environment.

Together, these components form a lightweight yet realistic model of an ARM-style architecture â€” ideal for understanding low-level computation, instruction encoding, and CPU execution flow.

---

## Features

- ğŸ§® **Data Processing Instructions** â€“ `MOV`, `ADD`, `SUB`, `CMP`, `AND`, `ORR`, `EOR`, `MVN`
- ğŸ§± **Stack Operations** â€“ `PUSH`, `POP` using R13 (SP)
- ğŸ’¾ **Data Transfer Instructions** â€“ `LDR`, `STR`
- ğŸ” **Branching** â€“ `B`, `BL`, `RET`, `BEQ`, `BNE`, etc.
- âš™ï¸ **System Instructions** â€“ `HLT`, `INP`, `OUT`
- ğŸ’¡ **Pseudo-Instructions** â€“ `INC`, `DEC`, `CLR`, `LSL`, `LSR`, `MOD`, `SWAP`
- ğŸ§° **Debug Tools** â€“ memory dump, register dump, and visualization helpers
