#source /software/scripts/init_synopsys_64.18
#design_vision -no_gui

analyze -library WORK -format vhdl {../src/pkg.vhd}
analyze -library WORK -format vhdl {../src/IIR_filter_template.vhd}

elaborate IIR_FILTER -architecture BEHAVIORAL

compile

write -hierarchy -format vhdl -output synth_netlist.vhdl

#exit
