// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out hold the value
 * stored at the memory location specified by address. If load=1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out after the next time step.)
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[9..11], a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
    Mux16(a=prevout1, b=in, sel=load1, out=mout1);
    RAM512(in=mout1, load=true, address=address[0..8], out=prevout1);
    Mux16(a=prevout2, b=in, sel=load2, out=mout2);
    RAM512(in=mout2, load=true, address=address[0..8], out=prevout2);
    Mux16(a=prevout3, b=in, sel=load3, out=mout3);
    RAM512(in=mout3, load=true, address=address[0..8], out=prevout3);
    Mux16(a=prevout4, b=in, sel=load4, out=mout4);
    RAM512(in=mout4, load=true, address=address[0..8], out=prevout4);
    Mux16(a=prevout5, b=in, sel=load5, out=mout5);
    RAM512(in=mout5, load=true, address=address[0..8], out=prevout5);
    Mux16(a=prevout6, b=in, sel=load6, out=mout6);
    RAM512(in=mout6, load=true, address=address[0..8], out=prevout6);
    Mux16(a=prevout7, b=in, sel=load7, out=mout7);
    RAM512(in=mout7, load=true, address=address[0..8], out=prevout7);
    Mux16(a=prevout8, b=in, sel=load8, out=mout8);
    RAM512(in=mout8, load=true, address=address[0..8], out=prevout8);
    Mux8Way16(a=prevout1, b=prevout2, c=prevout3, d=prevout4, e=prevout5, f=prevout6, g=prevout7, h=prevout8, sel=address[9..11], out=out);
}
