Release 13.3 - par O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Thu Dec 01 18:27:40 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   data_ready_IBUF
   tbre_IBUF
   tsre_IBUF


