###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Apr 12 18:26:59 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_8_/Q                   (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.008
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.028
  Arrival Time                  0.126
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                           |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.293 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.291 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.253 | 
     | test_pe                                   | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.249 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.249 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.188 | 
     | test_pe/inp_code_reg_8_                   |              | DFCNQD1BWP40  | 0.064 | 0.001 |  -0.032 |   -0.186 | 
     | test_pe/inp_code_reg_8_                   | CP ^ -> Q v  | DFCNQD1BWP40  | 0.020 | 0.107 |   0.075 |   -0.079 | 
     | test_pe/test_opt_reg_d/U6                 |              | OAI21D0BWP40  | 0.020 | 0.000 |   0.075 |   -0.079 | 
     | test_pe/test_opt_reg_d/U6                 | B v -> ZN ^  | OAI21D0BWP40  | 0.028 | 0.023 |   0.098 |   -0.056 | 
     | test_pe/test_opt_reg_d/U7                 |              | ND2D0BWP40    | 0.028 | 0.000 |   0.098 |   -0.056 | 
     | test_pe/test_opt_reg_d/U7                 | A2 ^ -> ZN v | ND2D0BWP40    | 0.031 | 0.028 |   0.126 |   -0.028 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | EDFCNQD1BWP40 | 0.031 | 0.000 |   0.126 |   -0.028 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                           |            |               |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |               | 0.063 |       |  -0.129 |    0.025 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40   | 0.064 | 0.002 |  -0.128 |    0.027 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40   | 0.048 | 0.061 |  -0.067 |    0.087 | 
     | test_pe                                   | clk ^      | test_pe_unq1  |       |       |  -0.063 |    0.091 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40    | 0.049 | 0.004 |  -0.063 |    0.091 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40    | 0.081 | 0.071 |   0.008 |    0.162 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | EDFCNQD1BWP40 | 0.081 | 0.000 |   0.008 |    0.162 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_12_/Q                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.008
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.031
  Arrival Time                  0.125
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                           |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.295 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.294 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.256 | 
     | test_pe                                   | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.251 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.251 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.190 | 
     | test_pe/inp_code_reg_12_                  |              | DFCNQD1BWP40  | 0.064 | 0.001 |  -0.032 |   -0.189 | 
     | test_pe/inp_code_reg_12_                  | CP ^ -> Q v  | DFCNQD1BWP40  | 0.017 | 0.104 |   0.072 |   -0.084 | 
     | test_pe/test_opt_reg_f/U4                 |              | OAI21D0BWP40  | 0.017 | 0.000 |   0.072 |   -0.084 | 
     | test_pe/test_opt_reg_f/U4                 | B v -> ZN ^  | OAI21D0BWP40  | 0.033 | 0.026 |   0.098 |   -0.059 | 
     | test_pe/test_opt_reg_f/U5                 |              | ND2D0BWP40    | 0.033 | 0.000 |   0.098 |   -0.059 | 
     | test_pe/test_opt_reg_f/U5                 | A2 ^ -> ZN v | ND2D0BWP40    | 0.029 | 0.028 |   0.125 |   -0.031 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | EDFCNQD0BWP40 | 0.029 | 0.000 |   0.125 |   -0.031 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                           |            |               |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |               | 0.063 |       |  -0.129 |    0.027 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40   | 0.064 | 0.002 |  -0.128 |    0.029 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40   | 0.048 | 0.061 |  -0.067 |    0.090 | 
     | test_pe                                   | clk ^      | test_pe_unq1  |       |       |  -0.063 |    0.094 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40    | 0.049 | 0.004 |  -0.063 |    0.094 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40    | 0.081 | 0.071 |   0.008 |    0.165 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | EDFCNQD0BWP40 | 0.081 | 0.000 |   0.008 |    0.165 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_10_/Q                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.008
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.034
  Arrival Time                  0.132
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                           |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.304 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.303 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.265 | 
     | test_pe                                   | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.260 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.260 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.199 | 
     | test_pe/inp_code_reg_10_                  |              | DFCNQD1BWP40  | 0.064 | 0.001 |  -0.032 |   -0.198 | 
     | test_pe/inp_code_reg_10_                  | CP ^ -> Q v  | DFCNQD1BWP40  | 0.023 | 0.108 |   0.076 |   -0.090 | 
     | test_pe/test_opt_reg_e/U4                 |              | OAI21D0BWP40  | 0.023 | 0.000 |   0.076 |   -0.090 | 
     | test_pe/test_opt_reg_e/U4                 | B v -> ZN ^  | OAI21D0BWP40  | 0.030 | 0.024 |   0.101 |   -0.065 | 
     | test_pe/test_opt_reg_e/U5                 |              | ND2D0BWP40    | 0.030 | 0.000 |   0.101 |   -0.065 | 
     | test_pe/test_opt_reg_e/U5                 | A2 ^ -> ZN v | ND2D0BWP40    | 0.038 | 0.031 |   0.132 |   -0.034 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | EDFCNQD0BWP40 | 0.038 | 0.000 |   0.132 |   -0.034 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                           |            |               |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |               | 0.063 |       |  -0.129 |    0.036 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40   | 0.064 | 0.002 |  -0.128 |    0.038 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40   | 0.048 | 0.061 |  -0.067 |    0.099 | 
     | test_pe                                   | clk ^      | test_pe_unq1  |       |       |  -0.063 |    0.103 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40    | 0.049 | 0.004 |  -0.063 |    0.103 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40    | 0.081 | 0.071 |   0.008 |    0.173 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | EDFCNQD0BWP40 | 0.081 | 0.000 |   0.008 |    0.174 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.004
  Arrival Time                  0.206
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.349 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.347 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.309 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.305 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.305 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.243 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.241 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.138 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.138 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.114 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.114 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.084 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.082 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.082 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.052 | 
     | sb_1b/U42                          |              | AOI22D1BWP40 | 0.022 | 0.002 |   0.160 |   -0.050 | 
     | sb_1b/U42                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.023 | 0.022 |   0.181 |   -0.029 | 
     | sb_1b/U46                          |              | AOI21D1BWP40 | 0.023 | 0.000 |   0.181 |   -0.029 | 
     | sb_1b/U46                          | A1 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.024 |   0.206 |   -0.004 | 
     | sb_1b/out_3_3_id1_reg_0_           |              | EDFQD1BWP40  | 0.024 | 0.000 |   0.206 |   -0.004 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.081 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.083 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.143 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.148 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.228 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.102 | 0.003 |   0.021 |    0.231 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.003
  Arrival Time                  0.210
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.351 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.350 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.312 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.307 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.307 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.246 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.244 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.140 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.140 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.116 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.116 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.086 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.085 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.085 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.054 | 
     | sb_1b/U60                          |              | AOI22D1BWP40 | 0.022 | 0.002 |   0.160 |   -0.052 | 
     | sb_1b/U60                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.031 | 0.026 |   0.186 |   -0.027 | 
     | sb_1b/U105                         |              | AOI22D2BWP40 | 0.031 | 0.000 |   0.186 |   -0.027 | 
     | sb_1b/U105                         | A2 ^ -> ZN v | AOI22D2BWP40 | 0.023 | 0.024 |   0.210 |   -0.003 | 
     | sb_1b/out_1_3_id1_reg_0_           |              | EDFQD2BWP40  | 0.023 | 0.000 |   0.210 |   -0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.083 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.085 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.146 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.150 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.230 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD2BWP40 | 0.103 | 0.004 |   0.022 |    0.235 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.004
  Arrival Time                  0.210
  Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.353 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.351 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.313 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.309 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.309 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.247 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.245 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.142 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.142 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.118 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.118 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.088 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.086 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.086 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.056 | 
     | sb_1b/U35                          |              | AOI22D1BWP40 | 0.021 | 0.001 |   0.159 |   -0.055 | 
     | sb_1b/U35                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.030 | 0.026 |   0.185 |   -0.029 | 
     | sb_1b/U135                         |              | AOI22D2BWP40 | 0.030 | 0.000 |   0.185 |   -0.029 | 
     | sb_1b/U135                         | A2 ^ -> ZN v | AOI22D2BWP40 | 0.025 | 0.025 |   0.210 |   -0.004 | 
     | sb_1b/out_2_3_id1_reg_0_           |              | EDFQD2BWP40  | 0.025 | 0.000 |   0.210 |   -0.004 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.085 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.087 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.147 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.152 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.232 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD2BWP40 | 0.102 | 0.004 |   0.021 |    0.235 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.005
  Arrival Time                  0.210
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.354 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.352 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.314 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.310 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.310 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.249 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.247 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.143 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.143 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.119 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.119 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.089 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.088 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.088 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.057 | 
     | sb_1b/U9                           |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.162 |   -0.054 | 
     | sb_1b/U9                           | A2 v -> ZN ^ | AOI22D1BWP40 | 0.025 | 0.022 |   0.184 |   -0.032 | 
     | sb_1b/U12                          |              | AOI21D1BWP40 | 0.025 | 0.000 |   0.184 |   -0.032 | 
     | sb_1b/U12                          | A1 ^ -> ZN v | AOI21D1BWP40 | 0.030 | 0.026 |   0.210 |   -0.005 | 
     | sb_1b/out_0_0_id1_reg_0_           |              | EDFQD1BWP40  | 0.030 | 0.000 |   0.210 |   -0.005 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.086 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.088 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.149 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.153 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.233 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.103 | 0.004 |   0.022 |    0.237 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sb_1b/out_1_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.003
  Arrival Time                  0.213
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.355 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.353 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.315 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.310 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.310 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.249 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.247 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.144 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.144 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.120 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.120 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.090 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.088 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.088 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.058 | 
     | sb_1b/U75                          |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.162 |   -0.054 | 
     | sb_1b/U75                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.032 | 0.027 |   0.188 |   -0.028 | 
     | sb_1b/U90                          |              | AOI22D2BWP40 | 0.032 | 0.000 |   0.188 |   -0.028 | 
     | sb_1b/U90                          | A2 ^ -> ZN v | AOI22D2BWP40 | 0.024 | 0.025 |   0.213 |   -0.003 | 
     | sb_1b/out_1_0_id1_reg_0_           |              | EDFQD2BWP40  | 0.024 | 0.000 |   0.213 |   -0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.087 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.088 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.149 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.153 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.233 | 
     | sb_1b/out_1_0_id1_reg_0_ |            | EDFQD2BWP40 | 0.103 | 0.004 |   0.022 |    0.238 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_1b/out_1_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.004
  Arrival Time                  0.212
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.355 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.353 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.315 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.249 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.247 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.144 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.144 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.120 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.120 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.090 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.088 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.088 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.058 | 
     | sb_1b/U70                          |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.161 |   -0.055 | 
     | sb_1b/U70                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.029 | 0.025 |   0.186 |   -0.030 | 
     | sb_1b/U100                         |              | AOI22D1BWP40 | 0.029 | 0.000 |   0.186 |   -0.030 | 
     | sb_1b/U100                         | A2 ^ -> ZN v | AOI22D1BWP40 | 0.027 | 0.026 |   0.212 |   -0.004 | 
     | sb_1b/out_1_1_id1_reg_0_           |              | EDFQD2BWP40  | 0.027 | 0.000 |   0.212 |   -0.004 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.087 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.088 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.149 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.153 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.234 | 
     | sb_1b/out_1_1_id1_reg_0_ |            | EDFQD2BWP40 | 0.103 | 0.004 |   0.022 |    0.238 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_1b/out_3_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.003
  Arrival Time                  0.213
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.355 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.353 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.316 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.250 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.248 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.144 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.144 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.120 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.120 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.090 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.089 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.089 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.058 | 
     | sb_1b/U14                          |              | AOI22D1BWP40 | 0.022 | 0.002 |   0.160 |   -0.056 | 
     | sb_1b/U14                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.039 | 0.031 |   0.191 |   -0.025 | 
     | sb_1b/U17                          |              | AOI21D3BWP40 | 0.039 | 0.000 |   0.191 |   -0.025 | 
     | sb_1b/U17                          | A1 ^ -> ZN v | AOI21D3BWP40 | 0.023 | 0.022 |   0.213 |   -0.003 | 
     | sb_1b/out_3_1_id1_reg_0_           |              | EDFQD1BWP40  | 0.023 | 0.000 |   0.213 |   -0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.087 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.089 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.150 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.154 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.234 | 
     | sb_1b/out_3_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.102 | 0.003 |   0.021 |    0.238 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.005
  Arrival Time                  0.212
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.356 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.354 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.316 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.312 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.312 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.251 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.248 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.145 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.145 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.121 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.121 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.091 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.090 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.090 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.059 | 
     | sb_1b/U65                          |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.161 |   -0.056 | 
     | sb_1b/U65                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.028 | 0.024 |   0.185 |   -0.032 | 
     | sb_1b/U95                          |              | AOI22D1BWP40 | 0.028 | 0.000 |   0.185 |   -0.032 | 
     | sb_1b/U95                          | A2 ^ -> ZN v | AOI22D1BWP40 | 0.030 | 0.027 |   0.212 |   -0.005 | 
     | sb_1b/out_1_2_id1_reg_0_           |              | EDFQD2BWP40  | 0.030 | 0.000 |   0.212 |   -0.005 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.088 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.090 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.150 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.155 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.235 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD2BWP40 | 0.103 | 0.004 |   0.022 |    0.239 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_1b/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.010
  Arrival Time                  0.208
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.357 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.355 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.317 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.251 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.249 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.146 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.146 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.122 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.122 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.092 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.090 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.090 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.060 | 
     | sb_1b/U36                          |              | AOI22D1BWP40 | 0.022 | 0.002 |   0.160 |   -0.058 | 
     | sb_1b/U36                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.025 | 0.022 |   0.182 |   -0.036 | 
     | sb_1b/U39                          |              | AOI21D1BWP40 | 0.025 | 0.000 |   0.182 |   -0.036 | 
     | sb_1b/U39                          | A1 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.026 |   0.208 |   -0.010 | 
     | sb_1b/out_0_1_id1_reg_0_           |              | EDFQD0BWP40  | 0.024 | 0.000 |   0.208 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.089 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.090 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.151 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.155 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.236 | 
     | sb_1b/out_0_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.103 | 0.004 |   0.022 |    0.240 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_1b/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                         -0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.012
  Arrival Time                  0.206
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.357 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.355 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.317 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.251 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.249 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.146 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.146 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.122 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.122 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.092 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.090 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.090 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.060 | 
     | sb_1b/U19                          |              | AOI22D1BWP40 | 0.022 | 0.002 |   0.160 |   -0.058 | 
     | sb_1b/U19                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.024 | 0.022 |   0.182 |   -0.036 | 
     | sb_1b/U22                          |              | AOI21D1BWP40 | 0.024 | 0.000 |   0.182 |   -0.036 | 
     | sb_1b/U22                          | A1 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.024 |   0.206 |   -0.012 | 
     | sb_1b/out_3_4_id1_reg_0_           |              | EDFQD0BWP40  | 0.024 | 0.000 |   0.206 |   -0.012 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.089 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.091 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.151 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.156 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.236 | 
     | sb_1b/out_3_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.102 | 0.003 |   0.021 |    0.239 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_1b/out_0_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.004
  Arrival Time                  0.215
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.357 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.355 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.317 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.252 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.250 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.146 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.146 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.122 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.122 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.092 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.091 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.091 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.060 | 
     | sb_1b/U29                          |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.161 |   -0.058 | 
     | sb_1b/U29                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.036 | 0.029 |   0.190 |   -0.029 | 
     | sb_1b/U33                          |              | AOI21D2BWP40 | 0.036 | 0.000 |   0.190 |   -0.029 | 
     | sb_1b/U33                          | A1 ^ -> ZN v | AOI21D2BWP40 | 0.025 | 0.025 |   0.215 |   -0.004 | 
     | sb_1b/out_0_2_id1_reg_0_           |              | EDFQD1BWP40  | 0.025 | 0.000 |   0.215 |   -0.004 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.089 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.091 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.152 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.156 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.236 | 
     | sb_1b/out_0_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.103 | 0.004 |   0.022 |    0.240 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_1b/out_2_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.003
  Arrival Time                  0.215
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.357 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.356 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.318 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.252 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.250 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.146 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.146 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.122 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.122 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.092 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.091 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.091 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.060 | 
     | sb_1b/U30                          |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.162 |   -0.057 | 
     | sb_1b/U30                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.035 | 0.028 |   0.190 |   -0.029 | 
     | sb_1b/U130                         |              | AOI22D2BWP40 | 0.035 | 0.000 |   0.190 |   -0.029 | 
     | sb_1b/U130                         | A2 ^ -> ZN v | AOI22D2BWP40 | 0.025 | 0.026 |   0.215 |   -0.003 | 
     | sb_1b/out_2_4_id1_reg_0_           |              | EDFQD2BWP40  | 0.025 | 0.000 |   0.215 |   -0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.089 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.091 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.152 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.156 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.236 | 
     | sb_1b/out_2_4_id1_reg_0_ |            | EDFQD2BWP40 | 0.103 | 0.004 |   0.022 |    0.241 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.010
  Arrival Time                  0.209
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.358 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.356 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.318 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.252 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.250 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.147 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.147 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.123 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.123 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.093 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.091 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.091 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.061 | 
     | sb_1b/U24                          |              | AOI22D1BWP40 | 0.022 | 0.002 |   0.160 |   -0.059 | 
     | sb_1b/U24                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.031 | 0.026 |   0.186 |   -0.033 | 
     | sb_1b/U27                          |              | AOI21D2BWP40 | 0.031 | 0.000 |   0.186 |   -0.033 | 
     | sb_1b/U27                          | A1 ^ -> ZN v | AOI21D2BWP40 | 0.024 | 0.022 |   0.209 |   -0.010 | 
     | sb_1b/out_0_3_id1_reg_0_           |              | EDFQD0BWP40  | 0.024 | 0.000 |   0.209 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.090 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.091 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.152 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.156 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.236 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.103 | 0.004 |   0.022 |    0.241 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
12_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_5_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.025
  Arrival Time                  0.244
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.358 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.356 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.318 | 
     | test_pe                                          | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.252 | 
     | test_pe/op_code_reg_5_                           |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.250 | 
     | test_pe/op_code_reg_5_                           | CP ^ -> Q v  | DFCNQD1BWP40 | 0.064 | 0.133 |   0.102 |   -0.117 | 
     | test_pe/test_pe_comp/U110                        |              | AO22D1BWP40  | 0.064 | 0.001 |   0.103 |   -0.116 | 
     | test_pe/test_pe_comp/U110                        | B1 v -> Z v  | AO22D1BWP40  | 0.026 | 0.064 |   0.167 |   -0.052 | 
     | test_pe/U152                                     |              | INVD0BWP40   | 0.026 | 0.000 |   0.167 |   -0.052 | 
     | test_pe/U152                                     | I v -> ZN ^  | INVD0BWP40   | 0.025 | 0.022 |   0.188 |   -0.031 | 
     | test_pe/U154                                     |              | OAI22D0BWP40 | 0.025 | 0.000 |   0.188 |   -0.031 | 
     | test_pe/U154                                     | A1 ^ -> ZN v | OAI22D0BWP40 | 0.018 | 0.018 |   0.206 |   -0.013 | 
     | test_pe/test_opt_reg_file/U6                     |              | AO22D1BWP40  | 0.018 | 0.000 |   0.206 |   -0.013 | 
     | test_pe/test_opt_reg_file/U6                     | A2 v -> Z v  | AO22D1BWP40  | 0.016 | 0.038 |   0.244 |    0.025 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.244 |    0.025 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.090 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.091 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.152 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.157 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.157 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.235 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.235 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.003
  Arrival Time                  0.216
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.358 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.356 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.318 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.252 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.250 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.147 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.147 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.123 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.123 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.093 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.091 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.091 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.061 | 
     | sb_1b/U40                          |              | AOI22D1BWP40 | 0.022 | 0.001 |   0.159 |   -0.060 | 
     | sb_1b/U40                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.038 | 0.030 |   0.190 |   -0.030 | 
     | sb_1b/U115                         |              | AOI22D3BWP40 | 0.038 | 0.000 |   0.190 |   -0.029 | 
     | sb_1b/U115                         | A2 ^ -> ZN v | AOI22D3BWP40 | 0.025 | 0.026 |   0.216 |   -0.003 | 
     | sb_1b/out_2_2_id1_reg_0_           |              | EDFQD2BWP40  | 0.025 | 0.000 |   0.216 |   -0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.090 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.092 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.152 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.157 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.237 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD2BWP40 | 0.103 | 0.004 |   0.022 |    0.241 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.005
  Arrival Time                  0.215
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.358 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.356 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.318 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.253 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.251 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.147 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.147 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.123 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.123 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.093 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.092 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.092 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.061 | 
     | sb_1b/U54                          |              | AOI22D1BWP40 | 0.022 | 0.002 |   0.160 |   -0.059 | 
     | sb_1b/U54                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.032 | 0.027 |   0.187 |   -0.032 | 
     | sb_1b/U58                          |              | AOI21D1BWP40 | 0.032 | 0.000 |   0.187 |   -0.032 | 
     | sb_1b/U58                          | A1 ^ -> ZN v | AOI21D1BWP40 | 0.025 | 0.028 |   0.215 |   -0.005 | 
     | sb_1b/out_3_2_id1_reg_0_           |              | EDFQD1BWP40  | 0.025 | 0.000 |   0.215 |   -0.005 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.090 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.092 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.152 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.157 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.237 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.102 | 0.003 |   0.021 |    0.240 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.006
  Arrival Time                  0.216
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.361 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.359 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.322 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.317 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.317 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.256 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.254 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.150 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.150 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.126 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.126 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.096 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.095 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.095 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.064 | 
     | sb_1b/U48                          |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.162 |   -0.061 | 
     | sb_1b/U48                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.033 | 0.027 |   0.189 |   -0.034 | 
     | sb_1b/U52                          |              | AOI21D2BWP40 | 0.033 | 0.000 |   0.189 |   -0.034 | 
     | sb_1b/U52                          | A1 ^ -> ZN v | AOI21D2BWP40 | 0.029 | 0.028 |   0.216 |   -0.006 | 
     | sb_1b/out_3_0_id1_reg_0_           |              | EDFQD1BWP40  | 0.029 | 0.000 |   0.216 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.093 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.095 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.156 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.160 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.240 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.102 | 0.003 |   0.021 |    0.244 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_1b/out_2_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.006
  Arrival Time                  0.218
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.363 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.361 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.323 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.318 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.318 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.257 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.255 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.152 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.152 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.128 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.128 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.098 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.096 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.096 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.066 | 
     | sb_1b/U50                          |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.162 |   -0.062 | 
     | sb_1b/U50                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.035 | 0.029 |   0.190 |   -0.034 | 
     | sb_1b/U125                         |              | AOI22D2BWP40 | 0.035 | 0.000 |   0.190 |   -0.034 | 
     | sb_1b/U125                         | A2 ^ -> ZN v | AOI22D2BWP40 | 0.030 | 0.028 |   0.218 |   -0.006 | 
     | sb_1b/out_2_0_id1_reg_0_           |              | EDFQD2BWP40  | 0.030 | 0.000 |   0.218 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.095 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.096 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.157 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.161 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.242 | 
     | sb_1b/out_2_0_id1_reg_0_ |            | EDFQD2BWP40 | 0.102 | 0.004 |   0.022 |    0.245 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.006
  Arrival Time                  0.218
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.363 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.361 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.323 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.319 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.319 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.257 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.255 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.152 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.152 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.128 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.128 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.098 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.096 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.096 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.066 | 
     | sb_1b/U45                          |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.161 |   -0.062 | 
     | sb_1b/U45                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.032 | 0.027 |   0.188 |   -0.036 | 
     | sb_1b/U120                         |              | AOI22D2BWP40 | 0.032 | 0.000 |   0.188 |   -0.036 | 
     | sb_1b/U120                         | A2 ^ -> ZN v | AOI22D2BWP40 | 0.032 | 0.030 |   0.218 |   -0.006 | 
     | sb_1b/out_2_1_id1_reg_0_           |              | EDFQD2BWP40  | 0.032 | 0.000 |   0.218 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.095 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.096 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.157 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.161 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.242 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD2BWP40 | 0.103 | 0.004 |   0.022 |    0.246 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_5_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.024
  Arrival Time                  0.252
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.366 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.364 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.326 | 
     | test_pe                                          | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.322 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.322 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.261 | 
     | test_pe/op_code_reg_5_                           |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.259 | 
     | test_pe/op_code_reg_5_                           | CP ^ -> Q v  | DFCNQD1BWP40 | 0.064 | 0.133 |   0.102 |   -0.125 | 
     | test_pe/test_pe_comp/U396                        |              | AO22D1BWP40  | 0.064 | 0.001 |   0.103 |   -0.125 | 
     | test_pe/test_pe_comp/U396                        | B1 v -> Z v  | AO22D1BWP40  | 0.023 | 0.062 |   0.165 |   -0.063 | 
     | test_pe/U186                                     |              | CKND1BWP40   | 0.023 | 0.000 |   0.165 |   -0.063 | 
     | test_pe/U186                                     | I v -> ZN ^  | CKND1BWP40   | 0.015 | 0.015 |   0.179 |   -0.048 | 
     | test_pe/U187                                     |              | OAI22D0BWP40 | 0.015 | 0.000 |   0.179 |   -0.048 | 
     | test_pe/U187                                     | B2 ^ -> ZN v | OAI22D0BWP40 | 0.036 | 0.031 |   0.210 |   -0.018 | 
     | test_pe/test_opt_reg_file/U15                    |              | AO22D0BWP40  | 0.036 | 0.000 |   0.210 |   -0.018 | 
     | test_pe/test_opt_reg_file/U15                    | A2 v -> Z v  | AO22D0BWP40  | 0.017 | 0.042 |   0.252 |    0.024 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40 | 0.017 | 0.000 |   0.252 |    0.024 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.098 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.100 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.161 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.166 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.166 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.243 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.243 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_1b/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.012
  Arrival Time                  0.220
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.370 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.368 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.330 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.326 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.326 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.265 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.263 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.159 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.159 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.135 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.135 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.105 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.104 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.104 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.073 | 
     | sb_1b/U4                           |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.162 |   -0.070 | 
     | sb_1b/U4                           | A2 v -> ZN ^ | AOI22D1BWP40 | 0.040 | 0.030 |   0.192 |   -0.039 | 
     | sb_1b/U7                           |              | AOI21D2BWP40 | 0.040 | 0.000 |   0.192 |   -0.039 | 
     | sb_1b/U7                           | A1 ^ -> ZN v | AOI21D2BWP40 | 0.028 | 0.027 |   0.220 |   -0.012 | 
     | sb_1b/out_0_4_id1_reg_0_           |              | EDFQD0BWP40  | 0.028 | 0.000 |   0.220 |   -0.012 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.102 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.104 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.164 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.169 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.249 | 
     | sb_1b/out_0_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.103 | 0.004 |   0.022 |    0.253 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.000
  Arrival Time                  0.234
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.373 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.371 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.333 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.329 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.329 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.268 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.266 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.039 | 0.103 |   0.072 |   -0.162 | 
     | test_pe/U29                        |              | OAI32D2BWP40 | 0.039 | 0.000 |   0.072 |   -0.162 | 
     | test_pe/U29                        | B1 ^ -> ZN v | OAI32D2BWP40 | 0.015 | 0.024 |   0.096 |   -0.138 | 
     | test_pe/FE_OCPC12_pe_out_res_p     |              | BUFFD6BWP40  | 0.015 | 0.000 |   0.096 |   -0.138 | 
     | test_pe/FE_OCPC12_pe_out_res_p     | I v -> Z v   | BUFFD6BWP40  | 0.016 | 0.030 |   0.126 |   -0.108 | 
     | test_pe                            | res_p v      | test_pe_unq1 |       |       |   0.128 |   -0.107 | 
     | sb_1b/FE_OFC12_pe_out_res_p        |              | BUFFD10BWP40 | 0.016 | 0.001 |   0.128 |   -0.107 | 
     | sb_1b/FE_OFC12_pe_out_res_p        | I v -> Z v   | BUFFD10BWP40 | 0.021 | 0.030 |   0.158 |   -0.076 | 
     | sb_1b/U55                          |              | AOI22D1BWP40 | 0.022 | 0.003 |   0.162 |   -0.073 | 
     | sb_1b/U55                          | A2 v -> ZN ^ | AOI22D1BWP40 | 0.034 | 0.027 |   0.189 |   -0.046 | 
     | sb_1b/FE_RC_3_0                    |              | MUX2ND1BWP40 | 0.034 | 0.000 |   0.189 |   -0.046 | 
     | sb_1b/FE_RC_3_0                    | I1 ^ -> ZN v | MUX2ND1BWP40 | 0.018 | 0.045 |   0.234 |   -0.000 | 
     | sb_1b/out_1_4_id1_reg_0_           |              | EDFQD2BWP40  | 0.018 | 0.000 |   0.234 |   -0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.063 |       |  -0.129 |    0.105 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.064 | 0.002 |  -0.128 |    0.107 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.048 | 0.061 |  -0.067 |    0.167 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.049 | 0.004 |  -0.063 |    0.172 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.102 | 0.080 |   0.018 |    0.252 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD2BWP40 | 0.103 | 0.004 |   0.022 |    0.256 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_5_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.024
  Arrival Time                  0.264
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.379 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.378 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.340 | 
     | test_pe                                         | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.335 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.335 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.274 | 
     | test_pe/op_code_reg_5_                          |              | DFCNQD1BWP40  | 0.064 | 0.002 |  -0.031 |   -0.272 | 
     | test_pe/op_code_reg_5_                          | CP ^ -> Q v  | DFCNQD1BWP40  | 0.064 | 0.133 |   0.102 |   -0.138 | 
     | test_pe/test_pe_comp/U34                        |              | CKNR2D4BWP40  | 0.064 | 0.001 |   0.103 |   -0.138 | 
     | test_pe/test_pe_comp/U34                        | A2 v -> ZN ^ | CKNR2D4BWP40  | 0.036 | 0.038 |   0.141 |   -0.100 | 
     | test_pe/test_pe_comp/U277                       |              | OAI222D2BWP40 | 0.036 | 0.001 |   0.142 |   -0.099 | 
     | test_pe/test_pe_comp/U277                       | C2 ^ -> ZN v | OAI222D2BWP40 | 0.042 | 0.038 |   0.180 |   -0.061 | 
     | test_pe/U171                                    |              | CKND1BWP40    | 0.042 | 0.000 |   0.180 |   -0.061 | 
     | test_pe/U171                                    | I v -> ZN ^  | CKND1BWP40    | 0.019 | 0.017 |   0.197 |   -0.043 | 
     | test_pe/U172                                    |              | OAI22D0BWP40  | 0.019 | 0.000 |   0.197 |   -0.043 | 
     | test_pe/U172                                    | B2 ^ -> ZN v | OAI22D0BWP40  | 0.025 | 0.025 |   0.223 |   -0.018 | 
     | test_pe/test_opt_reg_file/U10                   |              | AO22D0BWP40   | 0.025 | 0.000 |   0.223 |   -0.018 | 
     | test_pe/test_opt_reg_file/U10                   | A2 v -> Z v  | AO22D0BWP40   | 0.021 | 0.042 |   0.264 |    0.024 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40  | 0.021 | 0.000 |   0.264 |    0.024 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.111 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.113 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.174 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.179 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.179 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.257 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.257 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_12_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.065
  Arrival Time                  0.306
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.379 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.378 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.340 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.335 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.335 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.274 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.272 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.113 | 
     | test_pe/U233                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.113 | 
     | test_pe/U233                       | A1 v -> Z v  | AO22D2BWP40  | 0.091 | 0.095 |   0.223 |   -0.017 | 
     | test_pe                            | res[12] v    | test_pe_unq1 |       |       |   0.229 |   -0.012 | 
     | sb_wide/U930                       |              | AOI22D0BWP40 | 0.092 | 0.005 |   0.229 |   -0.012 | 
     | sb_wide/U930                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.038 | 0.044 |   0.273 |    0.032 | 
     | sb_wide/U931                       |              | ND2D1BWP40   | 0.038 | 0.000 |   0.273 |    0.032 | 
     | sb_wide/U931                       | A2 ^ -> ZN v | ND2D1BWP40   | 0.035 | 0.032 |   0.306 |    0.065 | 
     | sb_wide/out_1_2_id1_reg_12_        |              | DFQD2BWP40   | 0.035 | 0.000 |   0.306 |    0.065 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.111 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.179 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |    0.186 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.032 |    0.273 | 
     | sb_wide/out_1_2_id1_reg_12_            |             | DFQD2BWP40   | 0.080 | 0.000 |   0.032 |    0.273 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.067
  Arrival Time                  0.309
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.382 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.380 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.342 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.338 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.338 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.276 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.274 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.116 | 
     | test_pe/U233                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.115 | 
     | test_pe/U233                       | A1 v -> Z v  | AO22D2BWP40  | 0.091 | 0.095 |   0.223 |   -0.020 | 
     | test_pe                            | res[12] v    | test_pe_unq1 |       |       |   0.233 |   -0.010 | 
     | sb_wide/U165                       |              | AOI22D0BWP40 | 0.093 | 0.009 |   0.233 |   -0.010 | 
     | sb_wide/U165                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.045 | 0.048 |   0.281 |    0.038 | 
     | sb_wide/U167                       |              | ND2D2BWP40   | 0.045 | 0.000 |   0.281 |    0.038 | 
     | sb_wide/U167                       | A1 ^ -> ZN v | ND2D2BWP40   | 0.033 | 0.029 |   0.309 |    0.066 | 
     | sb_wide/out_3_4_id1_reg_12_        |              | DFQD2BWP40   | 0.033 | 0.000 |   0.309 |    0.067 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.181 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |    0.193 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.034 |    0.277 | 
     | sb_wide/out_3_4_id1_reg_12_            |             | DFQD2BWP40   | 0.075 | 0.001 |   0.035 |    0.278 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_5_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.024
  Arrival Time                  0.278
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.393 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.391 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.353 | 
     | test_pe                                         | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.349 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.349 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.287 | 
     | test_pe/op_code_reg_5_                          |              | DFCNQD1BWP40  | 0.064 | 0.002 |  -0.031 |   -0.285 | 
     | test_pe/op_code_reg_5_                          | CP ^ -> Q v  | DFCNQD1BWP40  | 0.064 | 0.133 |   0.102 |   -0.152 | 
     | test_pe/test_pe_comp/U34                        |              | CKNR2D4BWP40  | 0.064 | 0.001 |   0.103 |   -0.151 | 
     | test_pe/test_pe_comp/U34                        | A2 v -> ZN ^ | CKNR2D4BWP40  | 0.036 | 0.038 |   0.141 |   -0.114 | 
     | test_pe/test_pe_comp/U250                       |              | OAI222D1BWP40 | 0.036 | 0.001 |   0.141 |   -0.113 | 
     | test_pe/test_pe_comp/U250                       | C2 ^ -> ZN v | OAI222D1BWP40 | 0.063 | 0.050 |   0.191 |   -0.063 | 
     | test_pe/U165                                    |              | CKND1BWP40    | 0.063 | 0.000 |   0.191 |   -0.063 | 
     | test_pe/U165                                    | I v -> ZN ^  | CKND1BWP40    | 0.025 | 0.021 |   0.212 |   -0.042 | 
     | test_pe/U166                                    |              | OAI22D0BWP40  | 0.025 | 0.000 |   0.212 |   -0.042 | 
     | test_pe/U166                                    | B2 ^ -> ZN v | OAI22D0BWP40  | 0.023 | 0.027 |   0.239 |   -0.015 | 
     | test_pe/test_opt_reg_file/U8                    |              | AO22D0BWP40   | 0.023 | 0.000 |   0.239 |   -0.015 | 
     | test_pe/test_opt_reg_file/U8                    | A2 v -> Z v  | AO22D0BWP40   | 0.018 | 0.039 |   0.278 |    0.024 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_ |              | DFCNQD1BWP40  | 0.018 | 0.000 |   0.278 |    0.024 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.125 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.127 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.187 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.192 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.192 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.270 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.270 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_0_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.065
  Arrival Time                  0.321
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.395 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.394 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.356 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.351 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.351 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.290 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.288 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.129 | 
     | test_pe/U221                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.129 | 
     | test_pe/U221                       | A1 v -> Z v  | AO22D2BWP40  | 0.130 | 0.109 |   0.237 |   -0.019 | 
     | test_pe                            | res[0] v     | test_pe_unq1 |       |       |   0.242 |   -0.015 | 
     | sb_wide/U625                       |              | AOI22D0BWP40 | 0.131 | 0.005 |   0.242 |   -0.015 | 
     | sb_wide/U625                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.036 | 0.047 |   0.289 |    0.033 | 
     | sb_wide/U627                       |              | ND2D1BWP40   | 0.036 | 0.000 |   0.289 |    0.033 | 
     | sb_wide/U627                       | A1 ^ -> ZN v | ND2D1BWP40   | 0.036 | 0.032 |   0.321 |    0.065 | 
     | sb_wide/out_3_1_id1_reg_0_         |              | DFQD2BWP40   | 0.036 | 0.000 |   0.321 |    0.065 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.127 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.129 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.195 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.009 |  -0.053 |    0.204 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.086 |   0.033 |    0.289 | 
     | sb_wide/out_3_1_id1_reg_0_             |             | DFQD2BWP40   | 0.077 | 0.000 |   0.033 |    0.290 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_5_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.024
  Arrival Time                  0.282
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.397 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.395 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.357 | 
     | test_pe                                         | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.353 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.353 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.291 | 
     | test_pe/op_code_reg_5_                          |              | DFCNQD1BWP40  | 0.064 | 0.002 |  -0.031 |   -0.289 | 
     | test_pe/op_code_reg_5_                          | CP ^ -> Q v  | DFCNQD1BWP40  | 0.064 | 0.133 |   0.102 |   -0.156 | 
     | test_pe/test_pe_comp/U34                        |              | CKNR2D4BWP40  | 0.064 | 0.001 |   0.103 |   -0.155 | 
     | test_pe/test_pe_comp/U34                        | A2 v -> ZN ^ | CKNR2D4BWP40  | 0.036 | 0.038 |   0.141 |   -0.117 | 
     | test_pe/test_pe_comp/U262                       |              | OAI222D1BWP40 | 0.036 | 0.001 |   0.142 |   -0.116 | 
     | test_pe/test_pe_comp/U262                       | C2 ^ -> ZN v | OAI222D1BWP40 | 0.062 | 0.051 |   0.193 |   -0.065 | 
     | test_pe/U168                                    |              | CKND1BWP40    | 0.062 | 0.000 |   0.193 |   -0.065 | 
     | test_pe/U168                                    | I v -> ZN ^  | CKND1BWP40    | 0.024 | 0.020 |   0.213 |   -0.045 | 
     | test_pe/U169                                    |              | OAI22D0BWP40  | 0.024 | 0.000 |   0.213 |   -0.045 | 
     | test_pe/U169                                    | B2 ^ -> ZN v | OAI22D0BWP40  | 0.027 | 0.029 |   0.242 |   -0.016 | 
     | test_pe/test_opt_reg_file/U9                    |              | AO22D0BWP40   | 0.027 | 0.000 |   0.242 |   -0.016 | 
     | test_pe/test_opt_reg_file/U9                    | A2 v -> Z v  | AO22D0BWP40   | 0.018 | 0.041 |   0.282 |    0.024 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40  | 0.018 | 0.000 |   0.282 |    0.024 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.129 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.130 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.191 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.196 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.196 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.274 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.274 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_5_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.024
  Arrival Time                  0.282
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.397 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.395 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.357 | 
     | test_pe                                         | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.353 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.353 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.291 | 
     | test_pe/op_code_reg_5_                          |              | DFCNQD1BWP40  | 0.064 | 0.002 |  -0.031 |   -0.289 | 
     | test_pe/op_code_reg_5_                          | CP ^ -> Q v  | DFCNQD1BWP40  | 0.064 | 0.133 |   0.102 |   -0.156 | 
     | test_pe/test_pe_comp/U34                        |              | CKNR2D4BWP40  | 0.064 | 0.001 |   0.103 |   -0.155 | 
     | test_pe/test_pe_comp/U34                        | A2 v -> ZN ^ | CKNR2D4BWP40  | 0.036 | 0.038 |   0.141 |   -0.118 | 
     | test_pe/test_pe_comp/U235                       |              | OAI222D1BWP40 | 0.036 | 0.001 |   0.141 |   -0.117 | 
     | test_pe/test_pe_comp/U235                       | C2 ^ -> ZN v | OAI222D1BWP40 | 0.057 | 0.048 |   0.189 |   -0.069 | 
     | test_pe/U162                                    |              | CKND1BWP40    | 0.057 | 0.000 |   0.189 |   -0.069 | 
     | test_pe/U162                                    | I v -> ZN ^  | CKND1BWP40    | 0.025 | 0.022 |   0.211 |   -0.047 | 
     | test_pe/U163                                    |              | OAI22D0BWP40  | 0.025 | 0.000 |   0.211 |   -0.047 | 
     | test_pe/U163                                    | B2 ^ -> ZN v | OAI22D0BWP40  | 0.030 | 0.030 |   0.241 |   -0.017 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40   | 0.030 | 0.000 |   0.241 |   -0.017 | 
     | test_pe/test_opt_reg_file/U7                    | A2 v -> Z v  | AO22D0BWP40   | 0.018 | 0.041 |   0.282 |    0.024 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_ |              | DFCNQD1BWP40  | 0.018 | 0.000 |   0.282 |    0.024 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.129 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.131 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.191 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.196 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.196 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.274 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.274 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.059
  Arrival Time                  0.317
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.397 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.395 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.357 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.353 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.353 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.292 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.289 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.131 | 
     | test_pe/U221                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.130 | 
     | test_pe/U221                       | A1 v -> Z v  | AO22D2BWP40  | 0.130 | 0.109 |   0.237 |   -0.021 | 
     | test_pe                            | res[0] v     | test_pe_unq1 |       |       |   0.242 |   -0.016 | 
     | sb_wide/U617                       |              | AOI22D0BWP40 | 0.131 | 0.005 |   0.242 |   -0.016 | 
     | sb_wide/U617                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.037 | 0.047 |   0.289 |    0.031 | 
     | sb_wide/U619                       |              | ND2D1BWP40   | 0.037 | 0.000 |   0.289 |    0.031 | 
     | sb_wide/U619                       | A1 ^ -> ZN v | ND2D1BWP40   | 0.029 | 0.028 |   0.317 |    0.059 | 
     | sb_wide/out_3_0_id1_reg_0_         |              | DFQD2BWP40   | 0.029 | 0.000 |   0.317 |    0.059 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.129 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.131 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.197 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |    0.200 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.084 |   0.026 |    0.284 | 
     | sb_wide/out_3_0_id1_reg_0_             |             | DFQD2BWP40   | 0.076 | 0.000 |   0.026 |    0.284 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_7_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.065
  Arrival Time                  0.325
  Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.399 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.397 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.359 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.355 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.355 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.293 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.291 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.133 | 
     | test_pe/U228                       |              | AO22D1BWP40  | 0.108 | 0.001 |   0.128 |   -0.132 | 
     | test_pe/U228                       | A1 v -> Z v  | AO22D1BWP40  | 0.139 | 0.121 |   0.249 |   -0.011 | 
     | test_pe                            | res[7] v     | test_pe_unq1 |       |       |   0.252 |   -0.008 | 
     | sb_wide/U973                       |              | AOI22D0BWP40 | 0.140 | 0.003 |   0.252 |   -0.008 | 
     | sb_wide/U973                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.033 | 0.046 |   0.298 |    0.038 | 
     | sb_wide/U975                       |              | CKND2D1BWP40 | 0.033 | 0.000 |   0.298 |    0.038 | 
     | sb_wide/U975                       | A1 ^ -> ZN v | CKND2D1BWP40 | 0.034 | 0.028 |   0.325 |    0.065 | 
     | sb_wide/out_1_2_id1_reg_7_         |              | DFQD2BWP40   | 0.034 | 0.000 |   0.325 |    0.065 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.131 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.132 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.198 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |    0.205 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.032 |    0.292 | 
     | sb_wide/out_1_2_id1_reg_7_             |             | DFQD2BWP40   | 0.080 | 0.000 |   0.032 |    0.293 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_0_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.056
  Arrival Time                  0.316
  Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.399 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.397 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.359 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.355 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.355 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.293 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.291 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.133 | 
     | test_pe/U233                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.132 | 
     | test_pe/U233                       | A1 v -> Z v  | AO22D2BWP40  | 0.091 | 0.095 |   0.223 |   -0.037 | 
     | test_pe                            | res[12] v    | test_pe_unq1 |       |       |   0.233 |   -0.027 | 
     | sb_wide/U129                       |              | AOI22D0BWP40 | 0.093 | 0.009 |   0.233 |   -0.027 | 
     | sb_wide/U129                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.041 | 0.045 |   0.278 |    0.018 | 
     | sb_wide/U131                       |              | ND2D1BWP40   | 0.041 | 0.000 |   0.278 |    0.018 | 
     | sb_wide/U131                       | A1 ^ -> ZN v | ND2D1BWP40   | 0.043 | 0.038 |   0.316 |    0.056 | 
     | sb_wide/out_0_4_id1_reg_12_        |              | DFQD2BWP40   | 0.043 | 0.000 |   0.316 |    0.056 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.131 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.132 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.198 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.068 | 0.012 |  -0.050 |    0.210 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.062 | 0.079 |   0.030 |    0.290 | 
     | sb_wide/out_0_4_id1_reg_12_            |             | DFQD2BWP40   | 0.062 | 0.001 |   0.031 |    0.291 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.060
  Arrival Time                  0.321
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.399 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.398 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.360 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.355 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.355 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.294 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.292 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.133 | 
     | test_pe/U221                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.133 | 
     | test_pe/U221                       | A1 v -> Z v  | AO22D2BWP40  | 0.130 | 0.109 |   0.237 |   -0.023 | 
     | test_pe                            | res[0] v     | test_pe_unq1 |       |       |   0.245 |   -0.015 | 
     | sb_wide/U249                       |              | AOI22D1BWP40 | 0.131 | 0.008 |   0.245 |   -0.015 | 
     | sb_wide/U249                       | A1 v -> ZN ^ | AOI22D1BWP40 | 0.033 | 0.046 |   0.292 |    0.031 | 
     | sb_wide/U251                       |              | CKND2D2BWP40 | 0.033 | 0.000 |   0.292 |    0.031 | 
     | sb_wide/U251                       | A1 ^ -> ZN v | CKND2D2BWP40 | 0.045 | 0.028 |   0.320 |    0.059 | 
     | sb_wide/out_3_3_id1_reg_0_         |              | DFQD2BWP40   | 0.045 | 0.001 |   0.321 |    0.060 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.131 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.133 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.199 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |    0.211 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.082 |   0.032 |    0.293 | 
     | sb_wide/out_3_3_id1_reg_0_             |             | DFQD2BWP40   | 0.071 | 0.001 |   0.033 |    0.293 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_5_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.023
  Arrival Time                  0.284
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.400 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.398 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.360 | 
     | test_pe                                         | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.356 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.356 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.295 | 
     | test_pe/op_code_reg_5_                          |              | DFCNQD1BWP40  | 0.064 | 0.002 |  -0.031 |   -0.292 | 
     | test_pe/op_code_reg_5_                          | CP ^ -> Q v  | DFCNQD1BWP40  | 0.064 | 0.133 |   0.102 |   -0.159 | 
     | test_pe/test_pe_comp/U34                        |              | CKNR2D4BWP40  | 0.064 | 0.001 |   0.103 |   -0.158 | 
     | test_pe/test_pe_comp/U34                        | A2 v -> ZN ^ | CKNR2D4BWP40  | 0.036 | 0.038 |   0.141 |   -0.121 | 
     | test_pe/test_pe_comp/U290                       |              | OAI222D1BWP40 | 0.036 | 0.001 |   0.142 |   -0.120 | 
     | test_pe/test_pe_comp/U290                       | C2 ^ -> ZN v | OAI222D1BWP40 | 0.063 | 0.046 |   0.188 |   -0.073 | 
     | test_pe/U174                                    |              | CKND1BWP40    | 0.063 | 0.000 |   0.188 |   -0.073 | 
     | test_pe/U174                                    | I v -> ZN ^  | CKND1BWP40    | 0.025 | 0.021 |   0.209 |   -0.052 | 
     | test_pe/U175                                    |              | OAI22D0BWP40  | 0.025 | 0.000 |   0.209 |   -0.052 | 
     | test_pe/U175                                    | B2 ^ -> ZN v | OAI22D0BWP40  | 0.032 | 0.030 |   0.240 |   -0.022 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40   | 0.032 | 0.000 |   0.240 |   -0.022 | 
     | test_pe/test_opt_reg_file/U11                   | A2 v -> Z v  | AO22D0BWP40   | 0.022 | 0.045 |   0.284 |    0.023 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40  | 0.022 | 0.000 |   0.284 |    0.023 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.132 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.134 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.194 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.199 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.199 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.277 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.277 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_3_3_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.325
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.401 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.399 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.362 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.357 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.357 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.296 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.294 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.135 | 
     | test_pe/U233                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.134 | 
     | test_pe/U233                       | A1 v -> Z v  | AO22D2BWP40  | 0.091 | 0.095 |   0.223 |   -0.039 | 
     | test_pe                            | res[12] v    | test_pe_unq1 |       |       |   0.232 |   -0.030 | 
     | sb_wide/U157                       |              | AOI22D0BWP40 | 0.093 | 0.009 |   0.232 |   -0.030 | 
     | sb_wide/U157                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.056 | 0.057 |   0.289 |    0.026 | 
     | sb_wide/U159                       |              | ND2D2BWP40   | 0.056 | 0.000 |   0.289 |    0.026 | 
     | sb_wide/U159                       | A1 ^ -> ZN v | ND2D2BWP40   | 0.035 | 0.036 |   0.325 |    0.062 | 
     | sb_wide/out_3_3_id1_reg_12_        |              | DFQD2BWP40   | 0.035 | 0.000 |   0.325 |    0.062 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.133 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.135 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.201 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |    0.213 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.082 |   0.032 |    0.295 | 
     | sb_wide/out_3_3_id1_reg_12_            |             | DFQD2BWP40   | 0.071 | 0.000 |   0.032 |    0.295 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_1_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.065
  Arrival Time                  0.327
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.401 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.400 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.362 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.357 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.357 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.296 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.294 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.135 | 
     | test_pe/U222                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.134 | 
     | test_pe/U222                       | A1 v -> Z v  | AO22D2BWP40  | 0.124 | 0.113 |   0.241 |   -0.021 | 
     | test_pe                            | res[1] v     | test_pe_unq1 |       |       |   0.246 |   -0.016 | 
     | sb_wide/U547                       |              | AOI22D0BWP40 | 0.124 | 0.005 |   0.246 |   -0.016 | 
     | sb_wide/U547                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.040 | 0.048 |   0.294 |    0.032 | 
     | sb_wide/U549                       |              | ND2D1BWP40   | 0.040 | 0.000 |   0.294 |    0.032 | 
     | sb_wide/U549                       | A1 ^ -> ZN v | ND2D1BWP40   | 0.037 | 0.033 |   0.327 |    0.065 | 
     | sb_wide/out_3_1_id1_reg_1_         |              | DFQD2BWP40   | 0.037 | 0.000 |   0.327 |    0.065 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.133 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.135 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.201 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.009 |  -0.053 |    0.210 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.086 |   0.033 |    0.295 | 
     | sb_wide/out_3_1_id1_reg_1_             |             | DFQD2BWP40   | 0.077 | 0.001 |   0.033 |    0.296 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_2_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.063
  Arrival Time                  0.327
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.403 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.401 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.363 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.298 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.296 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.137 | 
     | test_pe/U223                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.136 | 
     | test_pe/U223                       | A1 v -> Z v  | AO22D2BWP40  | 0.121 | 0.115 |   0.243 |   -0.021 | 
     | test_pe                            | res[2] v     | test_pe_unq1 |       |       |   0.251 |   -0.013 | 
     | sb_wide/U433                       |              | AOI22D0BWP40 | 0.122 | 0.008 |   0.251 |   -0.013 | 
     | sb_wide/U433                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.032 | 0.042 |   0.293 |    0.029 | 
     | sb_wide/U437                       |              | ND2D1BWP40   | 0.032 | 0.000 |   0.293 |    0.029 | 
     | sb_wide/U437                       | A1 ^ -> ZN v | ND2D1BWP40   | 0.044 | 0.034 |   0.327 |    0.063 | 
     | sb_wide/out_3_1_id1_reg_2_         |              | DFQD2BWP40   | 0.044 | 0.000 |   0.327 |    0.063 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.135 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.137 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.203 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.009 |  -0.053 |    0.212 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.086 |   0.033 |    0.297 | 
     | sb_wide/out_3_1_id1_reg_2_             |             | DFQD2BWP40   | 0.077 | 0.001 |   0.033 |    0.298 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_2_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.061
  Arrival Time                  0.326
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.404 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.402 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.364 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.360 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.360 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.299 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.296 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.138 | 
     | test_pe/U233                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.137 | 
     | test_pe/U233                       | A1 v -> Z v  | AO22D2BWP40  | 0.091 | 0.095 |   0.223 |   -0.042 | 
     | test_pe                            | res[12] v    | test_pe_unq1 |       |       |   0.233 |   -0.033 | 
     | sb_wide/U317                       |              | AOI22D0BWP40 | 0.093 | 0.009 |   0.233 |   -0.033 | 
     | sb_wide/U317                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.047 | 0.048 |   0.281 |    0.016 | 
     | sb_wide/U1398                      |              | CKND2D2BWP40 | 0.047 | 0.000 |   0.281 |    0.016 | 
     | sb_wide/U1398                      | A1 ^ -> ZN v | CKND2D2BWP40 | 0.056 | 0.044 |   0.325 |    0.060 | 
     | sb_wide/out_2_4_id1_reg_12_        |              | DFQD2BWP40   | 0.056 | 0.002 |   0.326 |    0.061 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.136 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.138 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.204 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.008 |  -0.054 |    0.211 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.033 |    0.298 | 
     | sb_wide/out_2_4_id1_reg_12_            |             | DFQD2BWP40   | 0.080 | 0.001 |   0.034 |    0.299 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_1_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.024
  Arrival Time                  0.290
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                  |              |               |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.405 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.404 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.366 | 
     | test_pe                                          | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.361 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.361 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.300 | 
     | test_pe/op_code_reg_1_                           |              | DFCNQD2BWP40  | 0.064 | 0.002 |  -0.031 |   -0.298 | 
     | test_pe/op_code_reg_1_                           | CP ^ -> Q v  | DFCNQD2BWP40  | 0.015 | 0.105 |   0.074 |   -0.193 | 
     | test_pe/FE_OFC39_op_code_1                       |              | CKND4BWP40    | 0.015 | 0.000 |   0.074 |   -0.193 | 
     | test_pe/FE_OFC39_op_code_1                       | I v -> ZN ^  | CKND4BWP40    | 0.020 | 0.017 |   0.091 |   -0.176 | 
     | test_pe/test_pe_comp/U17                         |              | NR2D2BWP40    | 0.020 | 0.000 |   0.091 |   -0.176 | 
     | test_pe/test_pe_comp/U17                         | A1 ^ -> ZN v | NR2D2BWP40    | 0.052 | 0.037 |   0.127 |   -0.139 | 
     | test_pe/test_pe_comp/U311                        |              | AOI21D1BWP40  | 0.052 | 0.001 |   0.129 |   -0.138 | 
     | test_pe/test_pe_comp/U311                        | A2 v -> ZN ^ | AOI21D1BWP40  | 0.028 | 0.039 |   0.168 |   -0.099 | 
     | test_pe/test_pe_comp/FE_RC_11_0                  |              | OAI211D2BWP40 | 0.028 | 0.000 |   0.168 |   -0.099 | 
     | test_pe/test_pe_comp/FE_RC_11_0                  | A2 ^ -> ZN v | OAI211D2BWP40 | 0.036 | 0.033 |   0.200 |   -0.066 | 
     | test_pe/U180                                     |              | CKND1BWP40    | 0.036 | 0.000 |   0.200 |   -0.066 | 
     | test_pe/U180                                     | I v -> ZN ^  | CKND1BWP40    | 0.020 | 0.019 |   0.219 |   -0.048 | 
     | test_pe/U181                                     |              | OAI22D0BWP40  | 0.020 | 0.000 |   0.219 |   -0.048 | 
     | test_pe/U181                                     | B2 ^ -> ZN v | OAI22D0BWP40  | 0.031 | 0.029 |   0.247 |   -0.019 | 
     | test_pe/test_opt_reg_file/U13                    |              | AO22D0BWP40   | 0.031 | 0.000 |   0.247 |   -0.019 | 
     | test_pe/test_opt_reg_file/U13                    | A2 v -> Z v  | AO22D0BWP40   | 0.020 | 0.043 |   0.290 |    0.024 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40  | 0.020 | 0.000 |   0.290 |    0.024 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.137 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.139 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.200 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.205 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.205 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.282 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.283 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_0_2_id1_reg_12_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.054
  Arrival Time                  0.321
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.406 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.404 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.366 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.362 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.362 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.300 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.298 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.140 | 
     | test_pe/U233                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.139 | 
     | test_pe/U233                       | A1 v -> Z v  | AO22D2BWP40  | 0.091 | 0.095 |   0.223 |   -0.044 | 
     | test_pe                            | res[12] v    | test_pe_unq1 |       |       |   0.230 |   -0.037 | 
     | sb_wide/U330                       |              | AOI22D0BWP40 | 0.093 | 0.007 |   0.230 |   -0.037 | 
     | sb_wide/U330                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.060 | 0.050 |   0.280 |    0.013 | 
     | sb_wide/U332                       |              | ND2D1BWP40   | 0.060 | 0.000 |   0.280 |    0.013 | 
     | sb_wide/U332                       | A1 ^ -> ZN v | ND2D1BWP40   | 0.042 | 0.041 |   0.321 |    0.054 | 
     | sb_wide/out_0_2_id1_reg_12_        |              | DFQD2BWP40   | 0.042 | 0.000 |   0.321 |    0.054 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.138 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.205 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD4BWP40 | 0.067 | 0.012 |  -0.050 |    0.217 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.059 | 0.078 |   0.028 |    0.295 | 
     | sb_wide/out_0_2_id1_reg_12_            |             | DFQD2BWP40   | 0.059 | 0.001 |   0.029 |    0.296 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_0_0_id1_reg_1_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.059
  Arrival Time                  0.327
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.406 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.404 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.366 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.362 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.362 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.301 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.298 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.140 | 
     | test_pe/U222                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.139 | 
     | test_pe/U222                       | A1 v -> Z v  | AO22D2BWP40  | 0.124 | 0.113 |   0.241 |   -0.026 | 
     | test_pe                            | res[1] v     | test_pe_unq1 |       |       |   0.246 |   -0.021 | 
     | sb_wide/U161                       |              | AOI22D0BWP40 | 0.124 | 0.005 |   0.246 |   -0.021 | 
     | sb_wide/U161                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.032 | 0.045 |   0.291 |    0.024 | 
     | sb_wide/U163                       |              | ND2D1BWP40   | 0.032 | 0.000 |   0.291 |    0.024 | 
     | sb_wide/U163                       | A1 ^ -> ZN v | ND2D1BWP40   | 0.048 | 0.035 |   0.326 |    0.059 | 
     | sb_wide/out_0_0_id1_reg_1_         |              | DFQD2BWP40   | 0.048 | 0.000 |   0.327 |    0.059 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.138 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.140 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.206 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.009 |  -0.053 |    0.214 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.031 |    0.298 | 
     | sb_wide/out_0_0_id1_reg_1_             |             | DFQD2BWP40   | 0.074 | 0.001 |   0.032 |    0.299 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.060
  Arrival Time                  0.329
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.407 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.405 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.368 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.302 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.300 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.141 | 
     | test_pe/U221                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.140 | 
     | test_pe/U221                       | A1 v -> Z v  | AO22D2BWP40  | 0.130 | 0.109 |   0.237 |   -0.031 | 
     | test_pe                            | res[0] v     | test_pe_unq1 |       |       |   0.242 |   -0.026 | 
     | sb_wide/U636                       |              | AOI22D0BWP40 | 0.131 | 0.005 |   0.242 |   -0.026 | 
     | sb_wide/U636                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.031 | 0.043 |   0.285 |    0.016 | 
     | sb_wide/U640                       |              | ND2D0BWP40   | 0.031 | 0.000 |   0.285 |    0.016 | 
     | sb_wide/U640                       | A1 ^ -> ZN v | ND2D0BWP40   | 0.055 | 0.044 |   0.329 |    0.060 | 
     | sb_wide/out_1_2_id1_reg_0_         |              | DFQD2BWP40   | 0.055 | 0.000 |   0.329 |    0.060 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.207 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |    0.214 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.032 |    0.301 | 
     | sb_wide/out_1_2_id1_reg_0_             |             | DFQD2BWP40   | 0.080 | 0.000 |   0.032 |    0.301 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_3_2_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.056
  Arrival Time                  0.324
  Slack Time                    0.269
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.408 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.406 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.368 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.302 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.300 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.142 | 
     | test_pe/U233                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.141 | 
     | test_pe/U233                       | A1 v -> Z v  | AO22D2BWP40  | 0.091 | 0.095 |   0.223 |   -0.045 | 
     | test_pe                            | res[12] v    | test_pe_unq1 |       |       |   0.231 |   -0.038 | 
     | sb_wide/U539                       |              | AOI22D0BWP40 | 0.093 | 0.008 |   0.231 |   -0.038 | 
     | sb_wide/U539                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.056 | 0.053 |   0.284 |    0.015 | 
     | sb_wide/U541                       |              | CKND2D2BWP40 | 0.056 | 0.000 |   0.284 |    0.015 | 
     | sb_wide/U541                       | A1 ^ -> ZN v | CKND2D2BWP40 | 0.043 | 0.040 |   0.323 |    0.055 | 
     | sb_wide/out_3_2_id1_reg_12_        |              | DFQD0BWP40   | 0.043 | 0.001 |   0.324 |    0.056 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.140 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.207 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |    0.219 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.083 |   0.033 |    0.302 | 
     | sb_wide/out_3_2_id1_reg_12_            |             | DFQD0BWP40   | 0.073 | 0.001 |   0.034 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
13_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_1_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.024
  Arrival Time                  0.294
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                  |              |               |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.409 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.407 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.369 | 
     | test_pe                                          | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.303 | 
     | test_pe/op_code_reg_1_                           |              | DFCNQD2BWP40  | 0.064 | 0.002 |  -0.031 |   -0.301 | 
     | test_pe/op_code_reg_1_                           | CP ^ -> Q v  | DFCNQD2BWP40  | 0.015 | 0.105 |   0.074 |   -0.196 | 
     | test_pe/FE_OFC39_op_code_1                       |              | CKND4BWP40    | 0.015 | 0.000 |   0.074 |   -0.196 | 
     | test_pe/FE_OFC39_op_code_1                       | I v -> ZN ^  | CKND4BWP40    | 0.020 | 0.017 |   0.091 |   -0.180 | 
     | test_pe/test_pe_comp/U17                         |              | NR2D2BWP40    | 0.020 | 0.000 |   0.091 |   -0.180 | 
     | test_pe/test_pe_comp/U17                         | A1 ^ -> ZN v | NR2D2BWP40    | 0.052 | 0.037 |   0.127 |   -0.143 | 
     | test_pe/test_pe_comp/U352                        |              | AOI21D1BWP40  | 0.052 | 0.001 |   0.129 |   -0.141 | 
     | test_pe/test_pe_comp/U352                        | A2 v -> ZN ^ | AOI21D1BWP40  | 0.023 | 0.036 |   0.164 |   -0.106 | 
     | test_pe/test_pe_comp/FE_RC_5_0                   |              | OAI211D1BWP40 | 0.023 | 0.000 |   0.164 |   -0.106 | 
     | test_pe/test_pe_comp/FE_RC_5_0                   | A2 ^ -> ZN v | OAI211D1BWP40 | 0.054 | 0.043 |   0.207 |   -0.063 | 
     | test_pe/U183                                     |              | CKND1BWP40    | 0.054 | 0.000 |   0.207 |   -0.063 | 
     | test_pe/U183                                     | I v -> ZN ^  | CKND1BWP40    | 0.024 | 0.021 |   0.228 |   -0.042 | 
     | test_pe/U184                                     |              | OAI22D0BWP40  | 0.024 | 0.000 |   0.228 |   -0.042 | 
     | test_pe/U184                                     | B2 ^ -> ZN v | OAI22D0BWP40  | 0.024 | 0.027 |   0.255 |   -0.015 | 
     | test_pe/test_opt_reg_file/U14                    |              | AO22D0BWP40   | 0.024 | 0.000 |   0.255 |   -0.015 | 
     | test_pe/test_opt_reg_file/U14                    | A2 v -> Z v  | AO22D0BWP40   | 0.018 | 0.039 |   0.294 |    0.024 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_ |              | DFCNQD1BWP40  | 0.018 | 0.000 |   0.294 |    0.024 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.141 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.143 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.203 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.208 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.208 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.286 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.286 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_1_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.025
  Arrival Time                  0.295
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                  |              |               |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.409 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.407 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.369 | 
     | test_pe                                          | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.303 | 
     | test_pe/op_code_reg_1_                           |              | DFCNQD2BWP40  | 0.064 | 0.002 |  -0.031 |   -0.301 | 
     | test_pe/op_code_reg_1_                           | CP ^ -> Q v  | DFCNQD2BWP40  | 0.015 | 0.105 |   0.074 |   -0.196 | 
     | test_pe/FE_OFC39_op_code_1                       |              | CKND4BWP40    | 0.015 | 0.000 |   0.074 |   -0.196 | 
     | test_pe/FE_OFC39_op_code_1                       | I v -> ZN ^  | CKND4BWP40    | 0.020 | 0.017 |   0.091 |   -0.180 | 
     | test_pe/test_pe_comp/U17                         |              | NR2D2BWP40    | 0.020 | 0.000 |   0.091 |   -0.180 | 
     | test_pe/test_pe_comp/U17                         | A1 ^ -> ZN v | NR2D2BWP40    | 0.052 | 0.037 |   0.127 |   -0.143 | 
     | test_pe/test_pe_comp/U301                        |              | AOI21D1BWP40  | 0.052 | 0.001 |   0.129 |   -0.141 | 
     | test_pe/test_pe_comp/U301                        | A2 v -> ZN ^ | AOI21D1BWP40  | 0.022 | 0.035 |   0.163 |   -0.107 | 
     | test_pe/test_pe_comp/FE_RC_67_0                  |              | OAI211D1BWP40 | 0.022 | 0.000 |   0.163 |   -0.107 | 
     | test_pe/test_pe_comp/FE_RC_67_0                  | A2 ^ -> ZN v | OAI211D1BWP40 | 0.057 | 0.047 |   0.211 |   -0.060 | 
     | test_pe/U177                                     |              | CKND1BWP40    | 0.057 | 0.000 |   0.211 |   -0.060 | 
     | test_pe/U177                                     | I v -> ZN ^  | CKND1BWP40    | 0.024 | 0.021 |   0.231 |   -0.039 | 
     | test_pe/U178                                     |              | OAI22D0BWP40  | 0.024 | 0.000 |   0.231 |   -0.039 | 
     | test_pe/U178                                     | B2 ^ -> ZN v | OAI22D0BWP40  | 0.023 | 0.026 |   0.257 |   -0.013 | 
     | test_pe/test_opt_reg_file/U12                    |              | AO22D0BWP40   | 0.023 | 0.000 |   0.257 |   -0.013 | 
     | test_pe/test_opt_reg_file/U12                    | A2 v -> Z v  | AO22D0BWP40   | 0.016 | 0.038 |   0.295 |    0.025 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40  | 0.016 | 0.000 |   0.295 |    0.025 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.141 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.143 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.203 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.208 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.208 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.286 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.286 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_5_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.024
  Arrival Time                  0.295
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |               | 0.044 |       |  -0.139 |   -0.409 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40   | 0.044 | 0.002 |  -0.137 |   -0.407 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40   | 0.033 | 0.038 |  -0.099 |   -0.370 | 
     | test_pe                                         | clk ^        | test_pe_unq1  |       |       |  -0.095 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD5BWP40  | 0.034 | 0.004 |  -0.095 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD5BWP40  | 0.064 | 0.061 |  -0.033 |   -0.304 | 
     | test_pe/op_code_reg_5_                          |              | DFCNQD1BWP40  | 0.064 | 0.002 |  -0.031 |   -0.302 | 
     | test_pe/op_code_reg_5_                          | CP ^ -> Q v  | DFCNQD1BWP40  | 0.064 | 0.133 |   0.102 |   -0.168 | 
     | test_pe/test_pe_comp/U34                        |              | CKNR2D4BWP40  | 0.064 | 0.001 |   0.103 |   -0.168 | 
     | test_pe/test_pe_comp/U34                        | A2 v -> ZN ^ | CKNR2D4BWP40  | 0.036 | 0.038 |   0.141 |   -0.130 | 
     | test_pe/test_pe_comp/U222                       |              | OAI222D1BWP40 | 0.036 | 0.001 |   0.141 |   -0.129 | 
     | test_pe/test_pe_comp/U222                       | C2 ^ -> ZN v | OAI222D1BWP40 | 0.056 | 0.050 |   0.191 |   -0.079 | 
     | test_pe/FE_OFC69_comp_res_2                     |              | INVD0BWP40    | 0.056 | 0.000 |   0.191 |   -0.079 | 
     | test_pe/FE_OFC69_comp_res_2                     | I v -> ZN ^  | INVD0BWP40    | 0.030 | 0.027 |   0.218 |   -0.052 | 
     | test_pe/U157                                    |              | OAI22D0BWP40  | 0.030 | 0.000 |   0.218 |   -0.052 | 
     | test_pe/U157                                    | B2 ^ -> ZN v | OAI22D0BWP40  | 0.028 | 0.031 |   0.249 |   -0.021 | 
     | test_pe/test_opt_reg_file/U46                   |              | MUX2D0BWP40   | 0.028 | 0.000 |   0.249 |   -0.021 | 
     | test_pe/test_opt_reg_file/U46                   | I1 v -> Z v  | MUX2D0BWP40   | 0.018 | 0.045 |   0.295 |    0.024 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_ |              | DFCNQD1BWP40  | 0.018 | 0.000 |   0.295 |    0.024 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.063 |       |  -0.129 |    0.141 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |    0.143 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |    0.204 | 
     | test_pe                                            | clk ^       | test_pe_unq1 |       |       |  -0.062 |    0.209 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |    0.209 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.016 |    0.286 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40 | 0.072 | 0.000 |   0.016 |    0.287 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_1_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.063
  Arrival Time                  0.334
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.044 |       |  -0.139 |   -0.409 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.408 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.370 | 
     | test_pe                            | clk ^        | test_pe_unq1 |       |       |  -0.095 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD5BWP40 | 0.034 | 0.004 |  -0.095 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD5BWP40 | 0.064 | 0.061 |  -0.033 |   -0.304 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.064 | 0.002 |  -0.031 |   -0.302 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.108 | 0.158 |   0.127 |   -0.143 | 
     | test_pe/U222                       |              | AO22D2BWP40  | 0.108 | 0.001 |   0.128 |   -0.142 | 
     | test_pe/U222                       | A1 v -> Z v  | AO22D2BWP40  | 0.124 | 0.113 |   0.241 |   -0.029 | 
     | test_pe                            | res[1] v     | test_pe_unq1 |       |       |   0.251 |   -0.020 | 
     | sb_wide/U106                       |              | AOI22D0BWP40 | 0.125 | 0.010 |   0.251 |   -0.020 | 
     | sb_wide/U106                       | A2 v -> ZN ^ | AOI22D0BWP40 | 0.034 | 0.048 |   0.299 |    0.029 | 
     | sb_wide/U110                       |              | ND2D1BWP40   | 0.034 | 0.000 |   0.299 |    0.029 | 
     | sb_wide/U110                       | A1 ^ -> ZN v | ND2D1BWP40   | 0.045 | 0.035 |   0.334 |    0.063 | 
     | sb_wide/out_3_4_id1_reg_1_         |              | DFQD2BWP40   | 0.045 | 0.000 |   0.334 |    0.063 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |    0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |    0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |    0.209 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |    0.221 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.034 |    0.305 | 
     | sb_wide/out_3_4_id1_reg_1_             |             | DFQD2BWP40   | 0.075 | 0.000 |   0.035 |    0.305 | 
     +----------------------------------------------------------------------------------------------------------+ 

