#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep  9 16:11:40 2021
# Process ID: 8680
# Current directory: D:/CODING/VivadoProjects/bitmips/lab3/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23292 D:\CODING\VivadoProjects\bitmips\lab3\single_cycle\single_cycle.xpr
# Log file: D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/vivado.log
# Journal file: D:/CODING/VivadoProjects/bitmips/lab3/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 807.547 ; gain = 173.938
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {D:/CODING/VivadoProjects/soft/lw_sw.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CODING/VivadoProjects/soft/lw_sw.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../soft/lw_sw.coe'
generate_target all [get_files  D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 4 inst_rom_synth_1
[Thu Sep  9 16:12:24 2021] Launched inst_rom_synth_1...
Run output will be captured here: D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.ip_user_files -ipstatic_source_dir D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim/lw_sw.coe'
INFO: [SIM-utils-43] Exported 'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim/testLuiAdd.txt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.051 ; gain = 17.680
INFO: [Common 17-206] Exiting Webtalk at Thu Sep  9 16:13:24 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 893.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$stop called at time : 600 ns : File "D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" Line 9
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 916.445 ; gain = 22.652
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 930.535 ; gain = 14.090
reset_target all [get_files  D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects  [get_files  D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_rom] D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [Project 1-386] Moving file 'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
generate_target all [get_files  D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_rom, cache-ID = d6d080797196b1db; cache size = 0.554 MB.
export_ip_user_files -of_objects [get_files D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci'
export_simulation -of_objects [get_files D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.ip_user_files -ipstatic_source_dir D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=D:/CODING/VivadoProjects/bitmips/lab3/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  9 16:47:57 2021...
