read_verilog ../top.v
proc
 sat -set-all-undef x  middle
