// Seed: 2576273769
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wand  id_3,
    output wire  id_4,
    input  wor   id_5
);
  always @(posedge 1 * id_5 ==? id_3) if (-1) $unsigned(59);
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output tri0 id_3
);
  assign id_3 = -1 == id_0 - 1'h0;
  xnor primCall (id_3, id_1, id_0, id_2);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd40,
    parameter id_6 = 32'd97
) (
    output tri id_0,
    input uwire id_1,
    output wand id_2,
    output tri1 _id_3,
    input supply1 id_4
);
  logic _id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_2 = 0;
  logic id_7[id_3 : id_6];
  assign id_7[-1] = id_7;
endmodule
