
examples/c/sapi/rtos_freertos/dynamic_mem/freeRTOS_01_blinky/out/freeRTOS_01_blinky.elf:     file format elf32-littlearm
examples/c/sapi/rtos_freertos/dynamic_mem/freeRTOS_01_blinky/out/freeRTOS_01_blinky.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000585

Program Header:
0x70000001 off    0x00015534 vaddr 0x1a005534 paddr 0x1a005534 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100a8 vaddr 0x100000a8 paddr 0x100000a8 align 2**16
         filesz 0x00000000 memsz 0x00002b1c flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x0000553c memsz 0x0000553c flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a00553c align 2**16
         filesz 0x000000a4 memsz 0x000000a4 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005530  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a4  10000000  1a00553c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
  6 .bss          00002b1c  100000a8  100000a8  000100a8  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 11 .init_array   00000004  1a005530  1a005530  00015530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a005534  1a005534  00015534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a4  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 18 .noinit       00000000  10002bc4  10002bc4  000200a4  2**2
                  CONTENTS
 19 .debug_info   0002aa90  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 000055ce  00000000  00000000  0004ab34  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000f70  00000000  00000000  00050102  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00001088  00000000  00000000  00051072  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  000101c3  00000000  00000000  000520fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   000139b1  00000000  00000000  000622bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0002fca9  00000000  00000000  00075c6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      0000007f  00000000  00000000  000a5917  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000037  00000000  00000000  000a5996  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00002ed8  00000000  00000000  000a59d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_loc    0000ac77  00000000  00000000  000a88a8  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a8 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a005530 l    d  .init_array	00000000 .init_array
1a005534 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002bc4 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0034a0 l     F .text	000000a4 uartProcessIRQ
10002af4 l     O .bss	00000004 rxIsrCallbackUART0
10002af8 l     O .bss	00000004 rxIsrCallbackUART2
10002afc l     O .bss	00000004 rxIsrCallbackUART3
10002b00 l     O .bss	00000004 txIsrCallbackUART0
10002b04 l     O .bss	00000004 txIsrCallbackUART2
10002b08 l     O .bss	00000004 txIsrCallbackUART3
1a005300 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 freeRTOS_blinky.c
100000a8 l     O .bss	00000001 debugPrint
00000000 l    df *ABS*	00000000 DriverDinamicMemoryRTOS.c
00000000 l    df *ABS*	00000000 Task.c
100000a9 l     O .bss	00000001 index.14065
100000aa l     O .bss	00000001 ready.14066
100000ab l     O .bss	00000001 startFrame.14067
00000000 l    df *ABS*	00000000 system.c
100000ac l     O .bss	00000004 heap_end.5778
00000000 l    df *ABS*	00000000 heap_4.c
1a0006d8 l     F .text	00000064 prvHeapInit
100000b4 l     O .bss	00002000 ucHeap
1a00073c l     F .text	00000058 prvInsertBlockIntoFreeList
100000b0 l     O .bss	00000004 pxEnd
100020b4 l     O .bss	00000004 xBlockAllocatedBit
100020b8 l     O .bss	00000004 xFreeBytesRemaining
100020bc l     O .bss	00000004 xMinimumEverFreeBytesRemaining
100020c0 l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 queue.c
1a000920 l     F .text	00000012 prvGetDisinheritPriorityAfterTimeout
1a000932 l     F .text	0000001e prvIsQueueFull
1a000950 l     F .text	0000001a prvIsQueueEmpty
1a00096a l     F .text	00000076 prvCopyDataToQueue
1a0009e0 l     F .text	00000024 prvCopyDataFromQueue
1a000a04 l     F .text	0000006e prvUnlockQueue
1a000af8 l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
100020c8 l     O .bss	00000168 uxIdleTaskStack.10728
10002230 l     O .bss	000005a0 uxTimerTaskStack.10735
100027d0 l     O .bss	00000060 xIdleTaskTCB.10727
10002830 l     O .bss	00000060 xTimerTaskTCB.10734
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a001274 l     F .text	0000002c prvResetNextTaskUnblockTime
1a0012a0 l     F .text	00000092 prvInitialiseNewTask
1a001334 l     F .text	00000068 prvInitialiseTaskLists
1a00139c l     F .text	000000ac prvAddNewTaskToReadyList
1a001448 l     F .text	00000038 prvDeleteTCB
1a001480 l     F .text	0000004c prvCheckTasksWaitingTermination
1a0014cc l     F .text	00000028 prvIdleTask
1a0014f4 l     F .text	00000098 prvAddCurrentTaskToDelayedList
10002894 l     O .bss	00000004 pxDelayedTaskList
10002898 l     O .bss	00000004 pxOverflowDelayedTaskList
1000289c l     O .bss	0000008c pxReadyTasksLists
10002928 l     O .bss	00000004 uxCurrentNumberOfTasks
1000292c l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
10002930 l     O .bss	00000004 uxPendedTicks
10002934 l     O .bss	00000004 uxSchedulerSuspended
10002938 l     O .bss	00000004 uxTaskNumber
1000293c l     O .bss	00000004 uxTopReadyPriority
10002940 l     O .bss	00000014 xDelayedTaskList1
10002954 l     O .bss	00000014 xDelayedTaskList2
10002968 l     O .bss	00000004 xNextTaskUnblockTime
1000296c l     O .bss	00000004 xNumOfOverflows
10002970 l     O .bss	00000014 xPendingReadyList
10002984 l     O .bss	00000004 xSchedulerRunning
10002988 l     O .bss	00000014 xSuspendedTaskList
1000299c l     O .bss	00000014 xTasksWaitingTermination
100029b0 l     O .bss	00000004 xTickCount
100029b4 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a001ed4 l     F .text	00000020 prvGetNextExpireTime
1a001ef4 l     F .text	00000048 prvInsertTimerInActiveList
1a001f3c l     F .text	00000070 prvCheckForValidListAndQueue
1a001fac l     F .text	00000040 prvInitialiseNewTimer
1a00237c l     F .text	00000016 prvTimerTask
1a002108 l     F .text	00000078 prvSwitchTimerLists
1a002180 l     F .text	0000002c prvSampleTimeNow
1a0021ac l     F .text	00000060 prvProcessExpiredTimer
1a00220c l     F .text	00000074 prvProcessTimerOrBlockTask
1a002280 l     F .text	000000fc prvProcessReceivedCommands
100029b8 l     O .bss	00000004 pxCurrentTimerList
100029bc l     O .bss	00000004 pxOverflowTimerList
100029c0 l     O .bss	000000a0 ucStaticTimerQueueStorage.11828
10002a60 l     O .bss	00000014 xActiveTimerList1
10002a74 l     O .bss	00000014 xActiveTimerList2
10002a88 l     O .bss	00000004 xLastTime.11777
10002a8c l     O .bss	00000050 xStaticTimerQueue.11827
10002adc l     O .bss	00000004 xTimerQueue
10002ae0 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a002394 l     F .text	00000040 prvTaskExitError
1a0023d4 l     F .text	00000022 prvPortStartFirstTask
1a0023fc l     F .text	0000000e vPortEnableVFP
1a002460 l       .text	00000000 pxCurrentTCBConst2
1a002540 l       .text	00000000 pxCurrentTCBConst
10002ae4 l     O .bss	00000001 ucMaxSysCallPriority
10002ae8 l     O .bss	00000004 ulMaxPRIGROUPValue
10000000 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 board.c
1a002714 l     F .text	00000044 Board_LED_Init
1a002758 l     F .text	00000040 Board_TEC_Init
1a002798 l     F .text	00000040 Board_GPIO_Init
1a0027d8 l     F .text	00000030 Board_ADC_Init
1a002808 l     F .text	00000038 Board_SPI_Init
1a002840 l     F .text	00000024 Board_I2C_Init
1a00518c l     O .text	00000008 GpioButtons
1a005194 l     O .text	0000000c GpioLeds
1a0051a0 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0051b8 l     O .text	00000004 InitClkStates
1a0051bc l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0029b0 l     F .text	0000002c Chip_UART_GetIndex
1a005230 l     O .text	00000008 UART_BClock
1a005238 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a002b58 l     F .text	00000014 Chip_ADC_GetClockIndex
1a002b6c l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002c20 l     F .text	000000a4 pll_calc_divs
1a002cc4 l     F .text	0000010c pll_get_frac
1a002dd0 l     F .text	0000004c Chip_Clock_FindBaseClock
1a003044 l     F .text	00000022 Chip_Clock_GetDivRate
10002aec l     O .bss	00000008 audio_usb_pll_freq
1a00524c l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0052b8 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a00331c l     F .text	00000014 Chip_SSP_GetClockIndex
1a003330 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000004 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000003c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_tick.c
10002b0c l     O .bss	00000004 callBackFuncParams
10002b10 l     O .bss	00000008 tickCounter
10002b18 l     O .bss	00000004 tickHookFunction
10002b1c l     O .bss	00000030 tickerObject.11826
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0037e4 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002b4c l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_print.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 snprintf.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a004354 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a0049a4 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 impure.c
10000044 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a005534 l       .init_array	00000000 __init_array_end
1a005530 l       .bss_RAM5	00000000 __preinit_array_end
1a005530 l       .init_array	00000000 __init_array_start
1a005530 l       .bss_RAM5	00000000 __preinit_array_start
1a0050e2 g     F .text	00000010 _malloc_usable_size_r
1a002e68 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000624 g     F .text	00000012 _isatty_r
1a003f44 g     F .text	000000b8 _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a003678 g     F .text	00000014 uartRxRead
1a000636 g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0024a8 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a003f14 g     F .text	00000030 printf
1a0028f6 g     F .text	00000008 __stdio_init
1a004f8e g     F .text	00000024 __sseek
1a0043d4 g     F .text	00000060 __sinit
1a004074 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a00115c g     F .text	00000052 vQueueWaitForMessageRestricted
1a0043a8 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a002c12 g     F .text	0000000c Chip_ADC_SetResolution
1a005094 g     F .text	00000002 __malloc_unlock
1a002544 g     F .text	0000002c SysTick_Handler
1a002a30 g     F .text	00000040 Chip_UART_SetBaud
1a000580  w    F .text	00000002 initialise_monitor_handles
1a003b8c g     F .text	00000008 printString
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a00289c g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a005060 g     F .text	00000032 memmove
10002b58 g     O .bss	00000004 SemTxUart
1a0024e0 g     F .text	00000064 PendSV_Handler
1a00400c g     F .text	00000068 snprintf
1a000d74 g     F .text	000000cc xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a00553c g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
10002890 g     O .bss	00000004 pxCurrentTCB
1a00061a g     F .text	0000000a _fstat_r
53ff730a g       *ABS*	00000000 __valid_user_code_checksum
1a00553c g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0003cc g     F .text	00000026 ModuleDinamicMemory_initialize
1a001bcc g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a0030e6 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001bc g     F .text	0000000a UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0025a8 g     F .text	00000110 xPortStartScheduler
1a003eec g     F .text	00000016 memcpy
1a001ad8 g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a00439c g     F .text	0000000c _cleanup_r
1a0047b4 g     F .text	000001f0 _svfprintf_r
1a002570  w    F .text	00000038 vPortSetupTimerInterrupt
1a003ba4 g     F .text	00000000 .hidden __aeabi_uldivmod
10002bc4 g       .noinit	00000000 _noinit
1a003ffc g     F .text	00000010 puts
1a0008b0 g     F .text	00000070 vPortFree
1a003736 g     F .text	00000018 uartWriteString
10002bbc g     O .bss	00000004 SystemCoreClock
1a0029dc g     F .text	00000054 Chip_UART_Init
1a000f98 g     F .text	0000019c xQueueSemaphoreTake
1a003764 g     F .text	00000034 tickerCallback
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a0026b8 g     F .text	0000005c vPortValidateInterruptPriority
10002b5c g     O .bss	00000004 SemRxUart
1a000180  w    F .text	00000002 UsageFault_Handler
1a003164 g     F .text	0000004c Chip_Clock_GetRate
1a0011ca g     F .text	00000018 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a003b7c g     F .text	00000010 printInitUart
1a002938 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a003bd4 g     F .text	000002cc .hidden __udivmoddi4
1a0006b8 g     F .text	00000020 _sbrk_r
1a005188 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000640 g     F .text	0000004e _read_r
1a0011c4 g     F .text	00000006 vListInitialiseItem
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a000e40 g     F .text	00000158 xQueueReceive
10002b7c g     O .bss	00000040 xQueueRegistry
1a001258 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a005534 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a0054f8 g     O .text	00000004 _global_impure_ptr
1a005096 g     F .text	0000004c _realloc_r
1a003ea4 g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000794 g     F .text	0000011c pvPortMalloc
1a0028b8 g     F .text	0000002c Board_Init
1a00060e  w    F .text	00000002 _init
1a0011ae g     F .text	00000016 vListInitialise
1a00044c g     F .text	0000006c myTask_1
1a000114 g       .text	00000000 __data_section_table
1a001708 g     F .text	0000000c xTaskGetTickCount
1a000bf8 g     F .text	0000017c xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002bc4 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a000584 g     F .text	00000088 Reset_Handler
1a003798 g     F .text	0000004c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a003414 g     F .text	00000038 Chip_I2C_SetClockRate
1a001d48 g     F .text	000000b0 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a000500 g     F .text	00000080 CallbackRx
1a002e1c g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a001b40 g     F .text	0000008c xTaskRemoveFromEventList
1a001272 g     F .text	00000002 vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a005498 g     O .text	00000020 __sf_fake_stderr
1a00400c g     F .text	00000068 sniprintf
1a0033f0 g     F .text	00000024 Chip_I2C_Init
1a00374e g     F .text	0000000a UART2_IRQHandler
1a003b94 g     F .text	00000010 printEnter
1a002fd8 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a004700 g     F .text	000000b4 __ssputs_r
1a005354 g     O .text	00000140 gpioPinsInit
1a003544 g     F .text	00000090 uartInterrupt
1a00371c g     F .text	0000001a uartWriteByte
1a001eb8 g     F .text	0000001c pvTaskIncrementMutexHeldCount
1a003348 g     F .text	00000012 Chip_SSP_SetClockRate
1a003a56 g     F .text	00000016 gpioToggle
1a0049d2 g     F .text	00000024 __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a004fc0 g     F .text	00000000 memchr
1a001be4 g     F .text	00000080 xTaskCheckForTimeOut
1a0045b0 g     F .text	0000009c _free_r
1a0030c0 g     F .text	00000026 Chip_Clock_GetBaseClock
1a001c90 g     F .text	000000b8 xTaskPriorityInherit
100000a8 g       .bss	00000000 _bss
1a002be0 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0004b8 g     F .text	00000048 TaskTxUart
1a0016f8 g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a00335a g     F .text	0000003e Chip_SSP_SetBitRate
1a001216 g     F .text	00000028 uxListRemove
1a003318 g     F .text	00000002 Chip_GPIO_Init
1a0051b4 g     O .text	00000004 OscRateIn
1a0036a0 g     F .text	0000007c uartInit
1a00158c g     F .text	00000072 xTaskCreateStatic
10002bc4 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001a10 g     F .text	000000c8 vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000b1a g     F .text	00000090 xQueueGenericCreateStatic
1a001b08 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
10002b60 g     O .bss	0000001c ModuleData
1a000610 g     F .text	0000000a _close_r
1a003818 g     F .text	00000194 gpioInit
1a001240 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a00209c g     F .text	0000006c xTimerGenericCommand
1a004118 g     F .text	000000dc __swsetup_r
1a001270 g     F .text	00000002 vApplicationStackOverflowHook
1a003ea0  w    F .text	00000002 .hidden __aeabi_ldiv0
1a004434 g     F .text	00000078 __sfp
1a004f34 g     F .text	00000022 __sread
1a003a6c g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a005092 g     F .text	00000002 __malloc_lock
1a002888 g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a004300 g     F .text	00000054 _fflush_r
1a0054b8 g     O .text	00000020 __sf_fake_stdin
1a002e84 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a003f02 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	000000cc main
1a000440 g     F .text	0000000a ModuleDinamicMemory_Free
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a0011e2 g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a002440 g     F .text	00000024 SVC_Handler
1a004fb2 g     F .text	00000008 __sclose
1a001fec g     F .text	00000064 xTimerCreateTimerTask
1a00464c g     F .text	000000b4 _malloc_r
1a003660 g     F .text	00000018 uartTxReady
1a001920 g     F .text	000000a4 vTaskDelayUntil
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a0030f4 g     F .text	0000003c Chip_Clock_EnableOpts
1a0028ee g     F .text	00000008 __stdio_getchar
1a000baa g     F .text	0000004e xQueueGenericCreate
1a002ea0 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002f58 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a00344c g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a0039ac g     F .text	00000056 gpioWrite
1a00060c  w    F .text	00000002 _fini
1a003f14 g     F .text	00000030 iprintf
1a00182c g     F .text	000000f4 xTaskResumeAll
1a001664 g     F .text	00000094 vTaskStartScheduler
1a002ba0 g     F .text	00000040 Chip_ADC_Init
10002bc0 g     O .bss	00000004 g_pUsbApi
1a002900 g     F .text	00000038 Board_SetupMuxing
1a002a70 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a00068e g     F .text	00000028 _write_r
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a004c24 g     F .text	000000ea _printf_common
10000040 g     O .data	00000004 _impure_ptr
1a0041f4 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0047b4 g     F .text	000001f0 _svfiprintf_r
1a00368c g     F .text	00000014 uartTxWrite
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a001c64 g     F .text	0000000c vTaskMissedYield
10002bc4 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a003398 g     F .text	00000038 Chip_SSP_Init
1a001134 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a001714 g     F .text	00000118 xTaskIncrementTick
1a0044e8 g     F .text	00000048 __swhatbuf_r
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a002864 g     F .text	00000024 Board_Debug_Init
1a0028e4 g     F .text	0000000a __stdio_putchar
1a000a74 g     F .text	00000084 xQueueGenericReset
100000a4 g       .data	00000000 _edata
1a0033d0 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a0015fe g     F .text	00000066 xTaskCreate
1a0031c4 g     F .text	00000154 Chip_SetupCoreClock
1a004f56 g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a0049f8 g     F .text	0000022c _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a0044ac g     F .text	0000003c _fwalk_reent
1a0031b0 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0019c4 g     F .text	0000004c vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0054d8 g     O .text	00000020 __sf_fake_stdout
1a001c70 g     F .text	00000020 xTaskGetSchedulerState
1a001df8 g     F .text	000000c0 vTaskPriorityDisinheritAfterTimeout
1a003ea0  w    F .text	00000002 .hidden __aeabi_idiv0
1a0035d4 g     F .text	0000008c uartCallbackSet
1a00017e  w    F .text	00000002 BusFault_Handler
1a004530 g     F .text	00000080 __smakebuf_r
1a002410 g     F .text	0000002c pxPortInitialiseStack
1a004d10 g     F .text	00000224 _printf_i
1a003130 g     F .text	00000034 Chip_Clock_Enable
1a003758 g     F .text	0000000a UART3_IRQHandler
1a0003f2 g     F .text	00000038 ModuleDinamicMemory_send
10002b54 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a002050 g     F .text	0000004c xTimerCreateStatic
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a003a02 g     F .text	00000054 gpioRead
1a003a88 g     F .text	000000f4 boardInit
1a002464 g     F .text	00000044 vPortEnterCritical
1a00042a g     F .text	00000016 ModuleDinamicMemory_receive
10002b50 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0049f8 g     F .text	0000022c _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a003068 g     F .text	00000058 Chip_Clock_SetBaseClock
1a003484 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a0029a4 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 85 05 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 0a 73 ff 53     }............s.S
	...
1a00002c:	41 24 00 1a 85 01 00 1a 00 00 00 00 e1 24 00 1a     A$...........$..
1a00003c:	45 25 00 1a                                         E%..

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	6d 3a 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     m:..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bd 01 00 1a bb 01 00 1a 4f 37 00 1a 59 37 00 1a     ........O7..Y7..
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a00553c 	.word	0x1a00553c
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a4 	.word	0x000000a4
1a000120:	1a00553c 	.word	0x1a00553c
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a00553c 	.word	0x1a00553c
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a00553c 	.word	0x1a00553c
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a00553c 	.word	0x1a00553c
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a8 	.word	0x100000a8
1a000154:	00002b1c 	.word	0x00002b1c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
        __asm__ volatile("wfi");
    }
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
    PendSV_Handler,                 // The PendSV handler
    SysTick_Handler,                // The SysTick handler
};

__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
        *pulDest++ = *pulSrc++;
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
        *pulDest++ = 0;
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>

1a0001bc <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a0001bc:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a0001be:	2000      	movs	r0, #0
1a0001c0:	f003 f96e 	bl	1a0034a0 <uartProcessIRQ>
}
1a0001c4:	bd08      	pop	{r3, pc}
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x000000001a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:


DEBUG_PRINT_ENABLE;

int main(void)
{
1a000300:	b500      	push	{lr}
1a000302:	b085      	sub	sp, #20
	// ---------- CONFIGURACIONES ------------------------------
	// Inicializar y configurar la plataforma
	boardConfig();
1a000304:	f003 fbc0 	bl	1a003a88 <boardInit>
	// UART for debug messages
	debugPrintConfigUart( UART_USB, 115200 );
1a000308:	4c22      	ldr	r4, [pc, #136]	; (1a000394 <main+0x94>)
1a00030a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
1a00030e:	2103      	movs	r1, #3
1a000310:	4620      	mov	r0, r4
1a000312:	f003 fc33 	bl	1a003b7c <printInitUart>
	debugPrintlnString( "Blinky con freeRTOS y sAPI." );
1a000316:	4920      	ldr	r1, [pc, #128]	; (1a000398 <main+0x98>)
1a000318:	7820      	ldrb	r0, [r4, #0]
1a00031a:	f003 fc37 	bl	1a003b8c <printString>
1a00031e:	7820      	ldrb	r0, [r4, #0]
1a000320:	f003 fc38 	bl	1a003b94 <printEnter>



	uartConfig(UART_USB, 115200);
1a000324:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000328:	2003      	movs	r0, #3
1a00032a:	f003 f9b9 	bl	1a0036a0 <uartInit>
//	// Seteo un callback al evento de recepcion y habilito su interrupcion
	uartCallbackSet(UART_USB, UART_RECEIVE, CallbackRx, NULL);
1a00032e:	2300      	movs	r3, #0
1a000330:	4a1a      	ldr	r2, [pc, #104]	; (1a00039c <main+0x9c>)
1a000332:	4619      	mov	r1, r3
1a000334:	2003      	movs	r0, #3
1a000336:	f003 f94d 	bl	1a0035d4 <uartCallbackSet>
//	// Habilito todas las interrupciones de UART_USB
	uartInterrupt(UART_USB, true);
1a00033a:	2101      	movs	r1, #1
1a00033c:	2003      	movs	r0, #3
1a00033e:	f003 f901 	bl	1a003544 <uartInterrupt>

	SemTxUart = xSemaphoreCreateBinary();
1a000342:	2203      	movs	r2, #3
1a000344:	2100      	movs	r1, #0
1a000346:	2001      	movs	r0, #1
1a000348:	f000 fc2f 	bl	1a000baa <xQueueGenericCreate>
1a00034c:	4b14      	ldr	r3, [pc, #80]	; (1a0003a0 <main+0xa0>)
1a00034e:	6018      	str	r0, [r3, #0]
	//xPointerQueue = xQueueCreate(1 , sizeof(char *));
	xTaskCreate(TaskTxUart, (const char *)"TaskTxUart",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000350:	2400      	movs	r4, #0
1a000352:	9401      	str	r4, [sp, #4]
1a000354:	2501      	movs	r5, #1
1a000356:	9500      	str	r5, [sp, #0]
1a000358:	4623      	mov	r3, r4
1a00035a:	22b4      	movs	r2, #180	; 0xb4
1a00035c:	4911      	ldr	r1, [pc, #68]	; (1a0003a4 <main+0xa4>)
1a00035e:	4812      	ldr	r0, [pc, #72]	; (1a0003a8 <main+0xa8>)
1a000360:	f001 f94d 	bl	1a0015fe <xTaskCreate>
	xTaskCreate(myTask_1, (const char *)"myTask_1",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000364:	9401      	str	r4, [sp, #4]
1a000366:	9500      	str	r5, [sp, #0]
1a000368:	4623      	mov	r3, r4
1a00036a:	22b4      	movs	r2, #180	; 0xb4
1a00036c:	490f      	ldr	r1, [pc, #60]	; (1a0003ac <main+0xac>)
1a00036e:	4810      	ldr	r0, [pc, #64]	; (1a0003b0 <main+0xb0>)
1a000370:	f001 f945 	bl	1a0015fe <xTaskCreate>

	ModuleDinamicMemory_initialize(&ModuleData,50,xQueueGenericSend,xQueueReceive,xQueueGenericCreate,pvPortMalloc, vPortFree);
1a000374:	4b0f      	ldr	r3, [pc, #60]	; (1a0003b4 <main+0xb4>)
1a000376:	9302      	str	r3, [sp, #8]
1a000378:	4b0f      	ldr	r3, [pc, #60]	; (1a0003b8 <main+0xb8>)
1a00037a:	9301      	str	r3, [sp, #4]
1a00037c:	4b0f      	ldr	r3, [pc, #60]	; (1a0003bc <main+0xbc>)
1a00037e:	9300      	str	r3, [sp, #0]
1a000380:	4b0f      	ldr	r3, [pc, #60]	; (1a0003c0 <main+0xc0>)
1a000382:	4a10      	ldr	r2, [pc, #64]	; (1a0003c4 <main+0xc4>)
1a000384:	2132      	movs	r1, #50	; 0x32
1a000386:	4810      	ldr	r0, [pc, #64]	; (1a0003c8 <main+0xc8>)
1a000388:	f000 f820 	bl	1a0003cc <ModuleDinamicMemory_initialize>

	// Iniciar scheduler
	vTaskStartScheduler();
1a00038c:	f001 f96a 	bl	1a001664 <vTaskStartScheduler>
1a000390:	e7fe      	b.n	1a000390 <main+0x90>
1a000392:	bf00      	nop
1a000394:	100000a8 	.word	0x100000a8
1a000398:	1a0050f4 	.word	0x1a0050f4
1a00039c:	1a000501 	.word	0x1a000501
1a0003a0:	10002b58 	.word	0x10002b58
1a0003a4:	1a005110 	.word	0x1a005110
1a0003a8:	1a0004b9 	.word	0x1a0004b9
1a0003ac:	1a00511c 	.word	0x1a00511c
1a0003b0:	1a00044d 	.word	0x1a00044d
1a0003b4:	1a0008b1 	.word	0x1a0008b1
1a0003b8:	1a000795 	.word	0x1a000795
1a0003bc:	1a000bab 	.word	0x1a000bab
1a0003c0:	1a000e41 	.word	0x1a000e41
1a0003c4:	1a000bf9 	.word	0x1a000bf9
1a0003c8:	10002b60 	.word	0x10002b60

1a0003cc <ModuleDinamicMemory_initialize>:

#include "DriverDinamicMemoryRTOS.h"
#include "Task.h"
void ModuleDinamicMemory_initialize( Module_Data_t *obj , uint32_t MaxLength, xQueueSendFCN xQueueSendFCN,xQueueReceiveFCN xQueueReceiveFCN, xQueueCreateFCN xQueueCreateFCN, pvPortMallocFCN pvPortMallocFCN,vPortFreeFCN vPortFreeFCN)
{
1a0003cc:	b570      	push	{r4, r5, r6, lr}
1a0003ce:	4604      	mov	r4, r0
1a0003d0:	4616      	mov	r6, r2
1a0003d2:	461d      	mov	r5, r3
1a0003d4:	9b04      	ldr	r3, [sp, #16]
	obj->xMaxStringLength = MaxLength;
1a0003d6:	7101      	strb	r1, [r0, #4]
   //obj->xPointerQueue = xQueueCreate( 2 , sizeof( char * ) ); /*cola punteros tipo char*/
	obj->xQueueCreateFunction =xQueueCreateFCN;
1a0003d8:	6183      	str	r3, [r0, #24]
	obj->xPointerQueue = obj->xQueueCreateFunction( 2 , sizeof( char * ) , 0);
1a0003da:	2200      	movs	r2, #0
1a0003dc:	2104      	movs	r1, #4
1a0003de:	2002      	movs	r0, #2
1a0003e0:	4798      	blx	r3
1a0003e2:	6020      	str	r0, [r4, #0]
	obj->xQueueSendFunction = xQueueSendFCN;
1a0003e4:	60a6      	str	r6, [r4, #8]
	obj->xQueueReceiveFunction = xQueueReceiveFCN;
1a0003e6:	60e5      	str	r5, [r4, #12]
	obj->pvPortMallocFunction = pvPortMallocFCN;
1a0003e8:	9b05      	ldr	r3, [sp, #20]
1a0003ea:	6123      	str	r3, [r4, #16]
	obj->vPortFreeFunction = vPortFreeFCN;
1a0003ec:	9b06      	ldr	r3, [sp, #24]
1a0003ee:	6163      	str	r3, [r4, #20]
}
1a0003f0:	bd70      	pop	{r4, r5, r6, pc}

1a0003f2 <ModuleDinamicMemory_send>:

void ModuleDinamicMemory_send( Module_Data_t *obj , char* pbuf , uint32_t var,uint32_t portMaxDelay)
{
1a0003f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0003f6:	b082      	sub	sp, #8
1a0003f8:	4604      	mov	r4, r0
1a0003fa:	460e      	mov	r6, r1
1a0003fc:	4690      	mov	r8, r2
1a0003fe:	461f      	mov	r7, r3
	//char* PcStringToSend = pvPortMalloc( obj->xMaxStringLength );
	char* PcStringToSend = obj->pvPortMallocFunction( obj->xMaxStringLength );
1a000400:	6903      	ldr	r3, [r0, #16]
1a000402:	7920      	ldrb	r0, [r4, #4]
1a000404:	2100      	movs	r1, #0
1a000406:	4798      	blx	r3
1a000408:	ad02      	add	r5, sp, #8
1a00040a:	f845 0d04 	str.w	r0, [r5, #-4]!
	 snprintf( PcStringToSend ,obj->xMaxStringLength, pbuf , var); /*lleno buffer a enviar con una variable*/
1a00040e:	4643      	mov	r3, r8
1a000410:	4632      	mov	r2, r6
1a000412:	7921      	ldrb	r1, [r4, #4]
1a000414:	f003 fdfa 	bl	1a00400c <sniprintf>
	 obj->xQueueSendFunction(obj->xPointerQueue ,&PcStringToSend,portMaxDelay, 0);
1a000418:	68a6      	ldr	r6, [r4, #8]
1a00041a:	2300      	movs	r3, #0
1a00041c:	463a      	mov	r2, r7
1a00041e:	4629      	mov	r1, r5
1a000420:	6820      	ldr	r0, [r4, #0]
1a000422:	47b0      	blx	r6
     //xQueueSend( obj->xPointerQueue ,&PcStringToSend,portMAX_DELAY );
}
1a000424:	b002      	add	sp, #8
1a000426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a00042a <ModuleDinamicMemory_receive>:

char* ModuleDinamicMemory_receive(Module_Data_t *obj, uint32_t portMaxDelay){
1a00042a:	b500      	push	{lr}
1a00042c:	b083      	sub	sp, #12

	char* pbuffer; /*Dato recibido*/
	obj->xQueueReceiveFunction( obj->xPointerQueue , &pbuffer, portMaxDelay );
1a00042e:	68c3      	ldr	r3, [r0, #12]
1a000430:	460a      	mov	r2, r1
1a000432:	a901      	add	r1, sp, #4
1a000434:	6800      	ldr	r0, [r0, #0]
1a000436:	4798      	blx	r3
	//xQueueReceive( obj->xPointerQueue , &pbuffer, portMAX_DELAY );
	return pbuffer;
}
1a000438:	9801      	ldr	r0, [sp, #4]
1a00043a:	b003      	add	sp, #12
1a00043c:	f85d fb04 	ldr.w	pc, [sp], #4

1a000440 <ModuleDinamicMemory_Free>:

void ModuleDinamicMemory_Free(Module_Data_t *obj , char *ultimo_mensaje){
1a000440:	b508      	push	{r3, lr}
	obj->vPortFreeFunction(ultimo_mensaje);
1a000442:	6943      	ldr	r3, [r0, #20]
1a000444:	4608      	mov	r0, r1
1a000446:	4798      	blx	r3
	//vPortFree(ultimo_mensaje);
}
1a000448:	bd08      	pop	{r3, pc}
1a00044a:	Address 0x000000001a00044a is out of bounds.


1a00044c <myTask_1>:
Module_Data_t ModuleData;

/*=================================================================================*/

void myTask_1( void* taskParmPtr )
{
1a00044c:	b510      	push	{r4, lr}
1a00044e:	b082      	sub	sp, #8
	BaseType_t xStringNumber=0;
	BaseType_t xcopy;
	printf( "myTask_1\r\n" );
1a000450:	4815      	ldr	r0, [pc, #84]	; (1a0004a8 <myTask_1+0x5c>)
1a000452:	f003 fdd3 	bl	1a003ffc <puts>

	gpioWrite( LED1, ON );
1a000456:	2101      	movs	r1, #1
1a000458:	202d      	movs	r0, #45	; 0x2d
1a00045a:	f003 faa7 	bl	1a0039ac <gpioWrite>
	// Envia la tarea al estado bloqueado durante 1 s (delay)
	vTaskDelay( 1000 / portTICK_RATE_MS );
1a00045e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a000462:	f001 faaf 	bl	1a0019c4 <vTaskDelay>
	gpioWrite( LED1, OFF );
1a000466:	2100      	movs	r1, #0
1a000468:	202d      	movs	r0, #45	; 0x2d
1a00046a:	f003 fa9f 	bl	1a0039ac <gpioWrite>

	// Tarea periodica cada 500 ms
	portTickType xPeriodicity =  500 / portTICK_RATE_MS;
	portTickType xLastWakeTime = xTaskGetTickCount();
1a00046e:	f001 f94b 	bl	1a001708 <xTaskGetTickCount>
1a000472:	9001      	str	r0, [sp, #4]

/*=================================================================================*/

void myTask_1( void* taskParmPtr )
{
	BaseType_t xStringNumber=0;
1a000474:	2400      	movs	r4, #0
	while(TRUE) {
		//if( pdTRUE == xSemaphoreTake(SemRxUart, portMAX_DELAY) )
		{


			ModuleDinamicMemory_send(&ModuleData, "lala %d\r\n",xStringNumber,portMAX_DELAY);
1a000476:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
1a00047a:	4622      	mov	r2, r4
1a00047c:	490b      	ldr	r1, [pc, #44]	; (1a0004ac <myTask_1+0x60>)
1a00047e:	480c      	ldr	r0, [pc, #48]	; (1a0004b0 <myTask_1+0x64>)
1a000480:	f7ff ffb7 	bl	1a0003f2 <ModuleDinamicMemory_send>
			gpioToggle( LEDB );
1a000484:	202c      	movs	r0, #44	; 0x2c
1a000486:	f003 fae6 	bl	1a003a56 <gpioToggle>
			xStringNumber++;
1a00048a:	3401      	adds	r4, #1
			xSemaphoreGive(SemTxUart);
1a00048c:	2300      	movs	r3, #0
1a00048e:	461a      	mov	r2, r3
1a000490:	4619      	mov	r1, r3
1a000492:	4808      	ldr	r0, [pc, #32]	; (1a0004b4 <myTask_1+0x68>)
1a000494:	6800      	ldr	r0, [r0, #0]
1a000496:	f000 fbaf 	bl	1a000bf8 <xQueueGenericSend>
			// Envia la tarea al estado bloqueado durante xPeriodicity (delay periodico)
			vTaskDelayUntil( &xLastWakeTime, xPeriodicity );
1a00049a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
1a00049e:	a801      	add	r0, sp, #4
1a0004a0:	f001 fa3e 	bl	1a001920 <vTaskDelayUntil>
1a0004a4:	e7e7      	b.n	1a000476 <myTask_1+0x2a>
1a0004a6:	bf00      	nop
1a0004a8:	1a005158 	.word	0x1a005158
1a0004ac:	1a005164 	.word	0x1a005164
1a0004b0:	10002b60 	.word	0x10002b60
1a0004b4:	10002b58 	.word	0x10002b58

1a0004b8 <TaskTxUart>:
		}
	}
}

/*===========Task receive==================================================================================*/
void TaskTxUart( void* taskParmPtr ){
1a0004b8:	b538      	push	{r3, r4, r5, lr}
	char * rx;
	printf( "TaskTxUart\r\n" );
1a0004ba:	480d      	ldr	r0, [pc, #52]	; (1a0004f0 <TaskTxUart+0x38>)
1a0004bc:	f003 fd9e 	bl	1a003ffc <puts>

	while(true){
		if( pdTRUE == xSemaphoreTake(SemTxUart,portMAX_DELAY) ){
1a0004c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0004c4:	4b0b      	ldr	r3, [pc, #44]	; (1a0004f4 <TaskTxUart+0x3c>)
1a0004c6:	6818      	ldr	r0, [r3, #0]
1a0004c8:	f000 fd66 	bl	1a000f98 <xQueueSemaphoreTake>
1a0004cc:	2801      	cmp	r0, #1
1a0004ce:	d1f7      	bne.n	1a0004c0 <TaskTxUart+0x8>

			rx = ModuleDinamicMemory_receive(&ModuleData, portMAX_DELAY);
1a0004d0:	4c09      	ldr	r4, [pc, #36]	; (1a0004f8 <TaskTxUart+0x40>)
1a0004d2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0004d6:	4620      	mov	r0, r4
1a0004d8:	f7ff ffa7 	bl	1a00042a <ModuleDinamicMemory_receive>
1a0004dc:	4605      	mov	r5, r0
			printf( "rx %s\r\n",rx );
1a0004de:	4601      	mov	r1, r0
1a0004e0:	4806      	ldr	r0, [pc, #24]	; (1a0004fc <TaskTxUart+0x44>)
1a0004e2:	f003 fd17 	bl	1a003f14 <iprintf>
			ModuleDinamicMemory_Free(&ModuleData, rx);
1a0004e6:	4629      	mov	r1, r5
1a0004e8:	4620      	mov	r0, r4
1a0004ea:	f7ff ffa9 	bl	1a000440 <ModuleDinamicMemory_Free>
1a0004ee:	e7e7      	b.n	1a0004c0 <TaskTxUart+0x8>
1a0004f0:	1a005144 	.word	0x1a005144
1a0004f4:	10002b58 	.word	0x10002b58
1a0004f8:	10002b60 	.word	0x10002b60
1a0004fc:	1a005150 	.word	0x1a005150

1a000500 <CallbackRx>:
		}
	}
}

void CallbackRx( void *noUsado )
{	volatile char buffer[50];
1a000500:	b500      	push	{lr}
1a000502:	b08f      	sub	sp, #60	; 0x3c
	static volatile uint8_t index = 0,ready = 0,startFrame = 0;
	UBaseType_t uxSavedInterruptStatus;
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	char c = uartRxRead( UART_USB );
1a000504:	2003      	movs	r0, #3
1a000506:	f003 f8b7 	bl	1a003678 <uartRxRead>

	if(c == '{') startFrame = 1;
1a00050a:	287b      	cmp	r0, #123	; 0x7b
1a00050c:	d01f      	beq.n	1a00054e <CallbackRx+0x4e>
	if(startFrame)	buffer[index++]= c;
1a00050e:	4b18      	ldr	r3, [pc, #96]	; (1a000570 <CallbackRx+0x70>)
1a000510:	781b      	ldrb	r3, [r3, #0]
1a000512:	b1cb      	cbz	r3, 1a000548 <CallbackRx+0x48>
1a000514:	4a17      	ldr	r2, [pc, #92]	; (1a000574 <CallbackRx+0x74>)
1a000516:	7813      	ldrb	r3, [r2, #0]
1a000518:	b2db      	uxtb	r3, r3
1a00051a:	1c59      	adds	r1, r3, #1
1a00051c:	b2c9      	uxtb	r1, r1
1a00051e:	7011      	strb	r1, [r2, #0]
1a000520:	a90e      	add	r1, sp, #56	; 0x38
1a000522:	440b      	add	r3, r1
1a000524:	f803 0c34 	strb.w	r0, [r3, #-52]
	else return;

	if(index > sizeof(buffer)-1) index =0;
1a000528:	7813      	ldrb	r3, [r2, #0]
1a00052a:	b2db      	uxtb	r3, r3
1a00052c:	2b31      	cmp	r3, #49	; 0x31
1a00052e:	d902      	bls.n	1a000536 <CallbackRx+0x36>
1a000530:	4613      	mov	r3, r2
1a000532:	2200      	movs	r2, #0
1a000534:	701a      	strb	r2, [r3, #0]
	buffer[index] = 0;
1a000536:	4b0f      	ldr	r3, [pc, #60]	; (1a000574 <CallbackRx+0x74>)
1a000538:	781b      	ldrb	r3, [r3, #0]
1a00053a:	aa0e      	add	r2, sp, #56	; 0x38
1a00053c:	4413      	add	r3, r2
1a00053e:	2200      	movs	r2, #0
1a000540:	f803 2c34 	strb.w	r2, [r3, #-52]
	if(c == '}'){
1a000544:	287d      	cmp	r0, #125	; 0x7d
1a000546:	d006      	beq.n	1a000556 <CallbackRx+0x56>
	}
	//printf( "Recibimos <<%c>> por UART\r\n", c );
	//if(ready == 1) xSemaphoreGiveFromISR( SemRxUart, &xHigherPriorityTaskWoken );

	if(xHigherPriorityTaskWoken) portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
}
1a000548:	b00f      	add	sp, #60	; 0x3c
1a00054a:	f85d fb04 	ldr.w	pc, [sp], #4
	static volatile uint8_t index = 0,ready = 0,startFrame = 0;
	UBaseType_t uxSavedInterruptStatus;
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	char c = uartRxRead( UART_USB );

	if(c == '{') startFrame = 1;
1a00054e:	4b08      	ldr	r3, [pc, #32]	; (1a000570 <CallbackRx+0x70>)
1a000550:	2201      	movs	r2, #1
1a000552:	701a      	strb	r2, [r3, #0]
1a000554:	e7db      	b.n	1a00050e <CallbackRx+0xe>
	else return;

	if(index > sizeof(buffer)-1) index =0;
	buffer[index] = 0;
	if(c == '}'){
		startFrame = 0;
1a000556:	4613      	mov	r3, r2
1a000558:	4a05      	ldr	r2, [pc, #20]	; (1a000570 <CallbackRx+0x70>)
1a00055a:	7013      	strb	r3, [r2, #0]
		ready = 1;
1a00055c:	4a06      	ldr	r2, [pc, #24]	; (1a000578 <CallbackRx+0x78>)
1a00055e:	2101      	movs	r1, #1
1a000560:	7011      	strb	r1, [r2, #0]
		index =0;
1a000562:	4a04      	ldr	r2, [pc, #16]	; (1a000574 <CallbackRx+0x74>)
1a000564:	7013      	strb	r3, [r2, #0]
		printf( "Recibimos <<%s>> por UART\r\n", buffer );
1a000566:	a901      	add	r1, sp, #4
1a000568:	4804      	ldr	r0, [pc, #16]	; (1a00057c <CallbackRx+0x7c>)
1a00056a:	f003 fcd3 	bl	1a003f14 <iprintf>
1a00056e:	e7eb      	b.n	1a000548 <CallbackRx+0x48>
1a000570:	100000ab 	.word	0x100000ab
1a000574:	100000a9 	.word	0x100000a9
1a000578:	100000aa 	.word	0x100000aa
1a00057c:	1a005128 	.word	0x1a005128

1a000580 <initialise_monitor_handles>:

WEAK void initialise_monitor_handles(void);

void initialise_monitor_handles(void)
{
}
1a000580:	4770      	bx	lr
1a000582:	Address 0x000000001a000582 is out of bounds.


1a000584 <Reset_Handler>:
extern unsigned int __data_section_table;
extern unsigned int __data_section_table_end;
extern unsigned int __bss_section_table;
extern unsigned int __bss_section_table_end;

void Reset_Handler(void) {
1a000584:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a000586:	b672      	cpsid	i

    volatile unsigned int *RESET_CONTROL = (unsigned int *) 0x40053100;
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000588:	4b19      	ldr	r3, [pc, #100]	; (1a0005f0 <Reset_Handler+0x6c>)
1a00058a:	4a1a      	ldr	r2, [pc, #104]	; (1a0005f4 <Reset_Handler+0x70>)
1a00058c:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a00058e:	3304      	adds	r3, #4
1a000590:	4a19      	ldr	r2, [pc, #100]	; (1a0005f8 <Reset_Handler+0x74>)
1a000592:	601a      	str	r2, [r3, #0]

    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000594:	2300      	movs	r3, #0
1a000596:	e005      	b.n	1a0005a4 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000598:	4a18      	ldr	r2, [pc, #96]	; (1a0005fc <Reset_Handler+0x78>)
1a00059a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a00059e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    *(RESET_CONTROL + 0) = 0x10DF1000;
    *(RESET_CONTROL + 1) = 0x01DFF7FF;

    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0005a2:	3301      	adds	r3, #1
1a0005a4:	2b07      	cmp	r3, #7
1a0005a6:	d9f7      	bls.n	1a000598 <Reset_Handler+0x14>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
    }
    __asm__ volatile("cpsie i");
1a0005a8:	b662      	cpsie	i

    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    SectionTableAddr = &__data_section_table;
1a0005aa:	4b15      	ldr	r3, [pc, #84]	; (1a000600 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0005ac:	e007      	b.n	1a0005be <Reset_Handler+0x3a>
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0005ae:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0005b2:	689a      	ldr	r2, [r3, #8]
1a0005b4:	6859      	ldr	r1, [r3, #4]
1a0005b6:	6818      	ldr	r0, [r3, #0]
1a0005b8:	f7ff fde7 	bl	1a00018a <data_init>

    SectionTableAddr = &__data_section_table;
    while (SectionTableAddr < &__data_section_table_end) {
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0005bc:	4623      	mov	r3, r4

    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    SectionTableAddr = &__data_section_table;
    while (SectionTableAddr < &__data_section_table_end) {
1a0005be:	4a11      	ldr	r2, [pc, #68]	; (1a000604 <Reset_Handler+0x80>)
1a0005c0:	4293      	cmp	r3, r2
1a0005c2:	d3f4      	bcc.n	1a0005ae <Reset_Handler+0x2a>
1a0005c4:	e006      	b.n	1a0005d4 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
1a0005c6:	461c      	mov	r4, r3
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
1a0005c8:	6859      	ldr	r1, [r3, #4]
1a0005ca:	f854 0b08 	ldr.w	r0, [r4], #8
1a0005ce:	f7ff fdeb 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0005d2:	4623      	mov	r3, r4
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
1a0005d4:	4a0c      	ldr	r2, [pc, #48]	; (1a000608 <Reset_Handler+0x84>)
1a0005d6:	4293      	cmp	r3, r2
1a0005d8:	d3f5      	bcc.n	1a0005c6 <Reset_Handler+0x42>
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
    }

    SystemInit();
1a0005da:	f002 ff37 	bl	1a00344c <SystemInit>

    __libc_init_array();
1a0005de:	f003 fc61 	bl	1a003ea4 <__libc_init_array>
    initialise_monitor_handles();
1a0005e2:	f7ff ffcd 	bl	1a000580 <initialise_monitor_handles>
    main();
1a0005e6:	f7ff fe8b 	bl	1a000300 <main>
    while (1) {
        __asm__ volatile("wfi");
1a0005ea:	bf30      	wfi
1a0005ec:	e7fd      	b.n	1a0005ea <Reset_Handler+0x66>
1a0005ee:	bf00      	nop
1a0005f0:	40053100 	.word	0x40053100
1a0005f4:	10df1000 	.word	0x10df1000
1a0005f8:	01dff7ff 	.word	0x01dff7ff
1a0005fc:	e000e280 	.word	0xe000e280
1a000600:	1a000114 	.word	0x1a000114
1a000604:	1a000150 	.word	0x1a000150
1a000608:	1a000178 	.word	0x1a000178

1a00060c <_fini>:
    for (loop = 0; loop < len; loop = loop + 4)
        *pulDest++ = 0;
}

WEAK void _fini(void);
void _fini(void) {}
1a00060c:	4770      	bx	lr

1a00060e <_init>:

WEAK void _init(void);
void _init(void) {}
1a00060e:	4770      	bx	lr

1a000610 <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000610:	2309      	movs	r3, #9
1a000612:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000614:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000618:	4770      	bx	lr

1a00061a <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a00061a:	2358      	movs	r3, #88	; 0x58
1a00061c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00061e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000622:	4770      	bx	lr

1a000624 <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000624:	2902      	cmp	r1, #2
1a000626:	d801      	bhi.n	1a00062c <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a000628:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a00062a:	4770      	bx	lr
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a00062c:	2309      	movs	r3, #9
1a00062e:	6003      	str	r3, [r0, #0]
       return -1;
1a000630:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000634:	4770      	bx	lr

1a000636 <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000636:	2358      	movs	r3, #88	; 0x58
1a000638:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00063a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00063e:	4770      	bx	lr

1a000640 <_read_r>:
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000640:	2902      	cmp	r1, #2
1a000642:	d81f      	bhi.n	1a000684 <_read_r+0x44>
       SET_ERR(ENODEV);
       return -1;
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000648:	461d      	mov	r5, r3
1a00064a:	4617      	mov	r7, r2
1a00064c:	4606      	mov	r6, r0
  size_t i = 0;
1a00064e:	2400      	movs	r4, #0
  switch (fd) {
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000650:	42ac      	cmp	r4, r5
1a000652:	d211      	bcs.n	1a000678 <_read_r+0x38>
         int c = __stdio_getchar();
1a000654:	f002 f94b 	bl	1a0028ee <__stdio_getchar>
         if( c != -1 ){
1a000658:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00065c:	d0f8      	beq.n	1a000650 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a00065e:	f104 0801 	add.w	r8, r4, #1
1a000662:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a000664:	280d      	cmp	r0, #13
1a000666:	d003      	beq.n	1a000670 <_read_r+0x30>
1a000668:	280a      	cmp	r0, #10
1a00066a:	d001      	beq.n	1a000670 <_read_r+0x30>
  case 1:
  case 2:
      while( i < n ){
         int c = __stdio_getchar();
         if( c != -1 ){
            ((char*) b)[i++] = (char) c;
1a00066c:	4644      	mov	r4, r8
1a00066e:	e7ef      	b.n	1a000650 <_read_r+0x10>
            if( c == '\r' || c == '\n' ){
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a000670:	f002 f93d 	bl	1a0028ee <__stdio_getchar>
               return i;
1a000674:	4640      	mov	r0, r8
1a000676:	e003      	b.n	1a000680 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a000678:	2313      	movs	r3, #19
1a00067a:	6033      	str	r3, [r6, #0]
      return -1;
1a00067c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
         }
      }
      SET_ERR(ENODEV);
      return -1;
  default:
      SET_ERR(ENODEV);
1a000684:	2313      	movs	r3, #19
1a000686:	6003      	str	r3, [r0, #0]
      return -1;
1a000688:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
}
1a00068c:	4770      	bx	lr

1a00068e <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a00068e:	2902      	cmp	r1, #2
1a000690:	d80c      	bhi.n	1a0006ac <_write_r+0x1e>
   UNUSED(st);
   SET_ERR(ENOSYS);
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a000692:	b570      	push	{r4, r5, r6, lr}
1a000694:	461d      	mov	r5, r3
1a000696:	4616      	mov	r6, r2
   size_t i;
   switch (fd) {
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a000698:	2400      	movs	r4, #0
1a00069a:	e003      	b.n	1a0006a4 <_write_r+0x16>
           __stdio_putchar(((char*) b)[i]);
1a00069c:	5d30      	ldrb	r0, [r6, r4]
1a00069e:	f002 f921 	bl	1a0028e4 <__stdio_putchar>
   size_t i;
   switch (fd) {
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0006a2:	3401      	adds	r4, #1
1a0006a4:	42ac      	cmp	r4, r5
1a0006a6:	d3f9      	bcc.n	1a00069c <_write_r+0xe>
           __stdio_putchar(((char*) b)[i]);
       return n;
1a0006a8:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0006aa:	bd70      	pop	{r4, r5, r6, pc}
   case 2:
       for (i = 0; i < n; i++)
           __stdio_putchar(((char*) b)[i]);
       return n;
   default:
       SET_ERR(ENODEV);
1a0006ac:	2313      	movs	r3, #19
1a0006ae:	6003      	str	r3, [r0, #0]
       return -1;
1a0006b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   }
}
1a0006b4:	4770      	bx	lr
1a0006b6:	Address 0x000000001a0006b6 is out of bounds.


1a0006b8 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0006b8:	4b05      	ldr	r3, [pc, #20]	; (1a0006d0 <_sbrk_r+0x18>)
1a0006ba:	681b      	ldr	r3, [r3, #0]
1a0006bc:	b123      	cbz	r3, 1a0006c8 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0006be:	4b04      	ldr	r3, [pc, #16]	; (1a0006d0 <_sbrk_r+0x18>)
1a0006c0:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0006c2:	4401      	add	r1, r0
1a0006c4:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a0006c6:	4770      	bx	lr
void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
       heap_end = &_pvHeapStart;
1a0006c8:	4b01      	ldr	r3, [pc, #4]	; (1a0006d0 <_sbrk_r+0x18>)
1a0006ca:	4a02      	ldr	r2, [pc, #8]	; (1a0006d4 <_sbrk_r+0x1c>)
1a0006cc:	601a      	str	r2, [r3, #0]
1a0006ce:	e7f6      	b.n	1a0006be <_sbrk_r+0x6>
1a0006d0:	100000ac 	.word	0x100000ac
1a0006d4:	10002bc4 	.word	0x10002bc4

1a0006d8 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a0006d8:	4a12      	ldr	r2, [pc, #72]	; (1a000724 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a0006da:	f012 0f07 	tst.w	r2, #7
1a0006de:	d01e      	beq.n	1a00071e <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a0006e0:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0006e2:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a0006e6:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a0006ea:	4413      	add	r3, r2
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0006ec:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a0006ee:	480e      	ldr	r0, [pc, #56]	; (1a000728 <prvHeapInit+0x50>)
1a0006f0:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a0006f2:	2100      	movs	r1, #0
1a0006f4:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a0006f6:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a0006f8:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0006fa:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a0006fe:	480b      	ldr	r0, [pc, #44]	; (1a00072c <prvHeapInit+0x54>)
1a000700:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a000702:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a000704:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a000706:	1a99      	subs	r1, r3, r2
1a000708:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a00070a:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a00070c:	4b08      	ldr	r3, [pc, #32]	; (1a000730 <prvHeapInit+0x58>)
1a00070e:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000710:	4b08      	ldr	r3, [pc, #32]	; (1a000734 <prvHeapInit+0x5c>)
1a000712:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a000714:	4b08      	ldr	r3, [pc, #32]	; (1a000738 <prvHeapInit+0x60>)
1a000716:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a00071a:	601a      	str	r2, [r3, #0]
}
1a00071c:	4770      	bx	lr
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a00071e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a000722:	e7e4      	b.n	1a0006ee <prvHeapInit+0x16>
1a000724:	100000b4 	.word	0x100000b4
1a000728:	100020c0 	.word	0x100020c0
1a00072c:	100000b0 	.word	0x100000b0
1a000730:	100020bc 	.word	0x100020bc
1a000734:	100020b8 	.word	0x100020b8
1a000738:	100020b4 	.word	0x100020b4

1a00073c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a00073c:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a00073e:	4b13      	ldr	r3, [pc, #76]	; (1a00078c <prvInsertBlockIntoFreeList+0x50>)
1a000740:	681a      	ldr	r2, [r3, #0]
1a000742:	4282      	cmp	r2, r0
1a000744:	d31b      	bcc.n	1a00077e <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a000746:	6859      	ldr	r1, [r3, #4]
1a000748:	185c      	adds	r4, r3, r1
1a00074a:	4284      	cmp	r4, r0
1a00074c:	d103      	bne.n	1a000756 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a00074e:	6840      	ldr	r0, [r0, #4]
1a000750:	4401      	add	r1, r0
1a000752:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
1a000754:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a000756:	6841      	ldr	r1, [r0, #4]
1a000758:	1844      	adds	r4, r0, r1
1a00075a:	42a2      	cmp	r2, r4
1a00075c:	d113      	bne.n	1a000786 <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a00075e:	4c0c      	ldr	r4, [pc, #48]	; (1a000790 <prvInsertBlockIntoFreeList+0x54>)
1a000760:	6824      	ldr	r4, [r4, #0]
1a000762:	42a2      	cmp	r2, r4
1a000764:	d00d      	beq.n	1a000782 <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a000766:	6852      	ldr	r2, [r2, #4]
1a000768:	4411      	add	r1, r2
1a00076a:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a00076c:	681a      	ldr	r2, [r3, #0]
1a00076e:	6812      	ldr	r2, [r2, #0]
1a000770:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a000772:	4298      	cmp	r0, r3
1a000774:	d000      	beq.n	1a000778 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a000776:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a000778:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00077c:	4770      	bx	lr
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a00077e:	4613      	mov	r3, r2
1a000780:	e7de      	b.n	1a000740 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a000782:	6004      	str	r4, [r0, #0]
1a000784:	e7f5      	b.n	1a000772 <prvInsertBlockIntoFreeList+0x36>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a000786:	6002      	str	r2, [r0, #0]
1a000788:	e7f3      	b.n	1a000772 <prvInsertBlockIntoFreeList+0x36>
1a00078a:	bf00      	nop
1a00078c:	100020c0 	.word	0x100020c0
1a000790:	100000b0 	.word	0x100000b0

1a000794 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
1a000794:	b570      	push	{r4, r5, r6, lr}
1a000796:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
1a000798:	f000 ffae 	bl	1a0016f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
1a00079c:	4b3f      	ldr	r3, [pc, #252]	; (1a00089c <pvPortMalloc+0x108>)
1a00079e:	681b      	ldr	r3, [r3, #0]
1a0007a0:	b1a3      	cbz	r3, 1a0007cc <pvPortMalloc+0x38>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a0007a2:	4b3f      	ldr	r3, [pc, #252]	; (1a0008a0 <pvPortMalloc+0x10c>)
1a0007a4:	681b      	ldr	r3, [r3, #0]
1a0007a6:	421c      	tst	r4, r3
1a0007a8:	d013      	beq.n	1a0007d2 <pvPortMalloc+0x3e>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a0007aa:	f001 f83f 	bl	1a00182c <xTaskResumeAll>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
1a0007ae:	2600      	movs	r6, #0
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
1a0007b0:	f000 fd5f 	bl	1a001272 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a0007b4:	f016 0f07 	tst.w	r6, #7
1a0007b8:	d06e      	beq.n	1a000898 <pvPortMalloc+0x104>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0007ba:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007be:	f383 8811 	msr	BASEPRI, r3
1a0007c2:	f3bf 8f6f 	isb	sy
1a0007c6:	f3bf 8f4f 	dsb	sy
1a0007ca:	e7fe      	b.n	1a0007ca <pvPortMalloc+0x36>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
		{
			prvHeapInit();
1a0007cc:	f7ff ff84 	bl	1a0006d8 <prvHeapInit>
1a0007d0:	e7e7      	b.n	1a0007a2 <pvPortMalloc+0xe>
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
1a0007d2:	b194      	cbz	r4, 1a0007fa <pvPortMalloc+0x66>
			{
				xWantedSize += xHeapStructSize;
1a0007d4:	3408      	adds	r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a0007d6:	f014 0f07 	tst.w	r4, #7
1a0007da:	d00e      	beq.n	1a0007fa <pvPortMalloc+0x66>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a0007dc:	f024 0407 	bic.w	r4, r4, #7
1a0007e0:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
1a0007e2:	f004 0307 	and.w	r3, r4, #7
1a0007e6:	b143      	cbz	r3, 1a0007fa <pvPortMalloc+0x66>
1a0007e8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007ec:	f383 8811 	msr	BASEPRI, r3
1a0007f0:	f3bf 8f6f 	isb	sy
1a0007f4:	f3bf 8f4f 	dsb	sy
1a0007f8:	e7fe      	b.n	1a0007f8 <pvPortMalloc+0x64>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a0007fa:	b134      	cbz	r4, 1a00080a <pvPortMalloc+0x76>
1a0007fc:	4b29      	ldr	r3, [pc, #164]	; (1a0008a4 <pvPortMalloc+0x110>)
1a0007fe:	681b      	ldr	r3, [r3, #0]
1a000800:	42a3      	cmp	r3, r4
1a000802:	d306      	bcc.n	1a000812 <pvPortMalloc+0x7e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
1a000804:	4b28      	ldr	r3, [pc, #160]	; (1a0008a8 <pvPortMalloc+0x114>)
1a000806:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000808:	e009      	b.n	1a00081e <pvPortMalloc+0x8a>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a00080a:	f001 f80f 	bl	1a00182c <xTaskResumeAll>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
1a00080e:	2600      	movs	r6, #0
1a000810:	e7ce      	b.n	1a0007b0 <pvPortMalloc+0x1c>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a000812:	f001 f80b 	bl	1a00182c <xTaskResumeAll>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
1a000816:	2600      	movs	r6, #0
1a000818:	e7ca      	b.n	1a0007b0 <pvPortMalloc+0x1c>
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
				{
					pxPreviousBlock = pxBlock;
1a00081a:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a00081c:	4615      	mov	r5, r2
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a00081e:	686a      	ldr	r2, [r5, #4]
1a000820:	42a2      	cmp	r2, r4
1a000822:	d202      	bcs.n	1a00082a <pvPortMalloc+0x96>
1a000824:	682a      	ldr	r2, [r5, #0]
1a000826:	2a00      	cmp	r2, #0
1a000828:	d1f7      	bne.n	1a00081a <pvPortMalloc+0x86>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
1a00082a:	4a1c      	ldr	r2, [pc, #112]	; (1a00089c <pvPortMalloc+0x108>)
1a00082c:	6812      	ldr	r2, [r2, #0]
1a00082e:	42aa      	cmp	r2, r5
1a000830:	d014      	beq.n	1a00085c <pvPortMalloc+0xc8>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a000832:	681e      	ldr	r6, [r3, #0]
1a000834:	3608      	adds	r6, #8

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a000836:	682a      	ldr	r2, [r5, #0]
1a000838:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a00083a:	686b      	ldr	r3, [r5, #4]
1a00083c:	1b1b      	subs	r3, r3, r4
1a00083e:	2b10      	cmp	r3, #16
1a000840:	d914      	bls.n	1a00086c <pvPortMalloc+0xd8>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a000842:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000844:	f010 0f07 	tst.w	r0, #7
1a000848:	d00c      	beq.n	1a000864 <pvPortMalloc+0xd0>
1a00084a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00084e:	f383 8811 	msr	BASEPRI, r3
1a000852:	f3bf 8f6f 	isb	sy
1a000856:	f3bf 8f4f 	dsb	sy
1a00085a:	e7fe      	b.n	1a00085a <pvPortMalloc+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a00085c:	f000 ffe6 	bl	1a00182c <xTaskResumeAll>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
1a000860:	2600      	movs	r6, #0
1a000862:	e7a5      	b.n	1a0007b0 <pvPortMalloc+0x1c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a000864:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a000866:	606c      	str	r4, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a000868:	f7ff ff68 	bl	1a00073c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a00086c:	686a      	ldr	r2, [r5, #4]
1a00086e:	490d      	ldr	r1, [pc, #52]	; (1a0008a4 <pvPortMalloc+0x110>)
1a000870:	680b      	ldr	r3, [r1, #0]
1a000872:	1a9b      	subs	r3, r3, r2
1a000874:	600b      	str	r3, [r1, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a000876:	490d      	ldr	r1, [pc, #52]	; (1a0008ac <pvPortMalloc+0x118>)
1a000878:	6809      	ldr	r1, [r1, #0]
1a00087a:	428b      	cmp	r3, r1
1a00087c:	d201      	bcs.n	1a000882 <pvPortMalloc+0xee>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a00087e:	490b      	ldr	r1, [pc, #44]	; (1a0008ac <pvPortMalloc+0x118>)
1a000880:	600b      	str	r3, [r1, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a000882:	4b07      	ldr	r3, [pc, #28]	; (1a0008a0 <pvPortMalloc+0x10c>)
1a000884:	681b      	ldr	r3, [r3, #0]
1a000886:	4313      	orrs	r3, r2
1a000888:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a00088a:	2300      	movs	r3, #0
1a00088c:	602b      	str	r3, [r5, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a00088e:	f000 ffcd 	bl	1a00182c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
1a000892:	2e00      	cmp	r6, #0
1a000894:	d18e      	bne.n	1a0007b4 <pvPortMalloc+0x20>
1a000896:	e78b      	b.n	1a0007b0 <pvPortMalloc+0x1c>
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
1a000898:	4630      	mov	r0, r6
1a00089a:	bd70      	pop	{r4, r5, r6, pc}
1a00089c:	100000b0 	.word	0x100000b0
1a0008a0:	100020b4 	.word	0x100020b4
1a0008a4:	100020b8 	.word	0x100020b8
1a0008a8:	100020c0 	.word	0x100020c0
1a0008ac:	100020bc 	.word	0x100020bc

1a0008b0 <vPortFree>:
void vPortFree( void *pv )
{
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
1a0008b0:	b380      	cbz	r0, 1a000914 <vPortFree+0x64>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
1a0008b2:	b538      	push	{r3, r4, r5, lr}
1a0008b4:	4604      	mov	r4, r0

	if( pv != NULL )
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
1a0008b6:	f1a0 0508 	sub.w	r5, r0, #8

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a0008ba:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a0008be:	4916      	ldr	r1, [pc, #88]	; (1a000918 <vPortFree+0x68>)
1a0008c0:	6809      	ldr	r1, [r1, #0]
1a0008c2:	420a      	tst	r2, r1
1a0008c4:	d108      	bne.n	1a0008d8 <vPortFree+0x28>
1a0008c6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008ca:	f383 8811 	msr	BASEPRI, r3
1a0008ce:	f3bf 8f6f 	isb	sy
1a0008d2:	f3bf 8f4f 	dsb	sy
1a0008d6:	e7fe      	b.n	1a0008d6 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a0008d8:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a0008dc:	b140      	cbz	r0, 1a0008f0 <vPortFree+0x40>
1a0008de:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008e2:	f383 8811 	msr	BASEPRI, r3
1a0008e6:	f3bf 8f6f 	isb	sy
1a0008ea:	f3bf 8f4f 	dsb	sy
1a0008ee:	e7fe      	b.n	1a0008ee <vPortFree+0x3e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a0008f0:	ea22 0201 	bic.w	r2, r2, r1
1a0008f4:	f844 2c04 	str.w	r2, [r4, #-4]

				vTaskSuspendAll();
1a0008f8:	f000 fefe 	bl	1a0016f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
1a0008fc:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a000900:	4a06      	ldr	r2, [pc, #24]	; (1a00091c <vPortFree+0x6c>)
1a000902:	6813      	ldr	r3, [r2, #0]
1a000904:	440b      	add	r3, r1
1a000906:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a000908:	4628      	mov	r0, r5
1a00090a:	f7ff ff17 	bl	1a00073c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
1a00090e:	f000 ff8d 	bl	1a00182c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
1a000912:	bd38      	pop	{r3, r4, r5, pc}
1a000914:	4770      	bx	lr
1a000916:	bf00      	nop
1a000918:	100020b4 	.word	0x100020b4
1a00091c:	100020b8 	.word	0x100020b8

1a000920 <prvGetDisinheritPriorityAfterTimeout>:
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
1a000920:	6a43      	ldr	r3, [r0, #36]	; 0x24
1a000922:	b123      	cbz	r3, 1a00092e <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
1a000924:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a000926:	6818      	ldr	r0, [r3, #0]
1a000928:	f1c0 0007 	rsb	r0, r0, #7
1a00092c:	4770      	bx	lr
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
1a00092e:	2000      	movs	r0, #0
		}

		return uxHighestPriorityOfWaitingTasks;
	}
1a000930:	4770      	bx	lr

1a000932 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a000932:	b510      	push	{r4, lr}
1a000934:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000936:	f001 fd95 	bl	1a002464 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a00093a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a00093c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00093e:	429a      	cmp	r2, r3
1a000940:	d004      	beq.n	1a00094c <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a000942:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000944:	f001 fdb0 	bl	1a0024a8 <vPortExitCritical>

	return xReturn;
}
1a000948:	4620      	mov	r0, r4
1a00094a:	bd10      	pop	{r4, pc}

	taskENTER_CRITICAL();
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
		{
			xReturn = pdTRUE;
1a00094c:	2401      	movs	r4, #1
1a00094e:	e7f9      	b.n	1a000944 <prvIsQueueFull+0x12>

1a000950 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
1a000950:	b510      	push	{r4, lr}
1a000952:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000954:	f001 fd86 	bl	1a002464 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a000958:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a00095a:	b123      	cbz	r3, 1a000966 <prvIsQueueEmpty+0x16>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a00095c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a00095e:	f001 fda3 	bl	1a0024a8 <vPortExitCritical>

	return xReturn;
}
1a000962:	4620      	mov	r0, r4
1a000964:	bd10      	pop	{r4, pc}

	taskENTER_CRITICAL();
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
		{
			xReturn = pdTRUE;
1a000966:	2401      	movs	r4, #1
1a000968:	e7f9      	b.n	1a00095e <prvIsQueueEmpty+0xe>

1a00096a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
1a00096a:	b570      	push	{r4, r5, r6, lr}
1a00096c:	4604      	mov	r4, r0
1a00096e:	4616      	mov	r6, r2
BaseType_t xReturn = pdFALSE;
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000970:	6b85      	ldr	r5, [r0, #56]	; 0x38

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a000972:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000974:	b95a      	cbnz	r2, 1a00098e <prvCopyDataToQueue+0x24>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000976:	6803      	ldr	r3, [r0, #0]
1a000978:	b11b      	cbz	r3, 1a000982 <prvCopyDataToQueue+0x18>
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
1a00097a:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a00097c:	3501      	adds	r5, #1
1a00097e:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
1a000980:	bd70      	pop	{r4, r5, r6, pc}
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a000982:	6840      	ldr	r0, [r0, #4]
1a000984:	f001 f9e0 	bl	1a001d48 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a000988:	2300      	movs	r3, #0
1a00098a:	6063      	str	r3, [r4, #4]
1a00098c:	e7f6      	b.n	1a00097c <prvCopyDataToQueue+0x12>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
1a00098e:	b96e      	cbnz	r6, 1a0009ac <prvCopyDataToQueue+0x42>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a000990:	6880      	ldr	r0, [r0, #8]
1a000992:	f003 faab 	bl	1a003eec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a000996:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000998:	68a3      	ldr	r3, [r4, #8]
1a00099a:	4413      	add	r3, r2
1a00099c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a00099e:	6862      	ldr	r2, [r4, #4]
1a0009a0:	4293      	cmp	r3, r2
1a0009a2:	d319      	bcc.n	1a0009d8 <prvCopyDataToQueue+0x6e>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a0009a4:	6823      	ldr	r3, [r4, #0]
1a0009a6:	60a3      	str	r3, [r4, #8]
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
1a0009a8:	2000      	movs	r0, #0
1a0009aa:	e7e7      	b.n	1a00097c <prvCopyDataToQueue+0x12>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0009ac:	68c0      	ldr	r0, [r0, #12]
1a0009ae:	f003 fa9d 	bl	1a003eec <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a0009b2:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a0009b4:	4252      	negs	r2, r2
1a0009b6:	68e3      	ldr	r3, [r4, #12]
1a0009b8:	4413      	add	r3, r2
1a0009ba:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a0009bc:	6821      	ldr	r1, [r4, #0]
1a0009be:	428b      	cmp	r3, r1
1a0009c0:	d202      	bcs.n	1a0009c8 <prvCopyDataToQueue+0x5e>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a0009c2:	6863      	ldr	r3, [r4, #4]
1a0009c4:	441a      	add	r2, r3
1a0009c6:	60e2      	str	r2, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
1a0009c8:	2e02      	cmp	r6, #2
1a0009ca:	d001      	beq.n	1a0009d0 <prvCopyDataToQueue+0x66>
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
1a0009cc:	2000      	movs	r0, #0
1a0009ce:	e7d5      	b.n	1a00097c <prvCopyDataToQueue+0x12>
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a0009d0:	b125      	cbz	r5, 1a0009dc <prvCopyDataToQueue+0x72>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
1a0009d2:	3d01      	subs	r5, #1
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
1a0009d4:	2000      	movs	r0, #0
1a0009d6:	e7d1      	b.n	1a00097c <prvCopyDataToQueue+0x12>
1a0009d8:	2000      	movs	r0, #0
1a0009da:	e7cf      	b.n	1a00097c <prvCopyDataToQueue+0x12>
1a0009dc:	2000      	movs	r0, #0
1a0009de:	e7cd      	b.n	1a00097c <prvCopyDataToQueue+0x12>

1a0009e0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a0009e0:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0009e2:	b172      	cbz	r2, 1a000a02 <prvCopyDataFromQueue+0x22>
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
1a0009e4:	b510      	push	{r4, lr}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a0009e6:	68c3      	ldr	r3, [r0, #12]
1a0009e8:	4413      	add	r3, r2
1a0009ea:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a0009ec:	6844      	ldr	r4, [r0, #4]
1a0009ee:	42a3      	cmp	r3, r4
1a0009f0:	d301      	bcc.n	1a0009f6 <prvCopyDataFromQueue+0x16>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a0009f2:	6803      	ldr	r3, [r0, #0]
1a0009f4:	60c3      	str	r3, [r0, #12]
1a0009f6:	460c      	mov	r4, r1
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a0009f8:	68c1      	ldr	r1, [r0, #12]
1a0009fa:	4620      	mov	r0, r4
1a0009fc:	f003 fa76 	bl	1a003eec <memcpy>
	}
}
1a000a00:	bd10      	pop	{r4, pc}
1a000a02:	4770      	bx	lr

1a000a04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
1a000a04:	b538      	push	{r3, r4, r5, lr}
1a000a06:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
1a000a08:	f001 fd2c 	bl	1a002464 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
1a000a0c:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a000a10:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000a12:	e003      	b.n	1a000a1c <prvUnlockQueue+0x18>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
1a000a14:	f001 f926 	bl	1a001c64 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
1a000a18:	3c01      	subs	r4, #1
1a000a1a:	b264      	sxtb	r4, r4
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000a1c:	2c00      	cmp	r4, #0
1a000a1e:	dd08      	ble.n	1a000a32 <prvUnlockQueue+0x2e>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000a20:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a000a22:	b133      	cbz	r3, 1a000a32 <prvUnlockQueue+0x2e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000a24:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a000a28:	f001 f88a 	bl	1a001b40 <xTaskRemoveFromEventList>
1a000a2c:	2800      	cmp	r0, #0
1a000a2e:	d0f3      	beq.n	1a000a18 <prvUnlockQueue+0x14>
1a000a30:	e7f0      	b.n	1a000a14 <prvUnlockQueue+0x10>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
1a000a32:	23ff      	movs	r3, #255	; 0xff
1a000a34:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
1a000a38:	f001 fd36 	bl	1a0024a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
1a000a3c:	f001 fd12 	bl	1a002464 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
1a000a40:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a000a44:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000a46:	e003      	b.n	1a000a50 <prvUnlockQueue+0x4c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					vTaskMissedYield();
1a000a48:	f001 f90c 	bl	1a001c64 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
1a000a4c:	3c01      	subs	r4, #1
1a000a4e:	b264      	sxtb	r4, r4
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000a50:	2c00      	cmp	r4, #0
1a000a52:	dd08      	ble.n	1a000a66 <prvUnlockQueue+0x62>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000a54:	692b      	ldr	r3, [r5, #16]
1a000a56:	b133      	cbz	r3, 1a000a66 <prvUnlockQueue+0x62>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000a58:	f105 0010 	add.w	r0, r5, #16
1a000a5c:	f001 f870 	bl	1a001b40 <xTaskRemoveFromEventList>
1a000a60:	2800      	cmp	r0, #0
1a000a62:	d0f3      	beq.n	1a000a4c <prvUnlockQueue+0x48>
1a000a64:	e7f0      	b.n	1a000a48 <prvUnlockQueue+0x44>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
1a000a66:	23ff      	movs	r3, #255	; 0xff
1a000a68:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
1a000a6c:	f001 fd1c 	bl	1a0024a8 <vPortExitCritical>
}
1a000a70:	bd38      	pop	{r3, r4, r5, pc}
1a000a72:	Address 0x000000001a000a72 is out of bounds.


1a000a74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
1a000a74:	b538      	push	{r3, r4, r5, lr}
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
1a000a76:	b940      	cbnz	r0, 1a000a8a <xQueueGenericReset+0x16>
1a000a78:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a7c:	f383 8811 	msr	BASEPRI, r3
1a000a80:	f3bf 8f6f 	isb	sy
1a000a84:	f3bf 8f4f 	dsb	sy
1a000a88:	e7fe      	b.n	1a000a88 <xQueueGenericReset+0x14>
1a000a8a:	4604      	mov	r4, r0
1a000a8c:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
1a000a8e:	f001 fce9 	bl	1a002464 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000a92:	6821      	ldr	r1, [r4, #0]
1a000a94:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000a96:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000a98:	fb03 1002 	mla	r0, r3, r2, r1
1a000a9c:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000a9e:	2000      	movs	r0, #0
1a000aa0:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000aa2:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a000aa4:	3a01      	subs	r2, #1
1a000aa6:	fb02 1303 	mla	r3, r2, r3, r1
1a000aaa:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a000aac:	23ff      	movs	r3, #255	; 0xff
1a000aae:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000ab2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45

		if( xNewQueue == pdFALSE )
1a000ab6:	b9a5      	cbnz	r5, 1a000ae2 <xQueueGenericReset+0x6e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000ab8:	6923      	ldr	r3, [r4, #16]
1a000aba:	b91b      	cbnz	r3, 1a000ac4 <xQueueGenericReset+0x50>
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
1a000abc:	f001 fcf4 	bl	1a0024a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
1a000ac0:	2001      	movs	r0, #1
1a000ac2:	bd38      	pop	{r3, r4, r5, pc}
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000ac4:	f104 0010 	add.w	r0, r4, #16
1a000ac8:	f001 f83a 	bl	1a001b40 <xTaskRemoveFromEventList>
1a000acc:	2800      	cmp	r0, #0
1a000ace:	d0f5      	beq.n	1a000abc <xQueueGenericReset+0x48>
				{
					queueYIELD_IF_USING_PREEMPTION();
1a000ad0:	4b08      	ldr	r3, [pc, #32]	; (1a000af4 <xQueueGenericReset+0x80>)
1a000ad2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000ad6:	601a      	str	r2, [r3, #0]
1a000ad8:	f3bf 8f4f 	dsb	sy
1a000adc:	f3bf 8f6f 	isb	sy
1a000ae0:	e7ec      	b.n	1a000abc <xQueueGenericReset+0x48>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a000ae2:	f104 0010 	add.w	r0, r4, #16
1a000ae6:	f000 fb62 	bl	1a0011ae <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a000aea:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000aee:	f000 fb5e 	bl	1a0011ae <vListInitialise>
1a000af2:	e7e3      	b.n	1a000abc <xQueueGenericReset+0x48>
1a000af4:	e000ed04 	.word	0xe000ed04

1a000af8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
1a000af8:	b538      	push	{r3, r4, r5, lr}
1a000afa:	461d      	mov	r5, r3
1a000afc:	9c04      	ldr	r4, [sp, #16]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
1a000afe:	460b      	mov	r3, r1
1a000b00:	b149      	cbz	r1, 1a000b16 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a000b02:	6022      	str	r2, [r4, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
1a000b04:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a000b06:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a000b08:	2101      	movs	r1, #1
1a000b0a:	4620      	mov	r0, r4
1a000b0c:	f7ff ffb2 	bl	1a000a74 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
1a000b10:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
1a000b14:	bd38      	pop	{r3, r4, r5, pc}
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a000b16:	6024      	str	r4, [r4, #0]
1a000b18:	e7f4      	b.n	1a000b04 <prvInitialiseNewQueue+0xc>

1a000b1a <xQueueGenericCreateStatic>:

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000b1a:	b940      	cbnz	r0, 1a000b2e <xQueueGenericCreateStatic+0x14>
1a000b1c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b20:	f383 8811 	msr	BASEPRI, r3
1a000b24:	f3bf 8f6f 	isb	sy
1a000b28:	f3bf 8f4f 	dsb	sy
1a000b2c:	e7fe      	b.n	1a000b2c <xQueueGenericCreateStatic+0x12>
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
1a000b2e:	b510      	push	{r4, lr}
1a000b30:	b084      	sub	sp, #16
1a000b32:	4604      	mov	r4, r0

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
1a000b34:	b153      	cbz	r3, 1a000b4c <xQueueGenericCreateStatic+0x32>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a000b36:	b192      	cbz	r2, 1a000b5e <xQueueGenericCreateStatic+0x44>
1a000b38:	b989      	cbnz	r1, 1a000b5e <xQueueGenericCreateStatic+0x44>
1a000b3a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b3e:	f383 8811 	msr	BASEPRI, r3
1a000b42:	f3bf 8f6f 	isb	sy
1a000b46:	f3bf 8f4f 	dsb	sy
1a000b4a:	e7fe      	b.n	1a000b4a <xQueueGenericCreateStatic+0x30>
1a000b4c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b50:	f383 8811 	msr	BASEPRI, r3
1a000b54:	f3bf 8f6f 	isb	sy
1a000b58:	f3bf 8f4f 	dsb	sy
1a000b5c:	e7fe      	b.n	1a000b5c <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a000b5e:	b94a      	cbnz	r2, 1a000b74 <xQueueGenericCreateStatic+0x5a>
1a000b60:	b141      	cbz	r1, 1a000b74 <xQueueGenericCreateStatic+0x5a>
1a000b62:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b66:	f383 8811 	msr	BASEPRI, r3
1a000b6a:	f3bf 8f6f 	isb	sy
1a000b6e:	f3bf 8f4f 	dsb	sy
1a000b72:	e7fe      	b.n	1a000b72 <xQueueGenericCreateStatic+0x58>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
1a000b74:	2050      	movs	r0, #80	; 0x50
1a000b76:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a000b78:	9803      	ldr	r0, [sp, #12]
1a000b7a:	2850      	cmp	r0, #80	; 0x50
1a000b7c:	d008      	beq.n	1a000b90 <xQueueGenericCreateStatic+0x76>
1a000b7e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b82:	f383 8811 	msr	BASEPRI, r3
1a000b86:	f3bf 8f6f 	isb	sy
1a000b8a:	f3bf 8f4f 	dsb	sy
1a000b8e:	e7fe      	b.n	1a000b8e <xQueueGenericCreateStatic+0x74>
1a000b90:	4620      	mov	r0, r4
1a000b92:	461c      	mov	r4, r3
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a000b94:	2301      	movs	r3, #1
1a000b96:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000b9a:	9400      	str	r4, [sp, #0]
1a000b9c:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a000ba0:	f7ff ffaa 	bl	1a000af8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
	}
1a000ba4:	4620      	mov	r0, r4
1a000ba6:	b004      	add	sp, #16
1a000ba8:	bd10      	pop	{r4, pc}

1a000baa <xQueueGenericCreate>:
	{
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000baa:	b940      	cbnz	r0, 1a000bbe <xQueueGenericCreate+0x14>
1a000bac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000bb0:	f383 8811 	msr	BASEPRI, r3
1a000bb4:	f3bf 8f6f 	isb	sy
1a000bb8:	f3bf 8f4f 	dsb	sy
1a000bbc:	e7fe      	b.n	1a000bbc <xQueueGenericCreate+0x12>
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
1a000bbe:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000bc0:	b083      	sub	sp, #12
1a000bc2:	4606      	mov	r6, r0
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
1a000bc4:	b111      	cbz	r1, 1a000bcc <xQueueGenericCreate+0x22>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000bc6:	fb01 f000 	mul.w	r0, r1, r0
1a000bca:	e000      	b.n	1a000bce <xQueueGenericCreate+0x24>
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
1a000bcc:	2000      	movs	r0, #0
1a000bce:	4617      	mov	r7, r2
1a000bd0:	460c      	mov	r4, r1
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a000bd2:	3050      	adds	r0, #80	; 0x50
1a000bd4:	f7ff fdde 	bl	1a000794 <pvPortMalloc>

		if( pxNewQueue != NULL )
1a000bd8:	4605      	mov	r5, r0
1a000bda:	b150      	cbz	r0, 1a000bf2 <xQueueGenericCreate+0x48>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a000bdc:	2300      	movs	r3, #0
1a000bde:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000be2:	9000      	str	r0, [sp, #0]
1a000be4:	463b      	mov	r3, r7
1a000be6:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a000bea:	4621      	mov	r1, r4
1a000bec:	4630      	mov	r0, r6
1a000bee:	f7ff ff83 	bl	1a000af8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
	}
1a000bf2:	4628      	mov	r0, r5
1a000bf4:	b003      	add	sp, #12
1a000bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}

1a000bf8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
1a000bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000bfa:	b085      	sub	sp, #20
1a000bfc:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
1a000bfe:	b160      	cbz	r0, 1a000c1a <xQueueGenericSend+0x22>
1a000c00:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000c02:	b999      	cbnz	r1, 1a000c2c <xQueueGenericSend+0x34>
1a000c04:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000c06:	b18a      	cbz	r2, 1a000c2c <xQueueGenericSend+0x34>
1a000c08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c0c:	f383 8811 	msr	BASEPRI, r3
1a000c10:	f3bf 8f6f 	isb	sy
1a000c14:	f3bf 8f4f 	dsb	sy
1a000c18:	e7fe      	b.n	1a000c18 <xQueueGenericSend+0x20>
1a000c1a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c1e:	f383 8811 	msr	BASEPRI, r3
1a000c22:	f3bf 8f6f 	isb	sy
1a000c26:	f3bf 8f4f 	dsb	sy
1a000c2a:	e7fe      	b.n	1a000c2a <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000c2c:	2b02      	cmp	r3, #2
1a000c2e:	d10b      	bne.n	1a000c48 <xQueueGenericSend+0x50>
1a000c30:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000c32:	2a01      	cmp	r2, #1
1a000c34:	d008      	beq.n	1a000c48 <xQueueGenericSend+0x50>
1a000c36:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c3a:	f383 8811 	msr	BASEPRI, r3
1a000c3e:	f3bf 8f6f 	isb	sy
1a000c42:	f3bf 8f4f 	dsb	sy
1a000c46:	e7fe      	b.n	1a000c46 <xQueueGenericSend+0x4e>
1a000c48:	461e      	mov	r6, r3
1a000c4a:	460f      	mov	r7, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000c4c:	f001 f810 	bl	1a001c70 <xTaskGetSchedulerState>
1a000c50:	b950      	cbnz	r0, 1a000c68 <xQueueGenericSend+0x70>
1a000c52:	9b01      	ldr	r3, [sp, #4]
1a000c54:	b153      	cbz	r3, 1a000c6c <xQueueGenericSend+0x74>
1a000c56:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c5a:	f383 8811 	msr	BASEPRI, r3
1a000c5e:	f3bf 8f6f 	isb	sy
1a000c62:	f3bf 8f4f 	dsb	sy
1a000c66:	e7fe      	b.n	1a000c66 <xQueueGenericSend+0x6e>
1a000c68:	2500      	movs	r5, #0
1a000c6a:	e03a      	b.n	1a000ce2 <xQueueGenericSend+0xea>
1a000c6c:	2500      	movs	r5, #0
1a000c6e:	e038      	b.n	1a000ce2 <xQueueGenericSend+0xea>
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000c70:	4632      	mov	r2, r6
1a000c72:	4639      	mov	r1, r7
1a000c74:	4620      	mov	r0, r4
1a000c76:	f7ff fe78 	bl	1a00096a <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000c7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000c7c:	b94b      	cbnz	r3, 1a000c92 <xQueueGenericSend+0x9a>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
1a000c7e:	b1a8      	cbz	r0, 1a000cac <xQueueGenericSend+0xb4>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
1a000c80:	4b3b      	ldr	r3, [pc, #236]	; (1a000d70 <xQueueGenericSend+0x178>)
1a000c82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000c86:	601a      	str	r2, [r3, #0]
1a000c88:	f3bf 8f4f 	dsb	sy
1a000c8c:	f3bf 8f6f 	isb	sy
1a000c90:	e00c      	b.n	1a000cac <xQueueGenericSend+0xb4>
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000c92:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000c96:	f000 ff53 	bl	1a001b40 <xTaskRemoveFromEventList>
1a000c9a:	b138      	cbz	r0, 1a000cac <xQueueGenericSend+0xb4>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
1a000c9c:	4b34      	ldr	r3, [pc, #208]	; (1a000d70 <xQueueGenericSend+0x178>)
1a000c9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000ca2:	601a      	str	r2, [r3, #0]
1a000ca4:	f3bf 8f4f 	dsb	sy
1a000ca8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
1a000cac:	f001 fbfc 	bl	1a0024a8 <vPortExitCritical>
				return pdPASS;
1a000cb0:	2001      	movs	r0, #1

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
}
1a000cb2:	b005      	add	sp, #20
1a000cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			{
				if( xTicksToWait == ( TickType_t ) 0 )
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
1a000cb6:	f001 fbf7 	bl	1a0024a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
1a000cba:	2000      	movs	r0, #0
1a000cbc:	e7f9      	b.n	1a000cb2 <xQueueGenericSend+0xba>
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000cbe:	a802      	add	r0, sp, #8
1a000cc0:	f000 ff84 	bl	1a001bcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000cc4:	2501      	movs	r5, #1
1a000cc6:	e019      	b.n	1a000cfc <xQueueGenericSend+0x104>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
1a000cc8:	2300      	movs	r3, #0
1a000cca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000cce:	e021      	b.n	1a000d14 <xQueueGenericSend+0x11c>
1a000cd0:	2300      	movs	r3, #0
1a000cd2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000cd6:	e023      	b.n	1a000d20 <xQueueGenericSend+0x128>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
1a000cd8:	4620      	mov	r0, r4
1a000cda:	f7ff fe93 	bl	1a000a04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000cde:	f000 fda5 	bl	1a00182c <xTaskResumeAll>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
1a000ce2:	f001 fbbf 	bl	1a002464 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000ce6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000ce8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000cea:	429a      	cmp	r2, r3
1a000cec:	d3c0      	bcc.n	1a000c70 <xQueueGenericSend+0x78>
1a000cee:	2e02      	cmp	r6, #2
1a000cf0:	d0be      	beq.n	1a000c70 <xQueueGenericSend+0x78>
				taskEXIT_CRITICAL();
				return pdPASS;
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a000cf2:	9b01      	ldr	r3, [sp, #4]
1a000cf4:	2b00      	cmp	r3, #0
1a000cf6:	d0de      	beq.n	1a000cb6 <xQueueGenericSend+0xbe>
					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
				}
				else if( xEntryTimeSet == pdFALSE )
1a000cf8:	2d00      	cmp	r5, #0
1a000cfa:	d0e0      	beq.n	1a000cbe <xQueueGenericSend+0xc6>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a000cfc:	f001 fbd4 	bl	1a0024a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
1a000d00:	f000 fcfa 	bl	1a0016f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000d04:	f001 fbae 	bl	1a002464 <vPortEnterCritical>
1a000d08:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000d0c:	b25b      	sxtb	r3, r3
1a000d0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000d12:	d0d9      	beq.n	1a000cc8 <xQueueGenericSend+0xd0>
1a000d14:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000d18:	b25b      	sxtb	r3, r3
1a000d1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000d1e:	d0d7      	beq.n	1a000cd0 <xQueueGenericSend+0xd8>
1a000d20:	f001 fbc2 	bl	1a0024a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000d24:	a901      	add	r1, sp, #4
1a000d26:	a802      	add	r0, sp, #8
1a000d28:	f000 ff5c 	bl	1a001be4 <xTaskCheckForTimeOut>
1a000d2c:	b9c8      	cbnz	r0, 1a000d62 <xQueueGenericSend+0x16a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a000d2e:	4620      	mov	r0, r4
1a000d30:	f7ff fdff 	bl	1a000932 <prvIsQueueFull>
1a000d34:	2800      	cmp	r0, #0
1a000d36:	d0cf      	beq.n	1a000cd8 <xQueueGenericSend+0xe0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a000d38:	9901      	ldr	r1, [sp, #4]
1a000d3a:	f104 0010 	add.w	r0, r4, #16
1a000d3e:	f000 fecb 	bl	1a001ad8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
1a000d42:	4620      	mov	r0, r4
1a000d44:	f7ff fe5e 	bl	1a000a04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
1a000d48:	f000 fd70 	bl	1a00182c <xTaskResumeAll>
1a000d4c:	2800      	cmp	r0, #0
1a000d4e:	d1c8      	bne.n	1a000ce2 <xQueueGenericSend+0xea>
				{
					portYIELD_WITHIN_API();
1a000d50:	4b07      	ldr	r3, [pc, #28]	; (1a000d70 <xQueueGenericSend+0x178>)
1a000d52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000d56:	601a      	str	r2, [r3, #0]
1a000d58:	f3bf 8f4f 	dsb	sy
1a000d5c:	f3bf 8f6f 	isb	sy
1a000d60:	e7bf      	b.n	1a000ce2 <xQueueGenericSend+0xea>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
1a000d62:	4620      	mov	r0, r4
1a000d64:	f7ff fe4e 	bl	1a000a04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000d68:	f000 fd60 	bl	1a00182c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
1a000d6c:	2000      	movs	r0, #0
1a000d6e:	e7a0      	b.n	1a000cb2 <xQueueGenericSend+0xba>
1a000d70:	e000ed04 	.word	0xe000ed04

1a000d74 <xQueueGenericSendFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
1a000d74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
1a000d78:	b160      	cbz	r0, 1a000d94 <xQueueGenericSendFromISR+0x20>
1a000d7a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000d7c:	b999      	cbnz	r1, 1a000da6 <xQueueGenericSendFromISR+0x32>
1a000d7e:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a000d80:	b188      	cbz	r0, 1a000da6 <xQueueGenericSendFromISR+0x32>
1a000d82:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d86:	f383 8811 	msr	BASEPRI, r3
1a000d8a:	f3bf 8f6f 	isb	sy
1a000d8e:	f3bf 8f4f 	dsb	sy
1a000d92:	e7fe      	b.n	1a000d92 <xQueueGenericSendFromISR+0x1e>
1a000d94:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d98:	f383 8811 	msr	BASEPRI, r3
1a000d9c:	f3bf 8f6f 	isb	sy
1a000da0:	f3bf 8f4f 	dsb	sy
1a000da4:	e7fe      	b.n	1a000da4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000da6:	2b02      	cmp	r3, #2
1a000da8:	d10b      	bne.n	1a000dc2 <xQueueGenericSendFromISR+0x4e>
1a000daa:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a000dac:	2801      	cmp	r0, #1
1a000dae:	d008      	beq.n	1a000dc2 <xQueueGenericSendFromISR+0x4e>
1a000db0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000db4:	f383 8811 	msr	BASEPRI, r3
1a000db8:	f3bf 8f6f 	isb	sy
1a000dbc:	f3bf 8f4f 	dsb	sy
1a000dc0:	e7fe      	b.n	1a000dc0 <xQueueGenericSendFromISR+0x4c>
1a000dc2:	461f      	mov	r7, r3
1a000dc4:	4690      	mov	r8, r2
1a000dc6:	4689      	mov	r9, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a000dc8:	f001 fc76 	bl	1a0026b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000dcc:	f3ef 8611 	mrs	r6, BASEPRI
1a000dd0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000dd4:	f383 8811 	msr	BASEPRI, r3
1a000dd8:	f3bf 8f6f 	isb	sy
1a000ddc:	f3bf 8f4f 	dsb	sy
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000de0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000de2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000de4:	429a      	cmp	r2, r3
1a000de6:	d303      	bcc.n	1a000df0 <xQueueGenericSendFromISR+0x7c>
1a000de8:	2f02      	cmp	r7, #2
1a000dea:	d001      	beq.n	1a000df0 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
1a000dec:	2000      	movs	r0, #0
1a000dee:	e00f      	b.n	1a000e10 <xQueueGenericSendFromISR+0x9c>
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
		{
			const int8_t cTxLock = pxQueue->cTxLock;
1a000df0:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a000df4:	b26d      	sxtb	r5, r5
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000df6:	463a      	mov	r2, r7
1a000df8:	4649      	mov	r1, r9
1a000dfa:	4620      	mov	r0, r4
1a000dfc:	f7ff fdb5 	bl	1a00096a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
1a000e00:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000e04:	d008      	beq.n	1a000e18 <xQueueGenericSendFromISR+0xa4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a000e06:	1c6b      	adds	r3, r5, #1
1a000e08:	b25b      	sxtb	r3, r3
1a000e0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			}

			xReturn = pdPASS;
1a000e0e:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000e10:	f386 8811 	msr	BASEPRI, r6
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
1a000e14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000e18:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000e1a:	b15b      	cbz	r3, 1a000e34 <xQueueGenericSendFromISR+0xc0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000e1c:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000e20:	f000 fe8e 	bl	1a001b40 <xTaskRemoveFromEventList>
1a000e24:	b140      	cbz	r0, 1a000e38 <xQueueGenericSendFromISR+0xc4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
1a000e26:	f1b8 0f00 	cmp.w	r8, #0
1a000e2a:	d007      	beq.n	1a000e3c <xQueueGenericSendFromISR+0xc8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
1a000e2c:	2001      	movs	r0, #1
1a000e2e:	f8c8 0000 	str.w	r0, [r8]
1a000e32:	e7ed      	b.n	1a000e10 <xQueueGenericSendFromISR+0x9c>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
1a000e34:	2001      	movs	r0, #1
1a000e36:	e7eb      	b.n	1a000e10 <xQueueGenericSendFromISR+0x9c>
1a000e38:	2001      	movs	r0, #1
1a000e3a:	e7e9      	b.n	1a000e10 <xQueueGenericSendFromISR+0x9c>
1a000e3c:	2001      	movs	r0, #1
1a000e3e:	e7e7      	b.n	1a000e10 <xQueueGenericSendFromISR+0x9c>

1a000e40 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
1a000e40:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000e42:	b085      	sub	sp, #20
1a000e44:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
1a000e46:	b160      	cbz	r0, 1a000e62 <xQueueReceive+0x22>
1a000e48:	4604      	mov	r4, r0

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000e4a:	b999      	cbnz	r1, 1a000e74 <xQueueReceive+0x34>
1a000e4c:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000e4e:	b18b      	cbz	r3, 1a000e74 <xQueueReceive+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a000e50:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e54:	f383 8811 	msr	BASEPRI, r3
1a000e58:	f3bf 8f6f 	isb	sy
1a000e5c:	f3bf 8f4f 	dsb	sy
1a000e60:	e7fe      	b.n	1a000e60 <xQueueReceive+0x20>
1a000e62:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e66:	f383 8811 	msr	BASEPRI, r3
1a000e6a:	f3bf 8f6f 	isb	sy
1a000e6e:	f3bf 8f4f 	dsb	sy
1a000e72:	e7fe      	b.n	1a000e72 <xQueueReceive+0x32>
1a000e74:	460f      	mov	r7, r1

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000e76:	f000 fefb 	bl	1a001c70 <xTaskGetSchedulerState>
1a000e7a:	b950      	cbnz	r0, 1a000e92 <xQueueReceive+0x52>
1a000e7c:	9b01      	ldr	r3, [sp, #4]
1a000e7e:	b153      	cbz	r3, 1a000e96 <xQueueReceive+0x56>
1a000e80:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e84:	f383 8811 	msr	BASEPRI, r3
1a000e88:	f3bf 8f6f 	isb	sy
1a000e8c:	f3bf 8f4f 	dsb	sy
1a000e90:	e7fe      	b.n	1a000e90 <xQueueReceive+0x50>
1a000e92:	2600      	movs	r6, #0
1a000e94:	e03e      	b.n	1a000f14 <xQueueReceive+0xd4>
1a000e96:	2600      	movs	r6, #0
1a000e98:	e03c      	b.n	1a000f14 <xQueueReceive+0xd4>
			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a000e9a:	4639      	mov	r1, r7
1a000e9c:	4620      	mov	r0, r4
1a000e9e:	f7ff fd9f 	bl	1a0009e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a000ea2:	3d01      	subs	r5, #1
1a000ea4:	63a5      	str	r5, [r4, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000ea6:	6923      	ldr	r3, [r4, #16]
1a000ea8:	b923      	cbnz	r3, 1a000eb4 <xQueueReceive+0x74>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
1a000eaa:	f001 fafd 	bl	1a0024a8 <vPortExitCritical>
				return pdPASS;
1a000eae:	2001      	movs	r0, #1
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
1a000eb0:	b005      	add	sp, #20
1a000eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000eb4:	f104 0010 	add.w	r0, r4, #16
1a000eb8:	f000 fe42 	bl	1a001b40 <xTaskRemoveFromEventList>
1a000ebc:	2800      	cmp	r0, #0
1a000ebe:	d0f4      	beq.n	1a000eaa <xQueueReceive+0x6a>
					{
						queueYIELD_IF_USING_PREEMPTION();
1a000ec0:	4b34      	ldr	r3, [pc, #208]	; (1a000f94 <xQueueReceive+0x154>)
1a000ec2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000ec6:	601a      	str	r2, [r3, #0]
1a000ec8:	f3bf 8f4f 	dsb	sy
1a000ecc:	f3bf 8f6f 	isb	sy
1a000ed0:	e7eb      	b.n	1a000eaa <xQueueReceive+0x6a>
			{
				if( xTicksToWait == ( TickType_t ) 0 )
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
1a000ed2:	f001 fae9 	bl	1a0024a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
1a000ed6:	2000      	movs	r0, #0
1a000ed8:	e7ea      	b.n	1a000eb0 <xQueueReceive+0x70>
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000eda:	a802      	add	r0, sp, #8
1a000edc:	f000 fe76 	bl	1a001bcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000ee0:	2601      	movs	r6, #1
1a000ee2:	e021      	b.n	1a000f28 <xQueueReceive+0xe8>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
1a000ee4:	2300      	movs	r3, #0
1a000ee6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000eea:	e029      	b.n	1a000f40 <xQueueReceive+0x100>
1a000eec:	2300      	movs	r3, #0
1a000eee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000ef2:	e02b      	b.n	1a000f4c <xQueueReceive+0x10c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
1a000ef4:	4620      	mov	r0, r4
1a000ef6:	f7ff fd85 	bl	1a000a04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000efa:	f000 fc97 	bl	1a00182c <xTaskResumeAll>
1a000efe:	e009      	b.n	1a000f14 <xQueueReceive+0xd4>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
1a000f00:	4620      	mov	r0, r4
1a000f02:	f7ff fd7f 	bl	1a000a04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000f06:	f000 fc91 	bl	1a00182c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000f0a:	4620      	mov	r0, r4
1a000f0c:	f7ff fd20 	bl	1a000950 <prvIsQueueEmpty>
1a000f10:	2800      	cmp	r0, #0
1a000f12:	d13d      	bne.n	1a000f90 <xQueueReceive+0x150>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
1a000f14:	f001 faa6 	bl	1a002464 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000f18:	6ba5      	ldr	r5, [r4, #56]	; 0x38

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000f1a:	2d00      	cmp	r5, #0
1a000f1c:	d1bd      	bne.n	1a000e9a <xQueueReceive+0x5a>
				taskEXIT_CRITICAL();
				return pdPASS;
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a000f1e:	9b01      	ldr	r3, [sp, #4]
1a000f20:	2b00      	cmp	r3, #0
1a000f22:	d0d6      	beq.n	1a000ed2 <xQueueReceive+0x92>
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
				}
				else if( xEntryTimeSet == pdFALSE )
1a000f24:	2e00      	cmp	r6, #0
1a000f26:	d0d8      	beq.n	1a000eda <xQueueReceive+0x9a>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a000f28:	f001 fabe 	bl	1a0024a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
1a000f2c:	f000 fbe4 	bl	1a0016f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000f30:	f001 fa98 	bl	1a002464 <vPortEnterCritical>
1a000f34:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000f38:	b25b      	sxtb	r3, r3
1a000f3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000f3e:	d0d1      	beq.n	1a000ee4 <xQueueReceive+0xa4>
1a000f40:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000f44:	b25b      	sxtb	r3, r3
1a000f46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000f4a:	d0cf      	beq.n	1a000eec <xQueueReceive+0xac>
1a000f4c:	f001 faac 	bl	1a0024a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000f50:	a901      	add	r1, sp, #4
1a000f52:	a802      	add	r0, sp, #8
1a000f54:	f000 fe46 	bl	1a001be4 <xTaskCheckForTimeOut>
1a000f58:	2800      	cmp	r0, #0
1a000f5a:	d1d1      	bne.n	1a000f00 <xQueueReceive+0xc0>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000f5c:	4620      	mov	r0, r4
1a000f5e:	f7ff fcf7 	bl	1a000950 <prvIsQueueEmpty>
1a000f62:	2800      	cmp	r0, #0
1a000f64:	d0c6      	beq.n	1a000ef4 <xQueueReceive+0xb4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a000f66:	9901      	ldr	r1, [sp, #4]
1a000f68:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000f6c:	f000 fdb4 	bl	1a001ad8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000f70:	4620      	mov	r0, r4
1a000f72:	f7ff fd47 	bl	1a000a04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000f76:	f000 fc59 	bl	1a00182c <xTaskResumeAll>
1a000f7a:	2800      	cmp	r0, #0
1a000f7c:	d1ca      	bne.n	1a000f14 <xQueueReceive+0xd4>
				{
					portYIELD_WITHIN_API();
1a000f7e:	4b05      	ldr	r3, [pc, #20]	; (1a000f94 <xQueueReceive+0x154>)
1a000f80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000f84:	601a      	str	r2, [r3, #0]
1a000f86:	f3bf 8f4f 	dsb	sy
1a000f8a:	f3bf 8f6f 	isb	sy
1a000f8e:	e7c1      	b.n	1a000f14 <xQueueReceive+0xd4>
			( void ) xTaskResumeAll();

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
1a000f90:	2000      	movs	r0, #0
1a000f92:	e78d      	b.n	1a000eb0 <xQueueReceive+0x70>
1a000f94:	e000ed04 	.word	0xe000ed04

1a000f98 <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
1a000f98:	b570      	push	{r4, r5, r6, lr}
1a000f9a:	b084      	sub	sp, #16
1a000f9c:	9101      	str	r1, [sp, #4]
#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
1a000f9e:	b940      	cbnz	r0, 1a000fb2 <xQueueSemaphoreTake+0x1a>
1a000fa0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fa4:	f383 8811 	msr	BASEPRI, r3
1a000fa8:	f3bf 8f6f 	isb	sy
1a000fac:	f3bf 8f4f 	dsb	sy
1a000fb0:	e7fe      	b.n	1a000fb0 <xQueueSemaphoreTake+0x18>
1a000fb2:	4604      	mov	r4, r0

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
1a000fb4:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000fb6:	b143      	cbz	r3, 1a000fca <xQueueSemaphoreTake+0x32>
1a000fb8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fbc:	f383 8811 	msr	BASEPRI, r3
1a000fc0:	f3bf 8f6f 	isb	sy
1a000fc4:	f3bf 8f4f 	dsb	sy
1a000fc8:	e7fe      	b.n	1a000fc8 <xQueueSemaphoreTake+0x30>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000fca:	f000 fe51 	bl	1a001c70 <xTaskGetSchedulerState>
1a000fce:	b950      	cbnz	r0, 1a000fe6 <xQueueSemaphoreTake+0x4e>
1a000fd0:	9b01      	ldr	r3, [sp, #4]
1a000fd2:	b15b      	cbz	r3, 1a000fec <xQueueSemaphoreTake+0x54>
1a000fd4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fd8:	f383 8811 	msr	BASEPRI, r3
1a000fdc:	f3bf 8f6f 	isb	sy
1a000fe0:	f3bf 8f4f 	dsb	sy
1a000fe4:	e7fe      	b.n	1a000fe4 <xQueueSemaphoreTake+0x4c>
1a000fe6:	2500      	movs	r5, #0
1a000fe8:	462e      	mov	r6, r5
1a000fea:	e051      	b.n	1a001090 <xQueueSemaphoreTake+0xf8>
1a000fec:	2500      	movs	r5, #0
1a000fee:	462e      	mov	r6, r5
1a000ff0:	e04e      	b.n	1a001090 <xQueueSemaphoreTake+0xf8>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
1a000ff2:	3b01      	subs	r3, #1
1a000ff4:	63a3      	str	r3, [r4, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000ff6:	6823      	ldr	r3, [r4, #0]
1a000ff8:	b913      	cbnz	r3, 1a001000 <xQueueSemaphoreTake+0x68>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
1a000ffa:	f000 ff5d 	bl	1a001eb8 <pvTaskIncrementMutexHeldCount>
1a000ffe:	6060      	str	r0, [r4, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001000:	6923      	ldr	r3, [r4, #16]
1a001002:	b163      	cbz	r3, 1a00101e <xQueueSemaphoreTake+0x86>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001004:	f104 0010 	add.w	r0, r4, #16
1a001008:	f000 fd9a 	bl	1a001b40 <xTaskRemoveFromEventList>
1a00100c:	b138      	cbz	r0, 1a00101e <xQueueSemaphoreTake+0x86>
					{
						queueYIELD_IF_USING_PREEMPTION();
1a00100e:	4b48      	ldr	r3, [pc, #288]	; (1a001130 <xQueueSemaphoreTake+0x198>)
1a001010:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001014:	601a      	str	r2, [r3, #0]
1a001016:	f3bf 8f4f 	dsb	sy
1a00101a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
1a00101e:	f001 fa43 	bl	1a0024a8 <vPortExitCritical>
				return pdPASS;
1a001022:	2501      	movs	r5, #1
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
1a001024:	4628      	mov	r0, r5
1a001026:	b004      	add	sp, #16
1a001028:	bd70      	pop	{r4, r5, r6, pc}
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
1a00102a:	b145      	cbz	r5, 1a00103e <xQueueSemaphoreTake+0xa6>
1a00102c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001030:	f383 8811 	msr	BASEPRI, r3
1a001034:	f3bf 8f6f 	isb	sy
1a001038:	f3bf 8f4f 	dsb	sy
1a00103c:	e7fe      	b.n	1a00103c <xQueueSemaphoreTake+0xa4>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
1a00103e:	f001 fa33 	bl	1a0024a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
1a001042:	e7ef      	b.n	1a001024 <xQueueSemaphoreTake+0x8c>
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001044:	a802      	add	r0, sp, #8
1a001046:	f000 fdc1 	bl	1a001bcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a00104a:	2601      	movs	r6, #1
1a00104c:	e02a      	b.n	1a0010a4 <xQueueSemaphoreTake+0x10c>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
1a00104e:	2300      	movs	r3, #0
1a001050:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001054:	e032      	b.n	1a0010bc <xQueueSemaphoreTake+0x124>
1a001056:	2300      	movs	r3, #0
1a001058:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00105c:	e034      	b.n	1a0010c8 <xQueueSemaphoreTake+0x130>

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
					{
						taskENTER_CRITICAL();
1a00105e:	f001 fa01 	bl	1a002464 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
1a001062:	6860      	ldr	r0, [r4, #4]
1a001064:	f000 fe14 	bl	1a001c90 <xTaskPriorityInherit>
1a001068:	4605      	mov	r5, r0
						}
						taskEXIT_CRITICAL();
1a00106a:	f001 fa1d 	bl	1a0024a8 <vPortExitCritical>
1a00106e:	e03b      	b.n	1a0010e8 <xQueueSemaphoreTake+0x150>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
1a001070:	4620      	mov	r0, r4
1a001072:	f7ff fcc7 	bl	1a000a04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001076:	f000 fbd9 	bl	1a00182c <xTaskResumeAll>
1a00107a:	e009      	b.n	1a001090 <xQueueSemaphoreTake+0xf8>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
1a00107c:	4620      	mov	r0, r4
1a00107e:	f7ff fcc1 	bl	1a000a04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001082:	f000 fbd3 	bl	1a00182c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001086:	4620      	mov	r0, r4
1a001088:	f7ff fc62 	bl	1a000950 <prvIsQueueEmpty>
1a00108c:	2800      	cmp	r0, #0
1a00108e:	d140      	bne.n	1a001112 <xQueueSemaphoreTake+0x17a>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
1a001090:	f001 f9e8 	bl	1a002464 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
1a001094:	6ba3      	ldr	r3, [r4, #56]	; 0x38

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
1a001096:	2b00      	cmp	r3, #0
1a001098:	d1ab      	bne.n	1a000ff2 <xQueueSemaphoreTake+0x5a>
				taskEXIT_CRITICAL();
				return pdPASS;
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a00109a:	9b01      	ldr	r3, [sp, #4]
1a00109c:	2b00      	cmp	r3, #0
1a00109e:	d0c4      	beq.n	1a00102a <xQueueSemaphoreTake+0x92>
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
				}
				else if( xEntryTimeSet == pdFALSE )
1a0010a0:	2e00      	cmp	r6, #0
1a0010a2:	d0cf      	beq.n	1a001044 <xQueueSemaphoreTake+0xac>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a0010a4:	f001 fa00 	bl	1a0024a8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
1a0010a8:	f000 fb26 	bl	1a0016f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a0010ac:	f001 f9da 	bl	1a002464 <vPortEnterCritical>
1a0010b0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0010b4:	b25b      	sxtb	r3, r3
1a0010b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0010ba:	d0c8      	beq.n	1a00104e <xQueueSemaphoreTake+0xb6>
1a0010bc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0010c0:	b25b      	sxtb	r3, r3
1a0010c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0010c6:	d0c6      	beq.n	1a001056 <xQueueSemaphoreTake+0xbe>
1a0010c8:	f001 f9ee 	bl	1a0024a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0010cc:	a901      	add	r1, sp, #4
1a0010ce:	a802      	add	r0, sp, #8
1a0010d0:	f000 fd88 	bl	1a001be4 <xTaskCheckForTimeOut>
1a0010d4:	2800      	cmp	r0, #0
1a0010d6:	d1d1      	bne.n	1a00107c <xQueueSemaphoreTake+0xe4>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0010d8:	4620      	mov	r0, r4
1a0010da:	f7ff fc39 	bl	1a000950 <prvIsQueueEmpty>
1a0010de:	2800      	cmp	r0, #0
1a0010e0:	d0c6      	beq.n	1a001070 <xQueueSemaphoreTake+0xd8>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a0010e2:	6823      	ldr	r3, [r4, #0]
1a0010e4:	2b00      	cmp	r3, #0
1a0010e6:	d0ba      	beq.n	1a00105e <xQueueSemaphoreTake+0xc6>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a0010e8:	9901      	ldr	r1, [sp, #4]
1a0010ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0010ee:	f000 fcf3 	bl	1a001ad8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0010f2:	4620      	mov	r0, r4
1a0010f4:	f7ff fc86 	bl	1a000a04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0010f8:	f000 fb98 	bl	1a00182c <xTaskResumeAll>
1a0010fc:	2800      	cmp	r0, #0
1a0010fe:	d1c7      	bne.n	1a001090 <xQueueSemaphoreTake+0xf8>
				{
					portYIELD_WITHIN_API();
1a001100:	4b0b      	ldr	r3, [pc, #44]	; (1a001130 <xQueueSemaphoreTake+0x198>)
1a001102:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001106:	601a      	str	r2, [r3, #0]
1a001108:	f3bf 8f4f 	dsb	sy
1a00110c:	f3bf 8f6f 	isb	sy
1a001110:	e7be      	b.n	1a001090 <xQueueSemaphoreTake+0xf8>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
1a001112:	2d00      	cmp	r5, #0
1a001114:	d086      	beq.n	1a001024 <xQueueSemaphoreTake+0x8c>
					{
						taskENTER_CRITICAL();
1a001116:	f001 f9a5 	bl	1a002464 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
1a00111a:	4620      	mov	r0, r4
1a00111c:	f7ff fc00 	bl	1a000920 <prvGetDisinheritPriorityAfterTimeout>
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
1a001120:	4601      	mov	r1, r0
1a001122:	6860      	ldr	r0, [r4, #4]
1a001124:	f000 fe68 	bl	1a001df8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
1a001128:	f001 f9be 	bl	1a0024a8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
1a00112c:	2500      	movs	r5, #0
1a00112e:	e779      	b.n	1a001024 <xQueueSemaphoreTake+0x8c>
1a001130:	e000ed04 	.word	0xe000ed04

1a001134 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001134:	2300      	movs	r3, #0
1a001136:	2b07      	cmp	r3, #7
1a001138:	d80c      	bhi.n	1a001154 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a00113a:	4a07      	ldr	r2, [pc, #28]	; (1a001158 <vQueueAddToRegistry+0x24>)
1a00113c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a001140:	b10a      	cbz	r2, 1a001146 <vQueueAddToRegistry+0x12>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001142:	3301      	adds	r3, #1
1a001144:	e7f7      	b.n	1a001136 <vQueueAddToRegistry+0x2>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a001146:	4a04      	ldr	r2, [pc, #16]	; (1a001158 <vQueueAddToRegistry+0x24>)
1a001148:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a00114c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a001150:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a001152:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a001154:	4770      	bx	lr
1a001156:	bf00      	nop
1a001158:	10002b7c 	.word	0x10002b7c

1a00115c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a00115c:	b570      	push	{r4, r5, r6, lr}
1a00115e:	4604      	mov	r4, r0
1a001160:	460d      	mov	r5, r1
1a001162:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a001164:	f001 f97e 	bl	1a002464 <vPortEnterCritical>
1a001168:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a00116c:	b25b      	sxtb	r3, r3
1a00116e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001172:	d00d      	beq.n	1a001190 <vQueueWaitForMessageRestricted+0x34>
1a001174:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001178:	b25b      	sxtb	r3, r3
1a00117a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00117e:	d00b      	beq.n	1a001198 <vQueueWaitForMessageRestricted+0x3c>
1a001180:	f001 f992 	bl	1a0024a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a001184:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a001186:	b15b      	cbz	r3, 1a0011a0 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a001188:	4620      	mov	r0, r4
1a00118a:	f7ff fc3b 	bl	1a000a04 <prvUnlockQueue>
	}
1a00118e:	bd70      	pop	{r4, r5, r6, pc}
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a001190:	2300      	movs	r3, #0
1a001192:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001196:	e7ed      	b.n	1a001174 <vQueueWaitForMessageRestricted+0x18>
1a001198:	2300      	movs	r3, #0
1a00119a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00119e:	e7ef      	b.n	1a001180 <vQueueWaitForMessageRestricted+0x24>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a0011a0:	4632      	mov	r2, r6
1a0011a2:	4629      	mov	r1, r5
1a0011a4:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0011a8:	f000 fcae 	bl	1a001b08 <vTaskPlaceOnEventListRestricted>
1a0011ac:	e7ec      	b.n	1a001188 <vQueueWaitForMessageRestricted+0x2c>

1a0011ae <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0011ae:	f100 0308 	add.w	r3, r0, #8
1a0011b2:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a0011b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0011b8:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0011ba:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0011bc:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a0011be:	2300      	movs	r3, #0
1a0011c0:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a0011c2:	4770      	bx	lr

1a0011c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a0011c4:	2300      	movs	r3, #0
1a0011c6:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a0011c8:	4770      	bx	lr

1a0011ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a0011ca:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a0011cc:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a0011ce:	689a      	ldr	r2, [r3, #8]
1a0011d0:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a0011d2:	689a      	ldr	r2, [r3, #8]
1a0011d4:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a0011d6:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0011d8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a0011da:	6803      	ldr	r3, [r0, #0]
1a0011dc:	3301      	adds	r3, #1
1a0011de:	6003      	str	r3, [r0, #0]
}
1a0011e0:	4770      	bx	lr

1a0011e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a0011e2:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a0011e4:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a0011e6:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a0011ea:	d002      	beq.n	1a0011f2 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0011ec:	f100 0208 	add.w	r2, r0, #8
1a0011f0:	e002      	b.n	1a0011f8 <vListInsert+0x16>
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
	{
		pxIterator = pxList->xListEnd.pxPrevious;
1a0011f2:	6902      	ldr	r2, [r0, #16]
1a0011f4:	e004      	b.n	1a001200 <vListInsert+0x1e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0011f6:	461a      	mov	r2, r3
1a0011f8:	6853      	ldr	r3, [r2, #4]
1a0011fa:	681c      	ldr	r4, [r3, #0]
1a0011fc:	42ac      	cmp	r4, r5
1a0011fe:	d9fa      	bls.n	1a0011f6 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a001200:	6853      	ldr	r3, [r2, #4]
1a001202:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a001204:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a001206:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a001208:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a00120a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a00120c:	6803      	ldr	r3, [r0, #0]
1a00120e:	3301      	adds	r3, #1
1a001210:	6003      	str	r3, [r0, #0]
}
1a001212:	bc30      	pop	{r4, r5}
1a001214:	4770      	bx	lr

1a001216 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a001216:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a001218:	6842      	ldr	r2, [r0, #4]
1a00121a:	6881      	ldr	r1, [r0, #8]
1a00121c:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a00121e:	6882      	ldr	r2, [r0, #8]
1a001220:	6841      	ldr	r1, [r0, #4]
1a001222:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a001224:	685a      	ldr	r2, [r3, #4]
1a001226:	4282      	cmp	r2, r0
1a001228:	d006      	beq.n	1a001238 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a00122a:	2200      	movs	r2, #0
1a00122c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a00122e:	681a      	ldr	r2, [r3, #0]
1a001230:	3a01      	subs	r2, #1
1a001232:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a001234:	6818      	ldr	r0, [r3, #0]
}
1a001236:	4770      	bx	lr
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a001238:	6882      	ldr	r2, [r0, #8]
1a00123a:	605a      	str	r2, [r3, #4]
1a00123c:	e7f5      	b.n	1a00122a <uxListRemove+0x14>
1a00123e:	Address 0x000000001a00123e is out of bounds.


1a001240 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a001240:	4b03      	ldr	r3, [pc, #12]	; (1a001250 <vApplicationGetIdleTaskMemory+0x10>)
1a001242:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a001244:	4b03      	ldr	r3, [pc, #12]	; (1a001254 <vApplicationGetIdleTaskMemory+0x14>)
1a001246:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a001248:	235a      	movs	r3, #90	; 0x5a
1a00124a:	6013      	str	r3, [r2, #0]
}
1a00124c:	4770      	bx	lr
1a00124e:	bf00      	nop
1a001250:	100027d0 	.word	0x100027d0
1a001254:	100020c8 	.word	0x100020c8

1a001258 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a001258:	4b03      	ldr	r3, [pc, #12]	; (1a001268 <vApplicationGetTimerTaskMemory+0x10>)
1a00125a:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a00125c:	4b03      	ldr	r3, [pc, #12]	; (1a00126c <vApplicationGetTimerTaskMemory+0x14>)
1a00125e:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a001260:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a001264:	6013      	str	r3, [r2, #0]
1a001266:	4770      	bx	lr
1a001268:	10002830 	.word	0x10002830
1a00126c:	10002230 	.word	0x10002230

1a001270 <vApplicationStackOverflowHook>:
#include <FreeRTOS.h>
#include <task.h>

void vApplicationStackOverflowHook(TaskHandle_t xTask,
                                   signed char *pcTaskName)
{
1a001270:	e7fe      	b.n	1a001270 <vApplicationStackOverflowHook>

1a001272 <vApplicationMallocFailedHook>:
    while(1)
        ;
}

void vApplicationMallocFailedHook( void )
{
1a001272:	e7fe      	b.n	1a001272 <vApplicationMallocFailedHook>

1a001274 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001274:	4b08      	ldr	r3, [pc, #32]	; (1a001298 <prvResetNextTaskUnblockTime+0x24>)
1a001276:	681b      	ldr	r3, [r3, #0]
1a001278:	681b      	ldr	r3, [r3, #0]
1a00127a:	b13b      	cbz	r3, 1a00128c <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a00127c:	4b06      	ldr	r3, [pc, #24]	; (1a001298 <prvResetNextTaskUnblockTime+0x24>)
1a00127e:	681b      	ldr	r3, [r3, #0]
1a001280:	68db      	ldr	r3, [r3, #12]
1a001282:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a001284:	685a      	ldr	r2, [r3, #4]
1a001286:	4b05      	ldr	r3, [pc, #20]	; (1a00129c <prvResetNextTaskUnblockTime+0x28>)
1a001288:	601a      	str	r2, [r3, #0]
	}
}
1a00128a:	4770      	bx	lr
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a00128c:	4b03      	ldr	r3, [pc, #12]	; (1a00129c <prvResetNextTaskUnblockTime+0x28>)
1a00128e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001292:	601a      	str	r2, [r3, #0]
1a001294:	4770      	bx	lr
1a001296:	bf00      	nop
1a001298:	10002894 	.word	0x10002894
1a00129c:	10002968 	.word	0x10002968

1a0012a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
1a0012a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0012a4:	4681      	mov	r9, r0
1a0012a6:	460d      	mov	r5, r1
1a0012a8:	4617      	mov	r7, r2
1a0012aa:	469a      	mov	sl, r3
1a0012ac:	9e08      	ldr	r6, [sp, #32]
1a0012ae:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a0012b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a0012b4:	0092      	lsls	r2, r2, #2
1a0012b6:	21a5      	movs	r1, #165	; 0xa5
1a0012b8:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a0012ba:	f002 fe22 	bl	1a003f02 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a0012be:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a0012c0:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a0012c4:	3a01      	subs	r2, #1
1a0012c6:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a0012ca:	f027 0707 	bic.w	r7, r7, #7

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a0012ce:	6467      	str	r7, [r4, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0012d0:	2300      	movs	r3, #0
1a0012d2:	2b0f      	cmp	r3, #15
1a0012d4:	d807      	bhi.n	1a0012e6 <prvInitialiseNewTask+0x46>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a0012d6:	5ce9      	ldrb	r1, [r5, r3]
1a0012d8:	18e2      	adds	r2, r4, r3
1a0012da:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
1a0012de:	5cea      	ldrb	r2, [r5, r3]
1a0012e0:	b10a      	cbz	r2, 1a0012e6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0012e2:	3301      	adds	r3, #1
1a0012e4:	e7f5      	b.n	1a0012d2 <prvInitialiseNewTask+0x32>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a0012e6:	2300      	movs	r3, #0
1a0012e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a0012ec:	2e06      	cmp	r6, #6
1a0012ee:	d900      	bls.n	1a0012f2 <prvInitialiseNewTask+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a0012f0:	2606      	movs	r6, #6
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
1a0012f2:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
1a0012f4:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a0012f6:	2500      	movs	r5, #0
1a0012f8:	6565      	str	r5, [r4, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a0012fa:	1d20      	adds	r0, r4, #4
1a0012fc:	f7ff ff62 	bl	1a0011c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a001300:	f104 0018 	add.w	r0, r4, #24
1a001304:	f7ff ff5e 	bl	1a0011c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a001308:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00130a:	f1c6 0607 	rsb	r6, r6, #7
1a00130e:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a001310:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
1a001312:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a001314:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a001318:	4652      	mov	r2, sl
1a00131a:	4649      	mov	r1, r9
1a00131c:	4638      	mov	r0, r7
1a00131e:	f001 f877 	bl	1a002410 <pxPortInitialiseStack>
1a001322:	6020      	str	r0, [r4, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
1a001324:	f1b8 0f00 	cmp.w	r8, #0
1a001328:	d001      	beq.n	1a00132e <prvInitialiseNewTask+0x8e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a00132a:	f8c8 4000 	str.w	r4, [r8]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a00132e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001332:	Address 0x000000001a001332 is out of bounds.


1a001334 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
1a001334:	b538      	push	{r3, r4, r5, lr}
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001336:	2400      	movs	r4, #0
1a001338:	e007      	b.n	1a00134a <prvInitialiseTaskLists+0x16>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a00133a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a00133e:	0093      	lsls	r3, r2, #2
1a001340:	480e      	ldr	r0, [pc, #56]	; (1a00137c <prvInitialiseTaskLists+0x48>)
1a001342:	4418      	add	r0, r3
1a001344:	f7ff ff33 	bl	1a0011ae <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001348:	3401      	adds	r4, #1
1a00134a:	2c06      	cmp	r4, #6
1a00134c:	d9f5      	bls.n	1a00133a <prvInitialiseTaskLists+0x6>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
1a00134e:	4d0c      	ldr	r5, [pc, #48]	; (1a001380 <prvInitialiseTaskLists+0x4c>)
1a001350:	4628      	mov	r0, r5
1a001352:	f7ff ff2c 	bl	1a0011ae <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a001356:	4c0b      	ldr	r4, [pc, #44]	; (1a001384 <prvInitialiseTaskLists+0x50>)
1a001358:	4620      	mov	r0, r4
1a00135a:	f7ff ff28 	bl	1a0011ae <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a00135e:	480a      	ldr	r0, [pc, #40]	; (1a001388 <prvInitialiseTaskLists+0x54>)
1a001360:	f7ff ff25 	bl	1a0011ae <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
1a001364:	4809      	ldr	r0, [pc, #36]	; (1a00138c <prvInitialiseTaskLists+0x58>)
1a001366:	f7ff ff22 	bl	1a0011ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
1a00136a:	4809      	ldr	r0, [pc, #36]	; (1a001390 <prvInitialiseTaskLists+0x5c>)
1a00136c:	f7ff ff1f 	bl	1a0011ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
1a001370:	4b08      	ldr	r3, [pc, #32]	; (1a001394 <prvInitialiseTaskLists+0x60>)
1a001372:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a001374:	4b08      	ldr	r3, [pc, #32]	; (1a001398 <prvInitialiseTaskLists+0x64>)
1a001376:	601c      	str	r4, [r3, #0]
}
1a001378:	bd38      	pop	{r3, r4, r5, pc}
1a00137a:	bf00      	nop
1a00137c:	1000289c 	.word	0x1000289c
1a001380:	10002940 	.word	0x10002940
1a001384:	10002954 	.word	0x10002954
1a001388:	10002970 	.word	0x10002970
1a00138c:	1000299c 	.word	0x1000299c
1a001390:	10002988 	.word	0x10002988
1a001394:	10002894 	.word	0x10002894
1a001398:	10002898 	.word	0x10002898

1a00139c <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
1a00139c:	b510      	push	{r4, lr}
1a00139e:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
1a0013a0:	f001 f860 	bl	1a002464 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
1a0013a4:	4a21      	ldr	r2, [pc, #132]	; (1a00142c <prvAddNewTaskToReadyList+0x90>)
1a0013a6:	6813      	ldr	r3, [r2, #0]
1a0013a8:	3301      	adds	r3, #1
1a0013aa:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a0013ac:	4b20      	ldr	r3, [pc, #128]	; (1a001430 <prvAddNewTaskToReadyList+0x94>)
1a0013ae:	681b      	ldr	r3, [r3, #0]
1a0013b0:	b15b      	cbz	r3, 1a0013ca <prvAddNewTaskToReadyList+0x2e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
1a0013b2:	4b20      	ldr	r3, [pc, #128]	; (1a001434 <prvAddNewTaskToReadyList+0x98>)
1a0013b4:	681b      	ldr	r3, [r3, #0]
1a0013b6:	b96b      	cbnz	r3, 1a0013d4 <prvAddNewTaskToReadyList+0x38>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a0013b8:	4b1d      	ldr	r3, [pc, #116]	; (1a001430 <prvAddNewTaskToReadyList+0x94>)
1a0013ba:	681b      	ldr	r3, [r3, #0]
1a0013bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0013be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0013c0:	429a      	cmp	r2, r3
1a0013c2:	d807      	bhi.n	1a0013d4 <prvAddNewTaskToReadyList+0x38>
				{
					pxCurrentTCB = pxNewTCB;
1a0013c4:	4b1a      	ldr	r3, [pc, #104]	; (1a001430 <prvAddNewTaskToReadyList+0x94>)
1a0013c6:	601c      	str	r4, [r3, #0]
1a0013c8:	e004      	b.n	1a0013d4 <prvAddNewTaskToReadyList+0x38>
		uxCurrentNumberOfTasks++;
		if( pxCurrentTCB == NULL )
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
1a0013ca:	4b19      	ldr	r3, [pc, #100]	; (1a001430 <prvAddNewTaskToReadyList+0x94>)
1a0013cc:	601c      	str	r4, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a0013ce:	6813      	ldr	r3, [r2, #0]
1a0013d0:	2b01      	cmp	r3, #1
1a0013d2:	d027      	beq.n	1a001424 <prvAddNewTaskToReadyList+0x88>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
1a0013d4:	4a18      	ldr	r2, [pc, #96]	; (1a001438 <prvAddNewTaskToReadyList+0x9c>)
1a0013d6:	6813      	ldr	r3, [r2, #0]
1a0013d8:	3301      	adds	r3, #1
1a0013da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a0013dc:	64a3      	str	r3, [r4, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
1a0013de:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0013e0:	2201      	movs	r2, #1
1a0013e2:	409a      	lsls	r2, r3
1a0013e4:	4915      	ldr	r1, [pc, #84]	; (1a00143c <prvAddNewTaskToReadyList+0xa0>)
1a0013e6:	6808      	ldr	r0, [r1, #0]
1a0013e8:	4302      	orrs	r2, r0
1a0013ea:	600a      	str	r2, [r1, #0]
1a0013ec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0013f0:	009a      	lsls	r2, r3, #2
1a0013f2:	1d21      	adds	r1, r4, #4
1a0013f4:	4812      	ldr	r0, [pc, #72]	; (1a001440 <prvAddNewTaskToReadyList+0xa4>)
1a0013f6:	4410      	add	r0, r2
1a0013f8:	f7ff fee7 	bl	1a0011ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
1a0013fc:	f001 f854 	bl	1a0024a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
1a001400:	4b0c      	ldr	r3, [pc, #48]	; (1a001434 <prvAddNewTaskToReadyList+0x98>)
1a001402:	681b      	ldr	r3, [r3, #0]
1a001404:	b16b      	cbz	r3, 1a001422 <prvAddNewTaskToReadyList+0x86>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a001406:	4b0a      	ldr	r3, [pc, #40]	; (1a001430 <prvAddNewTaskToReadyList+0x94>)
1a001408:	681b      	ldr	r3, [r3, #0]
1a00140a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00140c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00140e:	429a      	cmp	r2, r3
1a001410:	d207      	bcs.n	1a001422 <prvAddNewTaskToReadyList+0x86>
		{
			taskYIELD_IF_USING_PREEMPTION();
1a001412:	4b0c      	ldr	r3, [pc, #48]	; (1a001444 <prvAddNewTaskToReadyList+0xa8>)
1a001414:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001418:	601a      	str	r2, [r3, #0]
1a00141a:	f3bf 8f4f 	dsb	sy
1a00141e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a001422:	bd10      	pop	{r4, pc}
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
1a001424:	f7ff ff86 	bl	1a001334 <prvInitialiseTaskLists>
1a001428:	e7d4      	b.n	1a0013d4 <prvAddNewTaskToReadyList+0x38>
1a00142a:	bf00      	nop
1a00142c:	10002928 	.word	0x10002928
1a001430:	10002890 	.word	0x10002890
1a001434:	10002984 	.word	0x10002984
1a001438:	10002938 	.word	0x10002938
1a00143c:	1000293c 	.word	0x1000293c
1a001440:	1000289c 	.word	0x1000289c
1a001444:	e000ed04 	.word	0xe000ed04

1a001448 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
1a001448:	b510      	push	{r4, lr}
1a00144a:	4604      	mov	r4, r0
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a00144c:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a001450:	b933      	cbnz	r3, 1a001460 <prvDeleteTCB+0x18>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
1a001452:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001454:	f7ff fa2c 	bl	1a0008b0 <vPortFree>
				vPortFree( pxTCB );
1a001458:	4620      	mov	r0, r4
1a00145a:	f7ff fa29 	bl	1a0008b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
1a00145e:	bd10      	pop	{r4, pc}
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a001460:	2b01      	cmp	r3, #1
1a001462:	d00a      	beq.n	1a00147a <prvDeleteTCB+0x32>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a001464:	2b02      	cmp	r3, #2
1a001466:	d0fa      	beq.n	1a00145e <prvDeleteTCB+0x16>
1a001468:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00146c:	f383 8811 	msr	BASEPRI, r3
1a001470:	f3bf 8f6f 	isb	sy
1a001474:	f3bf 8f4f 	dsb	sy
1a001478:	e7fe      	b.n	1a001478 <prvDeleteTCB+0x30>
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
			{
				/* Only the stack was statically allocated, so the TCB is the
				only memory that must be freed. */
				vPortFree( pxTCB );
1a00147a:	f7ff fa19 	bl	1a0008b0 <vPortFree>
1a00147e:	e7ee      	b.n	1a00145e <prvDeleteTCB+0x16>

1a001480 <prvCheckTasksWaitingTermination>:
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001480:	4b0f      	ldr	r3, [pc, #60]	; (1a0014c0 <prvCheckTasksWaitingTermination+0x40>)
1a001482:	681b      	ldr	r3, [r3, #0]
1a001484:	b1d3      	cbz	r3, 1a0014bc <prvCheckTasksWaitingTermination+0x3c>
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
}
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
1a001486:	b510      	push	{r4, lr}

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
		{
			taskENTER_CRITICAL();
1a001488:	f000 ffec 	bl	1a002464 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a00148c:	4b0d      	ldr	r3, [pc, #52]	; (1a0014c4 <prvCheckTasksWaitingTermination+0x44>)
1a00148e:	68db      	ldr	r3, [r3, #12]
1a001490:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001492:	1d20      	adds	r0, r4, #4
1a001494:	f7ff febf 	bl	1a001216 <uxListRemove>
				--uxCurrentNumberOfTasks;
1a001498:	4a0b      	ldr	r2, [pc, #44]	; (1a0014c8 <prvCheckTasksWaitingTermination+0x48>)
1a00149a:	6813      	ldr	r3, [r2, #0]
1a00149c:	3b01      	subs	r3, #1
1a00149e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a0014a0:	4a07      	ldr	r2, [pc, #28]	; (1a0014c0 <prvCheckTasksWaitingTermination+0x40>)
1a0014a2:	6813      	ldr	r3, [r2, #0]
1a0014a4:	3b01      	subs	r3, #1
1a0014a6:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
1a0014a8:	f000 fffe 	bl	1a0024a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
1a0014ac:	4620      	mov	r0, r4
1a0014ae:	f7ff ffcb 	bl	1a001448 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a0014b2:	4b03      	ldr	r3, [pc, #12]	; (1a0014c0 <prvCheckTasksWaitingTermination+0x40>)
1a0014b4:	681b      	ldr	r3, [r3, #0]
1a0014b6:	2b00      	cmp	r3, #0
1a0014b8:	d1e6      	bne.n	1a001488 <prvCheckTasksWaitingTermination+0x8>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
1a0014ba:	bd10      	pop	{r4, pc}
1a0014bc:	4770      	bx	lr
1a0014be:	bf00      	nop
1a0014c0:	1000292c 	.word	0x1000292c
1a0014c4:	1000299c 	.word	0x1000299c
1a0014c8:	10002928 	.word	0x10002928

1a0014cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
1a0014cc:	b508      	push	{r3, lr}

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
1a0014ce:	f7ff ffd7 	bl	1a001480 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a0014d2:	4b06      	ldr	r3, [pc, #24]	; (1a0014ec <prvIdleTask+0x20>)
1a0014d4:	681b      	ldr	r3, [r3, #0]
1a0014d6:	2b01      	cmp	r3, #1
1a0014d8:	d9f9      	bls.n	1a0014ce <prvIdleTask+0x2>
			{
				taskYIELD();
1a0014da:	4b05      	ldr	r3, [pc, #20]	; (1a0014f0 <prvIdleTask+0x24>)
1a0014dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0014e0:	601a      	str	r2, [r3, #0]
1a0014e2:	f3bf 8f4f 	dsb	sy
1a0014e6:	f3bf 8f6f 	isb	sy
1a0014ea:	e7f0      	b.n	1a0014ce <prvIdleTask+0x2>
1a0014ec:	1000289c 	.word	0x1000289c
1a0014f0:	e000ed04 	.word	0xe000ed04

1a0014f4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a0014f4:	b570      	push	{r4, r5, r6, lr}
1a0014f6:	4604      	mov	r4, r0
1a0014f8:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a0014fa:	4b1d      	ldr	r3, [pc, #116]	; (1a001570 <prvAddCurrentTaskToDelayedList+0x7c>)
1a0014fc:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0014fe:	4b1d      	ldr	r3, [pc, #116]	; (1a001574 <prvAddCurrentTaskToDelayedList+0x80>)
1a001500:	6818      	ldr	r0, [r3, #0]
1a001502:	3004      	adds	r0, #4
1a001504:	f7ff fe87 	bl	1a001216 <uxListRemove>
1a001508:	b950      	cbnz	r0, 1a001520 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a00150a:	4b1a      	ldr	r3, [pc, #104]	; (1a001574 <prvAddCurrentTaskToDelayedList+0x80>)
1a00150c:	681b      	ldr	r3, [r3, #0]
1a00150e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001510:	2301      	movs	r3, #1
1a001512:	fa03 f202 	lsl.w	r2, r3, r2
1a001516:	4918      	ldr	r1, [pc, #96]	; (1a001578 <prvAddCurrentTaskToDelayedList+0x84>)
1a001518:	680b      	ldr	r3, [r1, #0]
1a00151a:	ea23 0302 	bic.w	r3, r3, r2
1a00151e:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001520:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a001524:	d013      	beq.n	1a00154e <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a001526:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a001528:	4b12      	ldr	r3, [pc, #72]	; (1a001574 <prvAddCurrentTaskToDelayedList+0x80>)
1a00152a:	681b      	ldr	r3, [r3, #0]
1a00152c:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a00152e:	42a5      	cmp	r5, r4
1a001530:	d816      	bhi.n	1a001560 <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001532:	4b12      	ldr	r3, [pc, #72]	; (1a00157c <prvAddCurrentTaskToDelayedList+0x88>)
1a001534:	6818      	ldr	r0, [r3, #0]
1a001536:	4b0f      	ldr	r3, [pc, #60]	; (1a001574 <prvAddCurrentTaskToDelayedList+0x80>)
1a001538:	6819      	ldr	r1, [r3, #0]
1a00153a:	3104      	adds	r1, #4
1a00153c:	f7ff fe51 	bl	1a0011e2 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a001540:	4b0f      	ldr	r3, [pc, #60]	; (1a001580 <prvAddCurrentTaskToDelayedList+0x8c>)
1a001542:	681b      	ldr	r3, [r3, #0]
1a001544:	42a3      	cmp	r3, r4
1a001546:	d912      	bls.n	1a00156e <prvAddCurrentTaskToDelayedList+0x7a>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a001548:	4b0d      	ldr	r3, [pc, #52]	; (1a001580 <prvAddCurrentTaskToDelayedList+0x8c>)
1a00154a:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a00154c:	e00f      	b.n	1a00156e <prvAddCurrentTaskToDelayedList+0x7a>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a00154e:	2e00      	cmp	r6, #0
1a001550:	d0e9      	beq.n	1a001526 <prvAddCurrentTaskToDelayedList+0x32>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001552:	4b08      	ldr	r3, [pc, #32]	; (1a001574 <prvAddCurrentTaskToDelayedList+0x80>)
1a001554:	6819      	ldr	r1, [r3, #0]
1a001556:	3104      	adds	r1, #4
1a001558:	480a      	ldr	r0, [pc, #40]	; (1a001584 <prvAddCurrentTaskToDelayedList+0x90>)
1a00155a:	f7ff fe36 	bl	1a0011ca <vListInsertEnd>
1a00155e:	e006      	b.n	1a00156e <prvAddCurrentTaskToDelayedList+0x7a>

			if( xTimeToWake < xConstTickCount )
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001560:	4b09      	ldr	r3, [pc, #36]	; (1a001588 <prvAddCurrentTaskToDelayedList+0x94>)
1a001562:	6818      	ldr	r0, [r3, #0]
1a001564:	4b03      	ldr	r3, [pc, #12]	; (1a001574 <prvAddCurrentTaskToDelayedList+0x80>)
1a001566:	6819      	ldr	r1, [r3, #0]
1a001568:	3104      	adds	r1, #4
1a00156a:	f7ff fe3a 	bl	1a0011e2 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a00156e:	bd70      	pop	{r4, r5, r6, pc}
1a001570:	100029b0 	.word	0x100029b0
1a001574:	10002890 	.word	0x10002890
1a001578:	1000293c 	.word	0x1000293c
1a00157c:	10002894 	.word	0x10002894
1a001580:	10002968 	.word	0x10002968
1a001584:	10002988 	.word	0x10002988
1a001588:	10002898 	.word	0x10002898

1a00158c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
1a00158c:	b570      	push	{r4, r5, r6, lr}
1a00158e:	b086      	sub	sp, #24
1a001590:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a001592:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
1a001594:	b945      	cbnz	r5, 1a0015a8 <xTaskCreateStatic+0x1c>
1a001596:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00159a:	f383 8811 	msr	BASEPRI, r3
1a00159e:	f3bf 8f6f 	isb	sy
1a0015a2:	f3bf 8f4f 	dsb	sy
1a0015a6:	e7fe      	b.n	1a0015a6 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
1a0015a8:	b944      	cbnz	r4, 1a0015bc <xTaskCreateStatic+0x30>
1a0015aa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015ae:	f383 8811 	msr	BASEPRI, r3
1a0015b2:	f3bf 8f6f 	isb	sy
1a0015b6:	f3bf 8f4f 	dsb	sy
1a0015ba:	e7fe      	b.n	1a0015ba <xTaskCreateStatic+0x2e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
1a0015bc:	2660      	movs	r6, #96	; 0x60
1a0015be:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a0015c0:	9e04      	ldr	r6, [sp, #16]
1a0015c2:	2e60      	cmp	r6, #96	; 0x60
1a0015c4:	d008      	beq.n	1a0015d8 <xTaskCreateStatic+0x4c>
1a0015c6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015ca:	f383 8811 	msr	BASEPRI, r3
1a0015ce:	f3bf 8f6f 	isb	sy
1a0015d2:	f3bf 8f4f 	dsb	sy
1a0015d6:	e7fe      	b.n	1a0015d6 <xTaskCreateStatic+0x4a>
		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a0015d8:	6325      	str	r5, [r4, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a0015da:	2502      	movs	r5, #2
1a0015dc:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a0015e0:	2500      	movs	r5, #0
1a0015e2:	9503      	str	r5, [sp, #12]
1a0015e4:	9402      	str	r4, [sp, #8]
1a0015e6:	ad05      	add	r5, sp, #20
1a0015e8:	9501      	str	r5, [sp, #4]
1a0015ea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a0015ec:	9500      	str	r5, [sp, #0]
1a0015ee:	f7ff fe57 	bl	1a0012a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0015f2:	4620      	mov	r0, r4
1a0015f4:	f7ff fed2 	bl	1a00139c <prvAddNewTaskToReadyList>
		{
			xReturn = NULL;
		}

		return xReturn;
	}
1a0015f8:	9805      	ldr	r0, [sp, #20]
1a0015fa:	b006      	add	sp, #24
1a0015fc:	bd70      	pop	{r4, r5, r6, pc}

1a0015fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
1a0015fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a001602:	b085      	sub	sp, #20
1a001604:	4607      	mov	r7, r0
1a001606:	4688      	mov	r8, r1
1a001608:	4615      	mov	r5, r2
1a00160a:	4699      	mov	r9, r3
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00160c:	0090      	lsls	r0, r2, #2
1a00160e:	f7ff f8c1 	bl	1a000794 <pvPortMalloc>

			if( pxStack != NULL )
1a001612:	b308      	cbz	r0, 1a001658 <xTaskCreate+0x5a>
1a001614:	4606      	mov	r6, r0
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a001616:	2060      	movs	r0, #96	; 0x60
1a001618:	f7ff f8bc 	bl	1a000794 <pvPortMalloc>

				if( pxNewTCB != NULL )
1a00161c:	4604      	mov	r4, r0
1a00161e:	b1b8      	cbz	r0, 1a001650 <xTaskCreate+0x52>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
1a001620:	6306      	str	r6, [r0, #48]	; 0x30
				pxNewTCB = NULL;
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
1a001622:	b1e4      	cbz	r4, 1a00165e <xTaskCreate+0x60>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a001624:	2300      	movs	r3, #0
1a001626:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a00162a:	9303      	str	r3, [sp, #12]
1a00162c:	9402      	str	r4, [sp, #8]
1a00162e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a001630:	9301      	str	r3, [sp, #4]
1a001632:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a001634:	9300      	str	r3, [sp, #0]
1a001636:	464b      	mov	r3, r9
1a001638:	462a      	mov	r2, r5
1a00163a:	4641      	mov	r1, r8
1a00163c:	4638      	mov	r0, r7
1a00163e:	f7ff fe2f 	bl	1a0012a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001642:	4620      	mov	r0, r4
1a001644:	f7ff feaa 	bl	1a00139c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a001648:	2001      	movs	r0, #1
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
		}

		return xReturn;
	}
1a00164a:	b005      	add	sp, #20
1a00164c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
1a001650:	4630      	mov	r0, r6
1a001652:	f7ff f92d 	bl	1a0008b0 <vPortFree>
1a001656:	e7e4      	b.n	1a001622 <xTaskCreate+0x24>
			prvAddNewTaskToReadyList( pxNewTCB );
			xReturn = pdPASS;
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a001658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00165c:	e7f5      	b.n	1a00164a <xTaskCreate+0x4c>
1a00165e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		}

		return xReturn;
1a001662:	e7f2      	b.n	1a00164a <xTaskCreate+0x4c>

1a001664 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
1a001664:	b510      	push	{r4, lr}
1a001666:	b088      	sub	sp, #32
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a001668:	2400      	movs	r4, #0
1a00166a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a00166c:	9406      	str	r4, [sp, #24]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a00166e:	aa07      	add	r2, sp, #28
1a001670:	a906      	add	r1, sp, #24
1a001672:	a805      	add	r0, sp, #20
1a001674:	f7ff fde4 	bl	1a001240 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a001678:	9b05      	ldr	r3, [sp, #20]
1a00167a:	9302      	str	r3, [sp, #8]
1a00167c:	9b06      	ldr	r3, [sp, #24]
1a00167e:	9301      	str	r3, [sp, #4]
1a001680:	9400      	str	r4, [sp, #0]
1a001682:	4623      	mov	r3, r4
1a001684:	9a07      	ldr	r2, [sp, #28]
1a001686:	4917      	ldr	r1, [pc, #92]	; (1a0016e4 <vTaskStartScheduler+0x80>)
1a001688:	4817      	ldr	r0, [pc, #92]	; (1a0016e8 <vTaskStartScheduler+0x84>)
1a00168a:	f7ff ff7f 	bl	1a00158c <xTaskCreateStatic>
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
1a00168e:	b140      	cbz	r0, 1a0016a2 <vTaskStartScheduler+0x3e>

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
		{
			xReturn = xTimerCreateTimerTask();
1a001690:	f000 fcac 	bl	1a001fec <xTimerCreateTimerTask>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
1a001694:	2801      	cmp	r0, #1
1a001696:	d006      	beq.n	1a0016a6 <vTaskStartScheduler+0x42>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a001698:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00169c:	d018      	beq.n	1a0016d0 <vTaskStartScheduler+0x6c>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
1a00169e:	b008      	add	sp, #32
1a0016a0:	bd10      	pop	{r4, pc}
		{
			xReturn = pdPASS;
		}
		else
		{
			xReturn = pdFAIL;
1a0016a2:	2000      	movs	r0, #0
1a0016a4:	e7f6      	b.n	1a001694 <vTaskStartScheduler+0x30>
1a0016a6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016aa:	f383 8811 	msr	BASEPRI, r3
1a0016ae:	f3bf 8f6f 	isb	sy
1a0016b2:	f3bf 8f4f 	dsb	sy
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
1a0016b6:	4b0d      	ldr	r3, [pc, #52]	; (1a0016ec <vTaskStartScheduler+0x88>)
1a0016b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0016bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a0016be:	4b0c      	ldr	r3, [pc, #48]	; (1a0016f0 <vTaskStartScheduler+0x8c>)
1a0016c0:	2201      	movs	r2, #1
1a0016c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a0016c4:	4b0b      	ldr	r3, [pc, #44]	; (1a0016f4 <vTaskStartScheduler+0x90>)
1a0016c6:	2200      	movs	r2, #0
1a0016c8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
1a0016ca:	f000 ff6d 	bl	1a0025a8 <xPortStartScheduler>
1a0016ce:	e7e6      	b.n	1a00169e <vTaskStartScheduler+0x3a>
1a0016d0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016d4:	f383 8811 	msr	BASEPRI, r3
1a0016d8:	f3bf 8f6f 	isb	sy
1a0016dc:	f3bf 8f4f 	dsb	sy
1a0016e0:	e7fe      	b.n	1a0016e0 <vTaskStartScheduler+0x7c>
1a0016e2:	bf00      	nop
1a0016e4:	1a005170 	.word	0x1a005170
1a0016e8:	1a0014cd 	.word	0x1a0014cd
1a0016ec:	10002968 	.word	0x10002968
1a0016f0:	10002984 	.word	0x10002984
1a0016f4:	100029b0 	.word	0x100029b0

1a0016f8 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
1a0016f8:	4a02      	ldr	r2, [pc, #8]	; (1a001704 <vTaskSuspendAll+0xc>)
1a0016fa:	6813      	ldr	r3, [r2, #0]
1a0016fc:	3301      	adds	r3, #1
1a0016fe:	6013      	str	r3, [r2, #0]
}
1a001700:	4770      	bx	lr
1a001702:	bf00      	nop
1a001704:	10002934 	.word	0x10002934

1a001708 <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
1a001708:	4b01      	ldr	r3, [pc, #4]	; (1a001710 <xTaskGetTickCount+0x8>)
1a00170a:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
1a00170c:	4770      	bx	lr
1a00170e:	bf00      	nop
1a001710:	100029b0 	.word	0x100029b0

1a001714 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
1a001714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001716:	4b3a      	ldr	r3, [pc, #232]	; (1a001800 <xTaskIncrementTick+0xec>)
1a001718:	681b      	ldr	r3, [r3, #0]
1a00171a:	2b00      	cmp	r3, #0
1a00171c:	d164      	bne.n	1a0017e8 <xTaskIncrementTick+0xd4>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a00171e:	4b39      	ldr	r3, [pc, #228]	; (1a001804 <xTaskIncrementTick+0xf0>)
1a001720:	681d      	ldr	r5, [r3, #0]
1a001722:	3501      	adds	r5, #1

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
1a001724:	601d      	str	r5, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a001726:	b9c5      	cbnz	r5, 1a00175a <xTaskIncrementTick+0x46>
		{
			taskSWITCH_DELAYED_LISTS();
1a001728:	4b37      	ldr	r3, [pc, #220]	; (1a001808 <xTaskIncrementTick+0xf4>)
1a00172a:	681b      	ldr	r3, [r3, #0]
1a00172c:	681b      	ldr	r3, [r3, #0]
1a00172e:	b143      	cbz	r3, 1a001742 <xTaskIncrementTick+0x2e>
1a001730:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001734:	f383 8811 	msr	BASEPRI, r3
1a001738:	f3bf 8f6f 	isb	sy
1a00173c:	f3bf 8f4f 	dsb	sy
1a001740:	e7fe      	b.n	1a001740 <xTaskIncrementTick+0x2c>
1a001742:	4a31      	ldr	r2, [pc, #196]	; (1a001808 <xTaskIncrementTick+0xf4>)
1a001744:	6811      	ldr	r1, [r2, #0]
1a001746:	4b31      	ldr	r3, [pc, #196]	; (1a00180c <xTaskIncrementTick+0xf8>)
1a001748:	6818      	ldr	r0, [r3, #0]
1a00174a:	6010      	str	r0, [r2, #0]
1a00174c:	6019      	str	r1, [r3, #0]
1a00174e:	4a30      	ldr	r2, [pc, #192]	; (1a001810 <xTaskIncrementTick+0xfc>)
1a001750:	6813      	ldr	r3, [r2, #0]
1a001752:	3301      	adds	r3, #1
1a001754:	6013      	str	r3, [r2, #0]
1a001756:	f7ff fd8d 	bl	1a001274 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
1a00175a:	4b2e      	ldr	r3, [pc, #184]	; (1a001814 <xTaskIncrementTick+0x100>)
1a00175c:	681b      	ldr	r3, [r3, #0]
1a00175e:	42ab      	cmp	r3, r5
1a001760:	d938      	bls.n	1a0017d4 <xTaskIncrementTick+0xc0>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
1a001762:	2400      	movs	r4, #0
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a001764:	4b2c      	ldr	r3, [pc, #176]	; (1a001818 <xTaskIncrementTick+0x104>)
1a001766:	681b      	ldr	r3, [r3, #0]
1a001768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00176a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00176e:	009a      	lsls	r2, r3, #2
1a001770:	4b2a      	ldr	r3, [pc, #168]	; (1a00181c <xTaskIncrementTick+0x108>)
1a001772:	589b      	ldr	r3, [r3, r2]
1a001774:	2b01      	cmp	r3, #1
1a001776:	d93c      	bls.n	1a0017f2 <xTaskIncrementTick+0xde>
			{
				xSwitchRequired = pdTRUE;
1a001778:	2401      	movs	r4, #1
1a00177a:	e03a      	b.n	1a0017f2 <xTaskIncrementTick+0xde>
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
						{
							xSwitchRequired = pdTRUE;
1a00177c:	2401      	movs	r4, #1
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a00177e:	4b22      	ldr	r3, [pc, #136]	; (1a001808 <xTaskIncrementTick+0xf4>)
1a001780:	681b      	ldr	r3, [r3, #0]
1a001782:	681b      	ldr	r3, [r3, #0]
1a001784:	b343      	cbz	r3, 1a0017d8 <xTaskIncrementTick+0xc4>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001786:	4b20      	ldr	r3, [pc, #128]	; (1a001808 <xTaskIncrementTick+0xf4>)
1a001788:	681b      	ldr	r3, [r3, #0]
1a00178a:	68db      	ldr	r3, [r3, #12]
1a00178c:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a00178e:	6873      	ldr	r3, [r6, #4]

					if( xConstTickCount < xItemValue )
1a001790:	429d      	cmp	r5, r3
1a001792:	d326      	bcc.n	1a0017e2 <xTaskIncrementTick+0xce>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001794:	1d37      	adds	r7, r6, #4
1a001796:	4638      	mov	r0, r7
1a001798:	f7ff fd3d 	bl	1a001216 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a00179c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a00179e:	b11b      	cbz	r3, 1a0017a8 <xTaskIncrementTick+0x94>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0017a0:	f106 0018 	add.w	r0, r6, #24
1a0017a4:	f7ff fd37 	bl	1a001216 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
1a0017a8:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a0017aa:	2201      	movs	r2, #1
1a0017ac:	409a      	lsls	r2, r3
1a0017ae:	491c      	ldr	r1, [pc, #112]	; (1a001820 <xTaskIncrementTick+0x10c>)
1a0017b0:	6808      	ldr	r0, [r1, #0]
1a0017b2:	4302      	orrs	r2, r0
1a0017b4:	600a      	str	r2, [r1, #0]
1a0017b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0017ba:	009a      	lsls	r2, r3, #2
1a0017bc:	4639      	mov	r1, r7
1a0017be:	4817      	ldr	r0, [pc, #92]	; (1a00181c <xTaskIncrementTick+0x108>)
1a0017c0:	4410      	add	r0, r2
1a0017c2:	f7ff fd02 	bl	1a0011ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0017c6:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a0017c8:	4b13      	ldr	r3, [pc, #76]	; (1a001818 <xTaskIncrementTick+0x104>)
1a0017ca:	681b      	ldr	r3, [r3, #0]
1a0017cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0017ce:	429a      	cmp	r2, r3
1a0017d0:	d2d4      	bcs.n	1a00177c <xTaskIncrementTick+0x68>
1a0017d2:	e7d4      	b.n	1a00177e <xTaskIncrementTick+0x6a>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
1a0017d4:	2400      	movs	r4, #0
1a0017d6:	e7d2      	b.n	1a00177e <xTaskIncrementTick+0x6a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0017d8:	4b0e      	ldr	r3, [pc, #56]	; (1a001814 <xTaskIncrementTick+0x100>)
1a0017da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0017de:	601a      	str	r2, [r3, #0]
					break;
1a0017e0:	e7c0      	b.n	1a001764 <xTaskIncrementTick+0x50>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
1a0017e2:	4a0c      	ldr	r2, [pc, #48]	; (1a001814 <xTaskIncrementTick+0x100>)
1a0017e4:	6013      	str	r3, [r2, #0]
						break;
1a0017e6:	e7bd      	b.n	1a001764 <xTaskIncrementTick+0x50>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
1a0017e8:	4a0e      	ldr	r2, [pc, #56]	; (1a001824 <xTaskIncrementTick+0x110>)
1a0017ea:	6813      	ldr	r3, [r2, #0]
1a0017ec:	3301      	adds	r3, #1
1a0017ee:	6013      	str	r3, [r2, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
1a0017f0:	2400      	movs	r4, #0
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
1a0017f2:	4b0d      	ldr	r3, [pc, #52]	; (1a001828 <xTaskIncrementTick+0x114>)
1a0017f4:	681b      	ldr	r3, [r3, #0]
1a0017f6:	b103      	cbz	r3, 1a0017fa <xTaskIncrementTick+0xe6>
		{
			xSwitchRequired = pdTRUE;
1a0017f8:	2401      	movs	r4, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
1a0017fa:	4620      	mov	r0, r4
1a0017fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0017fe:	bf00      	nop
1a001800:	10002934 	.word	0x10002934
1a001804:	100029b0 	.word	0x100029b0
1a001808:	10002894 	.word	0x10002894
1a00180c:	10002898 	.word	0x10002898
1a001810:	1000296c 	.word	0x1000296c
1a001814:	10002968 	.word	0x10002968
1a001818:	10002890 	.word	0x10002890
1a00181c:	1000289c 	.word	0x1000289c
1a001820:	1000293c 	.word	0x1000293c
1a001824:	10002930 	.word	0x10002930
1a001828:	100029b4 	.word	0x100029b4

1a00182c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
1a00182c:	b538      	push	{r3, r4, r5, lr}
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
1a00182e:	4b33      	ldr	r3, [pc, #204]	; (1a0018fc <xTaskResumeAll+0xd0>)
1a001830:	681b      	ldr	r3, [r3, #0]
1a001832:	b943      	cbnz	r3, 1a001846 <xTaskResumeAll+0x1a>
1a001834:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001838:	f383 8811 	msr	BASEPRI, r3
1a00183c:	f3bf 8f6f 	isb	sy
1a001840:	f3bf 8f4f 	dsb	sy
1a001844:	e7fe      	b.n	1a001844 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
1a001846:	f000 fe0d 	bl	1a002464 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
1a00184a:	4b2c      	ldr	r3, [pc, #176]	; (1a0018fc <xTaskResumeAll+0xd0>)
1a00184c:	681a      	ldr	r2, [r3, #0]
1a00184e:	3a01      	subs	r2, #1
1a001850:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001852:	681b      	ldr	r3, [r3, #0]
1a001854:	2b00      	cmp	r3, #0
1a001856:	d14d      	bne.n	1a0018f4 <xTaskResumeAll+0xc8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a001858:	4b29      	ldr	r3, [pc, #164]	; (1a001900 <xTaskResumeAll+0xd4>)
1a00185a:	681b      	ldr	r3, [r3, #0]
1a00185c:	b923      	cbnz	r3, 1a001868 <xTaskResumeAll+0x3c>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
1a00185e:	2400      	movs	r4, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001860:	f000 fe22 	bl	1a0024a8 <vPortExitCritical>

	return xAlreadyYielded;
}
1a001864:	4620      	mov	r0, r4
1a001866:	bd38      	pop	{r3, r4, r5, pc}
#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
1a001868:	2400      	movs	r4, #0
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a00186a:	4b26      	ldr	r3, [pc, #152]	; (1a001904 <xTaskResumeAll+0xd8>)
1a00186c:	681b      	ldr	r3, [r3, #0]
1a00186e:	b31b      	cbz	r3, 1a0018b8 <xTaskResumeAll+0x8c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a001870:	4b24      	ldr	r3, [pc, #144]	; (1a001904 <xTaskResumeAll+0xd8>)
1a001872:	68db      	ldr	r3, [r3, #12]
1a001874:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001876:	f104 0018 	add.w	r0, r4, #24
1a00187a:	f7ff fccc 	bl	1a001216 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a00187e:	1d25      	adds	r5, r4, #4
1a001880:	4628      	mov	r0, r5
1a001882:	f7ff fcc8 	bl	1a001216 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001886:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001888:	2201      	movs	r2, #1
1a00188a:	409a      	lsls	r2, r3
1a00188c:	491e      	ldr	r1, [pc, #120]	; (1a001908 <xTaskResumeAll+0xdc>)
1a00188e:	6808      	ldr	r0, [r1, #0]
1a001890:	4302      	orrs	r2, r0
1a001892:	600a      	str	r2, [r1, #0]
1a001894:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001898:	009a      	lsls	r2, r3, #2
1a00189a:	4629      	mov	r1, r5
1a00189c:	481b      	ldr	r0, [pc, #108]	; (1a00190c <xTaskResumeAll+0xe0>)
1a00189e:	4410      	add	r0, r2
1a0018a0:	f7ff fc93 	bl	1a0011ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0018a4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0018a6:	4b1a      	ldr	r3, [pc, #104]	; (1a001910 <xTaskResumeAll+0xe4>)
1a0018a8:	681b      	ldr	r3, [r3, #0]
1a0018aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0018ac:	429a      	cmp	r2, r3
1a0018ae:	d3dc      	bcc.n	1a00186a <xTaskResumeAll+0x3e>
					{
						xYieldPending = pdTRUE;
1a0018b0:	4b18      	ldr	r3, [pc, #96]	; (1a001914 <xTaskResumeAll+0xe8>)
1a0018b2:	2201      	movs	r2, #1
1a0018b4:	601a      	str	r2, [r3, #0]
1a0018b6:	e7d8      	b.n	1a00186a <xTaskResumeAll+0x3e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
1a0018b8:	b10c      	cbz	r4, 1a0018be <xTaskResumeAll+0x92>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
1a0018ba:	f7ff fcdb 	bl	1a001274 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a0018be:	4b16      	ldr	r3, [pc, #88]	; (1a001918 <xTaskResumeAll+0xec>)
1a0018c0:	681c      	ldr	r4, [r3, #0]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a0018c2:	b154      	cbz	r4, 1a0018da <xTaskResumeAll+0xae>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
1a0018c4:	f7ff ff26 	bl	1a001714 <xTaskIncrementTick>
1a0018c8:	b110      	cbz	r0, 1a0018d0 <xTaskResumeAll+0xa4>
							{
								xYieldPending = pdTRUE;
1a0018ca:	4b12      	ldr	r3, [pc, #72]	; (1a001914 <xTaskResumeAll+0xe8>)
1a0018cc:	2201      	movs	r2, #1
1a0018ce:	601a      	str	r2, [r3, #0]
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a0018d0:	3c01      	subs	r4, #1
1a0018d2:	d1f7      	bne.n	1a0018c4 <xTaskResumeAll+0x98>

						uxPendedTicks = 0;
1a0018d4:	4b10      	ldr	r3, [pc, #64]	; (1a001918 <xTaskResumeAll+0xec>)
1a0018d6:	2200      	movs	r2, #0
1a0018d8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
1a0018da:	4b0e      	ldr	r3, [pc, #56]	; (1a001914 <xTaskResumeAll+0xe8>)
1a0018dc:	681b      	ldr	r3, [r3, #0]
1a0018de:	b15b      	cbz	r3, 1a0018f8 <xTaskResumeAll+0xcc>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
1a0018e0:	4b0e      	ldr	r3, [pc, #56]	; (1a00191c <xTaskResumeAll+0xf0>)
1a0018e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0018e6:	601a      	str	r2, [r3, #0]
1a0018e8:	f3bf 8f4f 	dsb	sy
1a0018ec:	f3bf 8f6f 	isb	sy

				if( xYieldPending != pdFALSE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
1a0018f0:	2401      	movs	r4, #1
1a0018f2:	e7b5      	b.n	1a001860 <xTaskResumeAll+0x34>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
1a0018f4:	2400      	movs	r4, #0
1a0018f6:	e7b3      	b.n	1a001860 <xTaskResumeAll+0x34>
1a0018f8:	2400      	movs	r4, #0
1a0018fa:	e7b1      	b.n	1a001860 <xTaskResumeAll+0x34>
1a0018fc:	10002934 	.word	0x10002934
1a001900:	10002928 	.word	0x10002928
1a001904:	10002970 	.word	0x10002970
1a001908:	1000293c 	.word	0x1000293c
1a00190c:	1000289c 	.word	0x1000289c
1a001910:	10002890 	.word	0x10002890
1a001914:	100029b4 	.word	0x100029b4
1a001918:	10002930 	.word	0x10002930
1a00191c:	e000ed04 	.word	0xe000ed04

1a001920 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
1a001920:	b538      	push	{r3, r4, r5, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
1a001922:	b150      	cbz	r0, 1a00193a <vTaskDelayUntil+0x1a>
1a001924:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
1a001926:	b989      	cbnz	r1, 1a00194c <vTaskDelayUntil+0x2c>
1a001928:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00192c:	f383 8811 	msr	BASEPRI, r3
1a001930:	f3bf 8f6f 	isb	sy
1a001934:	f3bf 8f4f 	dsb	sy
1a001938:	e7fe      	b.n	1a001938 <vTaskDelayUntil+0x18>
1a00193a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00193e:	f383 8811 	msr	BASEPRI, r3
1a001942:	f3bf 8f6f 	isb	sy
1a001946:	f3bf 8f4f 	dsb	sy
1a00194a:	e7fe      	b.n	1a00194a <vTaskDelayUntil+0x2a>
		configASSERT( uxSchedulerSuspended == 0 );
1a00194c:	4b1a      	ldr	r3, [pc, #104]	; (1a0019b8 <vTaskDelayUntil+0x98>)
1a00194e:	681b      	ldr	r3, [r3, #0]
1a001950:	b143      	cbz	r3, 1a001964 <vTaskDelayUntil+0x44>
1a001952:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001956:	f383 8811 	msr	BASEPRI, r3
1a00195a:	f3bf 8f6f 	isb	sy
1a00195e:	f3bf 8f4f 	dsb	sy
1a001962:	e7fe      	b.n	1a001962 <vTaskDelayUntil+0x42>
1a001964:	460c      	mov	r4, r1

		vTaskSuspendAll();
1a001966:	f7ff fec7 	bl	1a0016f8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
1a00196a:	4b14      	ldr	r3, [pc, #80]	; (1a0019bc <vTaskDelayUntil+0x9c>)
1a00196c:	6818      	ldr	r0, [r3, #0]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
1a00196e:	682a      	ldr	r2, [r5, #0]
1a001970:	4414      	add	r4, r2

			if( xConstTickCount < *pxPreviousWakeTime )
1a001972:	4282      	cmp	r2, r0
1a001974:	d918      	bls.n	1a0019a8 <vTaskDelayUntil+0x88>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a001976:	42a2      	cmp	r2, r4
1a001978:	d80c      	bhi.n	1a001994 <vTaskDelayUntil+0x74>
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
1a00197a:	602c      	str	r4, [r5, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
1a00197c:	f7ff ff56 	bl	1a00182c <xTaskResumeAll>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
1a001980:	b938      	cbnz	r0, 1a001992 <vTaskDelayUntil+0x72>
		{
			portYIELD_WITHIN_API();
1a001982:	4b0f      	ldr	r3, [pc, #60]	; (1a0019c0 <vTaskDelayUntil+0xa0>)
1a001984:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001988:	601a      	str	r2, [r3, #0]
1a00198a:	f3bf 8f4f 	dsb	sy
1a00198e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
1a001992:	bd38      	pop	{r3, r4, r5, pc}
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a001994:	42a0      	cmp	r0, r4
1a001996:	d301      	bcc.n	1a00199c <vTaskDelayUntil+0x7c>
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
1a001998:	602c      	str	r4, [r5, #0]
1a00199a:	e7ef      	b.n	1a00197c <vTaskDelayUntil+0x5c>
1a00199c:	602c      	str	r4, [r5, #0]
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
1a00199e:	2100      	movs	r1, #0
1a0019a0:	1a20      	subs	r0, r4, r0
1a0019a2:	f7ff fda7 	bl	1a0014f4 <prvAddCurrentTaskToDelayedList>
1a0019a6:	e7e9      	b.n	1a00197c <vTaskDelayUntil+0x5c>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
1a0019a8:	42a2      	cmp	r2, r4
1a0019aa:	d801      	bhi.n	1a0019b0 <vTaskDelayUntil+0x90>
1a0019ac:	42a0      	cmp	r0, r4
1a0019ae:	d201      	bcs.n	1a0019b4 <vTaskDelayUntil+0x94>
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
1a0019b0:	602c      	str	r4, [r5, #0]
1a0019b2:	e7f4      	b.n	1a00199e <vTaskDelayUntil+0x7e>
1a0019b4:	602c      	str	r4, [r5, #0]
1a0019b6:	e7e1      	b.n	1a00197c <vTaskDelayUntil+0x5c>
1a0019b8:	10002934 	.word	0x10002934
1a0019bc:	100029b0 	.word	0x100029b0
1a0019c0:	e000ed04 	.word	0xe000ed04

1a0019c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
1a0019c4:	b510      	push	{r4, lr}
	BaseType_t xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
1a0019c6:	b1a8      	cbz	r0, 1a0019f4 <vTaskDelay+0x30>
1a0019c8:	4604      	mov	r4, r0
		{
			configASSERT( uxSchedulerSuspended == 0 );
1a0019ca:	4b0f      	ldr	r3, [pc, #60]	; (1a001a08 <vTaskDelay+0x44>)
1a0019cc:	681b      	ldr	r3, [r3, #0]
1a0019ce:	b143      	cbz	r3, 1a0019e2 <vTaskDelay+0x1e>
1a0019d0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0019d4:	f383 8811 	msr	BASEPRI, r3
1a0019d8:	f3bf 8f6f 	isb	sy
1a0019dc:	f3bf 8f4f 	dsb	sy
1a0019e0:	e7fe      	b.n	1a0019e0 <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a0019e2:	f7ff fe89 	bl	1a0016f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a0019e6:	2100      	movs	r1, #0
1a0019e8:	4620      	mov	r0, r4
1a0019ea:	f7ff fd83 	bl	1a0014f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
1a0019ee:	f7ff ff1d 	bl	1a00182c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
1a0019f2:	b938      	cbnz	r0, 1a001a04 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
1a0019f4:	4b05      	ldr	r3, [pc, #20]	; (1a001a0c <vTaskDelay+0x48>)
1a0019f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0019fa:	601a      	str	r2, [r3, #0]
1a0019fc:	f3bf 8f4f 	dsb	sy
1a001a00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
1a001a04:	bd10      	pop	{r4, pc}
1a001a06:	bf00      	nop
1a001a08:	10002934 	.word	0x10002934
1a001a0c:	e000ed04 	.word	0xe000ed04

1a001a10 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001a10:	4b2c      	ldr	r3, [pc, #176]	; (1a001ac4 <vTaskSwitchContext+0xb4>)
1a001a12:	681b      	ldr	r3, [r3, #0]
1a001a14:	b11b      	cbz	r3, 1a001a1e <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
1a001a16:	4b2c      	ldr	r3, [pc, #176]	; (1a001ac8 <vTaskSwitchContext+0xb8>)
1a001a18:	2201      	movs	r2, #1
1a001a1a:	601a      	str	r2, [r3, #0]
1a001a1c:	4770      	bx	lr

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
1a001a1e:	b510      	push	{r4, lr}
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
1a001a20:	4b29      	ldr	r3, [pc, #164]	; (1a001ac8 <vTaskSwitchContext+0xb8>)
1a001a22:	2200      	movs	r2, #0
1a001a24:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
1a001a26:	4b29      	ldr	r3, [pc, #164]	; (1a001acc <vTaskSwitchContext+0xbc>)
1a001a28:	681b      	ldr	r3, [r3, #0]
1a001a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a001a2c:	681a      	ldr	r2, [r3, #0]
1a001a2e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001a32:	d103      	bne.n	1a001a3c <vTaskSwitchContext+0x2c>
1a001a34:	685a      	ldr	r2, [r3, #4]
1a001a36:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001a3a:	d01b      	beq.n	1a001a74 <vTaskSwitchContext+0x64>
1a001a3c:	4b23      	ldr	r3, [pc, #140]	; (1a001acc <vTaskSwitchContext+0xbc>)
1a001a3e:	6818      	ldr	r0, [r3, #0]
1a001a40:	6819      	ldr	r1, [r3, #0]
1a001a42:	3134      	adds	r1, #52	; 0x34
1a001a44:	f7ff fc14 	bl	1a001270 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001a48:	4b21      	ldr	r3, [pc, #132]	; (1a001ad0 <vTaskSwitchContext+0xc0>)
1a001a4a:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a001a4c:	fab3 f383 	clz	r3, r3
1a001a50:	b2db      	uxtb	r3, r3
1a001a52:	f1c3 031f 	rsb	r3, r3, #31
1a001a56:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a001a5a:	008a      	lsls	r2, r1, #2
1a001a5c:	491d      	ldr	r1, [pc, #116]	; (1a001ad4 <vTaskSwitchContext+0xc4>)
1a001a5e:	588a      	ldr	r2, [r1, r2]
1a001a60:	b98a      	cbnz	r2, 1a001a86 <vTaskSwitchContext+0x76>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a001a62:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a66:	f383 8811 	msr	BASEPRI, r3
1a001a6a:	f3bf 8f6f 	isb	sy
1a001a6e:	f3bf 8f4f 	dsb	sy
1a001a72:	e7fe      	b.n	1a001a72 <vTaskSwitchContext+0x62>
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
1a001a74:	689a      	ldr	r2, [r3, #8]
1a001a76:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001a7a:	d1df      	bne.n	1a001a3c <vTaskSwitchContext+0x2c>
1a001a7c:	68db      	ldr	r3, [r3, #12]
1a001a7e:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a001a82:	d1db      	bne.n	1a001a3c <vTaskSwitchContext+0x2c>
1a001a84:	e7e0      	b.n	1a001a48 <vTaskSwitchContext+0x38>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001a86:	4813      	ldr	r0, [pc, #76]	; (1a001ad4 <vTaskSwitchContext+0xc4>)
1a001a88:	009a      	lsls	r2, r3, #2
1a001a8a:	18d4      	adds	r4, r2, r3
1a001a8c:	00a1      	lsls	r1, r4, #2
1a001a8e:	4401      	add	r1, r0
1a001a90:	684c      	ldr	r4, [r1, #4]
1a001a92:	6864      	ldr	r4, [r4, #4]
1a001a94:	604c      	str	r4, [r1, #4]
1a001a96:	441a      	add	r2, r3
1a001a98:	0091      	lsls	r1, r2, #2
1a001a9a:	3108      	adds	r1, #8
1a001a9c:	4408      	add	r0, r1
1a001a9e:	4284      	cmp	r4, r0
1a001aa0:	d009      	beq.n	1a001ab6 <vTaskSwitchContext+0xa6>
1a001aa2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001aa6:	009a      	lsls	r2, r3, #2
1a001aa8:	4b0a      	ldr	r3, [pc, #40]	; (1a001ad4 <vTaskSwitchContext+0xc4>)
1a001aaa:	4413      	add	r3, r2
1a001aac:	685b      	ldr	r3, [r3, #4]
1a001aae:	68da      	ldr	r2, [r3, #12]
1a001ab0:	4b06      	ldr	r3, [pc, #24]	; (1a001acc <vTaskSwitchContext+0xbc>)
1a001ab2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
1a001ab4:	bd10      	pop	{r4, pc}
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001ab6:	6861      	ldr	r1, [r4, #4]
1a001ab8:	4806      	ldr	r0, [pc, #24]	; (1a001ad4 <vTaskSwitchContext+0xc4>)
1a001aba:	2214      	movs	r2, #20
1a001abc:	fb02 0203 	mla	r2, r2, r3, r0
1a001ac0:	6051      	str	r1, [r2, #4]
1a001ac2:	e7ee      	b.n	1a001aa2 <vTaskSwitchContext+0x92>
1a001ac4:	10002934 	.word	0x10002934
1a001ac8:	100029b4 	.word	0x100029b4
1a001acc:	10002890 	.word	0x10002890
1a001ad0:	1000293c 	.word	0x1000293c
1a001ad4:	1000289c 	.word	0x1000289c

1a001ad8 <vTaskPlaceOnEventList>:
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
	configASSERT( pxEventList );
1a001ad8:	b940      	cbnz	r0, 1a001aec <vTaskPlaceOnEventList+0x14>
1a001ada:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ade:	f383 8811 	msr	BASEPRI, r3
1a001ae2:	f3bf 8f6f 	isb	sy
1a001ae6:	f3bf 8f4f 	dsb	sy
1a001aea:	e7fe      	b.n	1a001aea <vTaskPlaceOnEventList+0x12>
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
1a001aec:	b510      	push	{r4, lr}
1a001aee:	460c      	mov	r4, r1

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001af0:	4b04      	ldr	r3, [pc, #16]	; (1a001b04 <vTaskPlaceOnEventList+0x2c>)
1a001af2:	6819      	ldr	r1, [r3, #0]
1a001af4:	3118      	adds	r1, #24
1a001af6:	f7ff fb74 	bl	1a0011e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001afa:	2101      	movs	r1, #1
1a001afc:	4620      	mov	r0, r4
1a001afe:	f7ff fcf9 	bl	1a0014f4 <prvAddCurrentTaskToDelayedList>
}
1a001b02:	bd10      	pop	{r4, pc}
1a001b04:	10002890 	.word	0x10002890

1a001b08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a001b08:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a001b0a:	b940      	cbnz	r0, 1a001b1e <vTaskPlaceOnEventListRestricted+0x16>
1a001b0c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b10:	f383 8811 	msr	BASEPRI, r3
1a001b14:	f3bf 8f6f 	isb	sy
1a001b18:	f3bf 8f4f 	dsb	sy
1a001b1c:	e7fe      	b.n	1a001b1c <vTaskPlaceOnEventListRestricted+0x14>
1a001b1e:	460c      	mov	r4, r1
1a001b20:	4615      	mov	r5, r2

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001b22:	4a06      	ldr	r2, [pc, #24]	; (1a001b3c <vTaskPlaceOnEventListRestricted+0x34>)
1a001b24:	6811      	ldr	r1, [r2, #0]
1a001b26:	3118      	adds	r1, #24
1a001b28:	f7ff fb4f 	bl	1a0011ca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
1a001b2c:	b10d      	cbz	r5, 1a001b32 <vTaskPlaceOnEventListRestricted+0x2a>
		{
			xTicksToWait = portMAX_DELAY;
1a001b2e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a001b32:	4629      	mov	r1, r5
1a001b34:	4620      	mov	r0, r4
1a001b36:	f7ff fcdd 	bl	1a0014f4 <prvAddCurrentTaskToDelayedList>
	}
1a001b3a:	bd38      	pop	{r3, r4, r5, pc}
1a001b3c:	10002890 	.word	0x10002890

1a001b40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
1a001b40:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a001b42:	68c3      	ldr	r3, [r0, #12]
1a001b44:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a001b46:	b944      	cbnz	r4, 1a001b5a <xTaskRemoveFromEventList+0x1a>
1a001b48:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b4c:	f383 8811 	msr	BASEPRI, r3
1a001b50:	f3bf 8f6f 	isb	sy
1a001b54:	f3bf 8f4f 	dsb	sy
1a001b58:	e7fe      	b.n	1a001b58 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a001b5a:	f104 0518 	add.w	r5, r4, #24
1a001b5e:	4628      	mov	r0, r5
1a001b60:	f7ff fb59 	bl	1a001216 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001b64:	4b13      	ldr	r3, [pc, #76]	; (1a001bb4 <xTaskRemoveFromEventList+0x74>)
1a001b66:	681b      	ldr	r3, [r3, #0]
1a001b68:	b9e3      	cbnz	r3, 1a001ba4 <xTaskRemoveFromEventList+0x64>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a001b6a:	1d25      	adds	r5, r4, #4
1a001b6c:	4628      	mov	r0, r5
1a001b6e:	f7ff fb52 	bl	1a001216 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a001b72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001b74:	2201      	movs	r2, #1
1a001b76:	409a      	lsls	r2, r3
1a001b78:	490f      	ldr	r1, [pc, #60]	; (1a001bb8 <xTaskRemoveFromEventList+0x78>)
1a001b7a:	6808      	ldr	r0, [r1, #0]
1a001b7c:	4302      	orrs	r2, r0
1a001b7e:	600a      	str	r2, [r1, #0]
1a001b80:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001b84:	009a      	lsls	r2, r3, #2
1a001b86:	4629      	mov	r1, r5
1a001b88:	480c      	ldr	r0, [pc, #48]	; (1a001bbc <xTaskRemoveFromEventList+0x7c>)
1a001b8a:	4410      	add	r0, r2
1a001b8c:	f7ff fb1d 	bl	1a0011ca <vListInsertEnd>
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a001b90:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001b92:	4b0b      	ldr	r3, [pc, #44]	; (1a001bc0 <xTaskRemoveFromEventList+0x80>)
1a001b94:	681b      	ldr	r3, [r3, #0]
1a001b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001b98:	429a      	cmp	r2, r3
1a001b9a:	d908      	bls.n	1a001bae <xTaskRemoveFromEventList+0x6e>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
1a001b9c:	2001      	movs	r0, #1
1a001b9e:	4b09      	ldr	r3, [pc, #36]	; (1a001bc4 <xTaskRemoveFromEventList+0x84>)
1a001ba0:	6018      	str	r0, [r3, #0]
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
1a001ba2:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001ba4:	4629      	mov	r1, r5
1a001ba6:	4808      	ldr	r0, [pc, #32]	; (1a001bc8 <xTaskRemoveFromEventList+0x88>)
1a001ba8:	f7ff fb0f 	bl	1a0011ca <vListInsertEnd>
1a001bac:	e7f0      	b.n	1a001b90 <xTaskRemoveFromEventList+0x50>
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xReturn = pdFALSE;
1a001bae:	2000      	movs	r0, #0
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
1a001bb0:	e7f7      	b.n	1a001ba2 <xTaskRemoveFromEventList+0x62>
1a001bb2:	bf00      	nop
1a001bb4:	10002934 	.word	0x10002934
1a001bb8:	1000293c 	.word	0x1000293c
1a001bbc:	1000289c 	.word	0x1000289c
1a001bc0:	10002890 	.word	0x10002890
1a001bc4:	100029b4 	.word	0x100029b4
1a001bc8:	10002970 	.word	0x10002970

1a001bcc <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001bcc:	4b03      	ldr	r3, [pc, #12]	; (1a001bdc <vTaskInternalSetTimeOutState+0x10>)
1a001bce:	681b      	ldr	r3, [r3, #0]
1a001bd0:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a001bd2:	4b03      	ldr	r3, [pc, #12]	; (1a001be0 <vTaskInternalSetTimeOutState+0x14>)
1a001bd4:	681b      	ldr	r3, [r3, #0]
1a001bd6:	6043      	str	r3, [r0, #4]
}
1a001bd8:	4770      	bx	lr
1a001bda:	bf00      	nop
1a001bdc:	1000296c 	.word	0x1000296c
1a001be0:	100029b0 	.word	0x100029b0

1a001be4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
1a001be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
BaseType_t xReturn;

	configASSERT( pxTimeOut );
1a001be6:	b150      	cbz	r0, 1a001bfe <xTaskCheckForTimeOut+0x1a>
1a001be8:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001bea:	b989      	cbnz	r1, 1a001c10 <xTaskCheckForTimeOut+0x2c>
1a001bec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bf0:	f383 8811 	msr	BASEPRI, r3
1a001bf4:	f3bf 8f6f 	isb	sy
1a001bf8:	f3bf 8f4f 	dsb	sy
1a001bfc:	e7fe      	b.n	1a001bfc <xTaskCheckForTimeOut+0x18>
1a001bfe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c02:	f383 8811 	msr	BASEPRI, r3
1a001c06:	f3bf 8f6f 	isb	sy
1a001c0a:	f3bf 8f4f 	dsb	sy
1a001c0e:	e7fe      	b.n	1a001c0e <xTaskCheckForTimeOut+0x2a>
1a001c10:	460c      	mov	r4, r1

	taskENTER_CRITICAL();
1a001c12:	f000 fc27 	bl	1a002464 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
1a001c16:	4b11      	ldr	r3, [pc, #68]	; (1a001c5c <xTaskCheckForTimeOut+0x78>)
1a001c18:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a001c1a:	6868      	ldr	r0, [r5, #4]
1a001c1c:	1a0a      	subs	r2, r1, r0
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
1a001c1e:	6823      	ldr	r3, [r4, #0]
1a001c20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001c24:	d016      	beq.n	1a001c54 <xTaskCheckForTimeOut+0x70>
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001c26:	682f      	ldr	r7, [r5, #0]
1a001c28:	4e0d      	ldr	r6, [pc, #52]	; (1a001c60 <xTaskCheckForTimeOut+0x7c>)
1a001c2a:	6836      	ldr	r6, [r6, #0]
1a001c2c:	42b7      	cmp	r7, r6
1a001c2e:	d001      	beq.n	1a001c34 <xTaskCheckForTimeOut+0x50>
1a001c30:	4288      	cmp	r0, r1
1a001c32:	d911      	bls.n	1a001c58 <xTaskCheckForTimeOut+0x74>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001c34:	4293      	cmp	r3, r2
1a001c36:	d803      	bhi.n	1a001c40 <xTaskCheckForTimeOut+0x5c>
			vTaskInternalSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			*pxTicksToWait = 0;
1a001c38:	2300      	movs	r3, #0
1a001c3a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a001c3c:	2401      	movs	r4, #1
1a001c3e:	e005      	b.n	1a001c4c <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
1a001c40:	1a9b      	subs	r3, r3, r2
1a001c42:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a001c44:	4628      	mov	r0, r5
1a001c46:	f7ff ffc1 	bl	1a001bcc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a001c4a:	2400      	movs	r4, #0
		{
			*pxTicksToWait = 0;
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
1a001c4c:	f000 fc2c 	bl	1a0024a8 <vPortExitCritical>

	return xReturn;
}
1a001c50:	4620      	mov	r0, r4
1a001c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( *pxTicksToWait == portMAX_DELAY )
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
1a001c54:	2400      	movs	r4, #0
1a001c56:	e7f9      	b.n	1a001c4c <xTaskCheckForTimeOut+0x68>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
1a001c58:	2401      	movs	r4, #1
1a001c5a:	e7f7      	b.n	1a001c4c <xTaskCheckForTimeOut+0x68>
1a001c5c:	100029b0 	.word	0x100029b0
1a001c60:	1000296c 	.word	0x1000296c

1a001c64 <vTaskMissedYield>:
}
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
1a001c64:	4b01      	ldr	r3, [pc, #4]	; (1a001c6c <vTaskMissedYield+0x8>)
1a001c66:	2201      	movs	r2, #1
1a001c68:	601a      	str	r2, [r3, #0]
}
1a001c6a:	4770      	bx	lr
1a001c6c:	100029b4 	.word	0x100029b4

1a001c70 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
1a001c70:	4b05      	ldr	r3, [pc, #20]	; (1a001c88 <xTaskGetSchedulerState+0x18>)
1a001c72:	681b      	ldr	r3, [r3, #0]
1a001c74:	b133      	cbz	r3, 1a001c84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001c76:	4b05      	ldr	r3, [pc, #20]	; (1a001c8c <xTaskGetSchedulerState+0x1c>)
1a001c78:	681b      	ldr	r3, [r3, #0]
1a001c7a:	b10b      	cbz	r3, 1a001c80 <xTaskGetSchedulerState+0x10>
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
1a001c7c:	2000      	movs	r0, #0
			}
		}

		return xReturn;
	}
1a001c7e:	4770      	bx	lr
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
			{
				xReturn = taskSCHEDULER_RUNNING;
1a001c80:	2002      	movs	r0, #2
1a001c82:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
1a001c84:	2001      	movs	r0, #1
1a001c86:	4770      	bx	lr
1a001c88:	10002984 	.word	0x10002984
1a001c8c:	10002934 	.word	0x10002934

1a001c90 <xTaskPriorityInherit>:
	BaseType_t xReturn = pdFALSE;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
1a001c90:	2800      	cmp	r0, #0
1a001c92:	d050      	beq.n	1a001d36 <xTaskPriorityInherit+0xa6>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
1a001c94:	b538      	push	{r3, r4, r5, lr}
1a001c96:	4604      	mov	r4, r0
		if( pxMutexHolder != NULL )
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
1a001c98:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
1a001c9a:	4928      	ldr	r1, [pc, #160]	; (1a001d3c <xTaskPriorityInherit+0xac>)
1a001c9c:	6809      	ldr	r1, [r1, #0]
1a001c9e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a001ca0:	428a      	cmp	r2, r1
1a001ca2:	d23e      	bcs.n	1a001d22 <xTaskPriorityInherit+0x92>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a001ca4:	6981      	ldr	r1, [r0, #24]
1a001ca6:	2900      	cmp	r1, #0
1a001ca8:	db05      	blt.n	1a001cb6 <xTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001caa:	4924      	ldr	r1, [pc, #144]	; (1a001d3c <xTaskPriorityInherit+0xac>)
1a001cac:	6809      	ldr	r1, [r1, #0]
1a001cae:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a001cb0:	f1c1 0107 	rsb	r1, r1, #7
1a001cb4:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
1a001cb6:	6960      	ldr	r0, [r4, #20]
1a001cb8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a001cbc:	0091      	lsls	r1, r2, #2
1a001cbe:	4a20      	ldr	r2, [pc, #128]	; (1a001d40 <xTaskPriorityInherit+0xb0>)
1a001cc0:	440a      	add	r2, r1
1a001cc2:	4290      	cmp	r0, r2
1a001cc4:	d005      	beq.n	1a001cd2 <xTaskPriorityInherit+0x42>
					prvAddTaskToReadyList( pxMutexHolderTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a001cc6:	4a1d      	ldr	r2, [pc, #116]	; (1a001d3c <xTaskPriorityInherit+0xac>)
1a001cc8:	6812      	ldr	r2, [r2, #0]
1a001cca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
1a001ccc:	62e2      	str	r2, [r4, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
1a001cce:	2001      	movs	r0, #1
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
1a001cd0:	bd38      	pop	{r3, r4, r5, pc}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001cd2:	1d25      	adds	r5, r4, #4
1a001cd4:	4628      	mov	r0, r5
1a001cd6:	f7ff fa9e 	bl	1a001216 <uxListRemove>
1a001cda:	b968      	cbnz	r0, 1a001cf8 <xTaskPriorityInherit+0x68>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
1a001cdc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001cde:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a001ce2:	008a      	lsls	r2, r1, #2
1a001ce4:	4916      	ldr	r1, [pc, #88]	; (1a001d40 <xTaskPriorityInherit+0xb0>)
1a001ce6:	588a      	ldr	r2, [r1, r2]
1a001ce8:	b932      	cbnz	r2, 1a001cf8 <xTaskPriorityInherit+0x68>
1a001cea:	2201      	movs	r2, #1
1a001cec:	409a      	lsls	r2, r3
1a001cee:	4915      	ldr	r1, [pc, #84]	; (1a001d44 <xTaskPriorityInherit+0xb4>)
1a001cf0:	680b      	ldr	r3, [r1, #0]
1a001cf2:	ea23 0302 	bic.w	r3, r3, r2
1a001cf6:	600b      	str	r3, [r1, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a001cf8:	4b10      	ldr	r3, [pc, #64]	; (1a001d3c <xTaskPriorityInherit+0xac>)
1a001cfa:	681b      	ldr	r3, [r3, #0]
1a001cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001cfe:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
1a001d00:	2401      	movs	r4, #1
1a001d02:	fa04 f203 	lsl.w	r2, r4, r3
1a001d06:	490f      	ldr	r1, [pc, #60]	; (1a001d44 <xTaskPriorityInherit+0xb4>)
1a001d08:	6808      	ldr	r0, [r1, #0]
1a001d0a:	4302      	orrs	r2, r0
1a001d0c:	600a      	str	r2, [r1, #0]
1a001d0e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001d12:	009a      	lsls	r2, r3, #2
1a001d14:	4629      	mov	r1, r5
1a001d16:	480a      	ldr	r0, [pc, #40]	; (1a001d40 <xTaskPriorityInherit+0xb0>)
1a001d18:	4410      	add	r0, r2
1a001d1a:	f7ff fa56 	bl	1a0011ca <vListInsertEnd>
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
1a001d1e:	4620      	mov	r0, r4
1a001d20:	e7d6      	b.n	1a001cd0 <xTaskPriorityInherit+0x40>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
1a001d22:	6d02      	ldr	r2, [r0, #80]	; 0x50
1a001d24:	4b05      	ldr	r3, [pc, #20]	; (1a001d3c <xTaskPriorityInherit+0xac>)
1a001d26:	681b      	ldr	r3, [r3, #0]
1a001d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001d2a:	429a      	cmp	r2, r3
1a001d2c:	d201      	bcs.n	1a001d32 <xTaskPriorityInherit+0xa2>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
1a001d2e:	2001      	movs	r0, #1
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
1a001d30:	e7ce      	b.n	1a001cd0 <xTaskPriorityInherit+0x40>
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
1a001d32:	2000      	movs	r0, #0
1a001d34:	e7cc      	b.n	1a001cd0 <xTaskPriorityInherit+0x40>
1a001d36:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
1a001d38:	4770      	bx	lr
1a001d3a:	bf00      	nop
1a001d3c:	10002890 	.word	0x10002890
1a001d40:	1000289c 	.word	0x1000289c
1a001d44:	1000293c 	.word	0x1000293c

1a001d48 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
1a001d48:	2800      	cmp	r0, #0
1a001d4a:	d049      	beq.n	1a001de0 <xTaskPriorityDisinherit+0x98>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
1a001d4c:	b538      	push	{r3, r4, r5, lr}
1a001d4e:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
1a001d50:	4a26      	ldr	r2, [pc, #152]	; (1a001dec <xTaskPriorityDisinherit+0xa4>)
1a001d52:	6812      	ldr	r2, [r2, #0]
1a001d54:	4282      	cmp	r2, r0
1a001d56:	d008      	beq.n	1a001d6a <xTaskPriorityDisinherit+0x22>
1a001d58:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d5c:	f383 8811 	msr	BASEPRI, r3
1a001d60:	f3bf 8f6f 	isb	sy
1a001d64:	f3bf 8f4f 	dsb	sy
1a001d68:	e7fe      	b.n	1a001d68 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a001d6a:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001d6c:	b942      	cbnz	r2, 1a001d80 <xTaskPriorityDisinherit+0x38>
1a001d6e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d72:	f383 8811 	msr	BASEPRI, r3
1a001d76:	f3bf 8f6f 	isb	sy
1a001d7a:	f3bf 8f4f 	dsb	sy
1a001d7e:	e7fe      	b.n	1a001d7e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001d80:	3a01      	subs	r2, #1
1a001d82:	6542      	str	r2, [r0, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001d84:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a001d86:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a001d88:	4288      	cmp	r0, r1
1a001d8a:	d02b      	beq.n	1a001de4 <xTaskPriorityDisinherit+0x9c>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a001d8c:	bb62      	cbnz	r2, 1a001de8 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001d8e:	1d25      	adds	r5, r4, #4
1a001d90:	4628      	mov	r0, r5
1a001d92:	f7ff fa40 	bl	1a001216 <uxListRemove>
1a001d96:	b970      	cbnz	r0, 1a001db6 <xTaskPriorityDisinherit+0x6e>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001d98:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001d9a:	2314      	movs	r3, #20
1a001d9c:	fb03 f302 	mul.w	r3, r3, r2
1a001da0:	4913      	ldr	r1, [pc, #76]	; (1a001df0 <xTaskPriorityDisinherit+0xa8>)
1a001da2:	58cb      	ldr	r3, [r1, r3]
1a001da4:	b93b      	cbnz	r3, 1a001db6 <xTaskPriorityDisinherit+0x6e>
1a001da6:	2301      	movs	r3, #1
1a001da8:	fa03 f202 	lsl.w	r2, r3, r2
1a001dac:	4911      	ldr	r1, [pc, #68]	; (1a001df4 <xTaskPriorityDisinherit+0xac>)
1a001dae:	680b      	ldr	r3, [r1, #0]
1a001db0:	ea23 0302 	bic.w	r3, r3, r2
1a001db4:	600b      	str	r3, [r1, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a001db6:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a001db8:	62e3      	str	r3, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001dba:	f1c3 0207 	rsb	r2, r3, #7
1a001dbe:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001dc0:	2401      	movs	r4, #1
1a001dc2:	fa04 f203 	lsl.w	r2, r4, r3
1a001dc6:	490b      	ldr	r1, [pc, #44]	; (1a001df4 <xTaskPriorityDisinherit+0xac>)
1a001dc8:	6808      	ldr	r0, [r1, #0]
1a001dca:	4302      	orrs	r2, r0
1a001dcc:	600a      	str	r2, [r1, #0]
1a001dce:	4629      	mov	r1, r5
1a001dd0:	4a07      	ldr	r2, [pc, #28]	; (1a001df0 <xTaskPriorityDisinherit+0xa8>)
1a001dd2:	2014      	movs	r0, #20
1a001dd4:	fb00 2003 	mla	r0, r0, r3, r2
1a001dd8:	f7ff f9f7 	bl	1a0011ca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
1a001ddc:	4620      	mov	r0, r4
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
1a001dde:	bd38      	pop	{r3, r4, r5, pc}
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
1a001de0:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
1a001de2:	4770      	bx	lr
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
1a001de4:	2000      	movs	r0, #0
1a001de6:	e7fa      	b.n	1a001dde <xTaskPriorityDisinherit+0x96>
1a001de8:	2000      	movs	r0, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
1a001dea:	e7f8      	b.n	1a001dde <xTaskPriorityDisinherit+0x96>
1a001dec:	10002890 	.word	0x10002890
1a001df0:	1000289c 	.word	0x1000289c
1a001df4:	1000293c 	.word	0x1000293c

1a001df8 <vTaskPriorityDisinheritAfterTimeout>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;

		if( pxMutexHolder != NULL )
1a001df8:	2800      	cmp	r0, #0
1a001dfa:	d055      	beq.n	1a001ea8 <vTaskPriorityDisinheritAfterTimeout+0xb0>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
1a001dfc:	b538      	push	{r3, r4, r5, lr}
1a001dfe:	4603      	mov	r3, r0

		if( pxMutexHolder != NULL )
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
1a001e00:	6d40      	ldr	r0, [r0, #84]	; 0x54
1a001e02:	b940      	cbnz	r0, 1a001e16 <vTaskPriorityDisinheritAfterTimeout+0x1e>
1a001e04:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e08:	f383 8811 	msr	BASEPRI, r3
1a001e0c:	f3bf 8f6f 	isb	sy
1a001e10:	f3bf 8f4f 	dsb	sy
1a001e14:	e7fe      	b.n	1a001e14 <vTaskPriorityDisinheritAfterTimeout+0x1c>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
1a001e16:	6d1a      	ldr	r2, [r3, #80]	; 0x50
1a001e18:	428a      	cmp	r2, r1
1a001e1a:	d200      	bcs.n	1a001e1e <vTaskPriorityDisinheritAfterTimeout+0x26>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
1a001e1c:	460a      	mov	r2, r1
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
1a001e1e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
1a001e20:	4291      	cmp	r1, r2
1a001e22:	d001      	beq.n	1a001e28 <vTaskPriorityDisinheritAfterTimeout+0x30>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
1a001e24:	2801      	cmp	r0, #1
1a001e26:	d000      	beq.n	1a001e2a <vTaskPriorityDisinheritAfterTimeout+0x32>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
1a001e28:	bd38      	pop	{r3, r4, r5, pc}
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
1a001e2a:	4820      	ldr	r0, [pc, #128]	; (1a001eac <vTaskPriorityDisinheritAfterTimeout+0xb4>)
1a001e2c:	6800      	ldr	r0, [r0, #0]
1a001e2e:	4298      	cmp	r0, r3
1a001e30:	d108      	bne.n	1a001e44 <vTaskPriorityDisinheritAfterTimeout+0x4c>
1a001e32:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e36:	f383 8811 	msr	BASEPRI, r3
1a001e3a:	f3bf 8f6f 	isb	sy
1a001e3e:	f3bf 8f4f 	dsb	sy
1a001e42:	e7fe      	b.n	1a001e42 <vTaskPriorityDisinheritAfterTimeout+0x4a>
					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
					pxTCB->uxPriority = uxPriorityToUse;
1a001e44:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a001e46:	6998      	ldr	r0, [r3, #24]
1a001e48:	2800      	cmp	r0, #0
1a001e4a:	db02      	blt.n	1a001e52 <vTaskPriorityDisinheritAfterTimeout+0x5a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001e4c:	f1c2 0207 	rsb	r2, r2, #7
1a001e50:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
1a001e52:	695a      	ldr	r2, [r3, #20]
1a001e54:	4816      	ldr	r0, [pc, #88]	; (1a001eb0 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a001e56:	2414      	movs	r4, #20
1a001e58:	fb04 0101 	mla	r1, r4, r1, r0
1a001e5c:	428a      	cmp	r2, r1
1a001e5e:	d1e3      	bne.n	1a001e28 <vTaskPriorityDisinheritAfterTimeout+0x30>
1a001e60:	461c      	mov	r4, r3
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001e62:	1d1d      	adds	r5, r3, #4
1a001e64:	4628      	mov	r0, r5
1a001e66:	f7ff f9d6 	bl	1a001216 <uxListRemove>
1a001e6a:	b970      	cbnz	r0, 1a001e8a <vTaskPriorityDisinheritAfterTimeout+0x92>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001e6c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001e6e:	2314      	movs	r3, #20
1a001e70:	fb03 f302 	mul.w	r3, r3, r2
1a001e74:	490e      	ldr	r1, [pc, #56]	; (1a001eb0 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a001e76:	58cb      	ldr	r3, [r1, r3]
1a001e78:	b93b      	cbnz	r3, 1a001e8a <vTaskPriorityDisinheritAfterTimeout+0x92>
1a001e7a:	2301      	movs	r3, #1
1a001e7c:	fa03 f202 	lsl.w	r2, r3, r2
1a001e80:	490c      	ldr	r1, [pc, #48]	; (1a001eb4 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
1a001e82:	680b      	ldr	r3, [r1, #0]
1a001e84:	ea23 0302 	bic.w	r3, r3, r2
1a001e88:	600b      	str	r3, [r1, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
1a001e8a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001e8c:	2301      	movs	r3, #1
1a001e8e:	4093      	lsls	r3, r2
1a001e90:	4908      	ldr	r1, [pc, #32]	; (1a001eb4 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
1a001e92:	6808      	ldr	r0, [r1, #0]
1a001e94:	4303      	orrs	r3, r0
1a001e96:	600b      	str	r3, [r1, #0]
1a001e98:	4629      	mov	r1, r5
1a001e9a:	4b05      	ldr	r3, [pc, #20]	; (1a001eb0 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a001e9c:	2014      	movs	r0, #20
1a001e9e:	fb00 3002 	mla	r0, r0, r2, r3
1a001ea2:	f7ff f992 	bl	1a0011ca <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
1a001ea6:	e7bf      	b.n	1a001e28 <vTaskPriorityDisinheritAfterTimeout+0x30>
1a001ea8:	4770      	bx	lr
1a001eaa:	bf00      	nop
1a001eac:	10002890 	.word	0x10002890
1a001eb0:	1000289c 	.word	0x1000289c
1a001eb4:	1000293c 	.word	0x1000293c

1a001eb8 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
1a001eb8:	4b05      	ldr	r3, [pc, #20]	; (1a001ed0 <pvTaskIncrementMutexHeldCount+0x18>)
1a001eba:	681b      	ldr	r3, [r3, #0]
1a001ebc:	b123      	cbz	r3, 1a001ec8 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
1a001ebe:	4b04      	ldr	r3, [pc, #16]	; (1a001ed0 <pvTaskIncrementMutexHeldCount+0x18>)
1a001ec0:	681a      	ldr	r2, [r3, #0]
1a001ec2:	6d53      	ldr	r3, [r2, #84]	; 0x54
1a001ec4:	3301      	adds	r3, #1
1a001ec6:	6553      	str	r3, [r2, #84]	; 0x54
		}

		return pxCurrentTCB;
1a001ec8:	4b01      	ldr	r3, [pc, #4]	; (1a001ed0 <pvTaskIncrementMutexHeldCount+0x18>)
1a001eca:	6818      	ldr	r0, [r3, #0]
	}
1a001ecc:	4770      	bx	lr
1a001ece:	bf00      	nop
1a001ed0:	10002890 	.word	0x10002890

1a001ed4 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a001ed4:	4b06      	ldr	r3, [pc, #24]	; (1a001ef0 <prvGetNextExpireTime+0x1c>)
1a001ed6:	681a      	ldr	r2, [r3, #0]
1a001ed8:	6813      	ldr	r3, [r2, #0]
1a001eda:	fab3 f383 	clz	r3, r3
1a001ede:	095b      	lsrs	r3, r3, #5
1a001ee0:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a001ee2:	b913      	cbnz	r3, 1a001eea <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001ee4:	68d3      	ldr	r3, [r2, #12]
1a001ee6:	6818      	ldr	r0, [r3, #0]
1a001ee8:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a001eea:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a001eec:	4770      	bx	lr
1a001eee:	bf00      	nop
1a001ef0:	100029b8 	.word	0x100029b8

1a001ef4 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a001ef4:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a001ef6:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001ef8:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a001efa:	4291      	cmp	r1, r2
1a001efc:	d80c      	bhi.n	1a001f18 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001efe:	1ad2      	subs	r2, r2, r3
1a001f00:	6983      	ldr	r3, [r0, #24]
1a001f02:	429a      	cmp	r2, r3
1a001f04:	d301      	bcc.n	1a001f0a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a001f06:	2001      	movs	r0, #1
1a001f08:	e010      	b.n	1a001f2c <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a001f0a:	1d01      	adds	r1, r0, #4
1a001f0c:	4b09      	ldr	r3, [pc, #36]	; (1a001f34 <prvInsertTimerInActiveList+0x40>)
1a001f0e:	6818      	ldr	r0, [r3, #0]
1a001f10:	f7ff f967 	bl	1a0011e2 <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
1a001f14:	2000      	movs	r0, #0
1a001f16:	e009      	b.n	1a001f2c <prvInsertTimerInActiveList+0x38>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a001f18:	429a      	cmp	r2, r3
1a001f1a:	d201      	bcs.n	1a001f20 <prvInsertTimerInActiveList+0x2c>
1a001f1c:	4299      	cmp	r1, r3
1a001f1e:	d206      	bcs.n	1a001f2e <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001f20:	1d01      	adds	r1, r0, #4
1a001f22:	4b05      	ldr	r3, [pc, #20]	; (1a001f38 <prvInsertTimerInActiveList+0x44>)
1a001f24:	6818      	ldr	r0, [r3, #0]
1a001f26:	f7ff f95c 	bl	1a0011e2 <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
1a001f2a:	2000      	movs	r0, #0
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a001f2c:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
1a001f2e:	2001      	movs	r0, #1
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
1a001f30:	e7fc      	b.n	1a001f2c <prvInsertTimerInActiveList+0x38>
1a001f32:	bf00      	nop
1a001f34:	100029bc 	.word	0x100029bc
1a001f38:	100029b8 	.word	0x100029b8

1a001f3c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a001f3c:	b530      	push	{r4, r5, lr}
1a001f3e:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a001f40:	f000 fa90 	bl	1a002464 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a001f44:	4b11      	ldr	r3, [pc, #68]	; (1a001f8c <prvCheckForValidListAndQueue+0x50>)
1a001f46:	681b      	ldr	r3, [r3, #0]
1a001f48:	b11b      	cbz	r3, 1a001f52 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001f4a:	f000 faad 	bl	1a0024a8 <vPortExitCritical>
}
1a001f4e:	b003      	add	sp, #12
1a001f50:	bd30      	pop	{r4, r5, pc}
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
		{
			vListInitialise( &xActiveTimerList1 );
1a001f52:	4d0f      	ldr	r5, [pc, #60]	; (1a001f90 <prvCheckForValidListAndQueue+0x54>)
1a001f54:	4628      	mov	r0, r5
1a001f56:	f7ff f92a 	bl	1a0011ae <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a001f5a:	4c0e      	ldr	r4, [pc, #56]	; (1a001f94 <prvCheckForValidListAndQueue+0x58>)
1a001f5c:	4620      	mov	r0, r4
1a001f5e:	f7ff f926 	bl	1a0011ae <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a001f62:	4b0d      	ldr	r3, [pc, #52]	; (1a001f98 <prvCheckForValidListAndQueue+0x5c>)
1a001f64:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a001f66:	4b0d      	ldr	r3, [pc, #52]	; (1a001f9c <prvCheckForValidListAndQueue+0x60>)
1a001f68:	601c      	str	r4, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a001f6a:	2300      	movs	r3, #0
1a001f6c:	9300      	str	r3, [sp, #0]
1a001f6e:	4b0c      	ldr	r3, [pc, #48]	; (1a001fa0 <prvCheckForValidListAndQueue+0x64>)
1a001f70:	4a0c      	ldr	r2, [pc, #48]	; (1a001fa4 <prvCheckForValidListAndQueue+0x68>)
1a001f72:	2110      	movs	r1, #16
1a001f74:	200a      	movs	r0, #10
1a001f76:	f7fe fdd0 	bl	1a000b1a <xQueueGenericCreateStatic>
1a001f7a:	4b04      	ldr	r3, [pc, #16]	; (1a001f8c <prvCheckForValidListAndQueue+0x50>)
1a001f7c:	6018      	str	r0, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
1a001f7e:	2800      	cmp	r0, #0
1a001f80:	d0e3      	beq.n	1a001f4a <prvCheckForValidListAndQueue+0xe>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a001f82:	4909      	ldr	r1, [pc, #36]	; (1a001fa8 <prvCheckForValidListAndQueue+0x6c>)
1a001f84:	f7ff f8d6 	bl	1a001134 <vQueueAddToRegistry>
1a001f88:	e7df      	b.n	1a001f4a <prvCheckForValidListAndQueue+0xe>
1a001f8a:	bf00      	nop
1a001f8c:	10002adc 	.word	0x10002adc
1a001f90:	10002a60 	.word	0x10002a60
1a001f94:	10002a74 	.word	0x10002a74
1a001f98:	100029b8 	.word	0x100029b8
1a001f9c:	100029bc 	.word	0x100029bc
1a001fa0:	10002a8c 	.word	0x10002a8c
1a001fa4:	100029c0 	.word	0x100029c0
1a001fa8:	1a005178 	.word	0x1a005178

1a001fac <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
1a001fac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001fb0:	9c07      	ldr	r4, [sp, #28]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
1a001fb2:	b941      	cbnz	r1, 1a001fc6 <prvInitialiseNewTimer+0x1a>
1a001fb4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001fb8:	f383 8811 	msr	BASEPRI, r3
1a001fbc:	f3bf 8f6f 	isb	sy
1a001fc0:	f3bf 8f4f 	dsb	sy
1a001fc4:	e7fe      	b.n	1a001fc4 <prvInitialiseNewTimer+0x18>
1a001fc6:	460f      	mov	r7, r1

	if( pxNewTimer != NULL )
1a001fc8:	b174      	cbz	r4, 1a001fe8 <prvInitialiseNewTimer+0x3c>
1a001fca:	461d      	mov	r5, r3
1a001fcc:	4616      	mov	r6, r2
1a001fce:	4680      	mov	r8, r0
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
1a001fd0:	f7ff ffb4 	bl	1a001f3c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
1a001fd4:	f8c4 8000 	str.w	r8, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
1a001fd8:	61a7      	str	r7, [r4, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
1a001fda:	61e6      	str	r6, [r4, #28]
		pxNewTimer->pvTimerID = pvTimerID;
1a001fdc:	6225      	str	r5, [r4, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
1a001fde:	9b06      	ldr	r3, [sp, #24]
1a001fe0:	6263      	str	r3, [r4, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
1a001fe2:	1d20      	adds	r0, r4, #4
1a001fe4:	f7ff f8ee 	bl	1a0011c4 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
1a001fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a001fec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
1a001fec:	b510      	push	{r4, lr}
1a001fee:	b088      	sub	sp, #32

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
1a001ff0:	f7ff ffa4 	bl	1a001f3c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
1a001ff4:	4b12      	ldr	r3, [pc, #72]	; (1a002040 <xTimerCreateTimerTask+0x54>)
1a001ff6:	681b      	ldr	r3, [r3, #0]
1a001ff8:	b1cb      	cbz	r3, 1a00202e <xTimerCreateTimerTask+0x42>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a001ffa:	2400      	movs	r4, #0
1a001ffc:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a001ffe:	9406      	str	r4, [sp, #24]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a002000:	aa07      	add	r2, sp, #28
1a002002:	a906      	add	r1, sp, #24
1a002004:	a805      	add	r0, sp, #20
1a002006:	f7ff f927 	bl	1a001258 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a00200a:	9b05      	ldr	r3, [sp, #20]
1a00200c:	9302      	str	r3, [sp, #8]
1a00200e:	9b06      	ldr	r3, [sp, #24]
1a002010:	9301      	str	r3, [sp, #4]
1a002012:	2304      	movs	r3, #4
1a002014:	9300      	str	r3, [sp, #0]
1a002016:	4623      	mov	r3, r4
1a002018:	9a07      	ldr	r2, [sp, #28]
1a00201a:	490a      	ldr	r1, [pc, #40]	; (1a002044 <xTimerCreateTimerTask+0x58>)
1a00201c:	480a      	ldr	r0, [pc, #40]	; (1a002048 <xTimerCreateTimerTask+0x5c>)
1a00201e:	f7ff fab5 	bl	1a00158c <xTaskCreateStatic>
1a002022:	4b0a      	ldr	r3, [pc, #40]	; (1a00204c <xTimerCreateTimerTask+0x60>)
1a002024:	6018      	str	r0, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
1a002026:	b110      	cbz	r0, 1a00202e <xTimerCreateTimerTask+0x42>
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
}
1a002028:	2001      	movs	r0, #1
1a00202a:	b008      	add	sp, #32
1a00202c:	bd10      	pop	{r4, pc}
1a00202e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002032:	f383 8811 	msr	BASEPRI, r3
1a002036:	f3bf 8f6f 	isb	sy
1a00203a:	f3bf 8f4f 	dsb	sy
1a00203e:	e7fe      	b.n	1a00203e <xTimerCreateTimerTask+0x52>
1a002040:	10002adc 	.word	0x10002adc
1a002044:	1a005180 	.word	0x1a005180
1a002048:	1a00237d 	.word	0x1a00237d
1a00204c:	10002ae0 	.word	0x10002ae0

1a002050 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
1a002050:	b530      	push	{r4, r5, lr}
1a002052:	b085      	sub	sp, #20
1a002054:	9c09      	ldr	r4, [sp, #36]	; 0x24
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
1a002056:	2530      	movs	r5, #48	; 0x30
1a002058:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
1a00205a:	9d03      	ldr	r5, [sp, #12]
1a00205c:	2d30      	cmp	r5, #48	; 0x30
1a00205e:	d008      	beq.n	1a002072 <xTimerCreateStatic+0x22>
1a002060:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002064:	f383 8811 	msr	BASEPRI, r3
1a002068:	f3bf 8f6f 	isb	sy
1a00206c:	f3bf 8f4f 	dsb	sy
1a002070:	e7fe      	b.n	1a002070 <xTimerCreateStatic+0x20>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
1a002072:	b944      	cbnz	r4, 1a002086 <xTimerCreateStatic+0x36>
1a002074:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002078:	f383 8811 	msr	BASEPRI, r3
1a00207c:	f3bf 8f6f 	isb	sy
1a002080:	f3bf 8f4f 	dsb	sy
1a002084:	e7fe      	b.n	1a002084 <xTimerCreateStatic+0x34>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */

		if( pxNewTimer != NULL )
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
1a002086:	9401      	str	r4, [sp, #4]
1a002088:	9d08      	ldr	r5, [sp, #32]
1a00208a:	9500      	str	r5, [sp, #0]
1a00208c:	f7ff ff8e 	bl	1a001fac <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
1a002090:	2301      	movs	r3, #1
1a002092:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
	}
1a002096:	4620      	mov	r0, r4
1a002098:	b005      	add	sp, #20
1a00209a:	bd30      	pop	{r4, r5, pc}

1a00209c <xTimerGenericCommand>:
BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
1a00209c:	b1c8      	cbz	r0, 1a0020d2 <xTimerGenericCommand+0x36>
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
1a00209e:	b530      	push	{r4, r5, lr}
1a0020a0:	b085      	sub	sp, #20
1a0020a2:	4615      	mov	r5, r2
1a0020a4:	4604      	mov	r4, r0

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
1a0020a6:	4a17      	ldr	r2, [pc, #92]	; (1a002104 <xTimerGenericCommand+0x68>)
1a0020a8:	6810      	ldr	r0, [r2, #0]
1a0020aa:	b340      	cbz	r0, 1a0020fe <xTimerGenericCommand+0x62>
1a0020ac:	461a      	mov	r2, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
1a0020ae:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a0020b0:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a0020b2:	9402      	str	r4, [sp, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a0020b4:	2905      	cmp	r1, #5
1a0020b6:	dc1d      	bgt.n	1a0020f4 <xTimerGenericCommand+0x58>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a0020b8:	f7ff fdda 	bl	1a001c70 <xTaskGetSchedulerState>
1a0020bc:	2802      	cmp	r0, #2
1a0020be:	d011      	beq.n	1a0020e4 <xTimerGenericCommand+0x48>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a0020c0:	2300      	movs	r3, #0
1a0020c2:	461a      	mov	r2, r3
1a0020c4:	4669      	mov	r1, sp
1a0020c6:	480f      	ldr	r0, [pc, #60]	; (1a002104 <xTimerGenericCommand+0x68>)
1a0020c8:	6800      	ldr	r0, [r0, #0]
1a0020ca:	f7fe fd95 	bl	1a000bf8 <xQueueGenericSend>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
1a0020ce:	b005      	add	sp, #20
1a0020d0:	bd30      	pop	{r4, r5, pc}
1a0020d2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020d6:	f383 8811 	msr	BASEPRI, r3
1a0020da:	f3bf 8f6f 	isb	sy
1a0020de:	f3bf 8f4f 	dsb	sy
1a0020e2:	e7fe      	b.n	1a0020e2 <xTimerGenericCommand+0x46>

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a0020e4:	2300      	movs	r3, #0
1a0020e6:	9a08      	ldr	r2, [sp, #32]
1a0020e8:	4669      	mov	r1, sp
1a0020ea:	4806      	ldr	r0, [pc, #24]	; (1a002104 <xTimerGenericCommand+0x68>)
1a0020ec:	6800      	ldr	r0, [r0, #0]
1a0020ee:	f7fe fd83 	bl	1a000bf8 <xQueueGenericSend>
1a0020f2:	e7ec      	b.n	1a0020ce <xTimerGenericCommand+0x32>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a0020f4:	2300      	movs	r3, #0
1a0020f6:	4669      	mov	r1, sp
1a0020f8:	f7fe fe3c 	bl	1a000d74 <xQueueGenericSendFromISR>
1a0020fc:	e7e7      	b.n	1a0020ce <xTimerGenericCommand+0x32>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
1a0020fe:	2000      	movs	r0, #0
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
1a002100:	e7e5      	b.n	1a0020ce <xTimerGenericCommand+0x32>
1a002102:	bf00      	nop
1a002104:	10002adc 	.word	0x10002adc

1a002108 <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
1a002108:	b570      	push	{r4, r5, r6, lr}
1a00210a:	b082      	sub	sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a00210c:	4b1a      	ldr	r3, [pc, #104]	; (1a002178 <prvSwitchTimerLists+0x70>)
1a00210e:	681b      	ldr	r3, [r3, #0]
1a002110:	681a      	ldr	r2, [r3, #0]
1a002112:	b352      	cbz	r2, 1a00216a <prvSwitchTimerLists+0x62>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002114:	68db      	ldr	r3, [r3, #12]
1a002116:	681e      	ldr	r6, [r3, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002118:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a00211a:	1d25      	adds	r5, r4, #4
1a00211c:	4628      	mov	r0, r5
1a00211e:	f7ff f87a 	bl	1a001216 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002122:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002124:	4620      	mov	r0, r4
1a002126:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002128:	69e3      	ldr	r3, [r4, #28]
1a00212a:	2b01      	cmp	r3, #1
1a00212c:	d1ee      	bne.n	1a00210c <prvSwitchTimerLists+0x4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a00212e:	69a3      	ldr	r3, [r4, #24]
1a002130:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a002132:	429e      	cmp	r6, r3
1a002134:	d207      	bcs.n	1a002146 <prvSwitchTimerLists+0x3e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a002136:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a002138:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a00213a:	4629      	mov	r1, r5
1a00213c:	4b0e      	ldr	r3, [pc, #56]	; (1a002178 <prvSwitchTimerLists+0x70>)
1a00213e:	6818      	ldr	r0, [r3, #0]
1a002140:	f7ff f84f 	bl	1a0011e2 <vListInsert>
1a002144:	e7e2      	b.n	1a00210c <prvSwitchTimerLists+0x4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a002146:	2100      	movs	r1, #0
1a002148:	9100      	str	r1, [sp, #0]
1a00214a:	460b      	mov	r3, r1
1a00214c:	4632      	mov	r2, r6
1a00214e:	4620      	mov	r0, r4
1a002150:	f7ff ffa4 	bl	1a00209c <xTimerGenericCommand>
				configASSERT( xResult );
1a002154:	2800      	cmp	r0, #0
1a002156:	d1d9      	bne.n	1a00210c <prvSwitchTimerLists+0x4>
1a002158:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00215c:	f383 8811 	msr	BASEPRI, r3
1a002160:	f3bf 8f6f 	isb	sy
1a002164:	f3bf 8f4f 	dsb	sy
1a002168:	e7fe      	b.n	1a002168 <prvSwitchTimerLists+0x60>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
1a00216a:	4a04      	ldr	r2, [pc, #16]	; (1a00217c <prvSwitchTimerLists+0x74>)
1a00216c:	6810      	ldr	r0, [r2, #0]
1a00216e:	4902      	ldr	r1, [pc, #8]	; (1a002178 <prvSwitchTimerLists+0x70>)
1a002170:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a002172:	6013      	str	r3, [r2, #0]
}
1a002174:	b002      	add	sp, #8
1a002176:	bd70      	pop	{r4, r5, r6, pc}
1a002178:	100029b8 	.word	0x100029b8
1a00217c:	100029bc 	.word	0x100029bc

1a002180 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
1a002180:	b538      	push	{r3, r4, r5, lr}
1a002182:	4605      	mov	r5, r0
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
1a002184:	f7ff fac0 	bl	1a001708 <xTaskGetTickCount>
1a002188:	4604      	mov	r4, r0

	if( xTimeNow < xLastTime )
1a00218a:	4b07      	ldr	r3, [pc, #28]	; (1a0021a8 <prvSampleTimeNow+0x28>)
1a00218c:	681b      	ldr	r3, [r3, #0]
1a00218e:	4283      	cmp	r3, r0
1a002190:	d805      	bhi.n	1a00219e <prvSampleTimeNow+0x1e>
		prvSwitchTimerLists();
		*pxTimerListsWereSwitched = pdTRUE;
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
1a002192:	2300      	movs	r3, #0
1a002194:	602b      	str	r3, [r5, #0]
	}

	xLastTime = xTimeNow;
1a002196:	4b04      	ldr	r3, [pc, #16]	; (1a0021a8 <prvSampleTimeNow+0x28>)
1a002198:	601c      	str	r4, [r3, #0]

	return xTimeNow;
}
1a00219a:	4620      	mov	r0, r4
1a00219c:	bd38      	pop	{r3, r4, r5, pc}

	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists();
1a00219e:	f7ff ffb3 	bl	1a002108 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a0021a2:	2301      	movs	r3, #1
1a0021a4:	602b      	str	r3, [r5, #0]
1a0021a6:	e7f6      	b.n	1a002196 <prvSampleTimeNow+0x16>
1a0021a8:	10002a88 	.word	0x10002a88

1a0021ac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
1a0021ac:	b570      	push	{r4, r5, r6, lr}
1a0021ae:	b082      	sub	sp, #8
1a0021b0:	4605      	mov	r5, r0
1a0021b2:	460e      	mov	r6, r1
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0021b4:	4b14      	ldr	r3, [pc, #80]	; (1a002208 <prvProcessExpiredTimer+0x5c>)
1a0021b6:	681b      	ldr	r3, [r3, #0]
1a0021b8:	68db      	ldr	r3, [r3, #12]
1a0021ba:	68dc      	ldr	r4, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a0021bc:	1d20      	adds	r0, r4, #4
1a0021be:	f7ff f82a 	bl	1a001216 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a0021c2:	69e3      	ldr	r3, [r4, #28]
1a0021c4:	2b01      	cmp	r3, #1
1a0021c6:	d004      	beq.n	1a0021d2 <prvProcessExpiredTimer+0x26>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a0021c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0021ca:	4620      	mov	r0, r4
1a0021cc:	4798      	blx	r3
}
1a0021ce:	b002      	add	sp, #8
1a0021d0:	bd70      	pop	{r4, r5, r6, pc}
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a0021d2:	69a1      	ldr	r1, [r4, #24]
1a0021d4:	462b      	mov	r3, r5
1a0021d6:	4632      	mov	r2, r6
1a0021d8:	4429      	add	r1, r5
1a0021da:	4620      	mov	r0, r4
1a0021dc:	f7ff fe8a 	bl	1a001ef4 <prvInsertTimerInActiveList>
1a0021e0:	2800      	cmp	r0, #0
1a0021e2:	d0f1      	beq.n	1a0021c8 <prvProcessExpiredTimer+0x1c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a0021e4:	2100      	movs	r1, #0
1a0021e6:	9100      	str	r1, [sp, #0]
1a0021e8:	460b      	mov	r3, r1
1a0021ea:	462a      	mov	r2, r5
1a0021ec:	4620      	mov	r0, r4
1a0021ee:	f7ff ff55 	bl	1a00209c <xTimerGenericCommand>
			configASSERT( xResult );
1a0021f2:	2800      	cmp	r0, #0
1a0021f4:	d1e8      	bne.n	1a0021c8 <prvProcessExpiredTimer+0x1c>
1a0021f6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021fa:	f383 8811 	msr	BASEPRI, r3
1a0021fe:	f3bf 8f6f 	isb	sy
1a002202:	f3bf 8f4f 	dsb	sy
1a002206:	e7fe      	b.n	1a002206 <prvProcessExpiredTimer+0x5a>
1a002208:	100029b8 	.word	0x100029b8

1a00220c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
1a00220c:	b570      	push	{r4, r5, r6, lr}
1a00220e:	b082      	sub	sp, #8
1a002210:	4606      	mov	r6, r0
1a002212:	460c      	mov	r4, r1
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
1a002214:	f7ff fa70 	bl	1a0016f8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a002218:	a801      	add	r0, sp, #4
1a00221a:	f7ff ffb1 	bl	1a002180 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a00221e:	9b01      	ldr	r3, [sp, #4]
1a002220:	bb1b      	cbnz	r3, 1a00226a <prvProcessTimerOrBlockTask+0x5e>
1a002222:	4605      	mov	r5, r0
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a002224:	b90c      	cbnz	r4, 1a00222a <prvProcessTimerOrBlockTask+0x1e>
1a002226:	42b0      	cmp	r0, r6
1a002228:	d218      	bcs.n	1a00225c <prvProcessTimerOrBlockTask+0x50>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
1a00222a:	b12c      	cbz	r4, 1a002238 <prvProcessTimerOrBlockTask+0x2c>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a00222c:	4b11      	ldr	r3, [pc, #68]	; (1a002274 <prvProcessTimerOrBlockTask+0x68>)
1a00222e:	681b      	ldr	r3, [r3, #0]
1a002230:	681c      	ldr	r4, [r3, #0]
1a002232:	fab4 f484 	clz	r4, r4
1a002236:	0964      	lsrs	r4, r4, #5
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a002238:	4622      	mov	r2, r4
1a00223a:	1b71      	subs	r1, r6, r5
1a00223c:	4b0e      	ldr	r3, [pc, #56]	; (1a002278 <prvProcessTimerOrBlockTask+0x6c>)
1a00223e:	6818      	ldr	r0, [r3, #0]
1a002240:	f7fe ff8c 	bl	1a00115c <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
1a002244:	f7ff faf2 	bl	1a00182c <xTaskResumeAll>
1a002248:	b988      	cbnz	r0, 1a00226e <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
1a00224a:	4b0c      	ldr	r3, [pc, #48]	; (1a00227c <prvProcessTimerOrBlockTask+0x70>)
1a00224c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002250:	601a      	str	r2, [r3, #0]
1a002252:	f3bf 8f4f 	dsb	sy
1a002256:	f3bf 8f6f 	isb	sy
1a00225a:	e008      	b.n	1a00226e <prvProcessTimerOrBlockTask+0x62>
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
			{
				( void ) xTaskResumeAll();
1a00225c:	f7ff fae6 	bl	1a00182c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a002260:	4629      	mov	r1, r5
1a002262:	4630      	mov	r0, r6
1a002264:	f7ff ffa2 	bl	1a0021ac <prvProcessExpiredTimer>
1a002268:	e001      	b.n	1a00226e <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
1a00226a:	f7ff fadf 	bl	1a00182c <xTaskResumeAll>
		}
	}
}
1a00226e:	b002      	add	sp, #8
1a002270:	bd70      	pop	{r4, r5, r6, pc}
1a002272:	bf00      	nop
1a002274:	100029bc 	.word	0x100029bc
1a002278:	10002adc 	.word	0x10002adc
1a00227c:	e000ed04 	.word	0xe000ed04

1a002280 <prvProcessReceivedCommands>:
	return xProcessTimerNow;
}
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
1a002280:	b530      	push	{r4, r5, lr}
1a002282:	b089      	sub	sp, #36	; 0x24
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a002284:	e002      	b.n	1a00228c <prvProcessReceivedCommands+0xc>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a002286:	9b04      	ldr	r3, [sp, #16]
1a002288:	2b00      	cmp	r3, #0
1a00228a:	da0f      	bge.n	1a0022ac <prvProcessReceivedCommands+0x2c>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a00228c:	2200      	movs	r2, #0
1a00228e:	a904      	add	r1, sp, #16
1a002290:	4b39      	ldr	r3, [pc, #228]	; (1a002378 <prvProcessReceivedCommands+0xf8>)
1a002292:	6818      	ldr	r0, [r3, #0]
1a002294:	f7fe fdd4 	bl	1a000e40 <xQueueReceive>
1a002298:	2800      	cmp	r0, #0
1a00229a:	d06a      	beq.n	1a002372 <prvProcessReceivedCommands+0xf2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a00229c:	9b04      	ldr	r3, [sp, #16]
1a00229e:	2b00      	cmp	r3, #0
1a0022a0:	daf1      	bge.n	1a002286 <prvProcessReceivedCommands+0x6>
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a0022a2:	9907      	ldr	r1, [sp, #28]
1a0022a4:	9806      	ldr	r0, [sp, #24]
1a0022a6:	9b05      	ldr	r3, [sp, #20]
1a0022a8:	4798      	blx	r3
1a0022aa:	e7ec      	b.n	1a002286 <prvProcessReceivedCommands+0x6>
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a0022ac:	9c06      	ldr	r4, [sp, #24]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a0022ae:	6963      	ldr	r3, [r4, #20]
1a0022b0:	b113      	cbz	r3, 1a0022b8 <prvProcessReceivedCommands+0x38>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a0022b2:	1d20      	adds	r0, r4, #4
1a0022b4:	f7fe ffaf 	bl	1a001216 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a0022b8:	a803      	add	r0, sp, #12
1a0022ba:	f7ff ff61 	bl	1a002180 <prvSampleTimeNow>

			switch( xMessage.xMessageID )
1a0022be:	9b04      	ldr	r3, [sp, #16]
1a0022c0:	2b09      	cmp	r3, #9
1a0022c2:	d8e3      	bhi.n	1a00228c <prvProcessReceivedCommands+0xc>
1a0022c4:	a201      	add	r2, pc, #4	; (adr r2, 1a0022cc <prvProcessReceivedCommands+0x4c>)
1a0022c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a0022ca:	bf00      	nop
1a0022cc:	1a0022f5 	.word	0x1a0022f5
1a0022d0:	1a0022f5 	.word	0x1a0022f5
1a0022d4:	1a0022f5 	.word	0x1a0022f5
1a0022d8:	1a00228d 	.word	0x1a00228d
1a0022dc:	1a00233d 	.word	0x1a00233d
1a0022e0:	1a002363 	.word	0x1a002363
1a0022e4:	1a0022f5 	.word	0x1a0022f5
1a0022e8:	1a0022f5 	.word	0x1a0022f5
1a0022ec:	1a00228d 	.word	0x1a00228d
1a0022f0:	1a00233d 	.word	0x1a00233d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a0022f4:	9905      	ldr	r1, [sp, #20]
1a0022f6:	69a5      	ldr	r5, [r4, #24]
1a0022f8:	460b      	mov	r3, r1
1a0022fa:	4602      	mov	r2, r0
1a0022fc:	4429      	add	r1, r5
1a0022fe:	4620      	mov	r0, r4
1a002300:	f7ff fdf8 	bl	1a001ef4 <prvInsertTimerInActiveList>
1a002304:	2800      	cmp	r0, #0
1a002306:	d0c1      	beq.n	1a00228c <prvProcessReceivedCommands+0xc>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002308:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a00230a:	4620      	mov	r0, r4
1a00230c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a00230e:	69e3      	ldr	r3, [r4, #28]
1a002310:	2b01      	cmp	r3, #1
1a002312:	d1bb      	bne.n	1a00228c <prvProcessReceivedCommands+0xc>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a002314:	69a2      	ldr	r2, [r4, #24]
1a002316:	2100      	movs	r1, #0
1a002318:	9100      	str	r1, [sp, #0]
1a00231a:	460b      	mov	r3, r1
1a00231c:	9805      	ldr	r0, [sp, #20]
1a00231e:	4402      	add	r2, r0
1a002320:	4620      	mov	r0, r4
1a002322:	f7ff febb 	bl	1a00209c <xTimerGenericCommand>
							configASSERT( xResult );
1a002326:	2800      	cmp	r0, #0
1a002328:	d1b0      	bne.n	1a00228c <prvProcessReceivedCommands+0xc>
1a00232a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00232e:	f383 8811 	msr	BASEPRI, r3
1a002332:	f3bf 8f6f 	isb	sy
1a002336:	f3bf 8f4f 	dsb	sy
1a00233a:	e7fe      	b.n	1a00233a <prvProcessReceivedCommands+0xba>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a00233c:	9905      	ldr	r1, [sp, #20]
1a00233e:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a002340:	b131      	cbz	r1, 1a002350 <prvProcessReceivedCommands+0xd0>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a002342:	4603      	mov	r3, r0
1a002344:	4602      	mov	r2, r0
1a002346:	4401      	add	r1, r0
1a002348:	4620      	mov	r0, r4
1a00234a:	f7ff fdd3 	bl	1a001ef4 <prvInsertTimerInActiveList>
					break;
1a00234e:	e79d      	b.n	1a00228c <prvProcessReceivedCommands+0xc>
1a002350:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002354:	f383 8811 	msr	BASEPRI, r3
1a002358:	f3bf 8f6f 	isb	sy
1a00235c:	f3bf 8f4f 	dsb	sy
1a002360:	e7fe      	b.n	1a002360 <prvProcessReceivedCommands+0xe0>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a002362:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a002366:	2b00      	cmp	r3, #0
1a002368:	d190      	bne.n	1a00228c <prvProcessReceivedCommands+0xc>
						{
							vPortFree( pxTimer );
1a00236a:	4620      	mov	r0, r4
1a00236c:	f7fe faa0 	bl	1a0008b0 <vPortFree>
1a002370:	e78c      	b.n	1a00228c <prvProcessReceivedCommands+0xc>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
1a002372:	b009      	add	sp, #36	; 0x24
1a002374:	bd30      	pop	{r4, r5, pc}
1a002376:	bf00      	nop
1a002378:	10002adc 	.word	0x10002adc

1a00237c <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
1a00237c:	b500      	push	{lr}
1a00237e:	b083      	sub	sp, #12

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a002380:	a801      	add	r0, sp, #4
1a002382:	f7ff fda7 	bl	1a001ed4 <prvGetNextExpireTime>

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a002386:	9901      	ldr	r1, [sp, #4]
1a002388:	f7ff ff40 	bl	1a00220c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
1a00238c:	f7ff ff78 	bl	1a002280 <prvProcessReceivedCommands>
1a002390:	e7f6      	b.n	1a002380 <prvTimerTask+0x4>
1a002392:	Address 0x000000001a002392 is out of bounds.


1a002394 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a002394:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a002396:	2300      	movs	r3, #0
1a002398:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a00239a:	4b0d      	ldr	r3, [pc, #52]	; (1a0023d0 <prvTaskExitError+0x3c>)
1a00239c:	681b      	ldr	r3, [r3, #0]
1a00239e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0023a2:	d008      	beq.n	1a0023b6 <prvTaskExitError+0x22>
1a0023a4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023a8:	f383 8811 	msr	BASEPRI, r3
1a0023ac:	f3bf 8f6f 	isb	sy
1a0023b0:	f3bf 8f4f 	dsb	sy
1a0023b4:	e7fe      	b.n	1a0023b4 <prvTaskExitError+0x20>
1a0023b6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023ba:	f383 8811 	msr	BASEPRI, r3
1a0023be:	f3bf 8f6f 	isb	sy
1a0023c2:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a0023c6:	9b01      	ldr	r3, [sp, #4]
1a0023c8:	2b00      	cmp	r3, #0
1a0023ca:	d0fc      	beq.n	1a0023c6 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a0023cc:	b002      	add	sp, #8
1a0023ce:	4770      	bx	lr
1a0023d0:	10000000 	.word	0x10000000

1a0023d4 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a0023d4:	4808      	ldr	r0, [pc, #32]	; (1a0023f8 <prvPortStartFirstTask+0x24>)
1a0023d6:	6800      	ldr	r0, [r0, #0]
1a0023d8:	6800      	ldr	r0, [r0, #0]
1a0023da:	f380 8808 	msr	MSP, r0
1a0023de:	f04f 0000 	mov.w	r0, #0
1a0023e2:	f380 8814 	msr	CONTROL, r0
1a0023e6:	b662      	cpsie	i
1a0023e8:	b661      	cpsie	f
1a0023ea:	f3bf 8f4f 	dsb	sy
1a0023ee:	f3bf 8f6f 	isb	sy
1a0023f2:	df00      	svc	0
1a0023f4:	bf00      	nop
1a0023f6:	0000      	.short	0x0000
1a0023f8:	e000ed08 	.word	0xe000ed08

1a0023fc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a0023fc:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a00240c <vPortEnableVFP+0x10>
1a002400:	6801      	ldr	r1, [r0, #0]
1a002402:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a002406:	6001      	str	r1, [r0, #0]
1a002408:	4770      	bx	lr
1a00240a:	0000      	.short	0x0000
1a00240c:	e000ed88 	.word	0xe000ed88

1a002410 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a002410:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a002414:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a002418:	f021 0101 	bic.w	r1, r1, #1
1a00241c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a002420:	4b05      	ldr	r3, [pc, #20]	; (1a002438 <pxPortInitialiseStack+0x28>)
1a002422:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a002426:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a00242a:	f06f 0302 	mvn.w	r3, #2
1a00242e:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
1a002432:	3844      	subs	r0, #68	; 0x44
1a002434:	4770      	bx	lr
1a002436:	bf00      	nop
1a002438:	1a002395 	.word	0x1a002395
1a00243c:	ffffffff 	.word	0xffffffff

1a002440 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
1a002440:	4b07      	ldr	r3, [pc, #28]	; (1a002460 <pxCurrentTCBConst2>)
1a002442:	6819      	ldr	r1, [r3, #0]
1a002444:	6808      	ldr	r0, [r1, #0]
1a002446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00244a:	f380 8809 	msr	PSP, r0
1a00244e:	f3bf 8f6f 	isb	sy
1a002452:	f04f 0000 	mov.w	r0, #0
1a002456:	f380 8811 	msr	BASEPRI, r0
1a00245a:	4770      	bx	lr
1a00245c:	f3af 8000 	nop.w

1a002460 <pxCurrentTCBConst2>:
1a002460:	10002890 	.word	0x10002890

1a002464 <vPortEnterCritical>:
1a002464:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002468:	f383 8811 	msr	BASEPRI, r3
1a00246c:	f3bf 8f6f 	isb	sy
1a002470:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
1a002474:	4a0a      	ldr	r2, [pc, #40]	; (1a0024a0 <vPortEnterCritical+0x3c>)
1a002476:	6813      	ldr	r3, [r2, #0]
1a002478:	3301      	adds	r3, #1
1a00247a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
1a00247c:	2b01      	cmp	r3, #1
1a00247e:	d000      	beq.n	1a002482 <vPortEnterCritical+0x1e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
1a002480:	4770      	bx	lr
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a002482:	4b08      	ldr	r3, [pc, #32]	; (1a0024a4 <vPortEnterCritical+0x40>)
1a002484:	681b      	ldr	r3, [r3, #0]
1a002486:	f013 0fff 	tst.w	r3, #255	; 0xff
1a00248a:	d0f9      	beq.n	1a002480 <vPortEnterCritical+0x1c>
1a00248c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002490:	f383 8811 	msr	BASEPRI, r3
1a002494:	f3bf 8f6f 	isb	sy
1a002498:	f3bf 8f4f 	dsb	sy
1a00249c:	e7fe      	b.n	1a00249c <vPortEnterCritical+0x38>
1a00249e:	bf00      	nop
1a0024a0:	10000000 	.word	0x10000000
1a0024a4:	e000ed04 	.word	0xe000ed04

1a0024a8 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
1a0024a8:	4b09      	ldr	r3, [pc, #36]	; (1a0024d0 <vPortExitCritical+0x28>)
1a0024aa:	681b      	ldr	r3, [r3, #0]
1a0024ac:	b943      	cbnz	r3, 1a0024c0 <vPortExitCritical+0x18>
1a0024ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024b2:	f383 8811 	msr	BASEPRI, r3
1a0024b6:	f3bf 8f6f 	isb	sy
1a0024ba:	f3bf 8f4f 	dsb	sy
1a0024be:	e7fe      	b.n	1a0024be <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a0024c0:	3b01      	subs	r3, #1
1a0024c2:	4a03      	ldr	r2, [pc, #12]	; (1a0024d0 <vPortExitCritical+0x28>)
1a0024c4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a0024c6:	b90b      	cbnz	r3, 1a0024cc <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a0024c8:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
1a0024cc:	4770      	bx	lr
1a0024ce:	bf00      	nop
1a0024d0:	10000000 	.word	0x10000000
1a0024d4:	ffffffff 	.word	0xffffffff
1a0024d8:	ffffffff 	.word	0xffffffff
1a0024dc:	ffffffff 	.word	0xffffffff

1a0024e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
1a0024e0:	f3ef 8009 	mrs	r0, PSP
1a0024e4:	f3bf 8f6f 	isb	sy
1a0024e8:	4b15      	ldr	r3, [pc, #84]	; (1a002540 <pxCurrentTCBConst>)
1a0024ea:	681a      	ldr	r2, [r3, #0]
1a0024ec:	f01e 0f10 	tst.w	lr, #16
1a0024f0:	bf08      	it	eq
1a0024f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a0024f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0024fa:	6010      	str	r0, [r2, #0]
1a0024fc:	e92d 0009 	stmdb	sp!, {r0, r3}
1a002500:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a002504:	f380 8811 	msr	BASEPRI, r0
1a002508:	f3bf 8f4f 	dsb	sy
1a00250c:	f3bf 8f6f 	isb	sy
1a002510:	f7ff fa7e 	bl	1a001a10 <vTaskSwitchContext>
1a002514:	f04f 0000 	mov.w	r0, #0
1a002518:	f380 8811 	msr	BASEPRI, r0
1a00251c:	bc09      	pop	{r0, r3}
1a00251e:	6819      	ldr	r1, [r3, #0]
1a002520:	6808      	ldr	r0, [r1, #0]
1a002522:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002526:	f01e 0f10 	tst.w	lr, #16
1a00252a:	bf08      	it	eq
1a00252c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a002530:	f380 8809 	msr	PSP, r0
1a002534:	f3bf 8f6f 	isb	sy
1a002538:	4770      	bx	lr
1a00253a:	bf00      	nop
1a00253c:	f3af 8000 	nop.w

1a002540 <pxCurrentTCBConst>:
1a002540:	10002890 	.word	0x10002890

1a002544 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
1a002544:	b508      	push	{r3, lr}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a002546:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00254a:	f383 8811 	msr	BASEPRI, r3
1a00254e:	f3bf 8f6f 	isb	sy
1a002552:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
1a002556:	f7ff f8dd 	bl	1a001714 <xTaskIncrementTick>
1a00255a:	b118      	cbz	r0, 1a002564 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a00255c:	4b03      	ldr	r3, [pc, #12]	; (1a00256c <SysTick_Handler+0x28>)
1a00255e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002562:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a002564:	2300      	movs	r3, #0
1a002566:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
1a00256a:	bd08      	pop	{r3, pc}
1a00256c:	e000ed04 	.word	0xe000ed04

1a002570 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002570:	4a08      	ldr	r2, [pc, #32]	; (1a002594 <vPortSetupTimerInterrupt+0x24>)
1a002572:	2300      	movs	r3, #0
1a002574:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002576:	4908      	ldr	r1, [pc, #32]	; (1a002598 <vPortSetupTimerInterrupt+0x28>)
1a002578:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a00257a:	4b08      	ldr	r3, [pc, #32]	; (1a00259c <vPortSetupTimerInterrupt+0x2c>)
1a00257c:	681b      	ldr	r3, [r3, #0]
1a00257e:	4908      	ldr	r1, [pc, #32]	; (1a0025a0 <vPortSetupTimerInterrupt+0x30>)
1a002580:	fba1 1303 	umull	r1, r3, r1, r3
1a002584:	099b      	lsrs	r3, r3, #6
1a002586:	3b01      	subs	r3, #1
1a002588:	4906      	ldr	r1, [pc, #24]	; (1a0025a4 <vPortSetupTimerInterrupt+0x34>)
1a00258a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a00258c:	2307      	movs	r3, #7
1a00258e:	6013      	str	r3, [r2, #0]
}
1a002590:	4770      	bx	lr
1a002592:	bf00      	nop
1a002594:	e000e010 	.word	0xe000e010
1a002598:	e000e018 	.word	0xe000e018
1a00259c:	10002bbc 	.word	0x10002bbc
1a0025a0:	10624dd3 	.word	0x10624dd3
1a0025a4:	e000e014 	.word	0xe000e014

1a0025a8 <xPortStartScheduler>:
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a0025a8:	4b3a      	ldr	r3, [pc, #232]	; (1a002694 <xPortStartScheduler+0xec>)
1a0025aa:	681a      	ldr	r2, [r3, #0]
1a0025ac:	4b3a      	ldr	r3, [pc, #232]	; (1a002698 <xPortStartScheduler+0xf0>)
1a0025ae:	429a      	cmp	r2, r3
1a0025b0:	d00d      	beq.n	1a0025ce <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a0025b2:	4b38      	ldr	r3, [pc, #224]	; (1a002694 <xPortStartScheduler+0xec>)
1a0025b4:	681a      	ldr	r2, [r3, #0]
1a0025b6:	4b39      	ldr	r3, [pc, #228]	; (1a00269c <xPortStartScheduler+0xf4>)
1a0025b8:	429a      	cmp	r2, r3
1a0025ba:	d111      	bne.n	1a0025e0 <xPortStartScheduler+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0025bc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025c0:	f383 8811 	msr	BASEPRI, r3
1a0025c4:	f3bf 8f6f 	isb	sy
1a0025c8:	f3bf 8f4f 	dsb	sy
1a0025cc:	e7fe      	b.n	1a0025cc <xPortStartScheduler+0x24>
1a0025ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025d2:	f383 8811 	msr	BASEPRI, r3
1a0025d6:	f3bf 8f6f 	isb	sy
1a0025da:	f3bf 8f4f 	dsb	sy
1a0025de:	e7fe      	b.n	1a0025de <xPortStartScheduler+0x36>

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
1a0025e0:	b510      	push	{r4, lr}
1a0025e2:	b082      	sub	sp, #8
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a0025e4:	4b2e      	ldr	r3, [pc, #184]	; (1a0026a0 <xPortStartScheduler+0xf8>)
1a0025e6:	781a      	ldrb	r2, [r3, #0]
1a0025e8:	b2d2      	uxtb	r2, r2
1a0025ea:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a0025ec:	22ff      	movs	r2, #255	; 0xff
1a0025ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a0025f0:	781b      	ldrb	r3, [r3, #0]
1a0025f2:	b2db      	uxtb	r3, r3
1a0025f4:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a0025f8:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0025fc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a002600:	4a28      	ldr	r2, [pc, #160]	; (1a0026a4 <xPortStartScheduler+0xfc>)
1a002602:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a002604:	4b28      	ldr	r3, [pc, #160]	; (1a0026a8 <xPortStartScheduler+0x100>)
1a002606:	2207      	movs	r2, #7
1a002608:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a00260a:	e009      	b.n	1a002620 <xPortStartScheduler+0x78>
		{
			ulMaxPRIGROUPValue--;
1a00260c:	4a26      	ldr	r2, [pc, #152]	; (1a0026a8 <xPortStartScheduler+0x100>)
1a00260e:	6813      	ldr	r3, [r2, #0]
1a002610:	3b01      	subs	r3, #1
1a002612:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a002614:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002618:	005b      	lsls	r3, r3, #1
1a00261a:	b2db      	uxtb	r3, r3
1a00261c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a002620:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002624:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002628:	d1f0      	bne.n	1a00260c <xPortStartScheduler+0x64>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a00262a:	4b1f      	ldr	r3, [pc, #124]	; (1a0026a8 <xPortStartScheduler+0x100>)
1a00262c:	681b      	ldr	r3, [r3, #0]
1a00262e:	2b04      	cmp	r3, #4
1a002630:	d008      	beq.n	1a002644 <xPortStartScheduler+0x9c>
1a002632:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002636:	f383 8811 	msr	BASEPRI, r3
1a00263a:	f3bf 8f6f 	isb	sy
1a00263e:	f3bf 8f4f 	dsb	sy
1a002642:	e7fe      	b.n	1a002642 <xPortStartScheduler+0x9a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a002644:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a002646:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a00264a:	4a17      	ldr	r2, [pc, #92]	; (1a0026a8 <xPortStartScheduler+0x100>)
1a00264c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a00264e:	9b01      	ldr	r3, [sp, #4]
1a002650:	b2db      	uxtb	r3, r3
1a002652:	4a13      	ldr	r2, [pc, #76]	; (1a0026a0 <xPortStartScheduler+0xf8>)
1a002654:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a002656:	4b15      	ldr	r3, [pc, #84]	; (1a0026ac <xPortStartScheduler+0x104>)
1a002658:	681a      	ldr	r2, [r3, #0]
1a00265a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a00265e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a002660:	681a      	ldr	r2, [r3, #0]
1a002662:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a002666:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
1a002668:	f7ff ff82 	bl	1a002570 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
1a00266c:	2400      	movs	r4, #0
1a00266e:	4b10      	ldr	r3, [pc, #64]	; (1a0026b0 <xPortStartScheduler+0x108>)
1a002670:	601c      	str	r4, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
1a002672:	f7ff fec3 	bl	1a0023fc <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002676:	4a0f      	ldr	r2, [pc, #60]	; (1a0026b4 <xPortStartScheduler+0x10c>)
1a002678:	6813      	ldr	r3, [r2, #0]
1a00267a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a00267e:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
1a002680:	f7ff fea8 	bl	1a0023d4 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
1a002684:	f7ff f9c4 	bl	1a001a10 <vTaskSwitchContext>
	prvTaskExitError();
1a002688:	f7ff fe84 	bl	1a002394 <prvTaskExitError>

	/* Should not get here! */
	return 0;
}
1a00268c:	4620      	mov	r0, r4
1a00268e:	b002      	add	sp, #8
1a002690:	bd10      	pop	{r4, pc}
1a002692:	bf00      	nop
1a002694:	e000ed00 	.word	0xe000ed00
1a002698:	410fc271 	.word	0x410fc271
1a00269c:	410fc270 	.word	0x410fc270
1a0026a0:	e000e400 	.word	0xe000e400
1a0026a4:	10002ae4 	.word	0x10002ae4
1a0026a8:	10002ae8 	.word	0x10002ae8
1a0026ac:	e000ed20 	.word	0xe000ed20
1a0026b0:	10000000 	.word	0x10000000
1a0026b4:	e000ef34 	.word	0xe000ef34

1a0026b8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a0026b8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a0026bc:	2b0f      	cmp	r3, #15
1a0026be:	d90f      	bls.n	1a0026e0 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a0026c0:	4a10      	ldr	r2, [pc, #64]	; (1a002704 <vPortValidateInterruptPriority+0x4c>)
1a0026c2:	5c9b      	ldrb	r3, [r3, r2]
1a0026c4:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a0026c6:	4a10      	ldr	r2, [pc, #64]	; (1a002708 <vPortValidateInterruptPriority+0x50>)
1a0026c8:	7812      	ldrb	r2, [r2, #0]
1a0026ca:	429a      	cmp	r2, r3
1a0026cc:	d908      	bls.n	1a0026e0 <vPortValidateInterruptPriority+0x28>
1a0026ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026d2:	f383 8811 	msr	BASEPRI, r3
1a0026d6:	f3bf 8f6f 	isb	sy
1a0026da:	f3bf 8f4f 	dsb	sy
1a0026de:	e7fe      	b.n	1a0026de <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a0026e0:	4b0a      	ldr	r3, [pc, #40]	; (1a00270c <vPortValidateInterruptPriority+0x54>)
1a0026e2:	681b      	ldr	r3, [r3, #0]
1a0026e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0026e8:	4a09      	ldr	r2, [pc, #36]	; (1a002710 <vPortValidateInterruptPriority+0x58>)
1a0026ea:	6812      	ldr	r2, [r2, #0]
1a0026ec:	4293      	cmp	r3, r2
1a0026ee:	d908      	bls.n	1a002702 <vPortValidateInterruptPriority+0x4a>
1a0026f0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026f4:	f383 8811 	msr	BASEPRI, r3
1a0026f8:	f3bf 8f6f 	isb	sy
1a0026fc:	f3bf 8f4f 	dsb	sy
1a002700:	e7fe      	b.n	1a002700 <vPortValidateInterruptPriority+0x48>
	}
1a002702:	4770      	bx	lr
1a002704:	e000e3f0 	.word	0xe000e3f0
1a002708:	10002ae4 	.word	0x10002ae4
1a00270c:	e000ed0c 	.word	0xe000ed0c
1a002710:	10002ae8 	.word	0x10002ae8

1a002714 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002714:	2200      	movs	r2, #0
1a002716:	2a05      	cmp	r2, #5
1a002718:	d819      	bhi.n	1a00274e <Board_LED_Init+0x3a>
#define GPIO_BUTTONS_SIZE   (sizeof(GpioButtons) / sizeof(struct gpio_t))
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
1a00271a:	b470      	push	{r4, r5, r6}
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a00271c:	490c      	ldr	r1, [pc, #48]	; (1a002750 <Board_LED_Init+0x3c>)
1a00271e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a002722:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a002726:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a002728:	4b0a      	ldr	r3, [pc, #40]	; (1a002754 <Board_LED_Init+0x40>)
1a00272a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a00272e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a002732:	2001      	movs	r0, #1
1a002734:	40a0      	lsls	r0, r4
1a002736:	4301      	orrs	r1, r0
1a002738:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a00273c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002740:	2100      	movs	r1, #0
1a002742:	5519      	strb	r1, [r3, r4]
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002744:	3201      	adds	r2, #1
1a002746:	2a05      	cmp	r2, #5
1a002748:	d9e8      	bls.n	1a00271c <Board_LED_Init+0x8>
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a00274a:	bc70      	pop	{r4, r5, r6}
1a00274c:	4770      	bx	lr
1a00274e:	4770      	bx	lr
1a002750:	1a005194 	.word	0x1a005194
1a002754:	400f4000 	.word	0x400f4000

1a002758 <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002758:	2300      	movs	r3, #0
1a00275a:	2b03      	cmp	r3, #3
1a00275c:	d816      	bhi.n	1a00278c <Board_TEC_Init+0x34>
    }
}


static void Board_TEC_Init()
{
1a00275e:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002760:	490b      	ldr	r1, [pc, #44]	; (1a002790 <Board_TEC_Init+0x38>)
1a002762:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002766:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00276a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00276c:	4c09      	ldr	r4, [pc, #36]	; (1a002794 <Board_TEC_Init+0x3c>)
1a00276e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002772:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002776:	2001      	movs	r0, #1
1a002778:	40a8      	lsls	r0, r5
1a00277a:	ea21 0100 	bic.w	r1, r1, r0
1a00277e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002782:	3301      	adds	r3, #1
1a002784:	2b03      	cmp	r3, #3
1a002786:	d9eb      	bls.n	1a002760 <Board_TEC_Init+0x8>
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a002788:	bc30      	pop	{r4, r5}
1a00278a:	4770      	bx	lr
1a00278c:	4770      	bx	lr
1a00278e:	bf00      	nop
1a002790:	1a00518c 	.word	0x1a00518c
1a002794:	400f4000 	.word	0x400f4000

1a002798 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002798:	2300      	movs	r3, #0
1a00279a:	2b08      	cmp	r3, #8
1a00279c:	d816      	bhi.n	1a0027cc <Board_GPIO_Init+0x34>
    }
}


static void Board_GPIO_Init()
{
1a00279e:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0027a0:	490b      	ldr	r1, [pc, #44]	; (1a0027d0 <Board_GPIO_Init+0x38>)
1a0027a2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0027a6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0027aa:	784d      	ldrb	r5, [r1, #1]
1a0027ac:	4c09      	ldr	r4, [pc, #36]	; (1a0027d4 <Board_GPIO_Init+0x3c>)
1a0027ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0027b2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0027b6:	2001      	movs	r0, #1
1a0027b8:	40a8      	lsls	r0, r5
1a0027ba:	ea21 0100 	bic.w	r1, r1, r0
1a0027be:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0027c2:	3301      	adds	r3, #1
1a0027c4:	2b08      	cmp	r3, #8
1a0027c6:	d9eb      	bls.n	1a0027a0 <Board_GPIO_Init+0x8>
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a0027c8:	bc30      	pop	{r4, r5}
1a0027ca:	4770      	bx	lr
1a0027cc:	4770      	bx	lr
1a0027ce:	bf00      	nop
1a0027d0:	1a0051a0 	.word	0x1a0051a0
1a0027d4:	400f4000 	.word	0x400f4000

1a0027d8 <Board_ADC_Init>:
    Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a0027d8:	b510      	push	{r4, lr}
1a0027da:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a0027dc:	4c08      	ldr	r4, [pc, #32]	; (1a002800 <Board_ADC_Init+0x28>)
1a0027de:	4669      	mov	r1, sp
1a0027e0:	4620      	mov	r0, r4
1a0027e2:	f000 f9dd 	bl	1a002ba0 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a0027e6:	4a07      	ldr	r2, [pc, #28]	; (1a002804 <Board_ADC_Init+0x2c>)
1a0027e8:	4669      	mov	r1, sp
1a0027ea:	4620      	mov	r0, r4
1a0027ec:	f000 f9f8 	bl	1a002be0 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a0027f0:	2200      	movs	r2, #0
1a0027f2:	4669      	mov	r1, sp
1a0027f4:	4620      	mov	r0, r4
1a0027f6:	f000 fa0c 	bl	1a002c12 <Chip_ADC_SetResolution>
}
1a0027fa:	b002      	add	sp, #8
1a0027fc:	bd10      	pop	{r4, pc}
1a0027fe:	bf00      	nop
1a002800:	400e3000 	.word	0x400e3000
1a002804:	00061a80 	.word	0x00061a80

1a002808 <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a002808:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a00280a:	4c0b      	ldr	r4, [pc, #44]	; (1a002838 <Board_SPI_Init+0x30>)
1a00280c:	4620      	mov	r0, r4
1a00280e:	f000 fdc3 	bl	1a003398 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002812:	6863      	ldr	r3, [r4, #4]
1a002814:	f023 0304 	bic.w	r3, r3, #4
1a002818:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00281a:	6823      	ldr	r3, [r4, #0]
1a00281c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002820:	f043 0307 	orr.w	r3, r3, #7
1a002824:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a002826:	4905      	ldr	r1, [pc, #20]	; (1a00283c <Board_SPI_Init+0x34>)
1a002828:	4620      	mov	r0, r4
1a00282a:	f000 fd96 	bl	1a00335a <Chip_SSP_SetBitRate>
 * @param	pSSP		: The base of SSP peripheral on the chip
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Enable(LPC_SSP_T *pSSP)
{
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a00282e:	6863      	ldr	r3, [r4, #4]
1a002830:	f043 0302 	orr.w	r3, r3, #2
1a002834:	6063      	str	r3, [r4, #4]
    Chip_SSP_Enable(LPC_SSP1);
}
1a002836:	bd10      	pop	{r4, pc}
1a002838:	400c5000 	.word	0x400c5000
1a00283c:	000186a0 	.word	0x000186a0

1a002840 <Board_I2C_Init>:
    }
}


static void Board_I2C_Init()
{
1a002840:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a002842:	2000      	movs	r0, #0
1a002844:	f000 fdd4 	bl	1a0033f0 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a002848:	4b04      	ldr	r3, [pc, #16]	; (1a00285c <Board_I2C_Init+0x1c>)
1a00284a:	f640 0208 	movw	r2, #2056	; 0x808
1a00284e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_SCU_I2C0PinConfig(BOARD_I2C_MODE);
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002852:	4903      	ldr	r1, [pc, #12]	; (1a002860 <Board_I2C_Init+0x20>)
1a002854:	2000      	movs	r0, #0
1a002856:	f000 fddd 	bl	1a003414 <Chip_I2C_SetClockRate>
}
1a00285a:	bd08      	pop	{r3, pc}
1a00285c:	40086000 	.word	0x40086000
1a002860:	000f4240 	.word	0x000f4240

1a002864 <Board_Debug_Init>:
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
}


void Board_Debug_Init(void)
{
1a002864:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a002866:	4c07      	ldr	r4, [pc, #28]	; (1a002884 <Board_Debug_Init+0x20>)
1a002868:	4620      	mov	r0, r4
1a00286a:	f000 f8b7 	bl	1a0029dc <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00286e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002872:	4620      	mov	r0, r4
1a002874:	f000 f8fc 	bl	1a002a70 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002878:	2303      	movs	r3, #3
1a00287a:	60e3      	str	r3, [r4, #12]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a00287c:	2301      	movs	r3, #1
1a00287e:	65e3      	str	r3, [r4, #92]	; 0x5c
    Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
    Chip_UART_TXEnable(DEBUG_UART);
}
1a002880:	bd10      	pop	{r4, pc}
1a002882:	bf00      	nop
1a002884:	400c1000 	.word	0x400c1000

1a002888 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002888:	4b03      	ldr	r3, [pc, #12]	; (1a002898 <Board_UARTPutChar+0x10>)
1a00288a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
    while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a00288c:	f013 0f20 	tst.w	r3, #32
1a002890:	d0fa      	beq.n	1a002888 <Board_UARTPutChar>
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a002892:	4b01      	ldr	r3, [pc, #4]	; (1a002898 <Board_UARTPutChar+0x10>)
1a002894:	6018      	str	r0, [r3, #0]
    Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002896:	4770      	bx	lr
1a002898:	400c1000 	.word	0x400c1000

1a00289c <Board_UARTGetChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a00289c:	4b05      	ldr	r3, [pc, #20]	; (1a0028b4 <Board_UARTGetChar+0x18>)
1a00289e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
    if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a0028a0:	f013 0f01 	tst.w	r3, #1
1a0028a4:	d003      	beq.n	1a0028ae <Board_UARTGetChar+0x12>
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0028a6:	4b03      	ldr	r3, [pc, #12]	; (1a0028b4 <Board_UARTGetChar+0x18>)
1a0028a8:	6818      	ldr	r0, [r3, #0]
       return (int) Chip_UART_ReadByte(DEBUG_UART);
1a0028aa:	b2c0      	uxtb	r0, r0
1a0028ac:	4770      	bx	lr
    }
    return EOF;
1a0028ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0028b2:	4770      	bx	lr
1a0028b4:	400c1000 	.word	0x400c1000

1a0028b8 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a0028b8:	b508      	push	{r3, lr}
   DEBUGINIT();
1a0028ba:	f7ff ffd3 	bl	1a002864 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a0028be:	4808      	ldr	r0, [pc, #32]	; (1a0028e0 <Board_Init+0x28>)
1a0028c0:	f000 fd2a 	bl	1a003318 <Chip_GPIO_Init>
   
   Board_GPIO_Init();
1a0028c4:	f7ff ff68 	bl	1a002798 <Board_GPIO_Init>
   Board_ADC_Init();
1a0028c8:	f7ff ff86 	bl	1a0027d8 <Board_ADC_Init>
   Board_SPI_Init();
1a0028cc:	f7ff ff9c 	bl	1a002808 <Board_SPI_Init>
   Board_I2C_Init();
1a0028d0:	f7ff ffb6 	bl	1a002840 <Board_I2C_Init>

   Board_LED_Init();
1a0028d4:	f7ff ff1e 	bl	1a002714 <Board_LED_Init>
   Board_TEC_Init();
1a0028d8:	f7ff ff3e 	bl	1a002758 <Board_TEC_Init>

   #ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
   #endif
}
1a0028dc:	bd08      	pop	{r3, pc}
1a0028de:	bf00      	nop
1a0028e0:	400f4000 	.word	0x400f4000

1a0028e4 <__stdio_putchar>:
    Chip_ADC_EnableChannel(LPC_ADC0, curADCChannel, DISABLE);
    curADCChannel = 0xFF;
    return data;
}

void __stdio_putchar(int c) {
1a0028e4:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a0028e6:	b2c0      	uxtb	r0, r0
1a0028e8:	f7ff ffce 	bl	1a002888 <Board_UARTPutChar>
}
1a0028ec:	bd08      	pop	{r3, pc}

1a0028ee <__stdio_getchar>:

int __stdio_getchar() {
1a0028ee:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a0028f0:	f7ff ffd4 	bl	1a00289c <Board_UARTGetChar>
}
1a0028f4:	bd08      	pop	{r3, pc}

1a0028f6 <__stdio_init>:

void __stdio_init() {
1a0028f6:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0028f8:	f7ff ffb4 	bl	1a002864 <Board_Debug_Init>
1a0028fc:	bd08      	pop	{r3, pc}
1a0028fe:	Address 0x000000001a0028fe is out of bounds.


1a002900 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002900:	2300      	movs	r3, #0
1a002902:	2b1c      	cmp	r3, #28
1a002904:	d812      	bhi.n	1a00292c <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a002906:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a002908:	4a09      	ldr	r2, [pc, #36]	; (1a002930 <Board_SetupMuxing+0x30>)
1a00290a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a00290e:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a002912:	784a      	ldrb	r2, [r1, #1]
1a002914:	8848      	ldrh	r0, [r1, #2]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a002916:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00291a:	4906      	ldr	r1, [pc, #24]	; (1a002934 <Board_SetupMuxing+0x34>)
1a00291c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002920:	3301      	adds	r3, #1
1a002922:	2b1c      	cmp	r3, #28
1a002924:	d9f0      	bls.n	1a002908 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a002926:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00292a:	4770      	bx	lr
1a00292c:	4770      	bx	lr
1a00292e:	bf00      	nop
1a002930:	1a0051bc 	.word	0x1a0051bc
1a002934:	40086000 	.word	0x40086000

1a002938 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a002938:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00293a:	4a17      	ldr	r2, [pc, #92]	; (1a002998 <Board_SetupClocking+0x60>)
1a00293c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a002940:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002944:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002948:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a00294c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a002950:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002954:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002958:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a00295c:	2201      	movs	r2, #1
1a00295e:	490f      	ldr	r1, [pc, #60]	; (1a00299c <Board_SetupClocking+0x64>)
1a002960:	2006      	movs	r0, #6
1a002962:	f000 fc2f 	bl	1a0031c4 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002966:	2400      	movs	r4, #0
1a002968:	b14c      	cbz	r4, 1a00297e <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00296a:	4b0b      	ldr	r3, [pc, #44]	; (1a002998 <Board_SetupClocking+0x60>)
1a00296c:	685a      	ldr	r2, [r3, #4]
1a00296e:	f022 020c 	bic.w	r2, r2, #12
1a002972:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002974:	685a      	ldr	r2, [r3, #4]
1a002976:	f042 0203 	orr.w	r2, r2, #3
1a00297a:	605a      	str	r2, [r3, #4]
}
1a00297c:	bd10      	pop	{r4, pc}
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
    {
        const struct CLK_BASE_STATES *c = &InitClkStates[i];
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00297e:	4808      	ldr	r0, [pc, #32]	; (1a0029a0 <Board_SetupClocking+0x68>)
1a002980:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002984:	2301      	movs	r3, #1
1a002986:	788a      	ldrb	r2, [r1, #2]
1a002988:	7849      	ldrb	r1, [r1, #1]
1a00298a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00298e:	f000 fb6b 	bl	1a003068 <Chip_Clock_SetBaseClock>
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002992:	3401      	adds	r4, #1
1a002994:	e7e8      	b.n	1a002968 <Board_SetupClocking+0x30>
1a002996:	bf00      	nop
1a002998:	40043000 	.word	0x40043000
1a00299c:	0c28cb00 	.word	0x0c28cb00
1a0029a0:	1a0051b8 	.word	0x1a0051b8

1a0029a4 <Board_SystemInit>:
}


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0029a4:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0029a6:	f7ff ffab 	bl	1a002900 <Board_SetupMuxing>
    Board_SetupClocking();
1a0029aa:	f7ff ffc5 	bl	1a002938 <Board_SetupClocking>
}
1a0029ae:	bd08      	pop	{r3, pc}

1a0029b0 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a0029b0:	4b09      	ldr	r3, [pc, #36]	; (1a0029d8 <Chip_UART_GetIndex+0x28>)
1a0029b2:	4298      	cmp	r0, r3
1a0029b4:	d009      	beq.n	1a0029ca <Chip_UART_GetIndex+0x1a>
1a0029b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0029ba:	4298      	cmp	r0, r3
1a0029bc:	d007      	beq.n	1a0029ce <Chip_UART_GetIndex+0x1e>
1a0029be:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0029c2:	4298      	cmp	r0, r3
1a0029c4:	d005      	beq.n	1a0029d2 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0029c6:	2000      	movs	r0, #0
1a0029c8:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0029ca:	2002      	movs	r0, #2
1a0029cc:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0029ce:	2003      	movs	r0, #3
1a0029d0:	4770      	bx	lr
	uint32_t base = (uint32_t) pUART;
	switch(base) {
		case LPC_USART0_BASE:
			return 0;
		case LPC_UART1_BASE:
			return 1;
1a0029d2:	2001      	movs	r0, #1
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a0029d4:	4770      	bx	lr
1a0029d6:	bf00      	nop
1a0029d8:	400c1000 	.word	0x400c1000

1a0029dc <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0029dc:	b530      	push	{r4, r5, lr}
1a0029de:	b083      	sub	sp, #12
1a0029e0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0029e2:	f7ff ffe5 	bl	1a0029b0 <Chip_UART_GetIndex>
1a0029e6:	2301      	movs	r3, #1
1a0029e8:	461a      	mov	r2, r3
1a0029ea:	4619      	mov	r1, r3
1a0029ec:	4d0e      	ldr	r5, [pc, #56]	; (1a002a28 <Chip_UART_Init+0x4c>)
1a0029ee:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0029f2:	f000 fb7f 	bl	1a0030f4 <Chip_Clock_EnableOpts>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a0029f6:	2307      	movs	r3, #7
1a0029f8:	60a3      	str	r3, [r4, #8]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
    pUART->TER2 = 0;
1a0029fa:	2300      	movs	r3, #0
1a0029fc:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0029fe:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a002a00:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a002a02:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a002a04:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a002a06:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a002a08:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a002a0a:	4b08      	ldr	r3, [pc, #32]	; (1a002a2c <Chip_UART_Init+0x50>)
1a002a0c:	429c      	cmp	r4, r3
1a002a0e:	d006      	beq.n	1a002a1e <Chip_UART_Init+0x42>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002a10:	2303      	movs	r3, #3
1a002a12:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a002a14:	2310      	movs	r3, #16
1a002a16:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a002a18:	9b01      	ldr	r3, [sp, #4]
}
1a002a1a:	b003      	add	sp, #12
1a002a1c:	bd30      	pop	{r4, r5, pc}
	pUART->RS485ADRMATCH = 0;

    /* Clear MCR */
    if (pUART == LPC_UART1) {
		/* Set Modem Control to default state */
		pUART->MCR = 0;
1a002a1e:	2300      	movs	r3, #0
1a002a20:	6123      	str	r3, [r4, #16]
		/*Dummy Reading to Clear Status */
		tmp = pUART->MSR;
1a002a22:	69a3      	ldr	r3, [r4, #24]
1a002a24:	9301      	str	r3, [sp, #4]
1a002a26:	e7f3      	b.n	1a002a10 <Chip_UART_Init+0x34>
1a002a28:	1a005238 	.word	0x1a005238
1a002a2c:	40082000 	.word	0x40082000

1a002a30 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a002a30:	b538      	push	{r3, r4, r5, lr}
1a002a32:	4605      	mov	r5, r0
1a002a34:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002a36:	f7ff ffbb 	bl	1a0029b0 <Chip_UART_GetIndex>
1a002a3a:	4b0c      	ldr	r3, [pc, #48]	; (1a002a6c <Chip_UART_SetBaud+0x3c>)
1a002a3c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002a40:	f000 fb90 	bl	1a003164 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a002a44:	0123      	lsls	r3, r4, #4
1a002a46:	fbb0 f3f3 	udiv	r3, r0, r3
1a002a4a:	b2d9      	uxtb	r1, r3
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002a4c:	68ea      	ldr	r2, [r5, #12]
1a002a4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a002a52:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a002a54:	6029      	str	r1, [r5, #0]
1a002a56:	f3c3 2207 	ubfx	r2, r3, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002a5a:	606a      	str	r2, [r5, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002a5c:	68ea      	ldr	r2, [r5, #12]
1a002a5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a002a62:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a002a64:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a002a68:	0900      	lsrs	r0, r0, #4
1a002a6a:	bd38      	pop	{r3, r4, r5, pc}
1a002a6c:	1a005230 	.word	0x1a005230

1a002a70 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a002a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002a74:	b083      	sub	sp, #12
1a002a76:	4683      	mov	fp, r0
1a002a78:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002a7a:	f7ff ff99 	bl	1a0029b0 <Chip_UART_GetIndex>
1a002a7e:	4b35      	ldr	r3, [pc, #212]	; (1a002b54 <Chip_UART_SetBaudFDR+0xe4>)
1a002a80:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002a84:	f000 fb6e 	bl	1a003164 <Chip_Clock_GetRate>
1a002a88:	4606      	mov	r6, r0
/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */
1a002a8a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002a8e:	2401      	movs	r4, #1
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a002a90:	2300      	movs	r3, #0
1a002a92:	9301      	str	r3, [sp, #4]
1a002a94:	46a2      	mov	sl, r4
1a002a96:	4699      	mov	r9, r3

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002a98:	e02a      	b.n	1a002af0 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a002a9a:	4242      	negs	r2, r0
				div ++;
1a002a9c:	1c4b      	adds	r3, r1, #1
1a002a9e:	e017      	b.n	1a002ad0 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002aa0:	b30a      	cbz	r2, 1a002ae6 <Chip_UART_SetBaudFDR+0x76>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a002aa2:	4617      	mov	r7, r2
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a002aa4:	9501      	str	r5, [sp, #4]
			sm = m;
1a002aa6:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a002aa8:	4699      	mov	r9, r3
	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
		for (d = 0; d < m; d++) {
1a002aaa:	3501      	adds	r5, #1
1a002aac:	42ac      	cmp	r4, r5
1a002aae:	d91e      	bls.n	1a002aee <Chip_UART_SetBaudFDR+0x7e>
			uint32_t diff, div;
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002ab0:	0933      	lsrs	r3, r6, #4
1a002ab2:	0730      	lsls	r0, r6, #28
1a002ab4:	fba4 0100 	umull	r0, r1, r4, r0
1a002ab8:	fb04 1103 	mla	r1, r4, r3, r1
1a002abc:	1962      	adds	r2, r4, r5
1a002abe:	fb08 f202 	mul.w	r2, r8, r2
1a002ac2:	2300      	movs	r3, #0
1a002ac4:	f001 f86e 	bl	1a003ba4 <__aeabi_uldivmod>

			/* Lower 32-bit of dval has diff */
			diff = (uint32_t) dval;
1a002ac8:	4602      	mov	r2, r0
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);
1a002aca:	460b      	mov	r3, r1

			/* Closer to next div */
			if ((int)diff < 0) {
1a002acc:	2800      	cmp	r0, #0
1a002ace:	dbe4      	blt.n	1a002a9a <Chip_UART_SetBaudFDR+0x2a>
				diff = -diff;
				div ++;
			}

			/* Check if new value is worse than old or out of range */
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a002ad0:	4297      	cmp	r7, r2
1a002ad2:	d3ea      	bcc.n	1a002aaa <Chip_UART_SetBaudFDR+0x3a>
1a002ad4:	2b00      	cmp	r3, #0
1a002ad6:	d0e8      	beq.n	1a002aaa <Chip_UART_SetBaudFDR+0x3a>
1a002ad8:	0c19      	lsrs	r1, r3, #16
1a002ada:	d1e6      	bne.n	1a002aaa <Chip_UART_SetBaudFDR+0x3a>
1a002adc:	2b02      	cmp	r3, #2
1a002ade:	d8df      	bhi.n	1a002aa0 <Chip_UART_SetBaudFDR+0x30>
1a002ae0:	2d00      	cmp	r5, #0
1a002ae2:	d0dd      	beq.n	1a002aa0 <Chip_UART_SetBaudFDR+0x30>
1a002ae4:	e7e1      	b.n	1a002aaa <Chip_UART_SetBaudFDR+0x3a>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a002ae6:	4617      	mov	r7, r2
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a002ae8:	9501      	str	r5, [sp, #4]
			sm = m;
1a002aea:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a002aec:	4699      	mov	r9, r3

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002aee:	3401      	adds	r4, #1
1a002af0:	b11f      	cbz	r7, 1a002afa <Chip_UART_SetBaudFDR+0x8a>
1a002af2:	2c0f      	cmp	r4, #15
1a002af4:	d801      	bhi.n	1a002afa <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a002af6:	2500      	movs	r5, #0
1a002af8:	e7d8      	b.n	1a002aac <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a002afa:	f1b9 0f00 	cmp.w	r9, #0
1a002afe:	d024      	beq.n	1a002b4a <Chip_UART_SetBaudFDR+0xda>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002b00:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002b04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002b08:	f8cb 300c 	str.w	r3, [fp, #12]
1a002b0c:	fa5f f389 	uxtb.w	r3, r9
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a002b10:	f8cb 3000 	str.w	r3, [fp]
1a002b14:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002b18:	f8cb 3004 	str.w	r3, [fp, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002b1c:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002b20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002b24:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002b28:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002b2c:	b2db      	uxtb	r3, r3
1a002b2e:	9901      	ldr	r1, [sp, #4]
1a002b30:	f001 020f 	and.w	r2, r1, #15
1a002b34:	4313      	orrs	r3, r2
1a002b36:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a002b3a:	0933      	lsrs	r3, r6, #4
1a002b3c:	fb0a f303 	mul.w	r3, sl, r3
1a002b40:	448a      	add	sl, r1
1a002b42:	fb09 f90a 	mul.w	r9, r9, sl
1a002b46:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a002b4a:	4648      	mov	r0, r9
1a002b4c:	b003      	add	sp, #12
1a002b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002b52:	bf00      	nop
1a002b54:	1a005230 	.word	0x1a005230

1a002b58 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a002b58:	4b03      	ldr	r3, [pc, #12]	; (1a002b68 <Chip_ADC_GetClockIndex+0x10>)
1a002b5a:	4298      	cmp	r0, r3
1a002b5c:	d001      	beq.n	1a002b62 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a002b5e:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a002b60:	4770      	bx	lr
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
		clkADC = CLK_APB3_ADC1;
1a002b62:	2004      	movs	r0, #4
1a002b64:	4770      	bx	lr
1a002b66:	bf00      	nop
1a002b68:	400e4000 	.word	0x400e4000

1a002b6c <getClkDiv>:
	return clkADC;
}

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a002b6c:	b570      	push	{r4, r5, r6, lr}
1a002b6e:	460d      	mov	r5, r1
1a002b70:	4614      	mov	r4, r2
1a002b72:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a002b74:	f7ff fff0 	bl	1a002b58 <Chip_ADC_GetClockIndex>
1a002b78:	f000 faf4 	bl	1a003164 <Chip_Clock_GetRate>
	if (burstMode) {
1a002b7c:	b965      	cbnz	r5, 1a002b98 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a002b7e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a002b82:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a002b86:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a002b8a:	0064      	lsls	r4, r4, #1
1a002b8c:	fbb0 f0f4 	udiv	r0, r0, r4
1a002b90:	b2c0      	uxtb	r0, r0
1a002b92:	3801      	subs	r0, #1
	return div;
}
1a002b94:	b2c0      	uxtb	r0, r0
1a002b96:	bd70      	pop	{r4, r5, r6, pc}
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
	if (burstMode) {
		fullAdcRate = adcRate * clks;
1a002b98:	fb04 f406 	mul.w	r4, r4, r6
1a002b9c:	e7f3      	b.n	1a002b86 <getClkDiv+0x1a>
1a002b9e:	Address 0x000000001a002b9e is out of bounds.


1a002ba0 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a002ba0:	b538      	push	{r3, r4, r5, lr}
1a002ba2:	4605      	mov	r5, r0
1a002ba4:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a002ba6:	f7ff ffd7 	bl	1a002b58 <Chip_ADC_GetClockIndex>
1a002baa:	2301      	movs	r3, #1
1a002bac:	461a      	mov	r2, r3
1a002bae:	4619      	mov	r1, r3
1a002bb0:	f000 faa0 	bl	1a0030f4 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002bb4:	2100      	movs	r1, #0
1a002bb6:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002bb8:	4a08      	ldr	r2, [pc, #32]	; (1a002bdc <Chip_ADC_Init+0x3c>)
1a002bba:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a002bbc:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a002bbe:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002bc0:	230b      	movs	r3, #11
1a002bc2:	4628      	mov	r0, r5
1a002bc4:	f7ff ffd2 	bl	1a002b6c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002bc8:	0200      	lsls	r0, r0, #8
1a002bca:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002bce:	7920      	ldrb	r0, [r4, #4]
1a002bd0:	0440      	lsls	r0, r0, #17
1a002bd2:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a002bd6:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a002bd8:	6028      	str	r0, [r5, #0]
}
1a002bda:	bd38      	pop	{r3, r4, r5, pc}
1a002bdc:	00061a80 	.word	0x00061a80

1a002be0 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002be0:	b570      	push	{r4, r5, r6, lr}
1a002be2:	4605      	mov	r5, r0
1a002be4:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a002be6:	6804      	ldr	r4, [r0, #0]
1a002be8:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002bec:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002bf0:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a002bf2:	790b      	ldrb	r3, [r1, #4]
1a002bf4:	f1c3 030b 	rsb	r3, r3, #11
1a002bf8:	b2db      	uxtb	r3, r3
1a002bfa:	7949      	ldrb	r1, [r1, #5]
1a002bfc:	f7ff ffb6 	bl	1a002b6c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002c00:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002c04:	7930      	ldrb	r0, [r6, #4]
1a002c06:	0440      	lsls	r0, r0, #17
1a002c08:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a002c0c:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a002c0e:	6028      	str	r0, [r5, #0]
}
1a002c10:	bd70      	pop	{r4, r5, r6, pc}

1a002c12 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a002c12:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a002c14:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a002c16:	680a      	ldr	r2, [r1, #0]
1a002c18:	f7ff ffe2 	bl	1a002be0 <Chip_ADC_SetSampleRate>
}
1a002c1c:	bd08      	pop	{r3, pc}
1a002c1e:	Address 0x000000001a002c1e is out of bounds.


1a002c20 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002c20:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002c22:	680b      	ldr	r3, [r1, #0]
1a002c24:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002c28:	d002      	beq.n	1a002c30 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002c2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002c2e:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002c30:	4607      	mov	r7, r0
1a002c32:	2501      	movs	r5, #1
1a002c34:	e03b      	b.n	1a002cae <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a002c36:	694b      	ldr	r3, [r1, #20]
1a002c38:	fb03 f302 	mul.w	r3, r3, r2
1a002c3c:	fbb3 f3f5 	udiv	r3, r3, r5
1a002c40:	e014      	b.n	1a002c6c <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a002c42:	461c      	mov	r4, r3
1a002c44:	e020      	b.n	1a002c88 <pll_calc_divs+0x68>
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
		return -val;
1a002c46:	f1cc 0c00 	rsb	ip, ip, #0
1a002c4a:	e020      	b.n	1a002c8e <pll_calc_divs+0x6e>
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
1a002c4c:	3201      	adds	r2, #1
1a002c4e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a002c52:	dc26      	bgt.n	1a002ca2 <pll_calc_divs+0x82>
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
1a002c54:	680c      	ldr	r4, [r1, #0]
1a002c56:	f014 0f40 	tst.w	r4, #64	; 0x40
1a002c5a:	d0ec      	beq.n	1a002c36 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002c5c:	1c73      	adds	r3, r6, #1
1a002c5e:	fa02 fc03 	lsl.w	ip, r2, r3
1a002c62:	694b      	ldr	r3, [r1, #20]
1a002c64:	fb03 f30c 	mul.w	r3, r3, ip
1a002c68:	fbb3 f3f5 	udiv	r3, r3, r5
				} else {
					fcco = (m * ppll->fin) / n;
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002c6c:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a002cbc <pll_calc_divs+0x9c>
1a002c70:	4563      	cmp	r3, ip
1a002c72:	d9eb      	bls.n	1a002c4c <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a002c74:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a002cc0 <pll_calc_divs+0xa0>
1a002c78:	4563      	cmp	r3, ip
1a002c7a:	d812      	bhi.n	1a002ca2 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a002c7c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002c80:	d1df      	bne.n	1a002c42 <pll_calc_divs+0x22>
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
1a002c82:	1c74      	adds	r4, r6, #1
1a002c84:	fa23 f404 	lsr.w	r4, r3, r4
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a002c88:	ebb0 0c04 	subs.w	ip, r0, r4
1a002c8c:	d4db      	bmi.n	1a002c46 <pll_calc_divs+0x26>
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a002c8e:	4567      	cmp	r7, ip
1a002c90:	d9dc      	bls.n	1a002c4c <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a002c92:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002c94:	1c77      	adds	r7, r6, #1
1a002c96:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a002c98:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a002c9a:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002c9c:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002c9e:	4667      	mov	r7, ip
1a002ca0:	e7d4      	b.n	1a002c4c <pll_calc_divs+0x2c>
	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002ca2:	3601      	adds	r6, #1
1a002ca4:	2e03      	cmp	r6, #3
1a002ca6:	dc01      	bgt.n	1a002cac <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a002ca8:	2201      	movs	r2, #1
1a002caa:	e7d0      	b.n	1a002c4e <pll_calc_divs+0x2e>

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
1a002cac:	3501      	adds	r5, #1
1a002cae:	2d04      	cmp	r5, #4
1a002cb0:	dc01      	bgt.n	1a002cb6 <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a002cb2:	2600      	movs	r6, #0
1a002cb4:	e7f6      	b.n	1a002ca4 <pll_calc_divs+0x84>
					prev = ABS(freq - fout);
				}
			}
		}
	}
}
1a002cb6:	bcf0      	pop	{r4, r5, r6, r7}
1a002cb8:	4770      	bx	lr
1a002cba:	bf00      	nop
1a002cbc:	094c5eff 	.word	0x094c5eff
1a002cc0:	1312d000 	.word	0x1312d000

1a002cc4 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002cc6:	b099      	sub	sp, #100	; 0x64
1a002cc8:	4605      	mov	r5, r0
1a002cca:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002ccc:	225c      	movs	r2, #92	; 0x5c
1a002cce:	2100      	movs	r1, #0
1a002cd0:	a801      	add	r0, sp, #4
1a002cd2:	f001 f916 	bl	1a003f02 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a002cd6:	2380      	movs	r3, #128	; 0x80
1a002cd8:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a002cda:	6963      	ldr	r3, [r4, #20]
1a002cdc:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002cde:	7923      	ldrb	r3, [r4, #4]
1a002ce0:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002ce4:	4669      	mov	r1, sp
1a002ce6:	4628      	mov	r0, r5
1a002ce8:	f7ff ff9a 	bl	1a002c20 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002cec:	9b06      	ldr	r3, [sp, #24]
1a002cee:	42ab      	cmp	r3, r5
1a002cf0:	d027      	beq.n	1a002d42 <pll_get_frac+0x7e>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a002cf2:	1aeb      	subs	r3, r5, r3
1a002cf4:	d42e      	bmi.n	1a002d54 <pll_get_frac+0x90>
	pll_calc_divs(freq, &pll[0]);
	if (pll[0].fout == freq) {
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a002cf6:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002cf8:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a002cfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002cfe:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002d00:	6963      	ldr	r3, [r4, #20]
1a002d02:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002d04:	7923      	ldrb	r3, [r4, #4]
1a002d06:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a002d0a:	a910      	add	r1, sp, #64	; 0x40
1a002d0c:	4628      	mov	r0, r5
1a002d0e:	f7ff ff87 	bl	1a002c20 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002d12:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002d14:	42ab      	cmp	r3, r5
1a002d16:	d01f      	beq.n	1a002d58 <pll_get_frac+0x94>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a002d18:	1aeb      	subs	r3, r5, r3
1a002d1a:	d425      	bmi.n	1a002d68 <pll_get_frac+0xa4>
	pll_calc_divs(freq, &pll[2]);
	if (pll[2].fout == freq) {
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002d1c:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002d1e:	4b2b      	ldr	r3, [pc, #172]	; (1a002dcc <pll_get_frac+0x108>)
1a002d20:	429d      	cmp	r5, r3
1a002d22:	d923      	bls.n	1a002d6c <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002d24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a002d26:	1aed      	subs	r5, r5, r3
1a002d28:	d433      	bmi.n	1a002d92 <pll_get_frac+0xce>
		}
	}
	diff[1] = ABS(freq - pll[1].fout);

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a002d2a:	42ae      	cmp	r6, r5
1a002d2c:	dc3b      	bgt.n	1a002da6 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002d2e:	42be      	cmp	r6, r7
1a002d30:	dc31      	bgt.n	1a002d96 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a002d32:	466d      	mov	r5, sp
1a002d34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d38:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002d40:	e006      	b.n	1a002d50 <pll_get_frac+0x8c>
	pll[0].ctrl |= (1 << 7);
	pll[0].fin = ppll->fin;
	pll[0].srcin = ppll->srcin;
	pll_calc_divs(freq, &pll[0]);
	if (pll[0].fout == freq) {
		*ppll = pll[0];
1a002d42:	466d      	mov	r5, sp
1a002d44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d48:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a002d50:	b019      	add	sp, #100	; 0x64
1a002d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
		return -val;
1a002d54:	425b      	negs	r3, r3
1a002d56:	e7ce      	b.n	1a002cf6 <pll_get_frac+0x32>
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
	pll[2].fin = ppll->fin;
	pll[2].srcin = ppll->srcin;
	pll_calc_divs(freq, &pll[2]);
	if (pll[2].fout == freq) {
		*ppll = pll[2];
1a002d58:	ad10      	add	r5, sp, #64	; 0x40
1a002d5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d5e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a002d66:	e7f3      	b.n	1a002d50 <pll_get_frac+0x8c>
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
		return -val;
1a002d68:	425b      	negs	r3, r3
1a002d6a:	e7d7      	b.n	1a002d1c <pll_get_frac+0x58>
	}
	diff[2] = ABS(freq - pll[2].fout);
	
	if (freq <= 110000000) {
		/* Try integer mode */
		pll[1].ctrl = (1 << 6);
1a002d6c:	2340      	movs	r3, #64	; 0x40
1a002d6e:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002d70:	6963      	ldr	r3, [r4, #20]
1a002d72:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002d74:	a908      	add	r1, sp, #32
1a002d76:	4628      	mov	r0, r5
1a002d78:	f7ff ff52 	bl	1a002c20 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002d7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002d7e:	42ab      	cmp	r3, r5
1a002d80:	d1d0      	bne.n	1a002d24 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002d82:	ad08      	add	r5, sp, #32
1a002d84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d88:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002d90:	e7de      	b.n	1a002d50 <pll_get_frac+0x8c>
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
		return -val;
1a002d92:	426d      	negs	r5, r5
1a002d94:	e7c9      	b.n	1a002d2a <pll_get_frac+0x66>
	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
		if (diff[0] <= diff[2]) {
			*ppll = pll[0];
		} else {
			*ppll = pll[2];
1a002d96:	ad10      	add	r5, sp, #64	; 0x40
1a002d98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d9c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002da0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002da4:	e7d4      	b.n	1a002d50 <pll_get_frac+0x8c>
		}
	} else {
		if (diff[1] <= diff[2]) {
1a002da6:	42af      	cmp	r7, r5
1a002da8:	db07      	blt.n	1a002dba <pll_get_frac+0xf6>
			*ppll = pll[1];
1a002daa:	ad08      	add	r5, sp, #32
1a002dac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002dae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002db0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002db4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002db8:	e7ca      	b.n	1a002d50 <pll_get_frac+0x8c>
		} else {
			*ppll = pll[2];
1a002dba:	ad10      	add	r5, sp, #64	; 0x40
1a002dbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002dbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002dc0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002dc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002dc8:	e7c2      	b.n	1a002d50 <pll_get_frac+0x8c>
1a002dca:	bf00      	nop
1a002dcc:	068e7780 	.word	0x068e7780

1a002dd0 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002dd0:	b430      	push	{r4, r5}
1a002dd2:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002dd4:	2300      	movs	r3, #0
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a002dd6:	201c      	movs	r0, #28
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002dd8:	e000      	b.n	1a002ddc <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a002dda:	3301      	adds	r3, #1
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002ddc:	281c      	cmp	r0, #28
1a002dde:	d118      	bne.n	1a002e12 <Chip_Clock_FindBaseClock+0x42>
1a002de0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002de4:	0051      	lsls	r1, r2, #1
1a002de6:	4a0c      	ldr	r2, [pc, #48]	; (1a002e18 <Chip_Clock_FindBaseClock+0x48>)
1a002de8:	440a      	add	r2, r1
1a002dea:	7914      	ldrb	r4, [r2, #4]
1a002dec:	4284      	cmp	r4, r0
1a002dee:	d010      	beq.n	1a002e12 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002df0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002df4:	004a      	lsls	r2, r1, #1
1a002df6:	4908      	ldr	r1, [pc, #32]	; (1a002e18 <Chip_Clock_FindBaseClock+0x48>)
1a002df8:	5a8a      	ldrh	r2, [r1, r2]
1a002dfa:	42aa      	cmp	r2, r5
1a002dfc:	d8ed      	bhi.n	1a002dda <Chip_Clock_FindBaseClock+0xa>
1a002dfe:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002e02:	0051      	lsls	r1, r2, #1
1a002e04:	4a04      	ldr	r2, [pc, #16]	; (1a002e18 <Chip_Clock_FindBaseClock+0x48>)
1a002e06:	440a      	add	r2, r1
1a002e08:	8852      	ldrh	r2, [r2, #2]
1a002e0a:	42aa      	cmp	r2, r5
1a002e0c:	d3e5      	bcc.n	1a002dda <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002e0e:	4620      	mov	r0, r4
1a002e10:	e7e4      	b.n	1a002ddc <Chip_Clock_FindBaseClock+0xc>
			i++;
		}
	}

	return baseclk;
}
1a002e12:	bc30      	pop	{r4, r5}
1a002e14:	4770      	bx	lr
1a002e16:	bf00      	nop
1a002e18:	1a00524c 	.word	0x1a00524c

1a002e1c <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002e1c:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002e1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002e22:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002e24:	4a0d      	ldr	r2, [pc, #52]	; (1a002e5c <Chip_Clock_EnableCrystal+0x40>)
1a002e26:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a002e28:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002e2c:	6992      	ldr	r2, [r2, #24]
1a002e2e:	428a      	cmp	r2, r1
1a002e30:	d001      	beq.n	1a002e36 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002e32:	4a0a      	ldr	r2, [pc, #40]	; (1a002e5c <Chip_Clock_EnableCrystal+0x40>)
1a002e34:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a002e36:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a002e3a:	4a09      	ldr	r2, [pc, #36]	; (1a002e60 <Chip_Clock_EnableCrystal+0x44>)
1a002e3c:	6811      	ldr	r1, [r2, #0]
1a002e3e:	4a09      	ldr	r2, [pc, #36]	; (1a002e64 <Chip_Clock_EnableCrystal+0x48>)
1a002e40:	4291      	cmp	r1, r2
1a002e42:	d901      	bls.n	1a002e48 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002e44:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002e48:	4a04      	ldr	r2, [pc, #16]	; (1a002e5c <Chip_Clock_EnableCrystal+0x40>)
1a002e4a:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a002e4c:	9b01      	ldr	r3, [sp, #4]
1a002e4e:	1e5a      	subs	r2, r3, #1
1a002e50:	9201      	str	r2, [sp, #4]
1a002e52:	2b00      	cmp	r3, #0
1a002e54:	d1fa      	bne.n	1a002e4c <Chip_Clock_EnableCrystal+0x30>
}
1a002e56:	b002      	add	sp, #8
1a002e58:	4770      	bx	lr
1a002e5a:	bf00      	nop
1a002e5c:	40050000 	.word	0x40050000
1a002e60:	1a0051b4 	.word	0x1a0051b4
1a002e64:	01312cff 	.word	0x01312cff

1a002e68 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a002e68:	3012      	adds	r0, #18
1a002e6a:	4b05      	ldr	r3, [pc, #20]	; (1a002e80 <Chip_Clock_GetDividerSource+0x18>)
1a002e6c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002e70:	f010 0f01 	tst.w	r0, #1
1a002e74:	d102      	bne.n	1a002e7c <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002e76:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002e7a:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];

	if (reg & 1) {	/* divider is powered down */
		return CLKINPUT_PD;
1a002e7c:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a002e7e:	4770      	bx	lr
1a002e80:	40050000 	.word	0x40050000

1a002e84 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002e84:	f100 0212 	add.w	r2, r0, #18
1a002e88:	4b03      	ldr	r3, [pc, #12]	; (1a002e98 <Chip_Clock_GetDividerDivisor+0x14>)
1a002e8a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002e8e:	4b03      	ldr	r3, [pc, #12]	; (1a002e9c <Chip_Clock_GetDividerDivisor+0x18>)
1a002e90:	5c18      	ldrb	r0, [r3, r0]
}
1a002e92:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002e96:	4770      	bx	lr
1a002e98:	40050000 	.word	0x40050000
1a002e9c:	1a005244 	.word	0x1a005244

1a002ea0 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002ea0:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002ea2:	2810      	cmp	r0, #16
1a002ea4:	d80a      	bhi.n	1a002ebc <Chip_Clock_GetClockInputHz+0x1c>
1a002ea6:	e8df f000 	tbb	[pc, r0]
1a002eaa:	0b42      	.short	0x0b42
1a002eac:	091f160d 	.word	0x091f160d
1a002eb0:	2b282522 	.word	0x2b282522
1a002eb4:	322e0909 	.word	0x322e0909
1a002eb8:	3a36      	.short	0x3a36
1a002eba:	3e          	.byte	0x3e
1a002ebb:	00          	.byte	0x00
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a002ebc:	2000      	movs	r0, #0
1a002ebe:	e038      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002ec0:	481e      	ldr	r0, [pc, #120]	; (1a002f3c <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002ec2:	e036      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002ec4:	4b1e      	ldr	r3, [pc, #120]	; (1a002f40 <Chip_Clock_GetClockInputHz+0xa0>)
1a002ec6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002eca:	f003 0307 	and.w	r3, r3, #7
1a002ece:	2b04      	cmp	r3, #4
1a002ed0:	d130      	bne.n	1a002f34 <Chip_Clock_GetClockInputHz+0x94>
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a002ed2:	2000      	movs	r0, #0
1a002ed4:	e02d      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002ed6:	4b1a      	ldr	r3, [pc, #104]	; (1a002f40 <Chip_Clock_GetClockInputHz+0xa0>)
1a002ed8:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002edc:	f003 0307 	and.w	r3, r3, #7
1a002ee0:	2b04      	cmp	r3, #4
1a002ee2:	d029      	beq.n	1a002f38 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002ee4:	4817      	ldr	r0, [pc, #92]	; (1a002f44 <Chip_Clock_GetClockInputHz+0xa4>)
1a002ee6:	e024      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002ee8:	4b17      	ldr	r3, [pc, #92]	; (1a002f48 <Chip_Clock_GetClockInputHz+0xa8>)
1a002eea:	6818      	ldr	r0, [r3, #0]
		break;
1a002eec:	e021      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002eee:	4b17      	ldr	r3, [pc, #92]	; (1a002f4c <Chip_Clock_GetClockInputHz+0xac>)
1a002ef0:	6818      	ldr	r0, [r3, #0]
		break;
1a002ef2:	e01e      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002ef4:	4b16      	ldr	r3, [pc, #88]	; (1a002f50 <Chip_Clock_GetClockInputHz+0xb0>)
1a002ef6:	6818      	ldr	r0, [r3, #0]
		break;
1a002ef8:	e01b      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002efa:	4b15      	ldr	r3, [pc, #84]	; (1a002f50 <Chip_Clock_GetClockInputHz+0xb0>)
1a002efc:	6858      	ldr	r0, [r3, #4]
		break;
1a002efe:	e018      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002f00:	f000 f86a 	bl	1a002fd8 <Chip_Clock_GetMainPLLHz>
		break;
1a002f04:	e015      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002f06:	2100      	movs	r1, #0
1a002f08:	f000 f89c 	bl	1a003044 <Chip_Clock_GetDivRate>
		break;
1a002f0c:	e011      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002f0e:	2101      	movs	r1, #1
1a002f10:	f000 f898 	bl	1a003044 <Chip_Clock_GetDivRate>
		break;
1a002f14:	e00d      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002f16:	2102      	movs	r1, #2
1a002f18:	f000 f894 	bl	1a003044 <Chip_Clock_GetDivRate>
		break;
1a002f1c:	e009      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002f1e:	2103      	movs	r1, #3
1a002f20:	f000 f890 	bl	1a003044 <Chip_Clock_GetDivRate>
		break;
1a002f24:	e005      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a002f26:	2104      	movs	r1, #4
1a002f28:	f000 f88c 	bl	1a003044 <Chip_Clock_GetDivRate>
		break;
1a002f2c:	e001      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>
{
	uint32_t rate = 0;

	switch (input) {
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
1a002f2e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a002f32:	bd08      	pop	{r3, pc}
		break;

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a002f34:	4803      	ldr	r0, [pc, #12]	; (1a002f44 <Chip_Clock_GetClockInputHz+0xa4>)
1a002f36:	e7fc      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			rate = 25000000; /* MII uses 25 MHz */
		} else {
			rate = 50000000; /* RMII uses 50 MHz */
1a002f38:	4806      	ldr	r0, [pc, #24]	; (1a002f54 <Chip_Clock_GetClockInputHz+0xb4>)

	default:
		break;
	}

	return rate;
1a002f3a:	e7fa      	b.n	1a002f32 <Chip_Clock_GetClockInputHz+0x92>
1a002f3c:	00b71b00 	.word	0x00b71b00
1a002f40:	40043000 	.word	0x40043000
1a002f44:	017d7840 	.word	0x017d7840
1a002f48:	1a005188 	.word	0x1a005188
1a002f4c:	1a0051b4 	.word	0x1a0051b4
1a002f50:	10002aec 	.word	0x10002aec
1a002f54:	02faf080 	.word	0x02faf080

1a002f58 <Chip_Clock_CalcMainPLLValue>:
	while(delay--) {}
}

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002f58:	b538      	push	{r3, r4, r5, lr}
1a002f5a:	4605      	mov	r5, r0
1a002f5c:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002f5e:	7908      	ldrb	r0, [r1, #4]
1a002f60:	f7ff ff9e 	bl	1a002ea0 <Chip_Clock_GetClockInputHz>
1a002f64:	6160      	str	r0, [r4, #20]

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a002f66:	4b19      	ldr	r3, [pc, #100]	; (1a002fcc <Chip_Clock_CalcMainPLLValue+0x74>)
1a002f68:	442b      	add	r3, r5
1a002f6a:	4a19      	ldr	r2, [pc, #100]	; (1a002fd0 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002f6c:	4293      	cmp	r3, r2
1a002f6e:	d821      	bhi.n	1a002fb4 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002f70:	b318      	cbz	r0, 1a002fba <Chip_Clock_CalcMainPLLValue+0x62>
		return -1;
	}

	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002f72:	2380      	movs	r3, #128	; 0x80
1a002f74:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a002f76:	2300      	movs	r3, #0
1a002f78:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a002f7a:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002f7c:	fbb5 f3f0 	udiv	r3, r5, r0
1a002f80:	6123      	str	r3, [r4, #16]

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002f82:	4a14      	ldr	r2, [pc, #80]	; (1a002fd4 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002f84:	4295      	cmp	r5, r2
1a002f86:	d903      	bls.n	1a002f90 <Chip_Clock_CalcMainPLLValue+0x38>
1a002f88:	fb03 f000 	mul.w	r0, r3, r0
1a002f8c:	42a8      	cmp	r0, r5
1a002f8e:	d007      	beq.n	1a002fa0 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002f90:	4621      	mov	r1, r4
1a002f92:	4628      	mov	r0, r5
1a002f94:	f7ff fe96 	bl	1a002cc4 <pll_get_frac>
		if (!ppll->nsel) {
1a002f98:	68a3      	ldr	r3, [r4, #8]
1a002f9a:	b18b      	cbz	r3, 1a002fc0 <Chip_Clock_CalcMainPLLValue+0x68>
			return -1;
		}
		ppll->nsel --;
1a002f9c:	3b01      	subs	r3, #1
1a002f9e:	60a3      	str	r3, [r4, #8]
	}

	if (ppll->msel == 0) {
1a002fa0:	6923      	ldr	r3, [r4, #16]
1a002fa2:	b183      	cbz	r3, 1a002fc6 <Chip_Clock_CalcMainPLLValue+0x6e>
		return - 1;
	}

	if (ppll->psel) {
1a002fa4:	68e2      	ldr	r2, [r4, #12]
1a002fa6:	b10a      	cbz	r2, 1a002fac <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a002fa8:	3a01      	subs	r2, #1
1a002faa:	60e2      	str	r2, [r4, #12]
	}

	ppll->msel --;
1a002fac:	3b01      	subs	r3, #1
1a002fae:	6123      	str	r3, [r4, #16]

	return 0;
1a002fb0:	2000      	movs	r0, #0
}
1a002fb2:	bd38      	pop	{r3, r4, r5, pc}
{
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
		return -1;
1a002fb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002fb8:	e7fb      	b.n	1a002fb2 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002fba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002fbe:	e7f8      	b.n	1a002fb2 <Chip_Clock_CalcMainPLLValue+0x5a>
	ppll->msel = freq / ppll->fin;

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
		pll_get_frac(freq, ppll);
		if (!ppll->nsel) {
			return -1;
1a002fc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002fc4:	e7f5      	b.n	1a002fb2 <Chip_Clock_CalcMainPLLValue+0x5a>
		}
		ppll->nsel --;
	}

	if (ppll->msel == 0) {
		return - 1;
1a002fc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002fca:	e7f2      	b.n	1a002fb2 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002fcc:	ff6b3a10 	.word	0xff6b3a10
1a002fd0:	0b940510 	.word	0x0b940510
1a002fd4:	094c5eff 	.word	0x094c5eff

1a002fd8 <Chip_Clock_GetMainPLLHz>:
	return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a002fd8:	b530      	push	{r4, r5, lr}
1a002fda:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a002fdc:	4d17      	ldr	r5, [pc, #92]	; (1a00303c <Chip_Clock_GetMainPLLHz+0x64>)
1a002fde:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002fe0:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002fe4:	f7ff ff5c 	bl	1a002ea0 <Chip_Clock_GetClockInputHz>
	uint32_t msel, nsel, psel, direct, fbsel;
	uint32_t m, n, p;
	const uint8_t ptab[] = {1, 2, 4, 8};
1a002fe8:	4b15      	ldr	r3, [pc, #84]	; (1a003040 <Chip_Clock_GetMainPLLHz+0x68>)
1a002fea:	681b      	ldr	r3, [r3, #0]
1a002fec:	9301      	str	r3, [sp, #4]

	/* No lock? */
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a002fee:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a002ff0:	f013 0f01 	tst.w	r3, #1
1a002ff4:	d01f      	beq.n	1a003036 <Chip_Clock_GetMainPLLHz+0x5e>
		return 0;
	}

	msel = (PLLReg >> 16) & 0xFF;
1a002ff6:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a002ffa:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a002ffe:	f3c4 2101 	ubfx	r1, r4, #8, #2
	direct = (PLLReg >> 7) & 0x1;
	fbsel = (PLLReg >> 6) & 0x1;
1a003002:	f3c4 1580 	ubfx	r5, r4, #6, #1

	m = msel + 1;
1a003006:	3301      	adds	r3, #1
	n = nsel + 1;
1a003008:	3201      	adds	r2, #1
	p = ptab[psel];
1a00300a:	f10d 0c08 	add.w	ip, sp, #8
1a00300e:	4461      	add	r1, ip
1a003010:	f811 1c04 	ldrb.w	r1, [r1, #-4]

	if (direct || fbsel) {
1a003014:	f014 0f80 	tst.w	r4, #128	; 0x80
1a003018:	d108      	bne.n	1a00302c <Chip_Clock_GetMainPLLHz+0x54>
1a00301a:	b93d      	cbnz	r5, 1a00302c <Chip_Clock_GetMainPLLHz+0x54>
		return m * (freq / n);
	}

	return (m / (2 * p)) * (freq / n);
1a00301c:	0049      	lsls	r1, r1, #1
1a00301e:	fbb3 f3f1 	udiv	r3, r3, r1
1a003022:	fbb0 f0f2 	udiv	r0, r0, r2
1a003026:	fb00 f003 	mul.w	r0, r0, r3
1a00302a:	e005      	b.n	1a003038 <Chip_Clock_GetMainPLLHz+0x60>
	m = msel + 1;
	n = nsel + 1;
	p = ptab[psel];

	if (direct || fbsel) {
		return m * (freq / n);
1a00302c:	fbb0 f0f2 	udiv	r0, r0, r2
1a003030:	fb03 f000 	mul.w	r0, r3, r0
1a003034:	e000      	b.n	1a003038 <Chip_Clock_GetMainPLLHz+0x60>
	uint32_t m, n, p;
	const uint8_t ptab[] = {1, 2, 4, 8};

	/* No lock? */
	if (!(LPC_CGU->PLL1_STAT & 1)) {
		return 0;
1a003036:	2000      	movs	r0, #0
	if (direct || fbsel) {
		return m * (freq / n);
	}

	return (m / (2 * p)) * (freq / n);
}
1a003038:	b003      	add	sp, #12
1a00303a:	bd30      	pop	{r4, r5, pc}
1a00303c:	40050000 	.word	0x40050000
1a003040:	1a005240 	.word	0x1a005240

1a003044 <Chip_Clock_GetDivRate>:
	return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a003044:	b538      	push	{r3, r4, r5, lr}
1a003046:	460c      	mov	r4, r1
	CHIP_CGU_CLKIN_T input;
	uint32_t div;

	input = Chip_Clock_GetDividerSource(divider);
1a003048:	4608      	mov	r0, r1
1a00304a:	f7ff ff0d 	bl	1a002e68 <Chip_Clock_GetDividerSource>
1a00304e:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a003050:	4620      	mov	r0, r4
1a003052:	f7ff ff17 	bl	1a002e84 <Chip_Clock_GetDividerDivisor>
1a003056:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a003058:	4628      	mov	r0, r5
1a00305a:	f7ff ff21 	bl	1a002ea0 <Chip_Clock_GetClockInputHz>
1a00305e:	3401      	adds	r4, #1
}
1a003060:	fbb0 f0f4 	udiv	r0, r0, r4
1a003064:	bd38      	pop	{r3, r4, r5, pc}
1a003066:	Address 0x000000001a003066 is out of bounds.


1a003068 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a003068:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00306a:	f100 0416 	add.w	r4, r0, #22
1a00306e:	00a4      	lsls	r4, r4, #2
1a003070:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a003074:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a003078:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a00307a:	281b      	cmp	r0, #27
1a00307c:	d813      	bhi.n	1a0030a6 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00307e:	2911      	cmp	r1, #17
1a003080:	d01a      	beq.n	1a0030b8 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a003082:	4d0e      	ldr	r5, [pc, #56]	; (1a0030bc <Chip_Clock_SetBaseClock+0x54>)
1a003084:	4025      	ands	r5, r4

			if (autoblocken) {
1a003086:	b10a      	cbz	r2, 1a00308c <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a003088:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a00308c:	b10b      	cbz	r3, 1a003092 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a00308e:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a003092:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a003096:	3016      	adds	r0, #22
1a003098:	0080      	lsls	r0, r0, #2
1a00309a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00309e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0030a2:	6045      	str	r5, [r0, #4]
1a0030a4:	e008      	b.n	1a0030b8 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0030a6:	f044 0401 	orr.w	r4, r4, #1
1a0030aa:	3016      	adds	r0, #22
1a0030ac:	0080      	lsls	r0, r0, #2
1a0030ae:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0030b2:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0030b6:	6044      	str	r4, [r0, #4]
	}
}
1a0030b8:	bc30      	pop	{r4, r5}
1a0030ba:	4770      	bx	lr
1a0030bc:	e0fff7fe 	.word	0xe0fff7fe

1a0030c0 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0030c0:	281b      	cmp	r0, #27
1a0030c2:	d80c      	bhi.n	1a0030de <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0030c4:	3016      	adds	r0, #22
1a0030c6:	0080      	lsls	r0, r0, #2
1a0030c8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0030cc:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0030d0:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0030d2:	f010 0f01 	tst.w	r0, #1
1a0030d6:	d104      	bne.n	1a0030e2 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0030d8:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0030dc:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
		return CLKINPUT_PD;
1a0030de:	2011      	movs	r0, #17
1a0030e0:	4770      	bx	lr

	reg = LPC_CGU->BASE_CLK[BaseClock];

	/* base clock is powered down? */
	if (reg & 1) {
		return CLKINPUT_PD;
1a0030e2:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a0030e4:	4770      	bx	lr

1a0030e6 <Chip_Clock_GetBaseClocktHz>:
	return rate;
}

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a0030e6:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0030e8:	f7ff ffea 	bl	1a0030c0 <Chip_Clock_GetBaseClock>
1a0030ec:	f7ff fed8 	bl	1a002ea0 <Chip_Clock_GetClockInputHz>
}
1a0030f0:	bd08      	pop	{r3, pc}
1a0030f2:	Address 0x000000001a0030f2 is out of bounds.


1a0030f4 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0030f4:	b969      	cbnz	r1, 1a003112 <Chip_Clock_EnableOpts+0x1e>
}

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;
1a0030f6:	2101      	movs	r1, #1

	if (autoen) {
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0030f8:	b10a      	cbz	r2, 1a0030fe <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0030fa:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0030fe:	2b02      	cmp	r3, #2
1a003100:	d009      	beq.n	1a003116 <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a003102:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003106:	d209      	bcs.n	1a00311c <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a003108:	3020      	adds	r0, #32
1a00310a:	4b07      	ldr	r3, [pc, #28]	; (1a003128 <Chip_Clock_EnableOpts+0x34>)
1a00310c:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a003110:	4770      	bx	lr
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
		reg |= (1 << 1);
1a003112:	2103      	movs	r1, #3
1a003114:	e7f0      	b.n	1a0030f8 <Chip_Clock_EnableOpts+0x4>
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
		reg |= (1 << 5);
1a003116:	f041 0120 	orr.w	r1, r1, #32
1a00311a:	e7f2      	b.n	1a003102 <Chip_Clock_EnableOpts+0xe>
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a00311c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a003120:	4b02      	ldr	r3, [pc, #8]	; (1a00312c <Chip_Clock_EnableOpts+0x38>)
1a003122:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a003126:	4770      	bx	lr
1a003128:	40051000 	.word	0x40051000
1a00312c:	40052000 	.word	0x40052000

1a003130 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a003130:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003134:	d208      	bcs.n	1a003148 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a003136:	4a09      	ldr	r2, [pc, #36]	; (1a00315c <Chip_Clock_Enable+0x2c>)
1a003138:	3020      	adds	r0, #32
1a00313a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00313e:	f043 0301 	orr.w	r3, r3, #1
1a003142:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a003146:	4770      	bx	lr
/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a003148:	4a05      	ldr	r2, [pc, #20]	; (1a003160 <Chip_Clock_Enable+0x30>)
1a00314a:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00314e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003152:	f043 0301 	orr.w	r3, r3, #1
1a003156:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00315a:	4770      	bx	lr
1a00315c:	40051000 	.word	0x40051000
1a003160:	40052000 	.word	0x40052000

1a003164 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a003164:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a003166:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00316a:	d309      	bcc.n	1a003180 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a00316c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a003170:	4a0d      	ldr	r2, [pc, #52]	; (1a0031a8 <Chip_Clock_GetRate+0x44>)
1a003172:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a003176:	f014 0f01 	tst.w	r4, #1
1a00317a:	d107      	bne.n	1a00318c <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a00317c:	2000      	movs	r0, #0
	}

	return rate;
}
1a00317e:	bd10      	pop	{r4, pc}
	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
	}
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a003180:	f100 0320 	add.w	r3, r0, #32
1a003184:	4a09      	ldr	r2, [pc, #36]	; (1a0031ac <Chip_Clock_GetRate+0x48>)
1a003186:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00318a:	e7f4      	b.n	1a003176 <Chip_Clock_GetRate+0x12>
	}

	/* Is the clock enabled? */
	if (reg & 1) {
		/* Get base clock for this peripheral clock */
		baseclk = Chip_Clock_FindBaseClock(clk);
1a00318c:	f7ff fe20 	bl	1a002dd0 <Chip_Clock_FindBaseClock>

		/* Get base clock rate */
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a003190:	f7ff ffa9 	bl	1a0030e6 <Chip_Clock_GetBaseClocktHz>

		/* Get divider for this clock */
		if (((reg >> 5) & 0x7) == 0) {
1a003194:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a003198:	d103      	bne.n	1a0031a2 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a00319a:	2301      	movs	r3, #1
		}
		else {
			div = 2;/* No other dividers supported */

		}
		rate = rate / div;
1a00319c:	fbb0 f0f3 	udiv	r0, r0, r3
1a0031a0:	e7ed      	b.n	1a00317e <Chip_Clock_GetRate+0x1a>
		/* Get divider for this clock */
		if (((reg >> 5) & 0x7) == 0) {
			div = 1;
		}
		else {
			div = 2;/* No other dividers supported */
1a0031a2:	2302      	movs	r3, #2
1a0031a4:	e7fa      	b.n	1a00319c <Chip_Clock_GetRate+0x38>
1a0031a6:	bf00      	nop
1a0031a8:	40052000 	.word	0x40052000
1a0031ac:	40051000 	.word	0x40051000

1a0031b0 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0031b0:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0031b2:	2069      	movs	r0, #105	; 0x69
1a0031b4:	f7ff ffd6 	bl	1a003164 <Chip_Clock_GetRate>
1a0031b8:	4b01      	ldr	r3, [pc, #4]	; (1a0031c0 <SystemCoreClockUpdate+0x10>)
1a0031ba:	6018      	str	r0, [r3, #0]
}
1a0031bc:	bd08      	pop	{r3, pc}
1a0031be:	bf00      	nop
1a0031c0:	10002bbc 	.word	0x10002bbc

1a0031c4 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0031c4:	b570      	push	{r4, r5, r6, lr}
1a0031c6:	b08a      	sub	sp, #40	; 0x28
1a0031c8:	4605      	mov	r5, r0
1a0031ca:	460e      	mov	r6, r1
1a0031cc:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0031ce:	f242 7310 	movw	r3, #10000	; 0x2710
1a0031d2:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0031d4:	2806      	cmp	r0, #6
1a0031d6:	d018      	beq.n	1a00320a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0031d8:	2300      	movs	r3, #0
1a0031da:	2201      	movs	r2, #1
1a0031dc:	4629      	mov	r1, r5
1a0031de:	2004      	movs	r0, #4
1a0031e0:	f7ff ff42 	bl	1a003068 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0031e4:	4a49      	ldr	r2, [pc, #292]	; (1a00330c <Chip_SetupCoreClock+0x148>)
1a0031e6:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0031e8:	f043 0301 	orr.w	r3, r3, #1
1a0031ec:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0031ee:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0031f2:	a901      	add	r1, sp, #4
1a0031f4:	4630      	mov	r0, r6
1a0031f6:	f7ff feaf 	bl	1a002f58 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0031fa:	4b45      	ldr	r3, [pc, #276]	; (1a003310 <Chip_SetupCoreClock+0x14c>)
1a0031fc:	429e      	cmp	r6, r3
1a0031fe:	d916      	bls.n	1a00322e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a003200:	9b01      	ldr	r3, [sp, #4]
1a003202:	f013 0f40 	tst.w	r3, #64	; 0x40
1a003206:	d003      	beq.n	1a003210 <Chip_SetupCoreClock+0x4c>
1a003208:	e7fe      	b.n	1a003208 <Chip_SetupCoreClock+0x44>
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
1a00320a:	f7ff fe07 	bl	1a002e1c <Chip_Clock_EnableCrystal>
1a00320e:	e7e3      	b.n	1a0031d8 <Chip_SetupCoreClock+0x14>
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);

	if (core_freq > 110000000UL) {
		if (ppll.ctrl & (1 << 6)) {
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a003210:	f013 0f80 	tst.w	r3, #128	; 0x80
1a003214:	d005      	beq.n	1a003222 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a003216:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00321a:	9301      	str	r3, [sp, #4]
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a00321c:	2500      	movs	r5, #0

	if (core_freq > 110000000UL) {
		if (ppll.ctrl & (1 << 6)) {
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
1a00321e:	2601      	movs	r6, #1
1a003220:	e007      	b.n	1a003232 <Chip_SetupCoreClock+0x6e>
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
			ppll.psel++;
1a003222:	9b04      	ldr	r3, [sp, #16]
1a003224:	3301      	adds	r3, #1
1a003226:	9304      	str	r3, [sp, #16]
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
1a003228:	2501      	movs	r5, #1
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a00322a:	2600      	movs	r6, #0
1a00322c:	e001      	b.n	1a003232 <Chip_SetupCoreClock+0x6e>
1a00322e:	2500      	movs	r5, #0
1a003230:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003232:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003236:	9b01      	ldr	r3, [sp, #4]
1a003238:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00323c:	9a05      	ldr	r2, [sp, #20]
1a00323e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003242:	9a03      	ldr	r2, [sp, #12]
1a003244:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a003248:	9a04      	ldr	r2, [sp, #16]
1a00324a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00324e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003252:	4a2e      	ldr	r2, [pc, #184]	; (1a00330c <Chip_SetupCoreClock+0x148>)
1a003254:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a003256:	4b2d      	ldr	r3, [pc, #180]	; (1a00330c <Chip_SetupCoreClock+0x148>)
1a003258:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a00325a:	f013 0f01 	tst.w	r3, #1
1a00325e:	d0fa      	beq.n	1a003256 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a003260:	2300      	movs	r3, #0
1a003262:	2201      	movs	r2, #1
1a003264:	2109      	movs	r1, #9
1a003266:	2004      	movs	r0, #4
1a003268:	f7ff fefe 	bl	1a003068 <Chip_Clock_SetBaseClock>

	if (direct) {
1a00326c:	b1fe      	cbz	r6, 1a0032ae <Chip_SetupCoreClock+0xea>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00326e:	f242 7310 	movw	r3, #10000	; 0x2710
1a003272:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a003274:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003276:	1e5a      	subs	r2, r3, #1
1a003278:	9209      	str	r2, [sp, #36]	; 0x24
1a00327a:	2b00      	cmp	r3, #0
1a00327c:	d1fa      	bne.n	1a003274 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a00327e:	9b01      	ldr	r3, [sp, #4]
1a003280:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a003284:	9301      	str	r3, [sp, #4]
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003286:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00328a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00328e:	9a05      	ldr	r2, [sp, #20]
1a003290:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003294:	9a03      	ldr	r2, [sp, #12]
1a003296:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00329a:	9a04      	ldr	r2, [sp, #16]
1a00329c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0032a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0032a4:	4a19      	ldr	r2, [pc, #100]	; (1a00330c <Chip_SetupCoreClock+0x148>)
1a0032a6:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a0032a8:	b36c      	cbz	r4, 1a003306 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0032aa:	2400      	movs	r4, #0
1a0032ac:	e029      	b.n	1a003302 <Chip_SetupCoreClock+0x13e>
	if (direct) {
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
		ppll.ctrl |= 1 << 7;
		Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
	} else if (pdivide) {
1a0032ae:	2d00      	cmp	r5, #0
1a0032b0:	d0fa      	beq.n	1a0032a8 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0032b2:	f242 7310 	movw	r3, #10000	; 0x2710
1a0032b6:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a0032b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0032ba:	1e5a      	subs	r2, r3, #1
1a0032bc:	9209      	str	r2, [sp, #36]	; 0x24
1a0032be:	2b00      	cmp	r3, #0
1a0032c0:	d1fa      	bne.n	1a0032b8 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a0032c2:	9b04      	ldr	r3, [sp, #16]
1a0032c4:	1e5a      	subs	r2, r3, #1
1a0032c6:	9204      	str	r2, [sp, #16]
1a0032c8:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0032cc:	9b01      	ldr	r3, [sp, #4]
1a0032ce:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0032d2:	9905      	ldr	r1, [sp, #20]
1a0032d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0032d8:	9903      	ldr	r1, [sp, #12]
1a0032da:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0032de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0032e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0032e6:	4a09      	ldr	r2, [pc, #36]	; (1a00330c <Chip_SetupCoreClock+0x148>)
1a0032e8:	6453      	str	r3, [r2, #68]	; 0x44
1a0032ea:	e7dd      	b.n	1a0032a8 <Chip_SetupCoreClock+0xe4>
	if (setbase) {
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0032ec:	4809      	ldr	r0, [pc, #36]	; (1a003314 <Chip_SetupCoreClock+0x150>)
1a0032ee:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0032f2:	78cb      	ldrb	r3, [r1, #3]
1a0032f4:	788a      	ldrb	r2, [r1, #2]
1a0032f6:	7849      	ldrb	r1, [r1, #1]
1a0032f8:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0032fc:	f7ff feb4 	bl	1a003068 <Chip_Clock_SetBaseClock>

	if (setbase) {
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a003300:	3401      	adds	r4, #1
1a003302:	2c11      	cmp	r4, #17
1a003304:	d9f2      	bls.n	1a0032ec <Chip_SetupCoreClock+0x128>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a003306:	b00a      	add	sp, #40	; 0x28
1a003308:	bd70      	pop	{r4, r5, r6, pc}
1a00330a:	bf00      	nop
1a00330c:	40050000 	.word	0x40050000
1a003310:	068e7780 	.word	0x068e7780
1a003314:	1a0052b8 	.word	0x1a0052b8

1a003318 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a003318:	4770      	bx	lr
1a00331a:	Address 0x000000001a00331a is out of bounds.


1a00331c <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a00331c:	4b03      	ldr	r3, [pc, #12]	; (1a00332c <Chip_SSP_GetClockIndex+0x10>)
1a00331e:	4298      	cmp	r0, r3
1a003320:	d001      	beq.n	1a003326 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a003322:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a003324:	4770      	bx	lr
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
		clkSSP = CLK_MX_SSP1;
1a003326:	20a5      	movs	r0, #165	; 0xa5
1a003328:	4770      	bx	lr
1a00332a:	bf00      	nop
1a00332c:	400c5000 	.word	0x400c5000

1a003330 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a003330:	4b04      	ldr	r3, [pc, #16]	; (1a003344 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a003332:	4298      	cmp	r0, r3
1a003334:	d002      	beq.n	1a00333c <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a003336:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a00333a:	4770      	bx	lr
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
		clkSSP = CLK_APB2_SSP1;
1a00333c:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a003340:	4770      	bx	lr
1a003342:	bf00      	nop
1a003344:	400c5000 	.word	0x400c5000

1a003348 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a003348:	6803      	ldr	r3, [r0, #0]
1a00334a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a00334e:	0209      	lsls	r1, r1, #8
1a003350:	b289      	uxth	r1, r1
1a003352:	4319      	orrs	r1, r3
1a003354:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a003356:	6102      	str	r2, [r0, #16]
}
1a003358:	4770      	bx	lr

1a00335a <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a00335a:	b570      	push	{r4, r5, r6, lr}
1a00335c:	4606      	mov	r6, r0
1a00335e:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003360:	f7ff ffe6 	bl	1a003330 <Chip_SSP_GetPeriphClockIndex>
1a003364:	f7ff fefe 	bl	1a003164 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a003368:	2202      	movs	r2, #2
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
1a00336a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
{
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
1a00336e:	2100      	movs	r1, #0
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a003370:	e000      	b.n	1a003374 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a003372:	4621      	mov	r1, r4

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a003374:	42ab      	cmp	r3, r5
1a003376:	d90b      	bls.n	1a003390 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a003378:	1c4c      	adds	r4, r1, #1
1a00337a:	fb02 f304 	mul.w	r3, r2, r4
1a00337e:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a003382:	429d      	cmp	r5, r3
1a003384:	d2f6      	bcs.n	1a003374 <Chip_SSP_SetBitRate+0x1a>
			cr0_div++;
			if (cr0_div > 0xFF) {
1a003386:	2cff      	cmp	r4, #255	; 0xff
1a003388:	d9f3      	bls.n	1a003372 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a00338a:	3202      	adds	r2, #2
	while (cmp_clk > bitRate) {
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
			if (cr0_div > 0xFF) {
				cr0_div = 0;
1a00338c:	2100      	movs	r1, #0
1a00338e:	e7f1      	b.n	1a003374 <Chip_SSP_SetBitRate+0x1a>
				prescale += 2;
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a003390:	4630      	mov	r0, r6
1a003392:	f7ff ffd9 	bl	1a003348 <Chip_SSP_SetClockRate>
}
1a003396:	bd70      	pop	{r4, r5, r6, pc}

1a003398 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a003398:	b510      	push	{r4, lr}
1a00339a:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a00339c:	f7ff ffbe 	bl	1a00331c <Chip_SSP_GetClockIndex>
1a0033a0:	f7ff fec6 	bl	1a003130 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0033a4:	4620      	mov	r0, r4
1a0033a6:	f7ff ffc3 	bl	1a003330 <Chip_SSP_GetPeriphClockIndex>
1a0033aa:	f7ff fec1 	bl	1a003130 <Chip_Clock_Enable>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0033ae:	6863      	ldr	r3, [r4, #4]
1a0033b0:	f023 0304 	bic.w	r3, r3, #4
1a0033b4:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0033b6:	6823      	ldr	r3, [r4, #0]
1a0033b8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0033bc:	f043 0307 	orr.w	r3, r3, #7
1a0033c0:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a0033c2:	4902      	ldr	r1, [pc, #8]	; (1a0033cc <Chip_SSP_Init+0x34>)
1a0033c4:	4620      	mov	r0, r4
1a0033c6:	f7ff ffc8 	bl	1a00335a <Chip_SSP_SetBitRate>
}
1a0033ca:	bd10      	pop	{r4, pc}
1a0033cc:	000186a0 	.word	0x000186a0

1a0033d0 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0033d0:	2901      	cmp	r1, #1
1a0033d2:	d000      	beq.n	1a0033d6 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a0033d4:	4770      	bx	lr
	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
		return;
	}

	stat = &iic->mXfer->status;
1a0033d6:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0033da:	0082      	lsls	r2, r0, #2
1a0033dc:	4b03      	ldr	r3, [pc, #12]	; (1a0033ec <Chip_I2C_EventHandler+0x1c>)
1a0033de:	4413      	add	r3, r2
1a0033e0:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a0033e2:	7d13      	ldrb	r3, [r2, #20]
1a0033e4:	b2db      	uxtb	r3, r3
1a0033e6:	2b04      	cmp	r3, #4
1a0033e8:	d0fb      	beq.n	1a0033e2 <Chip_I2C_EventHandler+0x12>
1a0033ea:	e7f3      	b.n	1a0033d4 <Chip_I2C_EventHandler+0x4>
1a0033ec:	10000004 	.word	0x10000004

1a0033f0 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a0033f0:	b570      	push	{r4, r5, r6, lr}
1a0033f2:	4605      	mov	r5, r0
 * Private functions
 ****************************************************************************/

STATIC INLINE void enableClk(I2C_ID_T id)
{
	Chip_Clock_Enable(i2c[id].clk);
1a0033f4:	4e06      	ldr	r6, [pc, #24]	; (1a003410 <Chip_I2C_Init+0x20>)
1a0033f6:	00c4      	lsls	r4, r0, #3
1a0033f8:	1a22      	subs	r2, r4, r0
1a0033fa:	0093      	lsls	r3, r2, #2
1a0033fc:	4433      	add	r3, r6
1a0033fe:	8898      	ldrh	r0, [r3, #4]
1a003400:	f7ff fe96 	bl	1a003130 <Chip_Clock_Enable>
void Chip_I2C_Init(I2C_ID_T id)
{
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a003404:	1b64      	subs	r4, r4, r5
1a003406:	00a3      	lsls	r3, r4, #2
1a003408:	58f3      	ldr	r3, [r6, r3]
1a00340a:	226c      	movs	r2, #108	; 0x6c
1a00340c:	619a      	str	r2, [r3, #24]
}
1a00340e:	bd70      	pop	{r4, r5, r6, pc}
1a003410:	10000004 	.word	0x10000004

1a003414 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a003414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003418:	460c      	mov	r4, r1
}

/* Get the ADC Clock Rate */
STATIC INLINE uint32_t getClkRate(I2C_ID_T id)
{
	return Chip_Clock_GetRate(i2c[id].clk);
1a00341a:	4e0b      	ldr	r6, [pc, #44]	; (1a003448 <Chip_I2C_SetClockRate+0x34>)
1a00341c:	00c5      	lsls	r5, r0, #3
1a00341e:	1a2b      	subs	r3, r5, r0
1a003420:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a003424:	eb06 0308 	add.w	r3, r6, r8
1a003428:	8898      	ldrh	r0, [r3, #4]
1a00342a:	f7ff fe9b 	bl	1a003164 <Chip_Clock_GetRate>
/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a00342e:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a003432:	f856 3008 	ldr.w	r3, [r6, r8]
1a003436:	0842      	lsrs	r2, r0, #1
1a003438:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a00343a:	f856 3008 	ldr.w	r3, [r6, r8]
1a00343e:	691a      	ldr	r2, [r3, #16]
1a003440:	1a80      	subs	r0, r0, r2
1a003442:	6158      	str	r0, [r3, #20]
}
1a003444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003448:	10000004 	.word	0x10000004

1a00344c <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a00344c:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a00344e:	4a0b      	ldr	r2, [pc, #44]	; (1a00347c <SystemInit+0x30>)
1a003450:	4b0b      	ldr	r3, [pc, #44]	; (1a003480 <SystemInit+0x34>)
1a003452:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a003454:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a003458:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a00345a:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00345e:	2b20      	cmp	r3, #32
1a003460:	d004      	beq.n	1a00346c <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a003462:	f7ff fa9f 	bl	1a0029a4 <Board_SystemInit>
   Board_Init();
1a003466:	f7ff fa27 	bl	1a0028b8 <Board_Init>
}
1a00346a:	bd08      	pop	{r3, pc}
{
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a00346c:	4a04      	ldr	r2, [pc, #16]	; (1a003480 <SystemInit+0x34>)
1a00346e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a003472:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a003476:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a00347a:	e7f2      	b.n	1a003462 <SystemInit+0x16>
1a00347c:	1a000000 	.word	0x1a000000
1a003480:	e000ed00 	.word	0xe000ed00

1a003484 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a003484:	4b04      	ldr	r3, [pc, #16]	; (1a003498 <cyclesCounterInit+0x14>)
1a003486:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a003488:	4a04      	ldr	r2, [pc, #16]	; (1a00349c <cyclesCounterInit+0x18>)
1a00348a:	6813      	ldr	r3, [r2, #0]
1a00348c:	f043 0301 	orr.w	r3, r3, #1
1a003490:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a003492:	2001      	movs	r0, #1
1a003494:	4770      	bx	lr
1a003496:	bf00      	nop
1a003498:	1000003c 	.word	0x1000003c
1a00349c:	e0001000 	.word	0xe0001000

1a0034a0 <uartProcessIRQ>:
static void uartProcessIRQ( uartMap_t uart );

/*==================[internal functions definition]==========================*/

static void uartProcessIRQ( uartMap_t uart )
{
1a0034a0:	b570      	push	{r4, r5, r6, lr}
1a0034a2:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a0034a4:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a0034a8:	0093      	lsls	r3, r2, #2
1a0034aa:	4a1f      	ldr	r2, [pc, #124]	; (1a003528 <uartProcessIRQ+0x88>)
1a0034ac:	58d6      	ldr	r6, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a0034ae:	6975      	ldr	r5, [r6, #20]

   // Rx Interrupt
   if(status & UART_LSR_RDR) { // uartRxReady
1a0034b0:	b2ed      	uxtb	r5, r5
1a0034b2:	f015 0f01 	tst.w	r5, #1
1a0034b6:	d009      	beq.n	1a0034cc <uartProcessIRQ+0x2c>
      // Execute callback
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a0034b8:	b920      	cbnz	r0, 1a0034c4 <uartProcessIRQ+0x24>
1a0034ba:	4b1c      	ldr	r3, [pc, #112]	; (1a00352c <uartProcessIRQ+0x8c>)
1a0034bc:	681b      	ldr	r3, [r3, #0]
1a0034be:	b10b      	cbz	r3, 1a0034c4 <uartProcessIRQ+0x24>
         (*rxIsrCallbackUART0)(0);
1a0034c0:	2000      	movs	r0, #0
1a0034c2:	4798      	blx	r3

      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a0034c4:	2c03      	cmp	r4, #3
1a0034c6:	d013      	beq.n	1a0034f0 <uartProcessIRQ+0x50>
         (*rxIsrCallbackUART2)(0);

      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a0034c8:	2c05      	cmp	r4, #5
1a0034ca:	d018      	beq.n	1a0034fe <uartProcessIRQ+0x5e>
         (*rxIsrCallbackUART3)(0);
   }

   // Tx Interrupt
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a0034cc:	f015 0f20 	tst.w	r5, #32
1a0034d0:	d00d      	beq.n	1a0034ee <uartProcessIRQ+0x4e>
 *			to determine which interrupts are enabled. You can check
 *			for multiple enabled bits if needed.
 */
STATIC INLINE uint32_t Chip_UART_GetIntsEnabled(LPC_USART_T *pUART)
{
	return pUART->IER;
1a0034d2:	6873      	ldr	r3, [r6, #4]
1a0034d4:	f013 0f02 	tst.w	r3, #2
1a0034d8:	d009      	beq.n	1a0034ee <uartProcessIRQ+0x4e>
       ( Chip_UART_GetIntsEnabled( lpcUarts[uart].uartAddr ) & UART_IER_THREINT ) ) {

      // Execute callback
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a0034da:	b924      	cbnz	r4, 1a0034e6 <uartProcessIRQ+0x46>
1a0034dc:	4b14      	ldr	r3, [pc, #80]	; (1a003530 <uartProcessIRQ+0x90>)
1a0034de:	681b      	ldr	r3, [r3, #0]
1a0034e0:	b10b      	cbz	r3, 1a0034e6 <uartProcessIRQ+0x46>
         (*txIsrCallbackUART0)(0);
1a0034e2:	2000      	movs	r0, #0
1a0034e4:	4798      	blx	r3

      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a0034e6:	2c03      	cmp	r4, #3
1a0034e8:	d010      	beq.n	1a00350c <uartProcessIRQ+0x6c>
         (*txIsrCallbackUART2)(0);

      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a0034ea:	2c05      	cmp	r4, #5
1a0034ec:	d015      	beq.n	1a00351a <uartProcessIRQ+0x7a>
         (*txIsrCallbackUART3)(0);
   }
}
1a0034ee:	bd70      	pop	{r4, r5, r6, pc}
   if(status & UART_LSR_RDR) { // uartRxReady
      // Execute callback
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
         (*rxIsrCallbackUART0)(0);

      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a0034f0:	4b10      	ldr	r3, [pc, #64]	; (1a003534 <uartProcessIRQ+0x94>)
1a0034f2:	681b      	ldr	r3, [r3, #0]
1a0034f4:	2b00      	cmp	r3, #0
1a0034f6:	d0e7      	beq.n	1a0034c8 <uartProcessIRQ+0x28>
         (*rxIsrCallbackUART2)(0);
1a0034f8:	2000      	movs	r0, #0
1a0034fa:	4798      	blx	r3
1a0034fc:	e7e4      	b.n	1a0034c8 <uartProcessIRQ+0x28>

      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a0034fe:	4b0e      	ldr	r3, [pc, #56]	; (1a003538 <uartProcessIRQ+0x98>)
1a003500:	681b      	ldr	r3, [r3, #0]
1a003502:	2b00      	cmp	r3, #0
1a003504:	d0e2      	beq.n	1a0034cc <uartProcessIRQ+0x2c>
         (*rxIsrCallbackUART3)(0);
1a003506:	2000      	movs	r0, #0
1a003508:	4798      	blx	r3
1a00350a:	e7df      	b.n	1a0034cc <uartProcessIRQ+0x2c>

      // Execute callback
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
         (*txIsrCallbackUART0)(0);

      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a00350c:	4b0b      	ldr	r3, [pc, #44]	; (1a00353c <uartProcessIRQ+0x9c>)
1a00350e:	681b      	ldr	r3, [r3, #0]
1a003510:	2b00      	cmp	r3, #0
1a003512:	d0ea      	beq.n	1a0034ea <uartProcessIRQ+0x4a>
         (*txIsrCallbackUART2)(0);
1a003514:	2000      	movs	r0, #0
1a003516:	4798      	blx	r3
1a003518:	e7e7      	b.n	1a0034ea <uartProcessIRQ+0x4a>

      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a00351a:	4b09      	ldr	r3, [pc, #36]	; (1a003540 <uartProcessIRQ+0xa0>)
1a00351c:	681b      	ldr	r3, [r3, #0]
1a00351e:	2b00      	cmp	r3, #0
1a003520:	d0e5      	beq.n	1a0034ee <uartProcessIRQ+0x4e>
         (*txIsrCallbackUART3)(0);
1a003522:	2000      	movs	r0, #0
1a003524:	4798      	blx	r3
   }
}
1a003526:	e7e2      	b.n	1a0034ee <uartProcessIRQ+0x4e>
1a003528:	1a005300 	.word	0x1a005300
1a00352c:	10002af4 	.word	0x10002af4
1a003530:	10002b00 	.word	0x10002b00
1a003534:	10002af8 	.word	0x10002af8
1a003538:	10002afc 	.word	0x10002afc
1a00353c:	10002b04 	.word	0x10002b04
1a003540:	10002b08 	.word	0x10002b08

1a003544 <uartInterrupt>:
#ifdef SAPI_USE_INTERRUPTS

// UART Global Interrupt Enable/Disable
void uartInterrupt( uartMap_t uart, bool_t enable )
{
   if( enable ) {
1a003544:	b341      	cbz	r1, 1a003598 <uartInterrupt+0x54>
      // Interrupt Priority for UART channel
      NVIC_SetPriority( lpcUarts[uart].uartIrqAddr, 5 ); // FreeRTOS Requiere prioridad >= 5 (numero mas alto, ma baja prioridad)
1a003546:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a00354a:	009a      	lsls	r2, r3, #2
1a00354c:	4b1e      	ldr	r3, [pc, #120]	; (1a0035c8 <uartInterrupt+0x84>)
1a00354e:	4413      	add	r3, r2
1a003550:	f993 300a 	ldrsb.w	r3, [r3, #10]
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
1a003554:	2b00      	cmp	r3, #0
1a003556:	db18      	blt.n	1a00358a <uartInterrupt+0x46>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a003558:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a00355c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a003560:	22a0      	movs	r2, #160	; 0xa0
1a003562:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
      // Enable Interrupt for UART channel
      NVIC_EnableIRQ( lpcUarts[uart].uartIrqAddr );
1a003566:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00356a:	0082      	lsls	r2, r0, #2
1a00356c:	4b16      	ldr	r3, [pc, #88]	; (1a0035c8 <uartInterrupt+0x84>)
1a00356e:	4413      	add	r3, r2
1a003570:	f993 300a 	ldrsb.w	r3, [r3, #10]
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
1a003574:	2b00      	cmp	r3, #0
1a003576:	db25      	blt.n	1a0035c4 <uartInterrupt+0x80>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003578:	f003 011f 	and.w	r1, r3, #31
1a00357c:	095b      	lsrs	r3, r3, #5
1a00357e:	2201      	movs	r2, #1
1a003580:	408a      	lsls	r2, r1
1a003582:	4912      	ldr	r1, [pc, #72]	; (1a0035cc <uartInterrupt+0x88>)
1a003584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a003588:	4770      	bx	lr
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a00358a:	f003 030f 	and.w	r3, r3, #15
1a00358e:	4a10      	ldr	r2, [pc, #64]	; (1a0035d0 <uartInterrupt+0x8c>)
1a003590:	441a      	add	r2, r3
1a003592:	23a0      	movs	r3, #160	; 0xa0
1a003594:	7613      	strb	r3, [r2, #24]
1a003596:	e7e6      	b.n	1a003566 <uartInterrupt+0x22>
   } else {
      // Disable Interrupt for UART channel
      NVIC_DisableIRQ( lpcUarts[uart].uartIrqAddr );
1a003598:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00359c:	0082      	lsls	r2, r0, #2
1a00359e:	4b0a      	ldr	r3, [pc, #40]	; (1a0035c8 <uartInterrupt+0x84>)
1a0035a0:	4413      	add	r3, r2
1a0035a2:	f993 300a 	ldrsb.w	r3, [r3, #10]
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
1a0035a6:	2b00      	cmp	r3, #0
1a0035a8:	db0c      	blt.n	1a0035c4 <uartInterrupt+0x80>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0035aa:	f003 011f 	and.w	r1, r3, #31
1a0035ae:	095b      	lsrs	r3, r3, #5
1a0035b0:	2201      	movs	r2, #1
1a0035b2:	408a      	lsls	r2, r1
1a0035b4:	3320      	adds	r3, #32
1a0035b6:	4905      	ldr	r1, [pc, #20]	; (1a0035cc <uartInterrupt+0x88>)
1a0035b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
1a0035bc:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
1a0035c0:	f3bf 8f6f 	isb	sy
   }
}
1a0035c4:	4770      	bx	lr
1a0035c6:	bf00      	nop
1a0035c8:	1a005300 	.word	0x1a005300
1a0035cc:	e000e100 	.word	0xe000e100
1a0035d0:	e000ecfc 	.word	0xe000ecfc

1a0035d4 <uartCallbackSet>:
void uartCallbackSet( uartMap_t uart, uartEvents_t event, 
                      callBackFuncPtr_t callbackFunc, void* callbackParam )
{   
   uint32_t intMask;

   switch(event){
1a0035d4:	b111      	cbz	r1, 1a0035dc <uartCallbackSet+0x8>
1a0035d6:	2901      	cmp	r1, #1
1a0035d8:	d01d      	beq.n	1a003616 <uartCallbackSet+0x42>
1a0035da:	4770      	bx	lr
         
         // Enable UART Receiver Buffer Register Interrupt and Enable UART line
         //status interrupt. LPC43xx User manual page 1118
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
         
         if( callbackFunc != 0 ) {
1a0035dc:	b182      	cbz	r2, 1a003600 <uartCallbackSet+0x2c>
            // Set callback
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a0035de:	2801      	cmp	r0, #1
1a0035e0:	d90f      	bls.n	1a003602 <uartCallbackSet+0x2e>
               rxIsrCallbackUART0 = callbackFunc;
               rxIsrCallbackUART0Params = callbackParam;
            }
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a0035e2:	1ec3      	subs	r3, r0, #3
1a0035e4:	b2db      	uxtb	r3, r3
1a0035e6:	2b01      	cmp	r3, #1
1a0035e8:	d90e      	bls.n	1a003608 <uartCallbackSet+0x34>
               rxIsrCallbackUART2 = callbackFunc;
               rxIsrCallbackUART2Params = callbackParam;
            }            
            if( uart == UART_232 ){
1a0035ea:	2805      	cmp	r0, #5
1a0035ec:	d00f      	beq.n	1a00360e <uartCallbackSet+0x3a>
         // Enable UART Receiver Buffer Register Interrupt
         //intMask = UART_IER_RBRINT;
         
         // Enable UART Receiver Buffer Register Interrupt and Enable UART line
         //status interrupt. LPC43xx User manual page 1118
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a0035ee:	2305      	movs	r3, #5
      default:
         return;
   }

   // Enable UART Interrupt
   Chip_UART_IntEnable(lpcUarts[uart].uartAddr, intMask);
1a0035f0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0035f4:	0082      	lsls	r2, r0, #2
1a0035f6:	4913      	ldr	r1, [pc, #76]	; (1a003644 <uartCallbackSet+0x70>)
1a0035f8:	588a      	ldr	r2, [r1, r2]
 *			(DLAB) in LCR must be cleared in order to access the IER register.
 *			This function doesn't alter the DLAB state
 */
STATIC INLINE void Chip_UART_IntEnable(LPC_USART_T *pUART, uint32_t intMask)
{
	pUART->IER |= intMask;
1a0035fa:	6851      	ldr	r1, [r2, #4]
1a0035fc:	430b      	orrs	r3, r1
1a0035fe:	6053      	str	r3, [r2, #4]
}
1a003600:	4770      	bx	lr
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
         
         if( callbackFunc != 0 ) {
            // Set callback
            if( (uart == UART_GPIO) || (uart == UART_485) ){
               rxIsrCallbackUART0 = callbackFunc;
1a003602:	4b11      	ldr	r3, [pc, #68]	; (1a003648 <uartCallbackSet+0x74>)
1a003604:	601a      	str	r2, [r3, #0]
1a003606:	e7ec      	b.n	1a0035e2 <uartCallbackSet+0xe>
               rxIsrCallbackUART0Params = callbackParam;
            }
            if( (uart == UART_USB) || (uart == UART_ENET) ){
               rxIsrCallbackUART2 = callbackFunc;
1a003608:	4b10      	ldr	r3, [pc, #64]	; (1a00364c <uartCallbackSet+0x78>)
1a00360a:	601a      	str	r2, [r3, #0]
1a00360c:	e7ed      	b.n	1a0035ea <uartCallbackSet+0x16>
               rxIsrCallbackUART2Params = callbackParam;
            }            
            if( uart == UART_232 ){
               rxIsrCallbackUART3 = callbackFunc;
1a00360e:	4b10      	ldr	r3, [pc, #64]	; (1a003650 <uartCallbackSet+0x7c>)
1a003610:	601a      	str	r2, [r3, #0]
         // Enable UART Receiver Buffer Register Interrupt
         //intMask = UART_IER_RBRINT;
         
         // Enable UART Receiver Buffer Register Interrupt and Enable UART line
         //status interrupt. LPC43xx User manual page 1118
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a003612:	2305      	movs	r3, #5
1a003614:	e7ec      	b.n	1a0035f0 <uartCallbackSet+0x1c>

      case UART_TRANSMITER_FREE:
         // Enable THRE irq (TX)
         intMask = UART_IER_THREINT;

         if( callbackFunc != 0 ) {
1a003616:	2a00      	cmp	r2, #0
1a003618:	d0f2      	beq.n	1a003600 <uartCallbackSet+0x2c>
            
            // Set callback
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a00361a:	2801      	cmp	r0, #1
1a00361c:	d907      	bls.n	1a00362e <uartCallbackSet+0x5a>
               txIsrCallbackUART0 = callbackFunc;
               txIsrCallbackUART0Params = callbackParam;
            }
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a00361e:	1ec3      	subs	r3, r0, #3
1a003620:	b2db      	uxtb	r3, r3
1a003622:	2b01      	cmp	r3, #1
1a003624:	d906      	bls.n	1a003634 <uartCallbackSet+0x60>
               txIsrCallbackUART2 = callbackFunc;
               txIsrCallbackUART2Params = callbackParam;
            }            
            if( uart == UART_232 ){
1a003626:	2805      	cmp	r0, #5
1a003628:	d007      	beq.n	1a00363a <uartCallbackSet+0x66>
         }
      break;

      case UART_TRANSMITER_FREE:
         // Enable THRE irq (TX)
         intMask = UART_IER_THREINT;
1a00362a:	2302      	movs	r3, #2
1a00362c:	e7e0      	b.n	1a0035f0 <uartCallbackSet+0x1c>

         if( callbackFunc != 0 ) {
            
            // Set callback
            if( (uart == UART_GPIO) || (uart == UART_485) ){
               txIsrCallbackUART0 = callbackFunc;
1a00362e:	4b09      	ldr	r3, [pc, #36]	; (1a003654 <uartCallbackSet+0x80>)
1a003630:	601a      	str	r2, [r3, #0]
1a003632:	e7f4      	b.n	1a00361e <uartCallbackSet+0x4a>
               txIsrCallbackUART0Params = callbackParam;
            }
            if( (uart == UART_USB) || (uart == UART_ENET) ){
               txIsrCallbackUART2 = callbackFunc;
1a003634:	4b08      	ldr	r3, [pc, #32]	; (1a003658 <uartCallbackSet+0x84>)
1a003636:	601a      	str	r2, [r3, #0]
1a003638:	e7f5      	b.n	1a003626 <uartCallbackSet+0x52>
               txIsrCallbackUART2Params = callbackParam;
            }            
            if( uart == UART_232 ){
               txIsrCallbackUART3 = callbackFunc;
1a00363a:	4b08      	ldr	r3, [pc, #32]	; (1a00365c <uartCallbackSet+0x88>)
1a00363c:	601a      	str	r2, [r3, #0]
         }
      break;

      case UART_TRANSMITER_FREE:
         // Enable THRE irq (TX)
         intMask = UART_IER_THREINT;
1a00363e:	2302      	movs	r3, #2
1a003640:	e7d6      	b.n	1a0035f0 <uartCallbackSet+0x1c>
1a003642:	bf00      	nop
1a003644:	1a005300 	.word	0x1a005300
1a003648:	10002af4 	.word	0x10002af4
1a00364c:	10002af8 	.word	0x10002af8
1a003650:	10002afc 	.word	0x10002afc
1a003654:	10002b00 	.word	0x10002b00
1a003658:	10002b04 	.word	0x10002b04
1a00365c:	10002b08 	.word	0x10002b08

1a003660 <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
}
// Return TRUE if have space in TX FIFO
bool_t uartTxReady( uartMap_t uart )
{
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a003660:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003664:	0083      	lsls	r3, r0, #2
1a003666:	4a03      	ldr	r2, [pc, #12]	; (1a003674 <uartTxReady+0x14>)
1a003668:	58d3      	ldr	r3, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a00366a:	6958      	ldr	r0, [r3, #20]
}
1a00366c:	f000 0020 	and.w	r0, r0, #32
1a003670:	4770      	bx	lr
1a003672:	bf00      	nop
1a003674:	1a005300 	.word	0x1a005300

1a003678 <uartRxRead>:
// Read from RX FIFO
uint8_t uartRxRead( uartMap_t uart )
{
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a003678:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00367c:	0083      	lsls	r3, r0, #2
1a00367e:	4a02      	ldr	r2, [pc, #8]	; (1a003688 <uartRxRead+0x10>)
1a003680:	58d3      	ldr	r3, [r2, r3]
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a003682:	6818      	ldr	r0, [r3, #0]
}
1a003684:	b2c0      	uxtb	r0, r0
1a003686:	4770      	bx	lr
1a003688:	1a005300 	.word	0x1a005300

1a00368c <uartTxWrite>:
// Write in TX FIFO
void uartTxWrite( uartMap_t uart, const uint8_t value )
{
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a00368c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003690:	0083      	lsls	r3, r0, #2
1a003692:	4a02      	ldr	r2, [pc, #8]	; (1a00369c <uartTxWrite+0x10>)
1a003694:	58d3      	ldr	r3, [r2, r3]
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a003696:	6019      	str	r1, [r3, #0]
}
1a003698:	4770      	bx	lr
1a00369a:	bf00      	nop
1a00369c:	1a005300 	.word	0x1a005300

1a0036a0 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a0036a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0036a4:	4680      	mov	r8, r0
1a0036a6:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a0036a8:	4c19      	ldr	r4, [pc, #100]	; (1a003710 <uartInit+0x70>)
1a0036aa:	0045      	lsls	r5, r0, #1
1a0036ac:	182a      	adds	r2, r5, r0
1a0036ae:	0093      	lsls	r3, r2, #2
1a0036b0:	18e6      	adds	r6, r4, r3
1a0036b2:	58e7      	ldr	r7, [r4, r3]
1a0036b4:	4638      	mov	r0, r7
1a0036b6:	f7ff f991 	bl	1a0029dc <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a0036ba:	4649      	mov	r1, r9
1a0036bc:	4638      	mov	r0, r7
1a0036be:	f7ff f9b7 	bl	1a002a30 <Chip_UART_SetBaud>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a0036c2:	2307      	movs	r3, #7
1a0036c4:	60bb      	str	r3, [r7, #8]
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0036c6:	683b      	ldr	r3, [r7, #0]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a0036c8:	2301      	movs	r3, #1
1a0036ca:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a0036cc:	7930      	ldrb	r0, [r6, #4]
1a0036ce:	7973      	ldrb	r3, [r6, #5]
1a0036d0:	79b2      	ldrb	r2, [r6, #6]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0036d2:	f042 0218 	orr.w	r2, r2, #24
1a0036d6:	490f      	ldr	r1, [pc, #60]	; (1a003714 <uartInit+0x74>)
1a0036d8:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0036dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a0036e0:	79f0      	ldrb	r0, [r6, #7]
1a0036e2:	7a33      	ldrb	r3, [r6, #8]
1a0036e4:	7a72      	ldrb	r2, [r6, #9]
1a0036e6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0036ea:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0036ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a0036f2:	f1b8 0f01 	cmp.w	r8, #1
1a0036f6:	d001      	beq.n	1a0036fc <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a0036f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a0036fc:	4a06      	ldr	r2, [pc, #24]	; (1a003718 <uartInit+0x78>)
1a0036fe:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a003700:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a003704:	64d3      	str	r3, [r2, #76]	; 0x4c
1a003706:	221a      	movs	r2, #26
1a003708:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a00370c:	e7f4      	b.n	1a0036f8 <uartInit+0x58>
1a00370e:	bf00      	nop
1a003710:	1a005300 	.word	0x1a005300
1a003714:	40086000 	.word	0x40086000
1a003718:	40081000 	.word	0x40081000

1a00371c <uartWriteByte>:
   return retVal;
}

// Blocking Write 1 byte to TX FIFO
void uartWriteByte( uartMap_t uart, const uint8_t value )
{
1a00371c:	b538      	push	{r3, r4, r5, lr}
1a00371e:	4604      	mov	r4, r0
1a003720:	460d      	mov	r5, r1
   // Wait for space in FIFO (blocking)
   while( uartTxReady( uart ) == FALSE );
1a003722:	4620      	mov	r0, r4
1a003724:	f7ff ff9c 	bl	1a003660 <uartTxReady>
1a003728:	2800      	cmp	r0, #0
1a00372a:	d0fa      	beq.n	1a003722 <uartWriteByte+0x6>
   // Send byte
   uartTxWrite( uart, value );
1a00372c:	4629      	mov	r1, r5
1a00372e:	4620      	mov	r0, r4
1a003730:	f7ff ffac 	bl	1a00368c <uartTxWrite>
}
1a003734:	bd38      	pop	{r3, r4, r5, pc}

1a003736 <uartWriteString>:

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
1a003736:	b538      	push	{r3, r4, r5, lr}
1a003738:	4605      	mov	r5, r0
1a00373a:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a00373c:	e003      	b.n	1a003746 <uartWriteString+0x10>
      uartWriteByte( uart, (uint8_t)*str );
1a00373e:	4628      	mov	r0, r5
1a003740:	f7ff ffec 	bl	1a00371c <uartWriteByte>
      str++;
1a003744:	3401      	adds	r4, #1
}

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
   while( *str != 0 ) {
1a003746:	7821      	ldrb	r1, [r4, #0]
1a003748:	2900      	cmp	r1, #0
1a00374a:	d1f8      	bne.n	1a00373e <uartWriteString+0x8>
      uartWriteByte( uart, (uint8_t)*str );
      str++;
   }
}
1a00374c:	bd38      	pop	{r3, r4, r5, pc}

1a00374e <UART2_IRQHandler>:
}

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a00374e:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a003750:	2003      	movs	r0, #3
1a003752:	f7ff fea5 	bl	1a0034a0 <uartProcessIRQ>
}
1a003756:	bd08      	pop	{r3, pc}

1a003758 <UART3_IRQHandler>:

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a003758:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a00375a:	2005      	movs	r0, #5
1a00375c:	f7ff fea0 	bl	1a0034a0 <uartProcessIRQ>
}
1a003760:	bd08      	pop	{r3, pc}
1a003762:	Address 0x000000001a003762 is out of bounds.


1a003764 <tickerCallback>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a003764:	e92d 4800 	stmdb	sp!, {fp, lr}
   // Increment Tick counters
   tickCounter++;
1a003768:	4908      	ldr	r1, [pc, #32]	; (1a00378c <tickerCallback+0x28>)
1a00376a:	e9d1 2300 	ldrd	r2, r3, [r1]
1a00376e:	f112 0b01 	adds.w	fp, r2, #1
1a003772:	f143 0c00 	adc.w	ip, r3, #0
1a003776:	e9c1 bc00 	strd	fp, ip, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a00377a:	4b05      	ldr	r3, [pc, #20]	; (1a003790 <tickerCallback+0x2c>)
1a00377c:	681b      	ldr	r3, [r3, #0]
1a00377e:	b113      	cbz	r3, 1a003786 <tickerCallback+0x22>
      (* tickHookFunction )( callBackFuncParams );
1a003780:	4a04      	ldr	r2, [pc, #16]	; (1a003794 <tickerCallback+0x30>)
1a003782:	6810      	ldr	r0, [r2, #0]
1a003784:	4798      	blx	r3
   }
}
1a003786:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a00378a:	bf00      	nop
1a00378c:	10002b10 	.word	0x10002b10
1a003790:	10002b18 	.word	0x10002b18
1a003794:	10002b0c 	.word	0x10002b0c

1a003798 <tickInit>:

void tickerCallback( void );

// Tick Initialization and rate configuration from 1 to 50 ms
bool_t tickInit( tick_t tickRateMSvalue )
{
1a003798:	b510      	push	{r4, lr}
1a00379a:	b082      	sub	sp, #8
      }
      return ret_val;
   #else
      #ifdef USE_FREERTOS
         static StaticTimer_t tickerObject;
         TimerHandle_t h = xTimerCreateStatic( "tikcerTimer",
1a00379c:	4b0e      	ldr	r3, [pc, #56]	; (1a0037d8 <tickInit+0x40>)
1a00379e:	9301      	str	r3, [sp, #4]
1a0037a0:	4b0e      	ldr	r3, [pc, #56]	; (1a0037dc <tickInit+0x44>)
1a0037a2:	9300      	str	r3, [sp, #0]
1a0037a4:	2300      	movs	r3, #0
1a0037a6:	2201      	movs	r2, #1
1a0037a8:	4601      	mov	r1, r0
1a0037aa:	480d      	ldr	r0, [pc, #52]	; (1a0037e0 <tickInit+0x48>)
1a0037ac:	f7fe fc50 	bl	1a002050 <xTimerCreateStatic>
                                               pdTRUE,
                                               (void * const) (0),
                                               (TimerCallbackFunction_t)(tickerCallback),
                                               &tickerObject 
                                             );
         if (h == NULL)
1a0037b0:	b178      	cbz	r0, 1a0037d2 <tickInit+0x3a>
1a0037b2:	4604      	mov	r4, r0
            return 0;
         return xTimerStart(h, 0) == pdPASS;
1a0037b4:	f7fd ffa8 	bl	1a001708 <xTaskGetTickCount>
1a0037b8:	2300      	movs	r3, #0
1a0037ba:	9300      	str	r3, [sp, #0]
1a0037bc:	4602      	mov	r2, r0
1a0037be:	2101      	movs	r1, #1
1a0037c0:	4620      	mov	r0, r4
1a0037c2:	f7fe fc6b 	bl	1a00209c <xTimerGenericCommand>
1a0037c6:	2801      	cmp	r0, #1
1a0037c8:	bf14      	ite	ne
1a0037ca:	2000      	movne	r0, #0
1a0037cc:	2001      	moveq	r0, #1
      #else
         #warning "Unknown RTOS. Ticker disabled"
            return 0;
      #endif
   #endif
}
1a0037ce:	b002      	add	sp, #8
1a0037d0:	bd10      	pop	{r4, pc}
                                               (void * const) (0),
                                               (TimerCallbackFunction_t)(tickerCallback),
                                               &tickerObject 
                                             );
         if (h == NULL)
            return 0;
1a0037d2:	2000      	movs	r0, #0
1a0037d4:	e7fb      	b.n	1a0037ce <tickInit+0x36>
1a0037d6:	bf00      	nop
1a0037d8:	10002b1c 	.word	0x10002b1c
1a0037dc:	1a003765 	.word	0x1a003765
1a0037e0:	1a005348 	.word	0x1a005348

1a0037e4 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0037e4:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0037e6:	4d0b      	ldr	r5, [pc, #44]	; (1a003814 <gpioObtainPinInit+0x30>)
1a0037e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0037ec:	182c      	adds	r4, r5, r0
1a0037ee:	5628      	ldrsb	r0, [r5, r0]
1a0037f0:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0037f2:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0037f6:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0037f8:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0037fc:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0037fe:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a003802:	9b02      	ldr	r3, [sp, #8]
1a003804:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a003806:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00380a:	9b03      	ldr	r3, [sp, #12]
1a00380c:	701a      	strb	r2, [r3, #0]
}
1a00380e:	bc30      	pop	{r4, r5}
1a003810:	4770      	bx	lr
1a003812:	bf00      	nop
1a003814:	1a005354 	.word	0x1a005354

1a003818 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a003818:	b570      	push	{r4, r5, r6, lr}
1a00381a:	b084      	sub	sp, #16
1a00381c:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00381e:	2300      	movs	r3, #0
1a003820:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003824:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003828:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00382c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003830:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003834:	f10d 030b 	add.w	r3, sp, #11
1a003838:	9301      	str	r3, [sp, #4]
1a00383a:	ab03      	add	r3, sp, #12
1a00383c:	9300      	str	r3, [sp, #0]
1a00383e:	f10d 030d 	add.w	r3, sp, #13
1a003842:	f10d 020e 	add.w	r2, sp, #14
1a003846:	f10d 010f 	add.w	r1, sp, #15
1a00384a:	f7ff ffcb 	bl	1a0037e4 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a00384e:	2c05      	cmp	r4, #5
1a003850:	f200 80a5 	bhi.w	1a00399e <gpioInit+0x186>
1a003854:	e8df f004 	tbb	[pc, r4]
1a003858:	45278109 	.word	0x45278109
1a00385c:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a00385e:	4851      	ldr	r0, [pc, #324]	; (1a0039a4 <gpioInit+0x18c>)
1a003860:	f7ff fd5a 	bl	1a003318 <Chip_GPIO_Init>
/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{

   bool_t ret_val     = 1;
1a003864:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a003866:	b004      	add	sp, #16
1a003868:	bd70      	pop	{r4, r5, r6, pc}
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
      break;

   case GPIO_INPUT:
      Chip_SCU_PinMux(
1a00386a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00386e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003872:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003876:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00387a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00387e:	494a      	ldr	r1, [pc, #296]	; (1a0039a8 <gpioInit+0x190>)
1a003880:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003884:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003888:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00388c:	2001      	movs	r0, #1
1a00388e:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a003892:	4c44      	ldr	r4, [pc, #272]	; (1a0039a4 <gpioInit+0x18c>)
1a003894:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003898:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00389c:	ea22 0201 	bic.w	r2, r2, r1
1a0038a0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0038a4:	e7df      	b.n	1a003866 <gpioInit+0x4e>
      break;

   case GPIO_INPUT_PULLUP:
      Chip_SCU_PinMux(
1a0038a6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0038aa:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0038ae:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0038b2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a0038b6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0038ba:	493b      	ldr	r1, [pc, #236]	; (1a0039a8 <gpioInit+0x190>)
1a0038bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0038c0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0038c4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0038c8:	2001      	movs	r0, #1
1a0038ca:	fa00 f102 	lsl.w	r1, r0, r2
1a0038ce:	4c35      	ldr	r4, [pc, #212]	; (1a0039a4 <gpioInit+0x18c>)
1a0038d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0038d4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0038d8:	ea22 0201 	bic.w	r2, r2, r1
1a0038dc:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0038e0:	e7c1      	b.n	1a003866 <gpioInit+0x4e>
      break;

   case GPIO_INPUT_PULLDOWN:
      Chip_SCU_PinMux(
1a0038e2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0038e6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0038ea:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0038ee:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a0038f2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0038f6:	492c      	ldr	r1, [pc, #176]	; (1a0039a8 <gpioInit+0x190>)
1a0038f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0038fc:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003900:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003904:	2001      	movs	r0, #1
1a003906:	fa00 f102 	lsl.w	r1, r0, r2
1a00390a:	4c26      	ldr	r4, [pc, #152]	; (1a0039a4 <gpioInit+0x18c>)
1a00390c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003910:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003914:	ea22 0201 	bic.w	r2, r2, r1
1a003918:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00391c:	e7a3      	b.n	1a003866 <gpioInit+0x4e>
      break;
   case GPIO_INPUT_PULLUP_PULLDOWN:
      Chip_SCU_PinMux(
1a00391e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003922:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003926:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00392a:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00392e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003932:	491d      	ldr	r1, [pc, #116]	; (1a0039a8 <gpioInit+0x190>)
1a003934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003938:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00393c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003940:	2001      	movs	r0, #1
1a003942:	fa00 f102 	lsl.w	r1, r0, r2
1a003946:	4c17      	ldr	r4, [pc, #92]	; (1a0039a4 <gpioInit+0x18c>)
1a003948:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00394c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003950:	ea22 0201 	bic.w	r2, r2, r1
1a003954:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003958:	e785      	b.n	1a003866 <gpioInit+0x4e>
      break;

   case GPIO_OUTPUT:
      Chip_SCU_PinMux(
1a00395a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00395e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003962:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003966:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00396a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00396e:	490e      	ldr	r1, [pc, #56]	; (1a0039a8 <gpioInit+0x190>)
1a003970:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a003974:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a003978:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00397c:	2001      	movs	r0, #1
1a00397e:	fa00 f102 	lsl.w	r1, r0, r2
 * Chip_GPIO_SetPortDIR() function instead.
 */
STATIC INLINE void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
1a003982:	4b08      	ldr	r3, [pc, #32]	; (1a0039a4 <gpioInit+0x18c>)
1a003984:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a003988:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a00398c:	4331      	orrs	r1, r6
1a00398e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a003992:	b2d2      	uxtb	r2, r2
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a003994:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a003998:	2100      	movs	r1, #0
1a00399a:	5499      	strb	r1, [r3, r2]
1a00399c:	e763      	b.n	1a003866 <gpioInit+0x4e>
      break;

   default:
      ret_val = 0;
1a00399e:	2000      	movs	r0, #0
1a0039a0:	e761      	b.n	1a003866 <gpioInit+0x4e>
1a0039a2:	bf00      	nop
1a0039a4:	400f4000 	.word	0x400f4000
1a0039a8:	40086000 	.word	0x40086000

1a0039ac <gpioWrite>:

}


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a0039ac:	b510      	push	{r4, lr}
1a0039ae:	b084      	sub	sp, #16
1a0039b0:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0039b2:	2300      	movs	r3, #0
1a0039b4:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0039b8:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0039bc:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0039c0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0039c4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0039c8:	f10d 030b 	add.w	r3, sp, #11
1a0039cc:	9301      	str	r3, [sp, #4]
1a0039ce:	ab03      	add	r3, sp, #12
1a0039d0:	9300      	str	r3, [sp, #0]
1a0039d2:	f10d 030d 	add.w	r3, sp, #13
1a0039d6:	f10d 020e 	add.w	r2, sp, #14
1a0039da:	f10d 010f 	add.w	r1, sp, #15
1a0039de:	f7ff ff01 	bl	1a0037e4 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a0039e2:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0039e6:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a0039ea:	3400      	adds	r4, #0
1a0039ec:	bf18      	it	ne
1a0039ee:	2401      	movne	r4, #1
1a0039f0:	015b      	lsls	r3, r3, #5
1a0039f2:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0039f6:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0039fa:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a0039fc:	2001      	movs	r0, #1
1a0039fe:	b004      	add	sp, #16
1a003a00:	bd10      	pop	{r4, pc}

1a003a02 <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a003a02:	b500      	push	{lr}
1a003a04:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a003a06:	2300      	movs	r3, #0
1a003a08:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003a0c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003a10:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003a14:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003a18:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003a1c:	f10d 030b 	add.w	r3, sp, #11
1a003a20:	9301      	str	r3, [sp, #4]
1a003a22:	ab03      	add	r3, sp, #12
1a003a24:	9300      	str	r3, [sp, #0]
1a003a26:	f10d 030d 	add.w	r3, sp, #13
1a003a2a:	f10d 020e 	add.w	r2, sp, #14
1a003a2e:	f10d 010f 	add.w	r1, sp, #15
1a003a32:	f7ff fed7 	bl	1a0037e4 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a003a36:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a003a3a:	f89d 200b 	ldrb.w	r2, [sp, #11]
 * @return	true of the GPIO is high, false if low
 * @note	It is recommended to use the Chip_GPIO_GetPinState() function instead.
 */
STATIC INLINE bool Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)
{
	return (bool) pGPIO->B[port][pin];
1a003a3e:	015b      	lsls	r3, r3, #5
1a003a40:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a003a44:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003a48:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a003a4a:	3000      	adds	r0, #0
1a003a4c:	bf18      	it	ne
1a003a4e:	2001      	movne	r0, #1
1a003a50:	b005      	add	sp, #20
1a003a52:	f85d fb04 	ldr.w	pc, [sp], #4

1a003a56 <gpioToggle>:
   return ret_val;
}


bool_t gpioToggle( gpioMap_t pin )
{
1a003a56:	b510      	push	{r4, lr}
1a003a58:	4604      	mov	r4, r0

   return gpioWrite( pin, !gpioRead(pin) );
1a003a5a:	f7ff ffd2 	bl	1a003a02 <gpioRead>
1a003a5e:	fab0 f180 	clz	r1, r0
1a003a62:	0949      	lsrs	r1, r1, #5
1a003a64:	4620      	mov	r0, r4
1a003a66:	f7ff ffa1 	bl	1a0039ac <gpioWrite>
}
1a003a6a:	bd10      	pop	{r4, pc}

1a003a6c <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a003a6c:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a003a6e:	4b04      	ldr	r3, [pc, #16]	; (1a003a80 <USB0_IRQHandler+0x14>)
1a003a70:	681b      	ldr	r3, [r3, #0]
1a003a72:	681b      	ldr	r3, [r3, #0]
1a003a74:	68db      	ldr	r3, [r3, #12]
1a003a76:	4a03      	ldr	r2, [pc, #12]	; (1a003a84 <USB0_IRQHandler+0x18>)
1a003a78:	6810      	ldr	r0, [r2, #0]
1a003a7a:	4798      	blx	r3
}
1a003a7c:	bd08      	pop	{r3, pc}
1a003a7e:	bf00      	nop
1a003a80:	10002bc0 	.word	0x10002bc0
1a003a84:	10002b4c 	.word	0x10002b4c

1a003a88 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a003a88:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a003a8a:	f7ff fb91 	bl	1a0031b0 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a003a8e:	4b3a      	ldr	r3, [pc, #232]	; (1a003b78 <boardInit+0xf0>)
1a003a90:	6818      	ldr	r0, [r3, #0]
1a003a92:	f7ff fcf7 	bl	1a003484 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a003a96:	2001      	movs	r0, #1
1a003a98:	2100      	movs	r1, #0
1a003a9a:	f7ff fe7d 	bl	1a003798 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a003a9e:	2105      	movs	r1, #5
1a003aa0:	2000      	movs	r0, #0
1a003aa2:	f7ff feb9 	bl	1a003818 <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a003aa6:	2100      	movs	r1, #0
1a003aa8:	2026      	movs	r0, #38	; 0x26
1a003aaa:	f7ff feb5 	bl	1a003818 <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a003aae:	2100      	movs	r1, #0
1a003ab0:	2027      	movs	r0, #39	; 0x27
1a003ab2:	f7ff feb1 	bl	1a003818 <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a003ab6:	2100      	movs	r1, #0
1a003ab8:	2028      	movs	r0, #40	; 0x28
1a003aba:	f7ff fead 	bl	1a003818 <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a003abe:	2100      	movs	r1, #0
1a003ac0:	2029      	movs	r0, #41	; 0x29
1a003ac2:	f7ff fea9 	bl	1a003818 <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a003ac6:	2101      	movs	r1, #1
1a003ac8:	202a      	movs	r0, #42	; 0x2a
1a003aca:	f7ff fea5 	bl	1a003818 <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a003ace:	2101      	movs	r1, #1
1a003ad0:	202b      	movs	r0, #43	; 0x2b
1a003ad2:	f7ff fea1 	bl	1a003818 <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a003ad6:	2101      	movs	r1, #1
1a003ad8:	202c      	movs	r0, #44	; 0x2c
1a003ada:	f7ff fe9d 	bl	1a003818 <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a003ade:	2101      	movs	r1, #1
1a003ae0:	202d      	movs	r0, #45	; 0x2d
1a003ae2:	f7ff fe99 	bl	1a003818 <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a003ae6:	2101      	movs	r1, #1
1a003ae8:	202e      	movs	r0, #46	; 0x2e
1a003aea:	f7ff fe95 	bl	1a003818 <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a003aee:	2101      	movs	r1, #1
1a003af0:	202f      	movs	r0, #47	; 0x2f
1a003af2:	f7ff fe91 	bl	1a003818 <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a003af6:	2100      	movs	r1, #0
1a003af8:	2030      	movs	r0, #48	; 0x30
1a003afa:	f7ff fe8d 	bl	1a003818 <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a003afe:	2100      	movs	r1, #0
1a003b00:	2031      	movs	r0, #49	; 0x31
1a003b02:	f7ff fe89 	bl	1a003818 <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a003b06:	2100      	movs	r1, #0
1a003b08:	2032      	movs	r0, #50	; 0x32
1a003b0a:	f7ff fe85 	bl	1a003818 <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a003b0e:	2100      	movs	r1, #0
1a003b10:	2033      	movs	r0, #51	; 0x33
1a003b12:	f7ff fe81 	bl	1a003818 <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a003b16:	2100      	movs	r1, #0
1a003b18:	2034      	movs	r0, #52	; 0x34
1a003b1a:	f7ff fe7d 	bl	1a003818 <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a003b1e:	2100      	movs	r1, #0
1a003b20:	2035      	movs	r0, #53	; 0x35
1a003b22:	f7ff fe79 	bl	1a003818 <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a003b26:	2100      	movs	r1, #0
1a003b28:	2036      	movs	r0, #54	; 0x36
1a003b2a:	f7ff fe75 	bl	1a003818 <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a003b2e:	2100      	movs	r1, #0
1a003b30:	2037      	movs	r0, #55	; 0x37
1a003b32:	f7ff fe71 	bl	1a003818 <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a003b36:	2101      	movs	r1, #1
1a003b38:	2038      	movs	r0, #56	; 0x38
1a003b3a:	f7ff fe6d 	bl	1a003818 <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a003b3e:	2101      	movs	r1, #1
1a003b40:	2039      	movs	r0, #57	; 0x39
1a003b42:	f7ff fe69 	bl	1a003818 <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a003b46:	2101      	movs	r1, #1
1a003b48:	203a      	movs	r0, #58	; 0x3a
1a003b4a:	f7ff fe65 	bl	1a003818 <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a003b4e:	2101      	movs	r1, #1
1a003b50:	203b      	movs	r0, #59	; 0x3b
1a003b52:	f7ff fe61 	bl	1a003818 <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a003b56:	2101      	movs	r1, #1
1a003b58:	203c      	movs	r0, #60	; 0x3c
1a003b5a:	f7ff fe5d 	bl	1a003818 <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a003b5e:	2101      	movs	r1, #1
1a003b60:	203d      	movs	r0, #61	; 0x3d
1a003b62:	f7ff fe59 	bl	1a003818 <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a003b66:	2101      	movs	r1, #1
1a003b68:	203e      	movs	r0, #62	; 0x3e
1a003b6a:	f7ff fe55 	bl	1a003818 <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a003b6e:	2101      	movs	r1, #1
1a003b70:	203f      	movs	r0, #63	; 0x3f
1a003b72:	f7ff fe51 	bl	1a003818 <gpioInit>

}
1a003b76:	bd08      	pop	{r3, pc}
1a003b78:	10002bbc 	.word	0x10002bbc

1a003b7c <printInitUart>:
{
   *printer = uart;
}

void printInitUart( print_t* printer, uartMap_t uart, uint32_t baudRate )
{
1a003b7c:	b508      	push	{r3, lr}
1a003b7e:	460b      	mov	r3, r1
   *printer = uart;
1a003b80:	7001      	strb	r1, [r0, #0]
   uartInit( uart, baudRate );
1a003b82:	4611      	mov	r1, r2
1a003b84:	4618      	mov	r0, r3
1a003b86:	f7ff fd8b 	bl	1a0036a0 <uartInit>
}
1a003b8a:	bd08      	pop	{r3, pc}

1a003b8c <printString>:


// Print String

void printString( print_t printer, const char* string )
{
1a003b8c:	b508      	push	{r3, lr}
   uartWriteString( printer, string );
1a003b8e:	f7ff fdd2 	bl	1a003736 <uartWriteString>
}
1a003b92:	bd08      	pop	{r3, pc}

1a003b94 <printEnter>:

void printEnter( print_t printer )
{
1a003b94:	b508      	push	{r3, lr}
   uartWriteString( printer, PRINT_ENTER_STRING );
1a003b96:	4902      	ldr	r1, [pc, #8]	; (1a003ba0 <printEnter+0xc>)
1a003b98:	f7ff fdcd 	bl	1a003736 <uartWriteString>
}
1a003b9c:	bd08      	pop	{r3, pc}
1a003b9e:	bf00      	nop
1a003ba0:	1a005494 	.word	0x1a005494

1a003ba4 <__aeabi_uldivmod>:
1a003ba4:	b953      	cbnz	r3, 1a003bbc <__aeabi_uldivmod+0x18>
1a003ba6:	b94a      	cbnz	r2, 1a003bbc <__aeabi_uldivmod+0x18>
1a003ba8:	2900      	cmp	r1, #0
1a003baa:	bf08      	it	eq
1a003bac:	2800      	cmpeq	r0, #0
1a003bae:	bf1c      	itt	ne
1a003bb0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a003bb4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a003bb8:	f000 b972 	b.w	1a003ea0 <__aeabi_idiv0>
1a003bbc:	f1ad 0c08 	sub.w	ip, sp, #8
1a003bc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a003bc4:	f000 f806 	bl	1a003bd4 <__udivmoddi4>
1a003bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
1a003bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003bd0:	b004      	add	sp, #16
1a003bd2:	4770      	bx	lr

1a003bd4 <__udivmoddi4>:
1a003bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003bd8:	9e08      	ldr	r6, [sp, #32]
1a003bda:	4604      	mov	r4, r0
1a003bdc:	4688      	mov	r8, r1
1a003bde:	2b00      	cmp	r3, #0
1a003be0:	d14b      	bne.n	1a003c7a <__udivmoddi4+0xa6>
1a003be2:	428a      	cmp	r2, r1
1a003be4:	4615      	mov	r5, r2
1a003be6:	d967      	bls.n	1a003cb8 <__udivmoddi4+0xe4>
1a003be8:	fab2 f282 	clz	r2, r2
1a003bec:	b14a      	cbz	r2, 1a003c02 <__udivmoddi4+0x2e>
1a003bee:	f1c2 0720 	rsb	r7, r2, #32
1a003bf2:	fa01 f302 	lsl.w	r3, r1, r2
1a003bf6:	fa20 f707 	lsr.w	r7, r0, r7
1a003bfa:	4095      	lsls	r5, r2
1a003bfc:	ea47 0803 	orr.w	r8, r7, r3
1a003c00:	4094      	lsls	r4, r2
1a003c02:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003c06:	0c23      	lsrs	r3, r4, #16
1a003c08:	fbb8 f7fe 	udiv	r7, r8, lr
1a003c0c:	fa1f fc85 	uxth.w	ip, r5
1a003c10:	fb0e 8817 	mls	r8, lr, r7, r8
1a003c14:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a003c18:	fb07 f10c 	mul.w	r1, r7, ip
1a003c1c:	4299      	cmp	r1, r3
1a003c1e:	d909      	bls.n	1a003c34 <__udivmoddi4+0x60>
1a003c20:	18eb      	adds	r3, r5, r3
1a003c22:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a003c26:	f080 811b 	bcs.w	1a003e60 <__udivmoddi4+0x28c>
1a003c2a:	4299      	cmp	r1, r3
1a003c2c:	f240 8118 	bls.w	1a003e60 <__udivmoddi4+0x28c>
1a003c30:	3f02      	subs	r7, #2
1a003c32:	442b      	add	r3, r5
1a003c34:	1a5b      	subs	r3, r3, r1
1a003c36:	b2a4      	uxth	r4, r4
1a003c38:	fbb3 f0fe 	udiv	r0, r3, lr
1a003c3c:	fb0e 3310 	mls	r3, lr, r0, r3
1a003c40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a003c44:	fb00 fc0c 	mul.w	ip, r0, ip
1a003c48:	45a4      	cmp	ip, r4
1a003c4a:	d909      	bls.n	1a003c60 <__udivmoddi4+0x8c>
1a003c4c:	192c      	adds	r4, r5, r4
1a003c4e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a003c52:	f080 8107 	bcs.w	1a003e64 <__udivmoddi4+0x290>
1a003c56:	45a4      	cmp	ip, r4
1a003c58:	f240 8104 	bls.w	1a003e64 <__udivmoddi4+0x290>
1a003c5c:	3802      	subs	r0, #2
1a003c5e:	442c      	add	r4, r5
1a003c60:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a003c64:	eba4 040c 	sub.w	r4, r4, ip
1a003c68:	2700      	movs	r7, #0
1a003c6a:	b11e      	cbz	r6, 1a003c74 <__udivmoddi4+0xa0>
1a003c6c:	40d4      	lsrs	r4, r2
1a003c6e:	2300      	movs	r3, #0
1a003c70:	e9c6 4300 	strd	r4, r3, [r6]
1a003c74:	4639      	mov	r1, r7
1a003c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003c7a:	428b      	cmp	r3, r1
1a003c7c:	d909      	bls.n	1a003c92 <__udivmoddi4+0xbe>
1a003c7e:	2e00      	cmp	r6, #0
1a003c80:	f000 80eb 	beq.w	1a003e5a <__udivmoddi4+0x286>
1a003c84:	2700      	movs	r7, #0
1a003c86:	e9c6 0100 	strd	r0, r1, [r6]
1a003c8a:	4638      	mov	r0, r7
1a003c8c:	4639      	mov	r1, r7
1a003c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003c92:	fab3 f783 	clz	r7, r3
1a003c96:	2f00      	cmp	r7, #0
1a003c98:	d147      	bne.n	1a003d2a <__udivmoddi4+0x156>
1a003c9a:	428b      	cmp	r3, r1
1a003c9c:	d302      	bcc.n	1a003ca4 <__udivmoddi4+0xd0>
1a003c9e:	4282      	cmp	r2, r0
1a003ca0:	f200 80fa 	bhi.w	1a003e98 <__udivmoddi4+0x2c4>
1a003ca4:	1a84      	subs	r4, r0, r2
1a003ca6:	eb61 0303 	sbc.w	r3, r1, r3
1a003caa:	2001      	movs	r0, #1
1a003cac:	4698      	mov	r8, r3
1a003cae:	2e00      	cmp	r6, #0
1a003cb0:	d0e0      	beq.n	1a003c74 <__udivmoddi4+0xa0>
1a003cb2:	e9c6 4800 	strd	r4, r8, [r6]
1a003cb6:	e7dd      	b.n	1a003c74 <__udivmoddi4+0xa0>
1a003cb8:	b902      	cbnz	r2, 1a003cbc <__udivmoddi4+0xe8>
1a003cba:	deff      	udf	#255	; 0xff
1a003cbc:	fab2 f282 	clz	r2, r2
1a003cc0:	2a00      	cmp	r2, #0
1a003cc2:	f040 808f 	bne.w	1a003de4 <__udivmoddi4+0x210>
1a003cc6:	1b49      	subs	r1, r1, r5
1a003cc8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003ccc:	fa1f f885 	uxth.w	r8, r5
1a003cd0:	2701      	movs	r7, #1
1a003cd2:	fbb1 fcfe 	udiv	ip, r1, lr
1a003cd6:	0c23      	lsrs	r3, r4, #16
1a003cd8:	fb0e 111c 	mls	r1, lr, ip, r1
1a003cdc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a003ce0:	fb08 f10c 	mul.w	r1, r8, ip
1a003ce4:	4299      	cmp	r1, r3
1a003ce6:	d907      	bls.n	1a003cf8 <__udivmoddi4+0x124>
1a003ce8:	18eb      	adds	r3, r5, r3
1a003cea:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a003cee:	d202      	bcs.n	1a003cf6 <__udivmoddi4+0x122>
1a003cf0:	4299      	cmp	r1, r3
1a003cf2:	f200 80cd 	bhi.w	1a003e90 <__udivmoddi4+0x2bc>
1a003cf6:	4684      	mov	ip, r0
1a003cf8:	1a59      	subs	r1, r3, r1
1a003cfa:	b2a3      	uxth	r3, r4
1a003cfc:	fbb1 f0fe 	udiv	r0, r1, lr
1a003d00:	fb0e 1410 	mls	r4, lr, r0, r1
1a003d04:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a003d08:	fb08 f800 	mul.w	r8, r8, r0
1a003d0c:	45a0      	cmp	r8, r4
1a003d0e:	d907      	bls.n	1a003d20 <__udivmoddi4+0x14c>
1a003d10:	192c      	adds	r4, r5, r4
1a003d12:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a003d16:	d202      	bcs.n	1a003d1e <__udivmoddi4+0x14a>
1a003d18:	45a0      	cmp	r8, r4
1a003d1a:	f200 80b6 	bhi.w	1a003e8a <__udivmoddi4+0x2b6>
1a003d1e:	4618      	mov	r0, r3
1a003d20:	eba4 0408 	sub.w	r4, r4, r8
1a003d24:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a003d28:	e79f      	b.n	1a003c6a <__udivmoddi4+0x96>
1a003d2a:	f1c7 0c20 	rsb	ip, r7, #32
1a003d2e:	40bb      	lsls	r3, r7
1a003d30:	fa22 fe0c 	lsr.w	lr, r2, ip
1a003d34:	ea4e 0e03 	orr.w	lr, lr, r3
1a003d38:	fa01 f407 	lsl.w	r4, r1, r7
1a003d3c:	fa20 f50c 	lsr.w	r5, r0, ip
1a003d40:	fa21 f30c 	lsr.w	r3, r1, ip
1a003d44:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a003d48:	4325      	orrs	r5, r4
1a003d4a:	fbb3 f9f8 	udiv	r9, r3, r8
1a003d4e:	0c2c      	lsrs	r4, r5, #16
1a003d50:	fb08 3319 	mls	r3, r8, r9, r3
1a003d54:	fa1f fa8e 	uxth.w	sl, lr
1a003d58:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a003d5c:	fb09 f40a 	mul.w	r4, r9, sl
1a003d60:	429c      	cmp	r4, r3
1a003d62:	fa02 f207 	lsl.w	r2, r2, r7
1a003d66:	fa00 f107 	lsl.w	r1, r0, r7
1a003d6a:	d90b      	bls.n	1a003d84 <__udivmoddi4+0x1b0>
1a003d6c:	eb1e 0303 	adds.w	r3, lr, r3
1a003d70:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a003d74:	f080 8087 	bcs.w	1a003e86 <__udivmoddi4+0x2b2>
1a003d78:	429c      	cmp	r4, r3
1a003d7a:	f240 8084 	bls.w	1a003e86 <__udivmoddi4+0x2b2>
1a003d7e:	f1a9 0902 	sub.w	r9, r9, #2
1a003d82:	4473      	add	r3, lr
1a003d84:	1b1b      	subs	r3, r3, r4
1a003d86:	b2ad      	uxth	r5, r5
1a003d88:	fbb3 f0f8 	udiv	r0, r3, r8
1a003d8c:	fb08 3310 	mls	r3, r8, r0, r3
1a003d90:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a003d94:	fb00 fa0a 	mul.w	sl, r0, sl
1a003d98:	45a2      	cmp	sl, r4
1a003d9a:	d908      	bls.n	1a003dae <__udivmoddi4+0x1da>
1a003d9c:	eb1e 0404 	adds.w	r4, lr, r4
1a003da0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a003da4:	d26b      	bcs.n	1a003e7e <__udivmoddi4+0x2aa>
1a003da6:	45a2      	cmp	sl, r4
1a003da8:	d969      	bls.n	1a003e7e <__udivmoddi4+0x2aa>
1a003daa:	3802      	subs	r0, #2
1a003dac:	4474      	add	r4, lr
1a003dae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a003db2:	fba0 8902 	umull	r8, r9, r0, r2
1a003db6:	eba4 040a 	sub.w	r4, r4, sl
1a003dba:	454c      	cmp	r4, r9
1a003dbc:	46c2      	mov	sl, r8
1a003dbe:	464b      	mov	r3, r9
1a003dc0:	d354      	bcc.n	1a003e6c <__udivmoddi4+0x298>
1a003dc2:	d051      	beq.n	1a003e68 <__udivmoddi4+0x294>
1a003dc4:	2e00      	cmp	r6, #0
1a003dc6:	d069      	beq.n	1a003e9c <__udivmoddi4+0x2c8>
1a003dc8:	ebb1 050a 	subs.w	r5, r1, sl
1a003dcc:	eb64 0403 	sbc.w	r4, r4, r3
1a003dd0:	fa04 fc0c 	lsl.w	ip, r4, ip
1a003dd4:	40fd      	lsrs	r5, r7
1a003dd6:	40fc      	lsrs	r4, r7
1a003dd8:	ea4c 0505 	orr.w	r5, ip, r5
1a003ddc:	e9c6 5400 	strd	r5, r4, [r6]
1a003de0:	2700      	movs	r7, #0
1a003de2:	e747      	b.n	1a003c74 <__udivmoddi4+0xa0>
1a003de4:	f1c2 0320 	rsb	r3, r2, #32
1a003de8:	fa20 f703 	lsr.w	r7, r0, r3
1a003dec:	4095      	lsls	r5, r2
1a003dee:	fa01 f002 	lsl.w	r0, r1, r2
1a003df2:	fa21 f303 	lsr.w	r3, r1, r3
1a003df6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003dfa:	4338      	orrs	r0, r7
1a003dfc:	0c01      	lsrs	r1, r0, #16
1a003dfe:	fbb3 f7fe 	udiv	r7, r3, lr
1a003e02:	fa1f f885 	uxth.w	r8, r5
1a003e06:	fb0e 3317 	mls	r3, lr, r7, r3
1a003e0a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a003e0e:	fb07 f308 	mul.w	r3, r7, r8
1a003e12:	428b      	cmp	r3, r1
1a003e14:	fa04 f402 	lsl.w	r4, r4, r2
1a003e18:	d907      	bls.n	1a003e2a <__udivmoddi4+0x256>
1a003e1a:	1869      	adds	r1, r5, r1
1a003e1c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a003e20:	d22f      	bcs.n	1a003e82 <__udivmoddi4+0x2ae>
1a003e22:	428b      	cmp	r3, r1
1a003e24:	d92d      	bls.n	1a003e82 <__udivmoddi4+0x2ae>
1a003e26:	3f02      	subs	r7, #2
1a003e28:	4429      	add	r1, r5
1a003e2a:	1acb      	subs	r3, r1, r3
1a003e2c:	b281      	uxth	r1, r0
1a003e2e:	fbb3 f0fe 	udiv	r0, r3, lr
1a003e32:	fb0e 3310 	mls	r3, lr, r0, r3
1a003e36:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a003e3a:	fb00 f308 	mul.w	r3, r0, r8
1a003e3e:	428b      	cmp	r3, r1
1a003e40:	d907      	bls.n	1a003e52 <__udivmoddi4+0x27e>
1a003e42:	1869      	adds	r1, r5, r1
1a003e44:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a003e48:	d217      	bcs.n	1a003e7a <__udivmoddi4+0x2a6>
1a003e4a:	428b      	cmp	r3, r1
1a003e4c:	d915      	bls.n	1a003e7a <__udivmoddi4+0x2a6>
1a003e4e:	3802      	subs	r0, #2
1a003e50:	4429      	add	r1, r5
1a003e52:	1ac9      	subs	r1, r1, r3
1a003e54:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a003e58:	e73b      	b.n	1a003cd2 <__udivmoddi4+0xfe>
1a003e5a:	4637      	mov	r7, r6
1a003e5c:	4630      	mov	r0, r6
1a003e5e:	e709      	b.n	1a003c74 <__udivmoddi4+0xa0>
1a003e60:	4607      	mov	r7, r0
1a003e62:	e6e7      	b.n	1a003c34 <__udivmoddi4+0x60>
1a003e64:	4618      	mov	r0, r3
1a003e66:	e6fb      	b.n	1a003c60 <__udivmoddi4+0x8c>
1a003e68:	4541      	cmp	r1, r8
1a003e6a:	d2ab      	bcs.n	1a003dc4 <__udivmoddi4+0x1f0>
1a003e6c:	ebb8 0a02 	subs.w	sl, r8, r2
1a003e70:	eb69 020e 	sbc.w	r2, r9, lr
1a003e74:	3801      	subs	r0, #1
1a003e76:	4613      	mov	r3, r2
1a003e78:	e7a4      	b.n	1a003dc4 <__udivmoddi4+0x1f0>
1a003e7a:	4660      	mov	r0, ip
1a003e7c:	e7e9      	b.n	1a003e52 <__udivmoddi4+0x27e>
1a003e7e:	4618      	mov	r0, r3
1a003e80:	e795      	b.n	1a003dae <__udivmoddi4+0x1da>
1a003e82:	4667      	mov	r7, ip
1a003e84:	e7d1      	b.n	1a003e2a <__udivmoddi4+0x256>
1a003e86:	4681      	mov	r9, r0
1a003e88:	e77c      	b.n	1a003d84 <__udivmoddi4+0x1b0>
1a003e8a:	3802      	subs	r0, #2
1a003e8c:	442c      	add	r4, r5
1a003e8e:	e747      	b.n	1a003d20 <__udivmoddi4+0x14c>
1a003e90:	f1ac 0c02 	sub.w	ip, ip, #2
1a003e94:	442b      	add	r3, r5
1a003e96:	e72f      	b.n	1a003cf8 <__udivmoddi4+0x124>
1a003e98:	4638      	mov	r0, r7
1a003e9a:	e708      	b.n	1a003cae <__udivmoddi4+0xda>
1a003e9c:	4637      	mov	r7, r6
1a003e9e:	e6e9      	b.n	1a003c74 <__udivmoddi4+0xa0>

1a003ea0 <__aeabi_idiv0>:
1a003ea0:	4770      	bx	lr
1a003ea2:	bf00      	nop

1a003ea4 <__libc_init_array>:
1a003ea4:	b570      	push	{r4, r5, r6, lr}
1a003ea6:	4e0d      	ldr	r6, [pc, #52]	; (1a003edc <__libc_init_array+0x38>)
1a003ea8:	4c0d      	ldr	r4, [pc, #52]	; (1a003ee0 <__libc_init_array+0x3c>)
1a003eaa:	1ba4      	subs	r4, r4, r6
1a003eac:	10a4      	asrs	r4, r4, #2
1a003eae:	2500      	movs	r5, #0
1a003eb0:	42a5      	cmp	r5, r4
1a003eb2:	d109      	bne.n	1a003ec8 <__libc_init_array+0x24>
1a003eb4:	4e0b      	ldr	r6, [pc, #44]	; (1a003ee4 <__libc_init_array+0x40>)
1a003eb6:	4c0c      	ldr	r4, [pc, #48]	; (1a003ee8 <__libc_init_array+0x44>)
1a003eb8:	f7fc fba9 	bl	1a00060e <_init>
1a003ebc:	1ba4      	subs	r4, r4, r6
1a003ebe:	10a4      	asrs	r4, r4, #2
1a003ec0:	2500      	movs	r5, #0
1a003ec2:	42a5      	cmp	r5, r4
1a003ec4:	d105      	bne.n	1a003ed2 <__libc_init_array+0x2e>
1a003ec6:	bd70      	pop	{r4, r5, r6, pc}
1a003ec8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a003ecc:	4798      	blx	r3
1a003ece:	3501      	adds	r5, #1
1a003ed0:	e7ee      	b.n	1a003eb0 <__libc_init_array+0xc>
1a003ed2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a003ed6:	4798      	blx	r3
1a003ed8:	3501      	adds	r5, #1
1a003eda:	e7f2      	b.n	1a003ec2 <__libc_init_array+0x1e>
1a003edc:	1a005530 	.word	0x1a005530
1a003ee0:	1a005530 	.word	0x1a005530
1a003ee4:	1a005530 	.word	0x1a005530
1a003ee8:	1a005534 	.word	0x1a005534

1a003eec <memcpy>:
1a003eec:	b510      	push	{r4, lr}
1a003eee:	1e43      	subs	r3, r0, #1
1a003ef0:	440a      	add	r2, r1
1a003ef2:	4291      	cmp	r1, r2
1a003ef4:	d100      	bne.n	1a003ef8 <memcpy+0xc>
1a003ef6:	bd10      	pop	{r4, pc}
1a003ef8:	f811 4b01 	ldrb.w	r4, [r1], #1
1a003efc:	f803 4f01 	strb.w	r4, [r3, #1]!
1a003f00:	e7f7      	b.n	1a003ef2 <memcpy+0x6>

1a003f02 <memset>:
1a003f02:	4402      	add	r2, r0
1a003f04:	4603      	mov	r3, r0
1a003f06:	4293      	cmp	r3, r2
1a003f08:	d100      	bne.n	1a003f0c <memset+0xa>
1a003f0a:	4770      	bx	lr
1a003f0c:	f803 1b01 	strb.w	r1, [r3], #1
1a003f10:	e7f9      	b.n	1a003f06 <memset+0x4>
1a003f12:	Address 0x000000001a003f12 is out of bounds.


1a003f14 <iprintf>:
1a003f14:	b40f      	push	{r0, r1, r2, r3}
1a003f16:	4b0a      	ldr	r3, [pc, #40]	; (1a003f40 <iprintf+0x2c>)
1a003f18:	b513      	push	{r0, r1, r4, lr}
1a003f1a:	681c      	ldr	r4, [r3, #0]
1a003f1c:	b124      	cbz	r4, 1a003f28 <iprintf+0x14>
1a003f1e:	69a3      	ldr	r3, [r4, #24]
1a003f20:	b913      	cbnz	r3, 1a003f28 <iprintf+0x14>
1a003f22:	4620      	mov	r0, r4
1a003f24:	f000 fa56 	bl	1a0043d4 <__sinit>
1a003f28:	ab05      	add	r3, sp, #20
1a003f2a:	9a04      	ldr	r2, [sp, #16]
1a003f2c:	68a1      	ldr	r1, [r4, #8]
1a003f2e:	9301      	str	r3, [sp, #4]
1a003f30:	4620      	mov	r0, r4
1a003f32:	f000 fd61 	bl	1a0049f8 <_vfiprintf_r>
1a003f36:	b002      	add	sp, #8
1a003f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a003f3c:	b004      	add	sp, #16
1a003f3e:	4770      	bx	lr
1a003f40:	10000040 	.word	0x10000040

1a003f44 <_puts_r>:
1a003f44:	b570      	push	{r4, r5, r6, lr}
1a003f46:	460e      	mov	r6, r1
1a003f48:	4605      	mov	r5, r0
1a003f4a:	b118      	cbz	r0, 1a003f54 <_puts_r+0x10>
1a003f4c:	6983      	ldr	r3, [r0, #24]
1a003f4e:	b90b      	cbnz	r3, 1a003f54 <_puts_r+0x10>
1a003f50:	f000 fa40 	bl	1a0043d4 <__sinit>
1a003f54:	69ab      	ldr	r3, [r5, #24]
1a003f56:	68ac      	ldr	r4, [r5, #8]
1a003f58:	b913      	cbnz	r3, 1a003f60 <_puts_r+0x1c>
1a003f5a:	4628      	mov	r0, r5
1a003f5c:	f000 fa3a 	bl	1a0043d4 <__sinit>
1a003f60:	4b23      	ldr	r3, [pc, #140]	; (1a003ff0 <_puts_r+0xac>)
1a003f62:	429c      	cmp	r4, r3
1a003f64:	d117      	bne.n	1a003f96 <_puts_r+0x52>
1a003f66:	686c      	ldr	r4, [r5, #4]
1a003f68:	89a3      	ldrh	r3, [r4, #12]
1a003f6a:	071b      	lsls	r3, r3, #28
1a003f6c:	d51d      	bpl.n	1a003faa <_puts_r+0x66>
1a003f6e:	6923      	ldr	r3, [r4, #16]
1a003f70:	b1db      	cbz	r3, 1a003faa <_puts_r+0x66>
1a003f72:	3e01      	subs	r6, #1
1a003f74:	68a3      	ldr	r3, [r4, #8]
1a003f76:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a003f7a:	3b01      	subs	r3, #1
1a003f7c:	60a3      	str	r3, [r4, #8]
1a003f7e:	b9e9      	cbnz	r1, 1a003fbc <_puts_r+0x78>
1a003f80:	2b00      	cmp	r3, #0
1a003f82:	da2e      	bge.n	1a003fe2 <_puts_r+0x9e>
1a003f84:	4622      	mov	r2, r4
1a003f86:	210a      	movs	r1, #10
1a003f88:	4628      	mov	r0, r5
1a003f8a:	f000 f873 	bl	1a004074 <__swbuf_r>
1a003f8e:	3001      	adds	r0, #1
1a003f90:	d011      	beq.n	1a003fb6 <_puts_r+0x72>
1a003f92:	200a      	movs	r0, #10
1a003f94:	e011      	b.n	1a003fba <_puts_r+0x76>
1a003f96:	4b17      	ldr	r3, [pc, #92]	; (1a003ff4 <_puts_r+0xb0>)
1a003f98:	429c      	cmp	r4, r3
1a003f9a:	d101      	bne.n	1a003fa0 <_puts_r+0x5c>
1a003f9c:	68ac      	ldr	r4, [r5, #8]
1a003f9e:	e7e3      	b.n	1a003f68 <_puts_r+0x24>
1a003fa0:	4b15      	ldr	r3, [pc, #84]	; (1a003ff8 <_puts_r+0xb4>)
1a003fa2:	429c      	cmp	r4, r3
1a003fa4:	bf08      	it	eq
1a003fa6:	68ec      	ldreq	r4, [r5, #12]
1a003fa8:	e7de      	b.n	1a003f68 <_puts_r+0x24>
1a003faa:	4621      	mov	r1, r4
1a003fac:	4628      	mov	r0, r5
1a003fae:	f000 f8b3 	bl	1a004118 <__swsetup_r>
1a003fb2:	2800      	cmp	r0, #0
1a003fb4:	d0dd      	beq.n	1a003f72 <_puts_r+0x2e>
1a003fb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003fba:	bd70      	pop	{r4, r5, r6, pc}
1a003fbc:	2b00      	cmp	r3, #0
1a003fbe:	da04      	bge.n	1a003fca <_puts_r+0x86>
1a003fc0:	69a2      	ldr	r2, [r4, #24]
1a003fc2:	429a      	cmp	r2, r3
1a003fc4:	dc06      	bgt.n	1a003fd4 <_puts_r+0x90>
1a003fc6:	290a      	cmp	r1, #10
1a003fc8:	d004      	beq.n	1a003fd4 <_puts_r+0x90>
1a003fca:	6823      	ldr	r3, [r4, #0]
1a003fcc:	1c5a      	adds	r2, r3, #1
1a003fce:	6022      	str	r2, [r4, #0]
1a003fd0:	7019      	strb	r1, [r3, #0]
1a003fd2:	e7cf      	b.n	1a003f74 <_puts_r+0x30>
1a003fd4:	4622      	mov	r2, r4
1a003fd6:	4628      	mov	r0, r5
1a003fd8:	f000 f84c 	bl	1a004074 <__swbuf_r>
1a003fdc:	3001      	adds	r0, #1
1a003fde:	d1c9      	bne.n	1a003f74 <_puts_r+0x30>
1a003fe0:	e7e9      	b.n	1a003fb6 <_puts_r+0x72>
1a003fe2:	6823      	ldr	r3, [r4, #0]
1a003fe4:	200a      	movs	r0, #10
1a003fe6:	1c5a      	adds	r2, r3, #1
1a003fe8:	6022      	str	r2, [r4, #0]
1a003fea:	7018      	strb	r0, [r3, #0]
1a003fec:	e7e5      	b.n	1a003fba <_puts_r+0x76>
1a003fee:	bf00      	nop
1a003ff0:	1a0054b8 	.word	0x1a0054b8
1a003ff4:	1a0054d8 	.word	0x1a0054d8
1a003ff8:	1a005498 	.word	0x1a005498

1a003ffc <puts>:
1a003ffc:	4b02      	ldr	r3, [pc, #8]	; (1a004008 <puts+0xc>)
1a003ffe:	4601      	mov	r1, r0
1a004000:	6818      	ldr	r0, [r3, #0]
1a004002:	f7ff bf9f 	b.w	1a003f44 <_puts_r>
1a004006:	bf00      	nop
1a004008:	10000040 	.word	0x10000040

1a00400c <sniprintf>:
1a00400c:	b40c      	push	{r2, r3}
1a00400e:	b530      	push	{r4, r5, lr}
1a004010:	4b17      	ldr	r3, [pc, #92]	; (1a004070 <sniprintf+0x64>)
1a004012:	1e0c      	subs	r4, r1, #0
1a004014:	b09d      	sub	sp, #116	; 0x74
1a004016:	681d      	ldr	r5, [r3, #0]
1a004018:	da08      	bge.n	1a00402c <sniprintf+0x20>
1a00401a:	238b      	movs	r3, #139	; 0x8b
1a00401c:	602b      	str	r3, [r5, #0]
1a00401e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004022:	b01d      	add	sp, #116	; 0x74
1a004024:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
1a004028:	b002      	add	sp, #8
1a00402a:	4770      	bx	lr
1a00402c:	f44f 7302 	mov.w	r3, #520	; 0x208
1a004030:	f8ad 3014 	strh.w	r3, [sp, #20]
1a004034:	bf14      	ite	ne
1a004036:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
1a00403a:	4623      	moveq	r3, r4
1a00403c:	9304      	str	r3, [sp, #16]
1a00403e:	9307      	str	r3, [sp, #28]
1a004040:	f64f 73ff 	movw	r3, #65535	; 0xffff
1a004044:	9002      	str	r0, [sp, #8]
1a004046:	9006      	str	r0, [sp, #24]
1a004048:	f8ad 3016 	strh.w	r3, [sp, #22]
1a00404c:	9a20      	ldr	r2, [sp, #128]	; 0x80
1a00404e:	ab21      	add	r3, sp, #132	; 0x84
1a004050:	a902      	add	r1, sp, #8
1a004052:	4628      	mov	r0, r5
1a004054:	9301      	str	r3, [sp, #4]
1a004056:	f000 fbad 	bl	1a0047b4 <_svfiprintf_r>
1a00405a:	1c43      	adds	r3, r0, #1
1a00405c:	bfbc      	itt	lt
1a00405e:	238b      	movlt	r3, #139	; 0x8b
1a004060:	602b      	strlt	r3, [r5, #0]
1a004062:	2c00      	cmp	r4, #0
1a004064:	d0dd      	beq.n	1a004022 <sniprintf+0x16>
1a004066:	9b02      	ldr	r3, [sp, #8]
1a004068:	2200      	movs	r2, #0
1a00406a:	701a      	strb	r2, [r3, #0]
1a00406c:	e7d9      	b.n	1a004022 <sniprintf+0x16>
1a00406e:	bf00      	nop
1a004070:	10000040 	.word	0x10000040

1a004074 <__swbuf_r>:
1a004074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004076:	460e      	mov	r6, r1
1a004078:	4614      	mov	r4, r2
1a00407a:	4605      	mov	r5, r0
1a00407c:	b118      	cbz	r0, 1a004086 <__swbuf_r+0x12>
1a00407e:	6983      	ldr	r3, [r0, #24]
1a004080:	b90b      	cbnz	r3, 1a004086 <__swbuf_r+0x12>
1a004082:	f000 f9a7 	bl	1a0043d4 <__sinit>
1a004086:	4b21      	ldr	r3, [pc, #132]	; (1a00410c <__swbuf_r+0x98>)
1a004088:	429c      	cmp	r4, r3
1a00408a:	d12a      	bne.n	1a0040e2 <__swbuf_r+0x6e>
1a00408c:	686c      	ldr	r4, [r5, #4]
1a00408e:	69a3      	ldr	r3, [r4, #24]
1a004090:	60a3      	str	r3, [r4, #8]
1a004092:	89a3      	ldrh	r3, [r4, #12]
1a004094:	071a      	lsls	r2, r3, #28
1a004096:	d52e      	bpl.n	1a0040f6 <__swbuf_r+0x82>
1a004098:	6923      	ldr	r3, [r4, #16]
1a00409a:	b363      	cbz	r3, 1a0040f6 <__swbuf_r+0x82>
1a00409c:	6923      	ldr	r3, [r4, #16]
1a00409e:	6820      	ldr	r0, [r4, #0]
1a0040a0:	1ac0      	subs	r0, r0, r3
1a0040a2:	6963      	ldr	r3, [r4, #20]
1a0040a4:	b2f6      	uxtb	r6, r6
1a0040a6:	4283      	cmp	r3, r0
1a0040a8:	4637      	mov	r7, r6
1a0040aa:	dc04      	bgt.n	1a0040b6 <__swbuf_r+0x42>
1a0040ac:	4621      	mov	r1, r4
1a0040ae:	4628      	mov	r0, r5
1a0040b0:	f000 f926 	bl	1a004300 <_fflush_r>
1a0040b4:	bb28      	cbnz	r0, 1a004102 <__swbuf_r+0x8e>
1a0040b6:	68a3      	ldr	r3, [r4, #8]
1a0040b8:	3b01      	subs	r3, #1
1a0040ba:	60a3      	str	r3, [r4, #8]
1a0040bc:	6823      	ldr	r3, [r4, #0]
1a0040be:	1c5a      	adds	r2, r3, #1
1a0040c0:	6022      	str	r2, [r4, #0]
1a0040c2:	701e      	strb	r6, [r3, #0]
1a0040c4:	6963      	ldr	r3, [r4, #20]
1a0040c6:	3001      	adds	r0, #1
1a0040c8:	4283      	cmp	r3, r0
1a0040ca:	d004      	beq.n	1a0040d6 <__swbuf_r+0x62>
1a0040cc:	89a3      	ldrh	r3, [r4, #12]
1a0040ce:	07db      	lsls	r3, r3, #31
1a0040d0:	d519      	bpl.n	1a004106 <__swbuf_r+0x92>
1a0040d2:	2e0a      	cmp	r6, #10
1a0040d4:	d117      	bne.n	1a004106 <__swbuf_r+0x92>
1a0040d6:	4621      	mov	r1, r4
1a0040d8:	4628      	mov	r0, r5
1a0040da:	f000 f911 	bl	1a004300 <_fflush_r>
1a0040de:	b190      	cbz	r0, 1a004106 <__swbuf_r+0x92>
1a0040e0:	e00f      	b.n	1a004102 <__swbuf_r+0x8e>
1a0040e2:	4b0b      	ldr	r3, [pc, #44]	; (1a004110 <__swbuf_r+0x9c>)
1a0040e4:	429c      	cmp	r4, r3
1a0040e6:	d101      	bne.n	1a0040ec <__swbuf_r+0x78>
1a0040e8:	68ac      	ldr	r4, [r5, #8]
1a0040ea:	e7d0      	b.n	1a00408e <__swbuf_r+0x1a>
1a0040ec:	4b09      	ldr	r3, [pc, #36]	; (1a004114 <__swbuf_r+0xa0>)
1a0040ee:	429c      	cmp	r4, r3
1a0040f0:	bf08      	it	eq
1a0040f2:	68ec      	ldreq	r4, [r5, #12]
1a0040f4:	e7cb      	b.n	1a00408e <__swbuf_r+0x1a>
1a0040f6:	4621      	mov	r1, r4
1a0040f8:	4628      	mov	r0, r5
1a0040fa:	f000 f80d 	bl	1a004118 <__swsetup_r>
1a0040fe:	2800      	cmp	r0, #0
1a004100:	d0cc      	beq.n	1a00409c <__swbuf_r+0x28>
1a004102:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a004106:	4638      	mov	r0, r7
1a004108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00410a:	bf00      	nop
1a00410c:	1a0054b8 	.word	0x1a0054b8
1a004110:	1a0054d8 	.word	0x1a0054d8
1a004114:	1a005498 	.word	0x1a005498

1a004118 <__swsetup_r>:
1a004118:	4b32      	ldr	r3, [pc, #200]	; (1a0041e4 <__swsetup_r+0xcc>)
1a00411a:	b570      	push	{r4, r5, r6, lr}
1a00411c:	681d      	ldr	r5, [r3, #0]
1a00411e:	4606      	mov	r6, r0
1a004120:	460c      	mov	r4, r1
1a004122:	b125      	cbz	r5, 1a00412e <__swsetup_r+0x16>
1a004124:	69ab      	ldr	r3, [r5, #24]
1a004126:	b913      	cbnz	r3, 1a00412e <__swsetup_r+0x16>
1a004128:	4628      	mov	r0, r5
1a00412a:	f000 f953 	bl	1a0043d4 <__sinit>
1a00412e:	4b2e      	ldr	r3, [pc, #184]	; (1a0041e8 <__swsetup_r+0xd0>)
1a004130:	429c      	cmp	r4, r3
1a004132:	d10f      	bne.n	1a004154 <__swsetup_r+0x3c>
1a004134:	686c      	ldr	r4, [r5, #4]
1a004136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00413a:	b29a      	uxth	r2, r3
1a00413c:	0715      	lsls	r5, r2, #28
1a00413e:	d42c      	bmi.n	1a00419a <__swsetup_r+0x82>
1a004140:	06d0      	lsls	r0, r2, #27
1a004142:	d411      	bmi.n	1a004168 <__swsetup_r+0x50>
1a004144:	2209      	movs	r2, #9
1a004146:	6032      	str	r2, [r6, #0]
1a004148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00414c:	81a3      	strh	r3, [r4, #12]
1a00414e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004152:	e03e      	b.n	1a0041d2 <__swsetup_r+0xba>
1a004154:	4b25      	ldr	r3, [pc, #148]	; (1a0041ec <__swsetup_r+0xd4>)
1a004156:	429c      	cmp	r4, r3
1a004158:	d101      	bne.n	1a00415e <__swsetup_r+0x46>
1a00415a:	68ac      	ldr	r4, [r5, #8]
1a00415c:	e7eb      	b.n	1a004136 <__swsetup_r+0x1e>
1a00415e:	4b24      	ldr	r3, [pc, #144]	; (1a0041f0 <__swsetup_r+0xd8>)
1a004160:	429c      	cmp	r4, r3
1a004162:	bf08      	it	eq
1a004164:	68ec      	ldreq	r4, [r5, #12]
1a004166:	e7e6      	b.n	1a004136 <__swsetup_r+0x1e>
1a004168:	0751      	lsls	r1, r2, #29
1a00416a:	d512      	bpl.n	1a004192 <__swsetup_r+0x7a>
1a00416c:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00416e:	b141      	cbz	r1, 1a004182 <__swsetup_r+0x6a>
1a004170:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004174:	4299      	cmp	r1, r3
1a004176:	d002      	beq.n	1a00417e <__swsetup_r+0x66>
1a004178:	4630      	mov	r0, r6
1a00417a:	f000 fa19 	bl	1a0045b0 <_free_r>
1a00417e:	2300      	movs	r3, #0
1a004180:	6363      	str	r3, [r4, #52]	; 0x34
1a004182:	89a3      	ldrh	r3, [r4, #12]
1a004184:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a004188:	81a3      	strh	r3, [r4, #12]
1a00418a:	2300      	movs	r3, #0
1a00418c:	6063      	str	r3, [r4, #4]
1a00418e:	6923      	ldr	r3, [r4, #16]
1a004190:	6023      	str	r3, [r4, #0]
1a004192:	89a3      	ldrh	r3, [r4, #12]
1a004194:	f043 0308 	orr.w	r3, r3, #8
1a004198:	81a3      	strh	r3, [r4, #12]
1a00419a:	6923      	ldr	r3, [r4, #16]
1a00419c:	b94b      	cbnz	r3, 1a0041b2 <__swsetup_r+0x9a>
1a00419e:	89a3      	ldrh	r3, [r4, #12]
1a0041a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a0041a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a0041a8:	d003      	beq.n	1a0041b2 <__swsetup_r+0x9a>
1a0041aa:	4621      	mov	r1, r4
1a0041ac:	4630      	mov	r0, r6
1a0041ae:	f000 f9bf 	bl	1a004530 <__smakebuf_r>
1a0041b2:	89a2      	ldrh	r2, [r4, #12]
1a0041b4:	f012 0301 	ands.w	r3, r2, #1
1a0041b8:	d00c      	beq.n	1a0041d4 <__swsetup_r+0xbc>
1a0041ba:	2300      	movs	r3, #0
1a0041bc:	60a3      	str	r3, [r4, #8]
1a0041be:	6963      	ldr	r3, [r4, #20]
1a0041c0:	425b      	negs	r3, r3
1a0041c2:	61a3      	str	r3, [r4, #24]
1a0041c4:	6923      	ldr	r3, [r4, #16]
1a0041c6:	b953      	cbnz	r3, 1a0041de <__swsetup_r+0xc6>
1a0041c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0041cc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a0041d0:	d1ba      	bne.n	1a004148 <__swsetup_r+0x30>
1a0041d2:	bd70      	pop	{r4, r5, r6, pc}
1a0041d4:	0792      	lsls	r2, r2, #30
1a0041d6:	bf58      	it	pl
1a0041d8:	6963      	ldrpl	r3, [r4, #20]
1a0041da:	60a3      	str	r3, [r4, #8]
1a0041dc:	e7f2      	b.n	1a0041c4 <__swsetup_r+0xac>
1a0041de:	2000      	movs	r0, #0
1a0041e0:	e7f7      	b.n	1a0041d2 <__swsetup_r+0xba>
1a0041e2:	bf00      	nop
1a0041e4:	10000040 	.word	0x10000040
1a0041e8:	1a0054b8 	.word	0x1a0054b8
1a0041ec:	1a0054d8 	.word	0x1a0054d8
1a0041f0:	1a005498 	.word	0x1a005498

1a0041f4 <__sflush_r>:
1a0041f4:	898a      	ldrh	r2, [r1, #12]
1a0041f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0041fa:	4605      	mov	r5, r0
1a0041fc:	0710      	lsls	r0, r2, #28
1a0041fe:	460c      	mov	r4, r1
1a004200:	d458      	bmi.n	1a0042b4 <__sflush_r+0xc0>
1a004202:	684b      	ldr	r3, [r1, #4]
1a004204:	2b00      	cmp	r3, #0
1a004206:	dc05      	bgt.n	1a004214 <__sflush_r+0x20>
1a004208:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a00420a:	2b00      	cmp	r3, #0
1a00420c:	dc02      	bgt.n	1a004214 <__sflush_r+0x20>
1a00420e:	2000      	movs	r0, #0
1a004210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a004214:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a004216:	2e00      	cmp	r6, #0
1a004218:	d0f9      	beq.n	1a00420e <__sflush_r+0x1a>
1a00421a:	2300      	movs	r3, #0
1a00421c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a004220:	682f      	ldr	r7, [r5, #0]
1a004222:	6a21      	ldr	r1, [r4, #32]
1a004224:	602b      	str	r3, [r5, #0]
1a004226:	d032      	beq.n	1a00428e <__sflush_r+0x9a>
1a004228:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a00422a:	89a3      	ldrh	r3, [r4, #12]
1a00422c:	075a      	lsls	r2, r3, #29
1a00422e:	d505      	bpl.n	1a00423c <__sflush_r+0x48>
1a004230:	6863      	ldr	r3, [r4, #4]
1a004232:	1ac0      	subs	r0, r0, r3
1a004234:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a004236:	b10b      	cbz	r3, 1a00423c <__sflush_r+0x48>
1a004238:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00423a:	1ac0      	subs	r0, r0, r3
1a00423c:	2300      	movs	r3, #0
1a00423e:	4602      	mov	r2, r0
1a004240:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a004242:	6a21      	ldr	r1, [r4, #32]
1a004244:	4628      	mov	r0, r5
1a004246:	47b0      	blx	r6
1a004248:	1c43      	adds	r3, r0, #1
1a00424a:	89a3      	ldrh	r3, [r4, #12]
1a00424c:	d106      	bne.n	1a00425c <__sflush_r+0x68>
1a00424e:	6829      	ldr	r1, [r5, #0]
1a004250:	291d      	cmp	r1, #29
1a004252:	d848      	bhi.n	1a0042e6 <__sflush_r+0xf2>
1a004254:	4a29      	ldr	r2, [pc, #164]	; (1a0042fc <__sflush_r+0x108>)
1a004256:	40ca      	lsrs	r2, r1
1a004258:	07d6      	lsls	r6, r2, #31
1a00425a:	d544      	bpl.n	1a0042e6 <__sflush_r+0xf2>
1a00425c:	2200      	movs	r2, #0
1a00425e:	6062      	str	r2, [r4, #4]
1a004260:	04d9      	lsls	r1, r3, #19
1a004262:	6922      	ldr	r2, [r4, #16]
1a004264:	6022      	str	r2, [r4, #0]
1a004266:	d504      	bpl.n	1a004272 <__sflush_r+0x7e>
1a004268:	1c42      	adds	r2, r0, #1
1a00426a:	d101      	bne.n	1a004270 <__sflush_r+0x7c>
1a00426c:	682b      	ldr	r3, [r5, #0]
1a00426e:	b903      	cbnz	r3, 1a004272 <__sflush_r+0x7e>
1a004270:	6560      	str	r0, [r4, #84]	; 0x54
1a004272:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a004274:	602f      	str	r7, [r5, #0]
1a004276:	2900      	cmp	r1, #0
1a004278:	d0c9      	beq.n	1a00420e <__sflush_r+0x1a>
1a00427a:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a00427e:	4299      	cmp	r1, r3
1a004280:	d002      	beq.n	1a004288 <__sflush_r+0x94>
1a004282:	4628      	mov	r0, r5
1a004284:	f000 f994 	bl	1a0045b0 <_free_r>
1a004288:	2000      	movs	r0, #0
1a00428a:	6360      	str	r0, [r4, #52]	; 0x34
1a00428c:	e7c0      	b.n	1a004210 <__sflush_r+0x1c>
1a00428e:	2301      	movs	r3, #1
1a004290:	4628      	mov	r0, r5
1a004292:	47b0      	blx	r6
1a004294:	1c41      	adds	r1, r0, #1
1a004296:	d1c8      	bne.n	1a00422a <__sflush_r+0x36>
1a004298:	682b      	ldr	r3, [r5, #0]
1a00429a:	2b00      	cmp	r3, #0
1a00429c:	d0c5      	beq.n	1a00422a <__sflush_r+0x36>
1a00429e:	2b1d      	cmp	r3, #29
1a0042a0:	d001      	beq.n	1a0042a6 <__sflush_r+0xb2>
1a0042a2:	2b16      	cmp	r3, #22
1a0042a4:	d101      	bne.n	1a0042aa <__sflush_r+0xb6>
1a0042a6:	602f      	str	r7, [r5, #0]
1a0042a8:	e7b1      	b.n	1a00420e <__sflush_r+0x1a>
1a0042aa:	89a3      	ldrh	r3, [r4, #12]
1a0042ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0042b0:	81a3      	strh	r3, [r4, #12]
1a0042b2:	e7ad      	b.n	1a004210 <__sflush_r+0x1c>
1a0042b4:	690f      	ldr	r7, [r1, #16]
1a0042b6:	2f00      	cmp	r7, #0
1a0042b8:	d0a9      	beq.n	1a00420e <__sflush_r+0x1a>
1a0042ba:	0793      	lsls	r3, r2, #30
1a0042bc:	680e      	ldr	r6, [r1, #0]
1a0042be:	bf08      	it	eq
1a0042c0:	694b      	ldreq	r3, [r1, #20]
1a0042c2:	600f      	str	r7, [r1, #0]
1a0042c4:	bf18      	it	ne
1a0042c6:	2300      	movne	r3, #0
1a0042c8:	eba6 0807 	sub.w	r8, r6, r7
1a0042cc:	608b      	str	r3, [r1, #8]
1a0042ce:	f1b8 0f00 	cmp.w	r8, #0
1a0042d2:	dd9c      	ble.n	1a00420e <__sflush_r+0x1a>
1a0042d4:	4643      	mov	r3, r8
1a0042d6:	463a      	mov	r2, r7
1a0042d8:	6a21      	ldr	r1, [r4, #32]
1a0042da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a0042dc:	4628      	mov	r0, r5
1a0042de:	47b0      	blx	r6
1a0042e0:	2800      	cmp	r0, #0
1a0042e2:	dc06      	bgt.n	1a0042f2 <__sflush_r+0xfe>
1a0042e4:	89a3      	ldrh	r3, [r4, #12]
1a0042e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0042ea:	81a3      	strh	r3, [r4, #12]
1a0042ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0042f0:	e78e      	b.n	1a004210 <__sflush_r+0x1c>
1a0042f2:	4407      	add	r7, r0
1a0042f4:	eba8 0800 	sub.w	r8, r8, r0
1a0042f8:	e7e9      	b.n	1a0042ce <__sflush_r+0xda>
1a0042fa:	bf00      	nop
1a0042fc:	20400001 	.word	0x20400001

1a004300 <_fflush_r>:
1a004300:	b538      	push	{r3, r4, r5, lr}
1a004302:	690b      	ldr	r3, [r1, #16]
1a004304:	4605      	mov	r5, r0
1a004306:	460c      	mov	r4, r1
1a004308:	b1db      	cbz	r3, 1a004342 <_fflush_r+0x42>
1a00430a:	b118      	cbz	r0, 1a004314 <_fflush_r+0x14>
1a00430c:	6983      	ldr	r3, [r0, #24]
1a00430e:	b90b      	cbnz	r3, 1a004314 <_fflush_r+0x14>
1a004310:	f000 f860 	bl	1a0043d4 <__sinit>
1a004314:	4b0c      	ldr	r3, [pc, #48]	; (1a004348 <_fflush_r+0x48>)
1a004316:	429c      	cmp	r4, r3
1a004318:	d109      	bne.n	1a00432e <_fflush_r+0x2e>
1a00431a:	686c      	ldr	r4, [r5, #4]
1a00431c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004320:	b17b      	cbz	r3, 1a004342 <_fflush_r+0x42>
1a004322:	4621      	mov	r1, r4
1a004324:	4628      	mov	r0, r5
1a004326:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a00432a:	f7ff bf63 	b.w	1a0041f4 <__sflush_r>
1a00432e:	4b07      	ldr	r3, [pc, #28]	; (1a00434c <_fflush_r+0x4c>)
1a004330:	429c      	cmp	r4, r3
1a004332:	d101      	bne.n	1a004338 <_fflush_r+0x38>
1a004334:	68ac      	ldr	r4, [r5, #8]
1a004336:	e7f1      	b.n	1a00431c <_fflush_r+0x1c>
1a004338:	4b05      	ldr	r3, [pc, #20]	; (1a004350 <_fflush_r+0x50>)
1a00433a:	429c      	cmp	r4, r3
1a00433c:	bf08      	it	eq
1a00433e:	68ec      	ldreq	r4, [r5, #12]
1a004340:	e7ec      	b.n	1a00431c <_fflush_r+0x1c>
1a004342:	2000      	movs	r0, #0
1a004344:	bd38      	pop	{r3, r4, r5, pc}
1a004346:	bf00      	nop
1a004348:	1a0054b8 	.word	0x1a0054b8
1a00434c:	1a0054d8 	.word	0x1a0054d8
1a004350:	1a005498 	.word	0x1a005498

1a004354 <std>:
1a004354:	2300      	movs	r3, #0
1a004356:	b510      	push	{r4, lr}
1a004358:	4604      	mov	r4, r0
1a00435a:	e9c0 3300 	strd	r3, r3, [r0]
1a00435e:	6083      	str	r3, [r0, #8]
1a004360:	8181      	strh	r1, [r0, #12]
1a004362:	6643      	str	r3, [r0, #100]	; 0x64
1a004364:	81c2      	strh	r2, [r0, #14]
1a004366:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a00436a:	6183      	str	r3, [r0, #24]
1a00436c:	4619      	mov	r1, r3
1a00436e:	2208      	movs	r2, #8
1a004370:	305c      	adds	r0, #92	; 0x5c
1a004372:	f7ff fdc6 	bl	1a003f02 <memset>
1a004376:	4b05      	ldr	r3, [pc, #20]	; (1a00438c <std+0x38>)
1a004378:	6263      	str	r3, [r4, #36]	; 0x24
1a00437a:	4b05      	ldr	r3, [pc, #20]	; (1a004390 <std+0x3c>)
1a00437c:	62a3      	str	r3, [r4, #40]	; 0x28
1a00437e:	4b05      	ldr	r3, [pc, #20]	; (1a004394 <std+0x40>)
1a004380:	62e3      	str	r3, [r4, #44]	; 0x2c
1a004382:	4b05      	ldr	r3, [pc, #20]	; (1a004398 <std+0x44>)
1a004384:	6224      	str	r4, [r4, #32]
1a004386:	6323      	str	r3, [r4, #48]	; 0x30
1a004388:	bd10      	pop	{r4, pc}
1a00438a:	bf00      	nop
1a00438c:	1a004f35 	.word	0x1a004f35
1a004390:	1a004f57 	.word	0x1a004f57
1a004394:	1a004f8f 	.word	0x1a004f8f
1a004398:	1a004fb3 	.word	0x1a004fb3

1a00439c <_cleanup_r>:
1a00439c:	4901      	ldr	r1, [pc, #4]	; (1a0043a4 <_cleanup_r+0x8>)
1a00439e:	f000 b885 	b.w	1a0044ac <_fwalk_reent>
1a0043a2:	bf00      	nop
1a0043a4:	1a004301 	.word	0x1a004301

1a0043a8 <__sfmoreglue>:
1a0043a8:	b570      	push	{r4, r5, r6, lr}
1a0043aa:	1e4a      	subs	r2, r1, #1
1a0043ac:	2568      	movs	r5, #104	; 0x68
1a0043ae:	4355      	muls	r5, r2
1a0043b0:	460e      	mov	r6, r1
1a0043b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a0043b6:	f000 f949 	bl	1a00464c <_malloc_r>
1a0043ba:	4604      	mov	r4, r0
1a0043bc:	b140      	cbz	r0, 1a0043d0 <__sfmoreglue+0x28>
1a0043be:	2100      	movs	r1, #0
1a0043c0:	e9c0 1600 	strd	r1, r6, [r0]
1a0043c4:	300c      	adds	r0, #12
1a0043c6:	60a0      	str	r0, [r4, #8]
1a0043c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a0043cc:	f7ff fd99 	bl	1a003f02 <memset>
1a0043d0:	4620      	mov	r0, r4
1a0043d2:	bd70      	pop	{r4, r5, r6, pc}

1a0043d4 <__sinit>:
1a0043d4:	6983      	ldr	r3, [r0, #24]
1a0043d6:	b510      	push	{r4, lr}
1a0043d8:	4604      	mov	r4, r0
1a0043da:	bb33      	cbnz	r3, 1a00442a <__sinit+0x56>
1a0043dc:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
1a0043e0:	6503      	str	r3, [r0, #80]	; 0x50
1a0043e2:	4b12      	ldr	r3, [pc, #72]	; (1a00442c <__sinit+0x58>)
1a0043e4:	4a12      	ldr	r2, [pc, #72]	; (1a004430 <__sinit+0x5c>)
1a0043e6:	681b      	ldr	r3, [r3, #0]
1a0043e8:	6282      	str	r2, [r0, #40]	; 0x28
1a0043ea:	4298      	cmp	r0, r3
1a0043ec:	bf04      	itt	eq
1a0043ee:	2301      	moveq	r3, #1
1a0043f0:	6183      	streq	r3, [r0, #24]
1a0043f2:	f000 f81f 	bl	1a004434 <__sfp>
1a0043f6:	6060      	str	r0, [r4, #4]
1a0043f8:	4620      	mov	r0, r4
1a0043fa:	f000 f81b 	bl	1a004434 <__sfp>
1a0043fe:	60a0      	str	r0, [r4, #8]
1a004400:	4620      	mov	r0, r4
1a004402:	f000 f817 	bl	1a004434 <__sfp>
1a004406:	2200      	movs	r2, #0
1a004408:	60e0      	str	r0, [r4, #12]
1a00440a:	2104      	movs	r1, #4
1a00440c:	6860      	ldr	r0, [r4, #4]
1a00440e:	f7ff ffa1 	bl	1a004354 <std>
1a004412:	2201      	movs	r2, #1
1a004414:	2109      	movs	r1, #9
1a004416:	68a0      	ldr	r0, [r4, #8]
1a004418:	f7ff ff9c 	bl	1a004354 <std>
1a00441c:	2202      	movs	r2, #2
1a00441e:	2112      	movs	r1, #18
1a004420:	68e0      	ldr	r0, [r4, #12]
1a004422:	f7ff ff97 	bl	1a004354 <std>
1a004426:	2301      	movs	r3, #1
1a004428:	61a3      	str	r3, [r4, #24]
1a00442a:	bd10      	pop	{r4, pc}
1a00442c:	1a0054f8 	.word	0x1a0054f8
1a004430:	1a00439d 	.word	0x1a00439d

1a004434 <__sfp>:
1a004434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004436:	4b1b      	ldr	r3, [pc, #108]	; (1a0044a4 <__sfp+0x70>)
1a004438:	681e      	ldr	r6, [r3, #0]
1a00443a:	69b3      	ldr	r3, [r6, #24]
1a00443c:	4607      	mov	r7, r0
1a00443e:	b913      	cbnz	r3, 1a004446 <__sfp+0x12>
1a004440:	4630      	mov	r0, r6
1a004442:	f7ff ffc7 	bl	1a0043d4 <__sinit>
1a004446:	3648      	adds	r6, #72	; 0x48
1a004448:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a00444c:	3b01      	subs	r3, #1
1a00444e:	d503      	bpl.n	1a004458 <__sfp+0x24>
1a004450:	6833      	ldr	r3, [r6, #0]
1a004452:	b133      	cbz	r3, 1a004462 <__sfp+0x2e>
1a004454:	6836      	ldr	r6, [r6, #0]
1a004456:	e7f7      	b.n	1a004448 <__sfp+0x14>
1a004458:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a00445c:	b16d      	cbz	r5, 1a00447a <__sfp+0x46>
1a00445e:	3468      	adds	r4, #104	; 0x68
1a004460:	e7f4      	b.n	1a00444c <__sfp+0x18>
1a004462:	2104      	movs	r1, #4
1a004464:	4638      	mov	r0, r7
1a004466:	f7ff ff9f 	bl	1a0043a8 <__sfmoreglue>
1a00446a:	6030      	str	r0, [r6, #0]
1a00446c:	2800      	cmp	r0, #0
1a00446e:	d1f1      	bne.n	1a004454 <__sfp+0x20>
1a004470:	230c      	movs	r3, #12
1a004472:	603b      	str	r3, [r7, #0]
1a004474:	4604      	mov	r4, r0
1a004476:	4620      	mov	r0, r4
1a004478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00447a:	4b0b      	ldr	r3, [pc, #44]	; (1a0044a8 <__sfp+0x74>)
1a00447c:	6665      	str	r5, [r4, #100]	; 0x64
1a00447e:	e9c4 5500 	strd	r5, r5, [r4]
1a004482:	60a5      	str	r5, [r4, #8]
1a004484:	e9c4 3503 	strd	r3, r5, [r4, #12]
1a004488:	e9c4 5505 	strd	r5, r5, [r4, #20]
1a00448c:	2208      	movs	r2, #8
1a00448e:	4629      	mov	r1, r5
1a004490:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a004494:	f7ff fd35 	bl	1a003f02 <memset>
1a004498:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a00449c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a0044a0:	e7e9      	b.n	1a004476 <__sfp+0x42>
1a0044a2:	bf00      	nop
1a0044a4:	1a0054f8 	.word	0x1a0054f8
1a0044a8:	ffff0001 	.word	0xffff0001

1a0044ac <_fwalk_reent>:
1a0044ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0044b0:	4680      	mov	r8, r0
1a0044b2:	4689      	mov	r9, r1
1a0044b4:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a0044b8:	2600      	movs	r6, #0
1a0044ba:	b914      	cbnz	r4, 1a0044c2 <_fwalk_reent+0x16>
1a0044bc:	4630      	mov	r0, r6
1a0044be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0044c2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a0044c6:	3f01      	subs	r7, #1
1a0044c8:	d501      	bpl.n	1a0044ce <_fwalk_reent+0x22>
1a0044ca:	6824      	ldr	r4, [r4, #0]
1a0044cc:	e7f5      	b.n	1a0044ba <_fwalk_reent+0xe>
1a0044ce:	89ab      	ldrh	r3, [r5, #12]
1a0044d0:	2b01      	cmp	r3, #1
1a0044d2:	d907      	bls.n	1a0044e4 <_fwalk_reent+0x38>
1a0044d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a0044d8:	3301      	adds	r3, #1
1a0044da:	d003      	beq.n	1a0044e4 <_fwalk_reent+0x38>
1a0044dc:	4629      	mov	r1, r5
1a0044de:	4640      	mov	r0, r8
1a0044e0:	47c8      	blx	r9
1a0044e2:	4306      	orrs	r6, r0
1a0044e4:	3568      	adds	r5, #104	; 0x68
1a0044e6:	e7ee      	b.n	1a0044c6 <_fwalk_reent+0x1a>

1a0044e8 <__swhatbuf_r>:
1a0044e8:	b570      	push	{r4, r5, r6, lr}
1a0044ea:	460e      	mov	r6, r1
1a0044ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0044f0:	2900      	cmp	r1, #0
1a0044f2:	b096      	sub	sp, #88	; 0x58
1a0044f4:	4614      	mov	r4, r2
1a0044f6:	461d      	mov	r5, r3
1a0044f8:	da07      	bge.n	1a00450a <__swhatbuf_r+0x22>
1a0044fa:	2300      	movs	r3, #0
1a0044fc:	602b      	str	r3, [r5, #0]
1a0044fe:	89b3      	ldrh	r3, [r6, #12]
1a004500:	061a      	lsls	r2, r3, #24
1a004502:	d410      	bmi.n	1a004526 <__swhatbuf_r+0x3e>
1a004504:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a004508:	e00e      	b.n	1a004528 <__swhatbuf_r+0x40>
1a00450a:	466a      	mov	r2, sp
1a00450c:	f7fc f885 	bl	1a00061a <_fstat_r>
1a004510:	2800      	cmp	r0, #0
1a004512:	dbf2      	blt.n	1a0044fa <__swhatbuf_r+0x12>
1a004514:	9a01      	ldr	r2, [sp, #4]
1a004516:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a00451a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a00451e:	425a      	negs	r2, r3
1a004520:	415a      	adcs	r2, r3
1a004522:	602a      	str	r2, [r5, #0]
1a004524:	e7ee      	b.n	1a004504 <__swhatbuf_r+0x1c>
1a004526:	2340      	movs	r3, #64	; 0x40
1a004528:	2000      	movs	r0, #0
1a00452a:	6023      	str	r3, [r4, #0]
1a00452c:	b016      	add	sp, #88	; 0x58
1a00452e:	bd70      	pop	{r4, r5, r6, pc}

1a004530 <__smakebuf_r>:
1a004530:	898b      	ldrh	r3, [r1, #12]
1a004532:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a004534:	079d      	lsls	r5, r3, #30
1a004536:	4606      	mov	r6, r0
1a004538:	460c      	mov	r4, r1
1a00453a:	d507      	bpl.n	1a00454c <__smakebuf_r+0x1c>
1a00453c:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a004540:	6023      	str	r3, [r4, #0]
1a004542:	6123      	str	r3, [r4, #16]
1a004544:	2301      	movs	r3, #1
1a004546:	6163      	str	r3, [r4, #20]
1a004548:	b002      	add	sp, #8
1a00454a:	bd70      	pop	{r4, r5, r6, pc}
1a00454c:	ab01      	add	r3, sp, #4
1a00454e:	466a      	mov	r2, sp
1a004550:	f7ff ffca 	bl	1a0044e8 <__swhatbuf_r>
1a004554:	9900      	ldr	r1, [sp, #0]
1a004556:	4605      	mov	r5, r0
1a004558:	4630      	mov	r0, r6
1a00455a:	f000 f877 	bl	1a00464c <_malloc_r>
1a00455e:	b948      	cbnz	r0, 1a004574 <__smakebuf_r+0x44>
1a004560:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004564:	059a      	lsls	r2, r3, #22
1a004566:	d4ef      	bmi.n	1a004548 <__smakebuf_r+0x18>
1a004568:	f023 0303 	bic.w	r3, r3, #3
1a00456c:	f043 0302 	orr.w	r3, r3, #2
1a004570:	81a3      	strh	r3, [r4, #12]
1a004572:	e7e3      	b.n	1a00453c <__smakebuf_r+0xc>
1a004574:	4b0d      	ldr	r3, [pc, #52]	; (1a0045ac <__smakebuf_r+0x7c>)
1a004576:	62b3      	str	r3, [r6, #40]	; 0x28
1a004578:	89a3      	ldrh	r3, [r4, #12]
1a00457a:	6020      	str	r0, [r4, #0]
1a00457c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a004580:	81a3      	strh	r3, [r4, #12]
1a004582:	9b00      	ldr	r3, [sp, #0]
1a004584:	6163      	str	r3, [r4, #20]
1a004586:	9b01      	ldr	r3, [sp, #4]
1a004588:	6120      	str	r0, [r4, #16]
1a00458a:	b15b      	cbz	r3, 1a0045a4 <__smakebuf_r+0x74>
1a00458c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a004590:	4630      	mov	r0, r6
1a004592:	f7fc f847 	bl	1a000624 <_isatty_r>
1a004596:	b128      	cbz	r0, 1a0045a4 <__smakebuf_r+0x74>
1a004598:	89a3      	ldrh	r3, [r4, #12]
1a00459a:	f023 0303 	bic.w	r3, r3, #3
1a00459e:	f043 0301 	orr.w	r3, r3, #1
1a0045a2:	81a3      	strh	r3, [r4, #12]
1a0045a4:	89a3      	ldrh	r3, [r4, #12]
1a0045a6:	431d      	orrs	r5, r3
1a0045a8:	81a5      	strh	r5, [r4, #12]
1a0045aa:	e7cd      	b.n	1a004548 <__smakebuf_r+0x18>
1a0045ac:	1a00439d 	.word	0x1a00439d

1a0045b0 <_free_r>:
1a0045b0:	b538      	push	{r3, r4, r5, lr}
1a0045b2:	4605      	mov	r5, r0
1a0045b4:	2900      	cmp	r1, #0
1a0045b6:	d045      	beq.n	1a004644 <_free_r+0x94>
1a0045b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0045bc:	1f0c      	subs	r4, r1, #4
1a0045be:	2b00      	cmp	r3, #0
1a0045c0:	bfb8      	it	lt
1a0045c2:	18e4      	addlt	r4, r4, r3
1a0045c4:	f000 fd65 	bl	1a005092 <__malloc_lock>
1a0045c8:	4a1f      	ldr	r2, [pc, #124]	; (1a004648 <_free_r+0x98>)
1a0045ca:	6813      	ldr	r3, [r2, #0]
1a0045cc:	4610      	mov	r0, r2
1a0045ce:	b933      	cbnz	r3, 1a0045de <_free_r+0x2e>
1a0045d0:	6063      	str	r3, [r4, #4]
1a0045d2:	6014      	str	r4, [r2, #0]
1a0045d4:	4628      	mov	r0, r5
1a0045d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a0045da:	f000 bd5b 	b.w	1a005094 <__malloc_unlock>
1a0045de:	42a3      	cmp	r3, r4
1a0045e0:	d90c      	bls.n	1a0045fc <_free_r+0x4c>
1a0045e2:	6821      	ldr	r1, [r4, #0]
1a0045e4:	1862      	adds	r2, r4, r1
1a0045e6:	4293      	cmp	r3, r2
1a0045e8:	bf04      	itt	eq
1a0045ea:	681a      	ldreq	r2, [r3, #0]
1a0045ec:	685b      	ldreq	r3, [r3, #4]
1a0045ee:	6063      	str	r3, [r4, #4]
1a0045f0:	bf04      	itt	eq
1a0045f2:	1852      	addeq	r2, r2, r1
1a0045f4:	6022      	streq	r2, [r4, #0]
1a0045f6:	6004      	str	r4, [r0, #0]
1a0045f8:	e7ec      	b.n	1a0045d4 <_free_r+0x24>
1a0045fa:	4613      	mov	r3, r2
1a0045fc:	685a      	ldr	r2, [r3, #4]
1a0045fe:	b10a      	cbz	r2, 1a004604 <_free_r+0x54>
1a004600:	42a2      	cmp	r2, r4
1a004602:	d9fa      	bls.n	1a0045fa <_free_r+0x4a>
1a004604:	6819      	ldr	r1, [r3, #0]
1a004606:	1858      	adds	r0, r3, r1
1a004608:	42a0      	cmp	r0, r4
1a00460a:	d10b      	bne.n	1a004624 <_free_r+0x74>
1a00460c:	6820      	ldr	r0, [r4, #0]
1a00460e:	4401      	add	r1, r0
1a004610:	1858      	adds	r0, r3, r1
1a004612:	4282      	cmp	r2, r0
1a004614:	6019      	str	r1, [r3, #0]
1a004616:	d1dd      	bne.n	1a0045d4 <_free_r+0x24>
1a004618:	6810      	ldr	r0, [r2, #0]
1a00461a:	6852      	ldr	r2, [r2, #4]
1a00461c:	605a      	str	r2, [r3, #4]
1a00461e:	4401      	add	r1, r0
1a004620:	6019      	str	r1, [r3, #0]
1a004622:	e7d7      	b.n	1a0045d4 <_free_r+0x24>
1a004624:	d902      	bls.n	1a00462c <_free_r+0x7c>
1a004626:	230c      	movs	r3, #12
1a004628:	602b      	str	r3, [r5, #0]
1a00462a:	e7d3      	b.n	1a0045d4 <_free_r+0x24>
1a00462c:	6820      	ldr	r0, [r4, #0]
1a00462e:	1821      	adds	r1, r4, r0
1a004630:	428a      	cmp	r2, r1
1a004632:	bf04      	itt	eq
1a004634:	6811      	ldreq	r1, [r2, #0]
1a004636:	6852      	ldreq	r2, [r2, #4]
1a004638:	6062      	str	r2, [r4, #4]
1a00463a:	bf04      	itt	eq
1a00463c:	1809      	addeq	r1, r1, r0
1a00463e:	6021      	streq	r1, [r4, #0]
1a004640:	605c      	str	r4, [r3, #4]
1a004642:	e7c7      	b.n	1a0045d4 <_free_r+0x24>
1a004644:	bd38      	pop	{r3, r4, r5, pc}
1a004646:	bf00      	nop
1a004648:	10002b50 	.word	0x10002b50

1a00464c <_malloc_r>:
1a00464c:	b570      	push	{r4, r5, r6, lr}
1a00464e:	1ccd      	adds	r5, r1, #3
1a004650:	f025 0503 	bic.w	r5, r5, #3
1a004654:	3508      	adds	r5, #8
1a004656:	2d0c      	cmp	r5, #12
1a004658:	bf38      	it	cc
1a00465a:	250c      	movcc	r5, #12
1a00465c:	2d00      	cmp	r5, #0
1a00465e:	4606      	mov	r6, r0
1a004660:	db01      	blt.n	1a004666 <_malloc_r+0x1a>
1a004662:	42a9      	cmp	r1, r5
1a004664:	d903      	bls.n	1a00466e <_malloc_r+0x22>
1a004666:	230c      	movs	r3, #12
1a004668:	6033      	str	r3, [r6, #0]
1a00466a:	2000      	movs	r0, #0
1a00466c:	bd70      	pop	{r4, r5, r6, pc}
1a00466e:	f000 fd10 	bl	1a005092 <__malloc_lock>
1a004672:	4a21      	ldr	r2, [pc, #132]	; (1a0046f8 <_malloc_r+0xac>)
1a004674:	6814      	ldr	r4, [r2, #0]
1a004676:	4621      	mov	r1, r4
1a004678:	b991      	cbnz	r1, 1a0046a0 <_malloc_r+0x54>
1a00467a:	4c20      	ldr	r4, [pc, #128]	; (1a0046fc <_malloc_r+0xb0>)
1a00467c:	6823      	ldr	r3, [r4, #0]
1a00467e:	b91b      	cbnz	r3, 1a004688 <_malloc_r+0x3c>
1a004680:	4630      	mov	r0, r6
1a004682:	f7fc f819 	bl	1a0006b8 <_sbrk_r>
1a004686:	6020      	str	r0, [r4, #0]
1a004688:	4629      	mov	r1, r5
1a00468a:	4630      	mov	r0, r6
1a00468c:	f7fc f814 	bl	1a0006b8 <_sbrk_r>
1a004690:	1c43      	adds	r3, r0, #1
1a004692:	d124      	bne.n	1a0046de <_malloc_r+0x92>
1a004694:	230c      	movs	r3, #12
1a004696:	6033      	str	r3, [r6, #0]
1a004698:	4630      	mov	r0, r6
1a00469a:	f000 fcfb 	bl	1a005094 <__malloc_unlock>
1a00469e:	e7e4      	b.n	1a00466a <_malloc_r+0x1e>
1a0046a0:	680b      	ldr	r3, [r1, #0]
1a0046a2:	1b5b      	subs	r3, r3, r5
1a0046a4:	d418      	bmi.n	1a0046d8 <_malloc_r+0x8c>
1a0046a6:	2b0b      	cmp	r3, #11
1a0046a8:	d90f      	bls.n	1a0046ca <_malloc_r+0x7e>
1a0046aa:	600b      	str	r3, [r1, #0]
1a0046ac:	50cd      	str	r5, [r1, r3]
1a0046ae:	18cc      	adds	r4, r1, r3
1a0046b0:	4630      	mov	r0, r6
1a0046b2:	f000 fcef 	bl	1a005094 <__malloc_unlock>
1a0046b6:	f104 000b 	add.w	r0, r4, #11
1a0046ba:	1d23      	adds	r3, r4, #4
1a0046bc:	f020 0007 	bic.w	r0, r0, #7
1a0046c0:	1ac3      	subs	r3, r0, r3
1a0046c2:	d0d3      	beq.n	1a00466c <_malloc_r+0x20>
1a0046c4:	425a      	negs	r2, r3
1a0046c6:	50e2      	str	r2, [r4, r3]
1a0046c8:	e7d0      	b.n	1a00466c <_malloc_r+0x20>
1a0046ca:	428c      	cmp	r4, r1
1a0046cc:	684b      	ldr	r3, [r1, #4]
1a0046ce:	bf16      	itet	ne
1a0046d0:	6063      	strne	r3, [r4, #4]
1a0046d2:	6013      	streq	r3, [r2, #0]
1a0046d4:	460c      	movne	r4, r1
1a0046d6:	e7eb      	b.n	1a0046b0 <_malloc_r+0x64>
1a0046d8:	460c      	mov	r4, r1
1a0046da:	6849      	ldr	r1, [r1, #4]
1a0046dc:	e7cc      	b.n	1a004678 <_malloc_r+0x2c>
1a0046de:	1cc4      	adds	r4, r0, #3
1a0046e0:	f024 0403 	bic.w	r4, r4, #3
1a0046e4:	42a0      	cmp	r0, r4
1a0046e6:	d005      	beq.n	1a0046f4 <_malloc_r+0xa8>
1a0046e8:	1a21      	subs	r1, r4, r0
1a0046ea:	4630      	mov	r0, r6
1a0046ec:	f7fb ffe4 	bl	1a0006b8 <_sbrk_r>
1a0046f0:	3001      	adds	r0, #1
1a0046f2:	d0cf      	beq.n	1a004694 <_malloc_r+0x48>
1a0046f4:	6025      	str	r5, [r4, #0]
1a0046f6:	e7db      	b.n	1a0046b0 <_malloc_r+0x64>
1a0046f8:	10002b50 	.word	0x10002b50
1a0046fc:	10002b54 	.word	0x10002b54

1a004700 <__ssputs_r>:
1a004700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004704:	688e      	ldr	r6, [r1, #8]
1a004706:	429e      	cmp	r6, r3
1a004708:	4682      	mov	sl, r0
1a00470a:	460c      	mov	r4, r1
1a00470c:	4690      	mov	r8, r2
1a00470e:	4699      	mov	r9, r3
1a004710:	d837      	bhi.n	1a004782 <__ssputs_r+0x82>
1a004712:	898a      	ldrh	r2, [r1, #12]
1a004714:	f412 6f90 	tst.w	r2, #1152	; 0x480
1a004718:	d031      	beq.n	1a00477e <__ssputs_r+0x7e>
1a00471a:	6825      	ldr	r5, [r4, #0]
1a00471c:	6909      	ldr	r1, [r1, #16]
1a00471e:	1a6f      	subs	r7, r5, r1
1a004720:	6965      	ldr	r5, [r4, #20]
1a004722:	2302      	movs	r3, #2
1a004724:	eb05 0545 	add.w	r5, r5, r5, lsl #1
1a004728:	fb95 f5f3 	sdiv	r5, r5, r3
1a00472c:	f109 0301 	add.w	r3, r9, #1
1a004730:	443b      	add	r3, r7
1a004732:	429d      	cmp	r5, r3
1a004734:	bf38      	it	cc
1a004736:	461d      	movcc	r5, r3
1a004738:	0553      	lsls	r3, r2, #21
1a00473a:	d530      	bpl.n	1a00479e <__ssputs_r+0x9e>
1a00473c:	4629      	mov	r1, r5
1a00473e:	f7ff ff85 	bl	1a00464c <_malloc_r>
1a004742:	4606      	mov	r6, r0
1a004744:	b950      	cbnz	r0, 1a00475c <__ssputs_r+0x5c>
1a004746:	230c      	movs	r3, #12
1a004748:	f8ca 3000 	str.w	r3, [sl]
1a00474c:	89a3      	ldrh	r3, [r4, #12]
1a00474e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004752:	81a3      	strh	r3, [r4, #12]
1a004754:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00475c:	463a      	mov	r2, r7
1a00475e:	6921      	ldr	r1, [r4, #16]
1a004760:	f7ff fbc4 	bl	1a003eec <memcpy>
1a004764:	89a3      	ldrh	r3, [r4, #12]
1a004766:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
1a00476a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00476e:	81a3      	strh	r3, [r4, #12]
1a004770:	6126      	str	r6, [r4, #16]
1a004772:	6165      	str	r5, [r4, #20]
1a004774:	443e      	add	r6, r7
1a004776:	1bed      	subs	r5, r5, r7
1a004778:	6026      	str	r6, [r4, #0]
1a00477a:	60a5      	str	r5, [r4, #8]
1a00477c:	464e      	mov	r6, r9
1a00477e:	454e      	cmp	r6, r9
1a004780:	d900      	bls.n	1a004784 <__ssputs_r+0x84>
1a004782:	464e      	mov	r6, r9
1a004784:	4632      	mov	r2, r6
1a004786:	4641      	mov	r1, r8
1a004788:	6820      	ldr	r0, [r4, #0]
1a00478a:	f000 fc69 	bl	1a005060 <memmove>
1a00478e:	68a3      	ldr	r3, [r4, #8]
1a004790:	1b9b      	subs	r3, r3, r6
1a004792:	60a3      	str	r3, [r4, #8]
1a004794:	6823      	ldr	r3, [r4, #0]
1a004796:	441e      	add	r6, r3
1a004798:	6026      	str	r6, [r4, #0]
1a00479a:	2000      	movs	r0, #0
1a00479c:	e7dc      	b.n	1a004758 <__ssputs_r+0x58>
1a00479e:	462a      	mov	r2, r5
1a0047a0:	f000 fc79 	bl	1a005096 <_realloc_r>
1a0047a4:	4606      	mov	r6, r0
1a0047a6:	2800      	cmp	r0, #0
1a0047a8:	d1e2      	bne.n	1a004770 <__ssputs_r+0x70>
1a0047aa:	6921      	ldr	r1, [r4, #16]
1a0047ac:	4650      	mov	r0, sl
1a0047ae:	f7ff feff 	bl	1a0045b0 <_free_r>
1a0047b2:	e7c8      	b.n	1a004746 <__ssputs_r+0x46>

1a0047b4 <_svfiprintf_r>:
1a0047b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0047b8:	461d      	mov	r5, r3
1a0047ba:	898b      	ldrh	r3, [r1, #12]
1a0047bc:	061f      	lsls	r7, r3, #24
1a0047be:	b09d      	sub	sp, #116	; 0x74
1a0047c0:	4680      	mov	r8, r0
1a0047c2:	460c      	mov	r4, r1
1a0047c4:	4616      	mov	r6, r2
1a0047c6:	d50f      	bpl.n	1a0047e8 <_svfiprintf_r+0x34>
1a0047c8:	690b      	ldr	r3, [r1, #16]
1a0047ca:	b96b      	cbnz	r3, 1a0047e8 <_svfiprintf_r+0x34>
1a0047cc:	2140      	movs	r1, #64	; 0x40
1a0047ce:	f7ff ff3d 	bl	1a00464c <_malloc_r>
1a0047d2:	6020      	str	r0, [r4, #0]
1a0047d4:	6120      	str	r0, [r4, #16]
1a0047d6:	b928      	cbnz	r0, 1a0047e4 <_svfiprintf_r+0x30>
1a0047d8:	230c      	movs	r3, #12
1a0047da:	f8c8 3000 	str.w	r3, [r8]
1a0047de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0047e2:	e0c8      	b.n	1a004976 <_svfiprintf_r+0x1c2>
1a0047e4:	2340      	movs	r3, #64	; 0x40
1a0047e6:	6163      	str	r3, [r4, #20]
1a0047e8:	2300      	movs	r3, #0
1a0047ea:	9309      	str	r3, [sp, #36]	; 0x24
1a0047ec:	2320      	movs	r3, #32
1a0047ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a0047f2:	2330      	movs	r3, #48	; 0x30
1a0047f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a0047f8:	9503      	str	r5, [sp, #12]
1a0047fa:	f04f 0b01 	mov.w	fp, #1
1a0047fe:	4637      	mov	r7, r6
1a004800:	463d      	mov	r5, r7
1a004802:	f815 3b01 	ldrb.w	r3, [r5], #1
1a004806:	b10b      	cbz	r3, 1a00480c <_svfiprintf_r+0x58>
1a004808:	2b25      	cmp	r3, #37	; 0x25
1a00480a:	d13e      	bne.n	1a00488a <_svfiprintf_r+0xd6>
1a00480c:	ebb7 0a06 	subs.w	sl, r7, r6
1a004810:	d00b      	beq.n	1a00482a <_svfiprintf_r+0x76>
1a004812:	4653      	mov	r3, sl
1a004814:	4632      	mov	r2, r6
1a004816:	4621      	mov	r1, r4
1a004818:	4640      	mov	r0, r8
1a00481a:	f7ff ff71 	bl	1a004700 <__ssputs_r>
1a00481e:	3001      	adds	r0, #1
1a004820:	f000 80a4 	beq.w	1a00496c <_svfiprintf_r+0x1b8>
1a004824:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004826:	4453      	add	r3, sl
1a004828:	9309      	str	r3, [sp, #36]	; 0x24
1a00482a:	783b      	ldrb	r3, [r7, #0]
1a00482c:	2b00      	cmp	r3, #0
1a00482e:	f000 809d 	beq.w	1a00496c <_svfiprintf_r+0x1b8>
1a004832:	2300      	movs	r3, #0
1a004834:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a004838:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a00483c:	9304      	str	r3, [sp, #16]
1a00483e:	9307      	str	r3, [sp, #28]
1a004840:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a004844:	931a      	str	r3, [sp, #104]	; 0x68
1a004846:	462f      	mov	r7, r5
1a004848:	2205      	movs	r2, #5
1a00484a:	f817 1b01 	ldrb.w	r1, [r7], #1
1a00484e:	4850      	ldr	r0, [pc, #320]	; (1a004990 <_svfiprintf_r+0x1dc>)
1a004850:	f000 fbb6 	bl	1a004fc0 <memchr>
1a004854:	9b04      	ldr	r3, [sp, #16]
1a004856:	b9d0      	cbnz	r0, 1a00488e <_svfiprintf_r+0xda>
1a004858:	06d9      	lsls	r1, r3, #27
1a00485a:	bf44      	itt	mi
1a00485c:	2220      	movmi	r2, #32
1a00485e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004862:	071a      	lsls	r2, r3, #28
1a004864:	bf44      	itt	mi
1a004866:	222b      	movmi	r2, #43	; 0x2b
1a004868:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a00486c:	782a      	ldrb	r2, [r5, #0]
1a00486e:	2a2a      	cmp	r2, #42	; 0x2a
1a004870:	d015      	beq.n	1a00489e <_svfiprintf_r+0xea>
1a004872:	9a07      	ldr	r2, [sp, #28]
1a004874:	462f      	mov	r7, r5
1a004876:	2000      	movs	r0, #0
1a004878:	250a      	movs	r5, #10
1a00487a:	4639      	mov	r1, r7
1a00487c:	f811 3b01 	ldrb.w	r3, [r1], #1
1a004880:	3b30      	subs	r3, #48	; 0x30
1a004882:	2b09      	cmp	r3, #9
1a004884:	d94d      	bls.n	1a004922 <_svfiprintf_r+0x16e>
1a004886:	b1b8      	cbz	r0, 1a0048b8 <_svfiprintf_r+0x104>
1a004888:	e00f      	b.n	1a0048aa <_svfiprintf_r+0xf6>
1a00488a:	462f      	mov	r7, r5
1a00488c:	e7b8      	b.n	1a004800 <_svfiprintf_r+0x4c>
1a00488e:	4a40      	ldr	r2, [pc, #256]	; (1a004990 <_svfiprintf_r+0x1dc>)
1a004890:	1a80      	subs	r0, r0, r2
1a004892:	fa0b f000 	lsl.w	r0, fp, r0
1a004896:	4318      	orrs	r0, r3
1a004898:	9004      	str	r0, [sp, #16]
1a00489a:	463d      	mov	r5, r7
1a00489c:	e7d3      	b.n	1a004846 <_svfiprintf_r+0x92>
1a00489e:	9a03      	ldr	r2, [sp, #12]
1a0048a0:	1d11      	adds	r1, r2, #4
1a0048a2:	6812      	ldr	r2, [r2, #0]
1a0048a4:	9103      	str	r1, [sp, #12]
1a0048a6:	2a00      	cmp	r2, #0
1a0048a8:	db01      	blt.n	1a0048ae <_svfiprintf_r+0xfa>
1a0048aa:	9207      	str	r2, [sp, #28]
1a0048ac:	e004      	b.n	1a0048b8 <_svfiprintf_r+0x104>
1a0048ae:	4252      	negs	r2, r2
1a0048b0:	f043 0302 	orr.w	r3, r3, #2
1a0048b4:	9207      	str	r2, [sp, #28]
1a0048b6:	9304      	str	r3, [sp, #16]
1a0048b8:	783b      	ldrb	r3, [r7, #0]
1a0048ba:	2b2e      	cmp	r3, #46	; 0x2e
1a0048bc:	d10c      	bne.n	1a0048d8 <_svfiprintf_r+0x124>
1a0048be:	787b      	ldrb	r3, [r7, #1]
1a0048c0:	2b2a      	cmp	r3, #42	; 0x2a
1a0048c2:	d133      	bne.n	1a00492c <_svfiprintf_r+0x178>
1a0048c4:	9b03      	ldr	r3, [sp, #12]
1a0048c6:	1d1a      	adds	r2, r3, #4
1a0048c8:	681b      	ldr	r3, [r3, #0]
1a0048ca:	9203      	str	r2, [sp, #12]
1a0048cc:	2b00      	cmp	r3, #0
1a0048ce:	bfb8      	it	lt
1a0048d0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a0048d4:	3702      	adds	r7, #2
1a0048d6:	9305      	str	r3, [sp, #20]
1a0048d8:	4d2e      	ldr	r5, [pc, #184]	; (1a004994 <_svfiprintf_r+0x1e0>)
1a0048da:	7839      	ldrb	r1, [r7, #0]
1a0048dc:	2203      	movs	r2, #3
1a0048de:	4628      	mov	r0, r5
1a0048e0:	f000 fb6e 	bl	1a004fc0 <memchr>
1a0048e4:	b138      	cbz	r0, 1a0048f6 <_svfiprintf_r+0x142>
1a0048e6:	2340      	movs	r3, #64	; 0x40
1a0048e8:	1b40      	subs	r0, r0, r5
1a0048ea:	fa03 f000 	lsl.w	r0, r3, r0
1a0048ee:	9b04      	ldr	r3, [sp, #16]
1a0048f0:	4303      	orrs	r3, r0
1a0048f2:	3701      	adds	r7, #1
1a0048f4:	9304      	str	r3, [sp, #16]
1a0048f6:	7839      	ldrb	r1, [r7, #0]
1a0048f8:	4827      	ldr	r0, [pc, #156]	; (1a004998 <_svfiprintf_r+0x1e4>)
1a0048fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a0048fe:	2206      	movs	r2, #6
1a004900:	1c7e      	adds	r6, r7, #1
1a004902:	f000 fb5d 	bl	1a004fc0 <memchr>
1a004906:	2800      	cmp	r0, #0
1a004908:	d038      	beq.n	1a00497c <_svfiprintf_r+0x1c8>
1a00490a:	4b24      	ldr	r3, [pc, #144]	; (1a00499c <_svfiprintf_r+0x1e8>)
1a00490c:	bb13      	cbnz	r3, 1a004954 <_svfiprintf_r+0x1a0>
1a00490e:	9b03      	ldr	r3, [sp, #12]
1a004910:	3307      	adds	r3, #7
1a004912:	f023 0307 	bic.w	r3, r3, #7
1a004916:	3308      	adds	r3, #8
1a004918:	9303      	str	r3, [sp, #12]
1a00491a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00491c:	444b      	add	r3, r9
1a00491e:	9309      	str	r3, [sp, #36]	; 0x24
1a004920:	e76d      	b.n	1a0047fe <_svfiprintf_r+0x4a>
1a004922:	fb05 3202 	mla	r2, r5, r2, r3
1a004926:	2001      	movs	r0, #1
1a004928:	460f      	mov	r7, r1
1a00492a:	e7a6      	b.n	1a00487a <_svfiprintf_r+0xc6>
1a00492c:	2300      	movs	r3, #0
1a00492e:	3701      	adds	r7, #1
1a004930:	9305      	str	r3, [sp, #20]
1a004932:	4619      	mov	r1, r3
1a004934:	250a      	movs	r5, #10
1a004936:	4638      	mov	r0, r7
1a004938:	f810 2b01 	ldrb.w	r2, [r0], #1
1a00493c:	3a30      	subs	r2, #48	; 0x30
1a00493e:	2a09      	cmp	r2, #9
1a004940:	d903      	bls.n	1a00494a <_svfiprintf_r+0x196>
1a004942:	2b00      	cmp	r3, #0
1a004944:	d0c8      	beq.n	1a0048d8 <_svfiprintf_r+0x124>
1a004946:	9105      	str	r1, [sp, #20]
1a004948:	e7c6      	b.n	1a0048d8 <_svfiprintf_r+0x124>
1a00494a:	fb05 2101 	mla	r1, r5, r1, r2
1a00494e:	2301      	movs	r3, #1
1a004950:	4607      	mov	r7, r0
1a004952:	e7f0      	b.n	1a004936 <_svfiprintf_r+0x182>
1a004954:	ab03      	add	r3, sp, #12
1a004956:	9300      	str	r3, [sp, #0]
1a004958:	4622      	mov	r2, r4
1a00495a:	4b11      	ldr	r3, [pc, #68]	; (1a0049a0 <_svfiprintf_r+0x1ec>)
1a00495c:	a904      	add	r1, sp, #16
1a00495e:	4640      	mov	r0, r8
1a004960:	f3af 8000 	nop.w
1a004964:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a004968:	4681      	mov	r9, r0
1a00496a:	d1d6      	bne.n	1a00491a <_svfiprintf_r+0x166>
1a00496c:	89a3      	ldrh	r3, [r4, #12]
1a00496e:	065b      	lsls	r3, r3, #25
1a004970:	f53f af35 	bmi.w	1a0047de <_svfiprintf_r+0x2a>
1a004974:	9809      	ldr	r0, [sp, #36]	; 0x24
1a004976:	b01d      	add	sp, #116	; 0x74
1a004978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00497c:	ab03      	add	r3, sp, #12
1a00497e:	9300      	str	r3, [sp, #0]
1a004980:	4622      	mov	r2, r4
1a004982:	4b07      	ldr	r3, [pc, #28]	; (1a0049a0 <_svfiprintf_r+0x1ec>)
1a004984:	a904      	add	r1, sp, #16
1a004986:	4640      	mov	r0, r8
1a004988:	f000 f9c2 	bl	1a004d10 <_printf_i>
1a00498c:	e7ea      	b.n	1a004964 <_svfiprintf_r+0x1b0>
1a00498e:	bf00      	nop
1a004990:	1a0054fc 	.word	0x1a0054fc
1a004994:	1a005502 	.word	0x1a005502
1a004998:	1a005506 	.word	0x1a005506
1a00499c:	00000000 	.word	0x00000000
1a0049a0:	1a004701 	.word	0x1a004701

1a0049a4 <__sfputc_r>:
1a0049a4:	6893      	ldr	r3, [r2, #8]
1a0049a6:	3b01      	subs	r3, #1
1a0049a8:	2b00      	cmp	r3, #0
1a0049aa:	b410      	push	{r4}
1a0049ac:	6093      	str	r3, [r2, #8]
1a0049ae:	da08      	bge.n	1a0049c2 <__sfputc_r+0x1e>
1a0049b0:	6994      	ldr	r4, [r2, #24]
1a0049b2:	42a3      	cmp	r3, r4
1a0049b4:	db01      	blt.n	1a0049ba <__sfputc_r+0x16>
1a0049b6:	290a      	cmp	r1, #10
1a0049b8:	d103      	bne.n	1a0049c2 <__sfputc_r+0x1e>
1a0049ba:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0049be:	f7ff bb59 	b.w	1a004074 <__swbuf_r>
1a0049c2:	6813      	ldr	r3, [r2, #0]
1a0049c4:	1c58      	adds	r0, r3, #1
1a0049c6:	6010      	str	r0, [r2, #0]
1a0049c8:	7019      	strb	r1, [r3, #0]
1a0049ca:	4608      	mov	r0, r1
1a0049cc:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0049d0:	4770      	bx	lr

1a0049d2 <__sfputs_r>:
1a0049d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0049d4:	4606      	mov	r6, r0
1a0049d6:	460f      	mov	r7, r1
1a0049d8:	4614      	mov	r4, r2
1a0049da:	18d5      	adds	r5, r2, r3
1a0049dc:	42ac      	cmp	r4, r5
1a0049de:	d101      	bne.n	1a0049e4 <__sfputs_r+0x12>
1a0049e0:	2000      	movs	r0, #0
1a0049e2:	e007      	b.n	1a0049f4 <__sfputs_r+0x22>
1a0049e4:	463a      	mov	r2, r7
1a0049e6:	f814 1b01 	ldrb.w	r1, [r4], #1
1a0049ea:	4630      	mov	r0, r6
1a0049ec:	f7ff ffda 	bl	1a0049a4 <__sfputc_r>
1a0049f0:	1c43      	adds	r3, r0, #1
1a0049f2:	d1f3      	bne.n	1a0049dc <__sfputs_r+0xa>
1a0049f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0049f6:	Address 0x000000001a0049f6 is out of bounds.


1a0049f8 <_vfiprintf_r>:
1a0049f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0049fc:	460c      	mov	r4, r1
1a0049fe:	b09d      	sub	sp, #116	; 0x74
1a004a00:	4617      	mov	r7, r2
1a004a02:	461d      	mov	r5, r3
1a004a04:	4606      	mov	r6, r0
1a004a06:	b118      	cbz	r0, 1a004a10 <_vfiprintf_r+0x18>
1a004a08:	6983      	ldr	r3, [r0, #24]
1a004a0a:	b90b      	cbnz	r3, 1a004a10 <_vfiprintf_r+0x18>
1a004a0c:	f7ff fce2 	bl	1a0043d4 <__sinit>
1a004a10:	4b7c      	ldr	r3, [pc, #496]	; (1a004c04 <_vfiprintf_r+0x20c>)
1a004a12:	429c      	cmp	r4, r3
1a004a14:	d158      	bne.n	1a004ac8 <_vfiprintf_r+0xd0>
1a004a16:	6874      	ldr	r4, [r6, #4]
1a004a18:	89a3      	ldrh	r3, [r4, #12]
1a004a1a:	0718      	lsls	r0, r3, #28
1a004a1c:	d55e      	bpl.n	1a004adc <_vfiprintf_r+0xe4>
1a004a1e:	6923      	ldr	r3, [r4, #16]
1a004a20:	2b00      	cmp	r3, #0
1a004a22:	d05b      	beq.n	1a004adc <_vfiprintf_r+0xe4>
1a004a24:	2300      	movs	r3, #0
1a004a26:	9309      	str	r3, [sp, #36]	; 0x24
1a004a28:	2320      	movs	r3, #32
1a004a2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a004a2e:	2330      	movs	r3, #48	; 0x30
1a004a30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a004a34:	9503      	str	r5, [sp, #12]
1a004a36:	f04f 0b01 	mov.w	fp, #1
1a004a3a:	46b8      	mov	r8, r7
1a004a3c:	4645      	mov	r5, r8
1a004a3e:	f815 3b01 	ldrb.w	r3, [r5], #1
1a004a42:	b10b      	cbz	r3, 1a004a48 <_vfiprintf_r+0x50>
1a004a44:	2b25      	cmp	r3, #37	; 0x25
1a004a46:	d154      	bne.n	1a004af2 <_vfiprintf_r+0xfa>
1a004a48:	ebb8 0a07 	subs.w	sl, r8, r7
1a004a4c:	d00b      	beq.n	1a004a66 <_vfiprintf_r+0x6e>
1a004a4e:	4653      	mov	r3, sl
1a004a50:	463a      	mov	r2, r7
1a004a52:	4621      	mov	r1, r4
1a004a54:	4630      	mov	r0, r6
1a004a56:	f7ff ffbc 	bl	1a0049d2 <__sfputs_r>
1a004a5a:	3001      	adds	r0, #1
1a004a5c:	f000 80c2 	beq.w	1a004be4 <_vfiprintf_r+0x1ec>
1a004a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004a62:	4453      	add	r3, sl
1a004a64:	9309      	str	r3, [sp, #36]	; 0x24
1a004a66:	f898 3000 	ldrb.w	r3, [r8]
1a004a6a:	2b00      	cmp	r3, #0
1a004a6c:	f000 80ba 	beq.w	1a004be4 <_vfiprintf_r+0x1ec>
1a004a70:	2300      	movs	r3, #0
1a004a72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a004a76:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a004a7a:	9304      	str	r3, [sp, #16]
1a004a7c:	9307      	str	r3, [sp, #28]
1a004a7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a004a82:	931a      	str	r3, [sp, #104]	; 0x68
1a004a84:	46a8      	mov	r8, r5
1a004a86:	2205      	movs	r2, #5
1a004a88:	f818 1b01 	ldrb.w	r1, [r8], #1
1a004a8c:	485e      	ldr	r0, [pc, #376]	; (1a004c08 <_vfiprintf_r+0x210>)
1a004a8e:	f000 fa97 	bl	1a004fc0 <memchr>
1a004a92:	9b04      	ldr	r3, [sp, #16]
1a004a94:	bb78      	cbnz	r0, 1a004af6 <_vfiprintf_r+0xfe>
1a004a96:	06d9      	lsls	r1, r3, #27
1a004a98:	bf44      	itt	mi
1a004a9a:	2220      	movmi	r2, #32
1a004a9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004aa0:	071a      	lsls	r2, r3, #28
1a004aa2:	bf44      	itt	mi
1a004aa4:	222b      	movmi	r2, #43	; 0x2b
1a004aa6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004aaa:	782a      	ldrb	r2, [r5, #0]
1a004aac:	2a2a      	cmp	r2, #42	; 0x2a
1a004aae:	d02a      	beq.n	1a004b06 <_vfiprintf_r+0x10e>
1a004ab0:	9a07      	ldr	r2, [sp, #28]
1a004ab2:	46a8      	mov	r8, r5
1a004ab4:	2000      	movs	r0, #0
1a004ab6:	250a      	movs	r5, #10
1a004ab8:	4641      	mov	r1, r8
1a004aba:	f811 3b01 	ldrb.w	r3, [r1], #1
1a004abe:	3b30      	subs	r3, #48	; 0x30
1a004ac0:	2b09      	cmp	r3, #9
1a004ac2:	d969      	bls.n	1a004b98 <_vfiprintf_r+0x1a0>
1a004ac4:	b360      	cbz	r0, 1a004b20 <_vfiprintf_r+0x128>
1a004ac6:	e024      	b.n	1a004b12 <_vfiprintf_r+0x11a>
1a004ac8:	4b50      	ldr	r3, [pc, #320]	; (1a004c0c <_vfiprintf_r+0x214>)
1a004aca:	429c      	cmp	r4, r3
1a004acc:	d101      	bne.n	1a004ad2 <_vfiprintf_r+0xda>
1a004ace:	68b4      	ldr	r4, [r6, #8]
1a004ad0:	e7a2      	b.n	1a004a18 <_vfiprintf_r+0x20>
1a004ad2:	4b4f      	ldr	r3, [pc, #316]	; (1a004c10 <_vfiprintf_r+0x218>)
1a004ad4:	429c      	cmp	r4, r3
1a004ad6:	bf08      	it	eq
1a004ad8:	68f4      	ldreq	r4, [r6, #12]
1a004ada:	e79d      	b.n	1a004a18 <_vfiprintf_r+0x20>
1a004adc:	4621      	mov	r1, r4
1a004ade:	4630      	mov	r0, r6
1a004ae0:	f7ff fb1a 	bl	1a004118 <__swsetup_r>
1a004ae4:	2800      	cmp	r0, #0
1a004ae6:	d09d      	beq.n	1a004a24 <_vfiprintf_r+0x2c>
1a004ae8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004aec:	b01d      	add	sp, #116	; 0x74
1a004aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004af2:	46a8      	mov	r8, r5
1a004af4:	e7a2      	b.n	1a004a3c <_vfiprintf_r+0x44>
1a004af6:	4a44      	ldr	r2, [pc, #272]	; (1a004c08 <_vfiprintf_r+0x210>)
1a004af8:	1a80      	subs	r0, r0, r2
1a004afa:	fa0b f000 	lsl.w	r0, fp, r0
1a004afe:	4318      	orrs	r0, r3
1a004b00:	9004      	str	r0, [sp, #16]
1a004b02:	4645      	mov	r5, r8
1a004b04:	e7be      	b.n	1a004a84 <_vfiprintf_r+0x8c>
1a004b06:	9a03      	ldr	r2, [sp, #12]
1a004b08:	1d11      	adds	r1, r2, #4
1a004b0a:	6812      	ldr	r2, [r2, #0]
1a004b0c:	9103      	str	r1, [sp, #12]
1a004b0e:	2a00      	cmp	r2, #0
1a004b10:	db01      	blt.n	1a004b16 <_vfiprintf_r+0x11e>
1a004b12:	9207      	str	r2, [sp, #28]
1a004b14:	e004      	b.n	1a004b20 <_vfiprintf_r+0x128>
1a004b16:	4252      	negs	r2, r2
1a004b18:	f043 0302 	orr.w	r3, r3, #2
1a004b1c:	9207      	str	r2, [sp, #28]
1a004b1e:	9304      	str	r3, [sp, #16]
1a004b20:	f898 3000 	ldrb.w	r3, [r8]
1a004b24:	2b2e      	cmp	r3, #46	; 0x2e
1a004b26:	d10e      	bne.n	1a004b46 <_vfiprintf_r+0x14e>
1a004b28:	f898 3001 	ldrb.w	r3, [r8, #1]
1a004b2c:	2b2a      	cmp	r3, #42	; 0x2a
1a004b2e:	d138      	bne.n	1a004ba2 <_vfiprintf_r+0x1aa>
1a004b30:	9b03      	ldr	r3, [sp, #12]
1a004b32:	1d1a      	adds	r2, r3, #4
1a004b34:	681b      	ldr	r3, [r3, #0]
1a004b36:	9203      	str	r2, [sp, #12]
1a004b38:	2b00      	cmp	r3, #0
1a004b3a:	bfb8      	it	lt
1a004b3c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a004b40:	f108 0802 	add.w	r8, r8, #2
1a004b44:	9305      	str	r3, [sp, #20]
1a004b46:	4d33      	ldr	r5, [pc, #204]	; (1a004c14 <_vfiprintf_r+0x21c>)
1a004b48:	f898 1000 	ldrb.w	r1, [r8]
1a004b4c:	2203      	movs	r2, #3
1a004b4e:	4628      	mov	r0, r5
1a004b50:	f000 fa36 	bl	1a004fc0 <memchr>
1a004b54:	b140      	cbz	r0, 1a004b68 <_vfiprintf_r+0x170>
1a004b56:	2340      	movs	r3, #64	; 0x40
1a004b58:	1b40      	subs	r0, r0, r5
1a004b5a:	fa03 f000 	lsl.w	r0, r3, r0
1a004b5e:	9b04      	ldr	r3, [sp, #16]
1a004b60:	4303      	orrs	r3, r0
1a004b62:	f108 0801 	add.w	r8, r8, #1
1a004b66:	9304      	str	r3, [sp, #16]
1a004b68:	f898 1000 	ldrb.w	r1, [r8]
1a004b6c:	482a      	ldr	r0, [pc, #168]	; (1a004c18 <_vfiprintf_r+0x220>)
1a004b6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a004b72:	2206      	movs	r2, #6
1a004b74:	f108 0701 	add.w	r7, r8, #1
1a004b78:	f000 fa22 	bl	1a004fc0 <memchr>
1a004b7c:	2800      	cmp	r0, #0
1a004b7e:	d037      	beq.n	1a004bf0 <_vfiprintf_r+0x1f8>
1a004b80:	4b26      	ldr	r3, [pc, #152]	; (1a004c1c <_vfiprintf_r+0x224>)
1a004b82:	bb1b      	cbnz	r3, 1a004bcc <_vfiprintf_r+0x1d4>
1a004b84:	9b03      	ldr	r3, [sp, #12]
1a004b86:	3307      	adds	r3, #7
1a004b88:	f023 0307 	bic.w	r3, r3, #7
1a004b8c:	3308      	adds	r3, #8
1a004b8e:	9303      	str	r3, [sp, #12]
1a004b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004b92:	444b      	add	r3, r9
1a004b94:	9309      	str	r3, [sp, #36]	; 0x24
1a004b96:	e750      	b.n	1a004a3a <_vfiprintf_r+0x42>
1a004b98:	fb05 3202 	mla	r2, r5, r2, r3
1a004b9c:	2001      	movs	r0, #1
1a004b9e:	4688      	mov	r8, r1
1a004ba0:	e78a      	b.n	1a004ab8 <_vfiprintf_r+0xc0>
1a004ba2:	2300      	movs	r3, #0
1a004ba4:	f108 0801 	add.w	r8, r8, #1
1a004ba8:	9305      	str	r3, [sp, #20]
1a004baa:	4619      	mov	r1, r3
1a004bac:	250a      	movs	r5, #10
1a004bae:	4640      	mov	r0, r8
1a004bb0:	f810 2b01 	ldrb.w	r2, [r0], #1
1a004bb4:	3a30      	subs	r2, #48	; 0x30
1a004bb6:	2a09      	cmp	r2, #9
1a004bb8:	d903      	bls.n	1a004bc2 <_vfiprintf_r+0x1ca>
1a004bba:	2b00      	cmp	r3, #0
1a004bbc:	d0c3      	beq.n	1a004b46 <_vfiprintf_r+0x14e>
1a004bbe:	9105      	str	r1, [sp, #20]
1a004bc0:	e7c1      	b.n	1a004b46 <_vfiprintf_r+0x14e>
1a004bc2:	fb05 2101 	mla	r1, r5, r1, r2
1a004bc6:	2301      	movs	r3, #1
1a004bc8:	4680      	mov	r8, r0
1a004bca:	e7f0      	b.n	1a004bae <_vfiprintf_r+0x1b6>
1a004bcc:	ab03      	add	r3, sp, #12
1a004bce:	9300      	str	r3, [sp, #0]
1a004bd0:	4622      	mov	r2, r4
1a004bd2:	4b13      	ldr	r3, [pc, #76]	; (1a004c20 <_vfiprintf_r+0x228>)
1a004bd4:	a904      	add	r1, sp, #16
1a004bd6:	4630      	mov	r0, r6
1a004bd8:	f3af 8000 	nop.w
1a004bdc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a004be0:	4681      	mov	r9, r0
1a004be2:	d1d5      	bne.n	1a004b90 <_vfiprintf_r+0x198>
1a004be4:	89a3      	ldrh	r3, [r4, #12]
1a004be6:	065b      	lsls	r3, r3, #25
1a004be8:	f53f af7e 	bmi.w	1a004ae8 <_vfiprintf_r+0xf0>
1a004bec:	9809      	ldr	r0, [sp, #36]	; 0x24
1a004bee:	e77d      	b.n	1a004aec <_vfiprintf_r+0xf4>
1a004bf0:	ab03      	add	r3, sp, #12
1a004bf2:	9300      	str	r3, [sp, #0]
1a004bf4:	4622      	mov	r2, r4
1a004bf6:	4b0a      	ldr	r3, [pc, #40]	; (1a004c20 <_vfiprintf_r+0x228>)
1a004bf8:	a904      	add	r1, sp, #16
1a004bfa:	4630      	mov	r0, r6
1a004bfc:	f000 f888 	bl	1a004d10 <_printf_i>
1a004c00:	e7ec      	b.n	1a004bdc <_vfiprintf_r+0x1e4>
1a004c02:	bf00      	nop
1a004c04:	1a0054b8 	.word	0x1a0054b8
1a004c08:	1a0054fc 	.word	0x1a0054fc
1a004c0c:	1a0054d8 	.word	0x1a0054d8
1a004c10:	1a005498 	.word	0x1a005498
1a004c14:	1a005502 	.word	0x1a005502
1a004c18:	1a005506 	.word	0x1a005506
1a004c1c:	00000000 	.word	0x00000000
1a004c20:	1a0049d3 	.word	0x1a0049d3

1a004c24 <_printf_common>:
1a004c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004c28:	4691      	mov	r9, r2
1a004c2a:	461f      	mov	r7, r3
1a004c2c:	688a      	ldr	r2, [r1, #8]
1a004c2e:	690b      	ldr	r3, [r1, #16]
1a004c30:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a004c34:	4293      	cmp	r3, r2
1a004c36:	bfb8      	it	lt
1a004c38:	4613      	movlt	r3, r2
1a004c3a:	f8c9 3000 	str.w	r3, [r9]
1a004c3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a004c42:	4606      	mov	r6, r0
1a004c44:	460c      	mov	r4, r1
1a004c46:	b112      	cbz	r2, 1a004c4e <_printf_common+0x2a>
1a004c48:	3301      	adds	r3, #1
1a004c4a:	f8c9 3000 	str.w	r3, [r9]
1a004c4e:	6823      	ldr	r3, [r4, #0]
1a004c50:	0699      	lsls	r1, r3, #26
1a004c52:	bf42      	ittt	mi
1a004c54:	f8d9 3000 	ldrmi.w	r3, [r9]
1a004c58:	3302      	addmi	r3, #2
1a004c5a:	f8c9 3000 	strmi.w	r3, [r9]
1a004c5e:	6825      	ldr	r5, [r4, #0]
1a004c60:	f015 0506 	ands.w	r5, r5, #6
1a004c64:	d107      	bne.n	1a004c76 <_printf_common+0x52>
1a004c66:	f104 0a19 	add.w	sl, r4, #25
1a004c6a:	68e3      	ldr	r3, [r4, #12]
1a004c6c:	f8d9 2000 	ldr.w	r2, [r9]
1a004c70:	1a9b      	subs	r3, r3, r2
1a004c72:	42ab      	cmp	r3, r5
1a004c74:	dc28      	bgt.n	1a004cc8 <_printf_common+0xa4>
1a004c76:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a004c7a:	6822      	ldr	r2, [r4, #0]
1a004c7c:	3300      	adds	r3, #0
1a004c7e:	bf18      	it	ne
1a004c80:	2301      	movne	r3, #1
1a004c82:	0692      	lsls	r2, r2, #26
1a004c84:	d42d      	bmi.n	1a004ce2 <_printf_common+0xbe>
1a004c86:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a004c8a:	4639      	mov	r1, r7
1a004c8c:	4630      	mov	r0, r6
1a004c8e:	47c0      	blx	r8
1a004c90:	3001      	adds	r0, #1
1a004c92:	d020      	beq.n	1a004cd6 <_printf_common+0xb2>
1a004c94:	6823      	ldr	r3, [r4, #0]
1a004c96:	68e5      	ldr	r5, [r4, #12]
1a004c98:	f8d9 2000 	ldr.w	r2, [r9]
1a004c9c:	f003 0306 	and.w	r3, r3, #6
1a004ca0:	2b04      	cmp	r3, #4
1a004ca2:	bf08      	it	eq
1a004ca4:	1aad      	subeq	r5, r5, r2
1a004ca6:	68a3      	ldr	r3, [r4, #8]
1a004ca8:	6922      	ldr	r2, [r4, #16]
1a004caa:	bf0c      	ite	eq
1a004cac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a004cb0:	2500      	movne	r5, #0
1a004cb2:	4293      	cmp	r3, r2
1a004cb4:	bfc4      	itt	gt
1a004cb6:	1a9b      	subgt	r3, r3, r2
1a004cb8:	18ed      	addgt	r5, r5, r3
1a004cba:	f04f 0900 	mov.w	r9, #0
1a004cbe:	341a      	adds	r4, #26
1a004cc0:	454d      	cmp	r5, r9
1a004cc2:	d11a      	bne.n	1a004cfa <_printf_common+0xd6>
1a004cc4:	2000      	movs	r0, #0
1a004cc6:	e008      	b.n	1a004cda <_printf_common+0xb6>
1a004cc8:	2301      	movs	r3, #1
1a004cca:	4652      	mov	r2, sl
1a004ccc:	4639      	mov	r1, r7
1a004cce:	4630      	mov	r0, r6
1a004cd0:	47c0      	blx	r8
1a004cd2:	3001      	adds	r0, #1
1a004cd4:	d103      	bne.n	1a004cde <_printf_common+0xba>
1a004cd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004cde:	3501      	adds	r5, #1
1a004ce0:	e7c3      	b.n	1a004c6a <_printf_common+0x46>
1a004ce2:	18e1      	adds	r1, r4, r3
1a004ce4:	1c5a      	adds	r2, r3, #1
1a004ce6:	2030      	movs	r0, #48	; 0x30
1a004ce8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a004cec:	4422      	add	r2, r4
1a004cee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a004cf2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a004cf6:	3302      	adds	r3, #2
1a004cf8:	e7c5      	b.n	1a004c86 <_printf_common+0x62>
1a004cfa:	2301      	movs	r3, #1
1a004cfc:	4622      	mov	r2, r4
1a004cfe:	4639      	mov	r1, r7
1a004d00:	4630      	mov	r0, r6
1a004d02:	47c0      	blx	r8
1a004d04:	3001      	adds	r0, #1
1a004d06:	d0e6      	beq.n	1a004cd6 <_printf_common+0xb2>
1a004d08:	f109 0901 	add.w	r9, r9, #1
1a004d0c:	e7d8      	b.n	1a004cc0 <_printf_common+0x9c>
1a004d0e:	Address 0x000000001a004d0e is out of bounds.


1a004d10 <_printf_i>:
1a004d10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a004d14:	f101 0c43 	add.w	ip, r1, #67	; 0x43
1a004d18:	460c      	mov	r4, r1
1a004d1a:	7e09      	ldrb	r1, [r1, #24]
1a004d1c:	b085      	sub	sp, #20
1a004d1e:	296e      	cmp	r1, #110	; 0x6e
1a004d20:	4617      	mov	r7, r2
1a004d22:	4606      	mov	r6, r0
1a004d24:	4698      	mov	r8, r3
1a004d26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a004d28:	f000 80b3 	beq.w	1a004e92 <_printf_i+0x182>
1a004d2c:	d822      	bhi.n	1a004d74 <_printf_i+0x64>
1a004d2e:	2963      	cmp	r1, #99	; 0x63
1a004d30:	d036      	beq.n	1a004da0 <_printf_i+0x90>
1a004d32:	d80a      	bhi.n	1a004d4a <_printf_i+0x3a>
1a004d34:	2900      	cmp	r1, #0
1a004d36:	f000 80b9 	beq.w	1a004eac <_printf_i+0x19c>
1a004d3a:	2958      	cmp	r1, #88	; 0x58
1a004d3c:	f000 8083 	beq.w	1a004e46 <_printf_i+0x136>
1a004d40:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004d44:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a004d48:	e032      	b.n	1a004db0 <_printf_i+0xa0>
1a004d4a:	2964      	cmp	r1, #100	; 0x64
1a004d4c:	d001      	beq.n	1a004d52 <_printf_i+0x42>
1a004d4e:	2969      	cmp	r1, #105	; 0x69
1a004d50:	d1f6      	bne.n	1a004d40 <_printf_i+0x30>
1a004d52:	6820      	ldr	r0, [r4, #0]
1a004d54:	6813      	ldr	r3, [r2, #0]
1a004d56:	0605      	lsls	r5, r0, #24
1a004d58:	f103 0104 	add.w	r1, r3, #4
1a004d5c:	d52a      	bpl.n	1a004db4 <_printf_i+0xa4>
1a004d5e:	681b      	ldr	r3, [r3, #0]
1a004d60:	6011      	str	r1, [r2, #0]
1a004d62:	2b00      	cmp	r3, #0
1a004d64:	da03      	bge.n	1a004d6e <_printf_i+0x5e>
1a004d66:	222d      	movs	r2, #45	; 0x2d
1a004d68:	425b      	negs	r3, r3
1a004d6a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a004d6e:	486f      	ldr	r0, [pc, #444]	; (1a004f2c <_printf_i+0x21c>)
1a004d70:	220a      	movs	r2, #10
1a004d72:	e039      	b.n	1a004de8 <_printf_i+0xd8>
1a004d74:	2973      	cmp	r1, #115	; 0x73
1a004d76:	f000 809d 	beq.w	1a004eb4 <_printf_i+0x1a4>
1a004d7a:	d808      	bhi.n	1a004d8e <_printf_i+0x7e>
1a004d7c:	296f      	cmp	r1, #111	; 0x6f
1a004d7e:	d020      	beq.n	1a004dc2 <_printf_i+0xb2>
1a004d80:	2970      	cmp	r1, #112	; 0x70
1a004d82:	d1dd      	bne.n	1a004d40 <_printf_i+0x30>
1a004d84:	6823      	ldr	r3, [r4, #0]
1a004d86:	f043 0320 	orr.w	r3, r3, #32
1a004d8a:	6023      	str	r3, [r4, #0]
1a004d8c:	e003      	b.n	1a004d96 <_printf_i+0x86>
1a004d8e:	2975      	cmp	r1, #117	; 0x75
1a004d90:	d017      	beq.n	1a004dc2 <_printf_i+0xb2>
1a004d92:	2978      	cmp	r1, #120	; 0x78
1a004d94:	d1d4      	bne.n	1a004d40 <_printf_i+0x30>
1a004d96:	2378      	movs	r3, #120	; 0x78
1a004d98:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a004d9c:	4864      	ldr	r0, [pc, #400]	; (1a004f30 <_printf_i+0x220>)
1a004d9e:	e055      	b.n	1a004e4c <_printf_i+0x13c>
1a004da0:	6813      	ldr	r3, [r2, #0]
1a004da2:	1d19      	adds	r1, r3, #4
1a004da4:	681b      	ldr	r3, [r3, #0]
1a004da6:	6011      	str	r1, [r2, #0]
1a004da8:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004dac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a004db0:	2301      	movs	r3, #1
1a004db2:	e08c      	b.n	1a004ece <_printf_i+0x1be>
1a004db4:	681b      	ldr	r3, [r3, #0]
1a004db6:	6011      	str	r1, [r2, #0]
1a004db8:	f010 0f40 	tst.w	r0, #64	; 0x40
1a004dbc:	bf18      	it	ne
1a004dbe:	b21b      	sxthne	r3, r3
1a004dc0:	e7cf      	b.n	1a004d62 <_printf_i+0x52>
1a004dc2:	6813      	ldr	r3, [r2, #0]
1a004dc4:	6825      	ldr	r5, [r4, #0]
1a004dc6:	1d18      	adds	r0, r3, #4
1a004dc8:	6010      	str	r0, [r2, #0]
1a004dca:	0628      	lsls	r0, r5, #24
1a004dcc:	d501      	bpl.n	1a004dd2 <_printf_i+0xc2>
1a004dce:	681b      	ldr	r3, [r3, #0]
1a004dd0:	e002      	b.n	1a004dd8 <_printf_i+0xc8>
1a004dd2:	0668      	lsls	r0, r5, #25
1a004dd4:	d5fb      	bpl.n	1a004dce <_printf_i+0xbe>
1a004dd6:	881b      	ldrh	r3, [r3, #0]
1a004dd8:	4854      	ldr	r0, [pc, #336]	; (1a004f2c <_printf_i+0x21c>)
1a004dda:	296f      	cmp	r1, #111	; 0x6f
1a004ddc:	bf14      	ite	ne
1a004dde:	220a      	movne	r2, #10
1a004de0:	2208      	moveq	r2, #8
1a004de2:	2100      	movs	r1, #0
1a004de4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a004de8:	6865      	ldr	r5, [r4, #4]
1a004dea:	60a5      	str	r5, [r4, #8]
1a004dec:	2d00      	cmp	r5, #0
1a004dee:	f2c0 8095 	blt.w	1a004f1c <_printf_i+0x20c>
1a004df2:	6821      	ldr	r1, [r4, #0]
1a004df4:	f021 0104 	bic.w	r1, r1, #4
1a004df8:	6021      	str	r1, [r4, #0]
1a004dfa:	2b00      	cmp	r3, #0
1a004dfc:	d13d      	bne.n	1a004e7a <_printf_i+0x16a>
1a004dfe:	2d00      	cmp	r5, #0
1a004e00:	f040 808e 	bne.w	1a004f20 <_printf_i+0x210>
1a004e04:	4665      	mov	r5, ip
1a004e06:	2a08      	cmp	r2, #8
1a004e08:	d10b      	bne.n	1a004e22 <_printf_i+0x112>
1a004e0a:	6823      	ldr	r3, [r4, #0]
1a004e0c:	07db      	lsls	r3, r3, #31
1a004e0e:	d508      	bpl.n	1a004e22 <_printf_i+0x112>
1a004e10:	6923      	ldr	r3, [r4, #16]
1a004e12:	6862      	ldr	r2, [r4, #4]
1a004e14:	429a      	cmp	r2, r3
1a004e16:	bfde      	ittt	le
1a004e18:	2330      	movle	r3, #48	; 0x30
1a004e1a:	f805 3c01 	strble.w	r3, [r5, #-1]
1a004e1e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a004e22:	ebac 0305 	sub.w	r3, ip, r5
1a004e26:	6123      	str	r3, [r4, #16]
1a004e28:	f8cd 8000 	str.w	r8, [sp]
1a004e2c:	463b      	mov	r3, r7
1a004e2e:	aa03      	add	r2, sp, #12
1a004e30:	4621      	mov	r1, r4
1a004e32:	4630      	mov	r0, r6
1a004e34:	f7ff fef6 	bl	1a004c24 <_printf_common>
1a004e38:	3001      	adds	r0, #1
1a004e3a:	d14d      	bne.n	1a004ed8 <_printf_i+0x1c8>
1a004e3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004e40:	b005      	add	sp, #20
1a004e42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a004e46:	4839      	ldr	r0, [pc, #228]	; (1a004f2c <_printf_i+0x21c>)
1a004e48:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a004e4c:	6813      	ldr	r3, [r2, #0]
1a004e4e:	6821      	ldr	r1, [r4, #0]
1a004e50:	1d1d      	adds	r5, r3, #4
1a004e52:	681b      	ldr	r3, [r3, #0]
1a004e54:	6015      	str	r5, [r2, #0]
1a004e56:	060a      	lsls	r2, r1, #24
1a004e58:	d50b      	bpl.n	1a004e72 <_printf_i+0x162>
1a004e5a:	07ca      	lsls	r2, r1, #31
1a004e5c:	bf44      	itt	mi
1a004e5e:	f041 0120 	orrmi.w	r1, r1, #32
1a004e62:	6021      	strmi	r1, [r4, #0]
1a004e64:	b91b      	cbnz	r3, 1a004e6e <_printf_i+0x15e>
1a004e66:	6822      	ldr	r2, [r4, #0]
1a004e68:	f022 0220 	bic.w	r2, r2, #32
1a004e6c:	6022      	str	r2, [r4, #0]
1a004e6e:	2210      	movs	r2, #16
1a004e70:	e7b7      	b.n	1a004de2 <_printf_i+0xd2>
1a004e72:	064d      	lsls	r5, r1, #25
1a004e74:	bf48      	it	mi
1a004e76:	b29b      	uxthmi	r3, r3
1a004e78:	e7ef      	b.n	1a004e5a <_printf_i+0x14a>
1a004e7a:	4665      	mov	r5, ip
1a004e7c:	fbb3 f1f2 	udiv	r1, r3, r2
1a004e80:	fb02 3311 	mls	r3, r2, r1, r3
1a004e84:	5cc3      	ldrb	r3, [r0, r3]
1a004e86:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a004e8a:	460b      	mov	r3, r1
1a004e8c:	2900      	cmp	r1, #0
1a004e8e:	d1f5      	bne.n	1a004e7c <_printf_i+0x16c>
1a004e90:	e7b9      	b.n	1a004e06 <_printf_i+0xf6>
1a004e92:	6813      	ldr	r3, [r2, #0]
1a004e94:	6825      	ldr	r5, [r4, #0]
1a004e96:	6961      	ldr	r1, [r4, #20]
1a004e98:	1d18      	adds	r0, r3, #4
1a004e9a:	6010      	str	r0, [r2, #0]
1a004e9c:	0628      	lsls	r0, r5, #24
1a004e9e:	681b      	ldr	r3, [r3, #0]
1a004ea0:	d501      	bpl.n	1a004ea6 <_printf_i+0x196>
1a004ea2:	6019      	str	r1, [r3, #0]
1a004ea4:	e002      	b.n	1a004eac <_printf_i+0x19c>
1a004ea6:	066a      	lsls	r2, r5, #25
1a004ea8:	d5fb      	bpl.n	1a004ea2 <_printf_i+0x192>
1a004eaa:	8019      	strh	r1, [r3, #0]
1a004eac:	2300      	movs	r3, #0
1a004eae:	6123      	str	r3, [r4, #16]
1a004eb0:	4665      	mov	r5, ip
1a004eb2:	e7b9      	b.n	1a004e28 <_printf_i+0x118>
1a004eb4:	6813      	ldr	r3, [r2, #0]
1a004eb6:	1d19      	adds	r1, r3, #4
1a004eb8:	6011      	str	r1, [r2, #0]
1a004eba:	681d      	ldr	r5, [r3, #0]
1a004ebc:	6862      	ldr	r2, [r4, #4]
1a004ebe:	2100      	movs	r1, #0
1a004ec0:	4628      	mov	r0, r5
1a004ec2:	f000 f87d 	bl	1a004fc0 <memchr>
1a004ec6:	b108      	cbz	r0, 1a004ecc <_printf_i+0x1bc>
1a004ec8:	1b40      	subs	r0, r0, r5
1a004eca:	6060      	str	r0, [r4, #4]
1a004ecc:	6863      	ldr	r3, [r4, #4]
1a004ece:	6123      	str	r3, [r4, #16]
1a004ed0:	2300      	movs	r3, #0
1a004ed2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004ed6:	e7a7      	b.n	1a004e28 <_printf_i+0x118>
1a004ed8:	6923      	ldr	r3, [r4, #16]
1a004eda:	462a      	mov	r2, r5
1a004edc:	4639      	mov	r1, r7
1a004ede:	4630      	mov	r0, r6
1a004ee0:	47c0      	blx	r8
1a004ee2:	3001      	adds	r0, #1
1a004ee4:	d0aa      	beq.n	1a004e3c <_printf_i+0x12c>
1a004ee6:	6823      	ldr	r3, [r4, #0]
1a004ee8:	079b      	lsls	r3, r3, #30
1a004eea:	d413      	bmi.n	1a004f14 <_printf_i+0x204>
1a004eec:	68e0      	ldr	r0, [r4, #12]
1a004eee:	9b03      	ldr	r3, [sp, #12]
1a004ef0:	4298      	cmp	r0, r3
1a004ef2:	bfb8      	it	lt
1a004ef4:	4618      	movlt	r0, r3
1a004ef6:	e7a3      	b.n	1a004e40 <_printf_i+0x130>
1a004ef8:	2301      	movs	r3, #1
1a004efa:	464a      	mov	r2, r9
1a004efc:	4639      	mov	r1, r7
1a004efe:	4630      	mov	r0, r6
1a004f00:	47c0      	blx	r8
1a004f02:	3001      	adds	r0, #1
1a004f04:	d09a      	beq.n	1a004e3c <_printf_i+0x12c>
1a004f06:	3501      	adds	r5, #1
1a004f08:	68e3      	ldr	r3, [r4, #12]
1a004f0a:	9a03      	ldr	r2, [sp, #12]
1a004f0c:	1a9b      	subs	r3, r3, r2
1a004f0e:	42ab      	cmp	r3, r5
1a004f10:	dcf2      	bgt.n	1a004ef8 <_printf_i+0x1e8>
1a004f12:	e7eb      	b.n	1a004eec <_printf_i+0x1dc>
1a004f14:	2500      	movs	r5, #0
1a004f16:	f104 0919 	add.w	r9, r4, #25
1a004f1a:	e7f5      	b.n	1a004f08 <_printf_i+0x1f8>
1a004f1c:	2b00      	cmp	r3, #0
1a004f1e:	d1ac      	bne.n	1a004e7a <_printf_i+0x16a>
1a004f20:	7803      	ldrb	r3, [r0, #0]
1a004f22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a004f26:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004f2a:	e76c      	b.n	1a004e06 <_printf_i+0xf6>
1a004f2c:	1a00550d 	.word	0x1a00550d
1a004f30:	1a00551e 	.word	0x1a00551e

1a004f34 <__sread>:
1a004f34:	b510      	push	{r4, lr}
1a004f36:	460c      	mov	r4, r1
1a004f38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004f3c:	f7fb fb80 	bl	1a000640 <_read_r>
1a004f40:	2800      	cmp	r0, #0
1a004f42:	bfab      	itete	ge
1a004f44:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a004f46:	89a3      	ldrhlt	r3, [r4, #12]
1a004f48:	181b      	addge	r3, r3, r0
1a004f4a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a004f4e:	bfac      	ite	ge
1a004f50:	6563      	strge	r3, [r4, #84]	; 0x54
1a004f52:	81a3      	strhlt	r3, [r4, #12]
1a004f54:	bd10      	pop	{r4, pc}

1a004f56 <__swrite>:
1a004f56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a004f5a:	461f      	mov	r7, r3
1a004f5c:	898b      	ldrh	r3, [r1, #12]
1a004f5e:	05db      	lsls	r3, r3, #23
1a004f60:	4605      	mov	r5, r0
1a004f62:	460c      	mov	r4, r1
1a004f64:	4616      	mov	r6, r2
1a004f66:	d505      	bpl.n	1a004f74 <__swrite+0x1e>
1a004f68:	2302      	movs	r3, #2
1a004f6a:	2200      	movs	r2, #0
1a004f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004f70:	f7fb fb61 	bl	1a000636 <_lseek_r>
1a004f74:	89a3      	ldrh	r3, [r4, #12]
1a004f76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a004f7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a004f7e:	81a3      	strh	r3, [r4, #12]
1a004f80:	4632      	mov	r2, r6
1a004f82:	463b      	mov	r3, r7
1a004f84:	4628      	mov	r0, r5
1a004f86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a004f8a:	f7fb bb80 	b.w	1a00068e <_write_r>

1a004f8e <__sseek>:
1a004f8e:	b510      	push	{r4, lr}
1a004f90:	460c      	mov	r4, r1
1a004f92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004f96:	f7fb fb4e 	bl	1a000636 <_lseek_r>
1a004f9a:	1c43      	adds	r3, r0, #1
1a004f9c:	89a3      	ldrh	r3, [r4, #12]
1a004f9e:	bf15      	itete	ne
1a004fa0:	6560      	strne	r0, [r4, #84]	; 0x54
1a004fa2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a004fa6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a004faa:	81a3      	strheq	r3, [r4, #12]
1a004fac:	bf18      	it	ne
1a004fae:	81a3      	strhne	r3, [r4, #12]
1a004fb0:	bd10      	pop	{r4, pc}

1a004fb2 <__sclose>:
1a004fb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004fb6:	f7fb bb2b 	b.w	1a000610 <_close_r>
1a004fba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a004fbe:	Address 0x000000001a004fbe is out of bounds.


1a004fc0 <memchr>:
1a004fc0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a004fc4:	2a10      	cmp	r2, #16
1a004fc6:	db2b      	blt.n	1a005020 <memchr+0x60>
1a004fc8:	f010 0f07 	tst.w	r0, #7
1a004fcc:	d008      	beq.n	1a004fe0 <memchr+0x20>
1a004fce:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004fd2:	3a01      	subs	r2, #1
1a004fd4:	428b      	cmp	r3, r1
1a004fd6:	d02d      	beq.n	1a005034 <memchr+0x74>
1a004fd8:	f010 0f07 	tst.w	r0, #7
1a004fdc:	b342      	cbz	r2, 1a005030 <memchr+0x70>
1a004fde:	d1f6      	bne.n	1a004fce <memchr+0xe>
1a004fe0:	b4f0      	push	{r4, r5, r6, r7}
1a004fe2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a004fe6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a004fea:	f022 0407 	bic.w	r4, r2, #7
1a004fee:	f07f 0700 	mvns.w	r7, #0
1a004ff2:	2300      	movs	r3, #0
1a004ff4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a004ff8:	3c08      	subs	r4, #8
1a004ffa:	ea85 0501 	eor.w	r5, r5, r1
1a004ffe:	ea86 0601 	eor.w	r6, r6, r1
1a005002:	fa85 f547 	uadd8	r5, r5, r7
1a005006:	faa3 f587 	sel	r5, r3, r7
1a00500a:	fa86 f647 	uadd8	r6, r6, r7
1a00500e:	faa5 f687 	sel	r6, r5, r7
1a005012:	b98e      	cbnz	r6, 1a005038 <memchr+0x78>
1a005014:	d1ee      	bne.n	1a004ff4 <memchr+0x34>
1a005016:	bcf0      	pop	{r4, r5, r6, r7}
1a005018:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00501c:	f002 0207 	and.w	r2, r2, #7
1a005020:	b132      	cbz	r2, 1a005030 <memchr+0x70>
1a005022:	f810 3b01 	ldrb.w	r3, [r0], #1
1a005026:	3a01      	subs	r2, #1
1a005028:	ea83 0301 	eor.w	r3, r3, r1
1a00502c:	b113      	cbz	r3, 1a005034 <memchr+0x74>
1a00502e:	d1f8      	bne.n	1a005022 <memchr+0x62>
1a005030:	2000      	movs	r0, #0
1a005032:	4770      	bx	lr
1a005034:	3801      	subs	r0, #1
1a005036:	4770      	bx	lr
1a005038:	2d00      	cmp	r5, #0
1a00503a:	bf06      	itte	eq
1a00503c:	4635      	moveq	r5, r6
1a00503e:	3803      	subeq	r0, #3
1a005040:	3807      	subne	r0, #7
1a005042:	f015 0f01 	tst.w	r5, #1
1a005046:	d107      	bne.n	1a005058 <memchr+0x98>
1a005048:	3001      	adds	r0, #1
1a00504a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00504e:	bf02      	ittt	eq
1a005050:	3001      	addeq	r0, #1
1a005052:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a005056:	3001      	addeq	r0, #1
1a005058:	bcf0      	pop	{r4, r5, r6, r7}
1a00505a:	3801      	subs	r0, #1
1a00505c:	4770      	bx	lr
1a00505e:	bf00      	nop

1a005060 <memmove>:
1a005060:	4288      	cmp	r0, r1
1a005062:	b510      	push	{r4, lr}
1a005064:	eb01 0302 	add.w	r3, r1, r2
1a005068:	d807      	bhi.n	1a00507a <memmove+0x1a>
1a00506a:	1e42      	subs	r2, r0, #1
1a00506c:	4299      	cmp	r1, r3
1a00506e:	d00a      	beq.n	1a005086 <memmove+0x26>
1a005070:	f811 4b01 	ldrb.w	r4, [r1], #1
1a005074:	f802 4f01 	strb.w	r4, [r2, #1]!
1a005078:	e7f8      	b.n	1a00506c <memmove+0xc>
1a00507a:	4283      	cmp	r3, r0
1a00507c:	d9f5      	bls.n	1a00506a <memmove+0xa>
1a00507e:	1881      	adds	r1, r0, r2
1a005080:	1ad2      	subs	r2, r2, r3
1a005082:	42d3      	cmn	r3, r2
1a005084:	d100      	bne.n	1a005088 <memmove+0x28>
1a005086:	bd10      	pop	{r4, pc}
1a005088:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
1a00508c:	f801 4d01 	strb.w	r4, [r1, #-1]!
1a005090:	e7f7      	b.n	1a005082 <memmove+0x22>

1a005092 <__malloc_lock>:
1a005092:	4770      	bx	lr

1a005094 <__malloc_unlock>:
1a005094:	4770      	bx	lr

1a005096 <_realloc_r>:
1a005096:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a005098:	4607      	mov	r7, r0
1a00509a:	4614      	mov	r4, r2
1a00509c:	460e      	mov	r6, r1
1a00509e:	b921      	cbnz	r1, 1a0050aa <_realloc_r+0x14>
1a0050a0:	4611      	mov	r1, r2
1a0050a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a0050a6:	f7ff bad1 	b.w	1a00464c <_malloc_r>
1a0050aa:	b922      	cbnz	r2, 1a0050b6 <_realloc_r+0x20>
1a0050ac:	f7ff fa80 	bl	1a0045b0 <_free_r>
1a0050b0:	4625      	mov	r5, r4
1a0050b2:	4628      	mov	r0, r5
1a0050b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0050b6:	f000 f814 	bl	1a0050e2 <_malloc_usable_size_r>
1a0050ba:	42a0      	cmp	r0, r4
1a0050bc:	d20f      	bcs.n	1a0050de <_realloc_r+0x48>
1a0050be:	4621      	mov	r1, r4
1a0050c0:	4638      	mov	r0, r7
1a0050c2:	f7ff fac3 	bl	1a00464c <_malloc_r>
1a0050c6:	4605      	mov	r5, r0
1a0050c8:	2800      	cmp	r0, #0
1a0050ca:	d0f2      	beq.n	1a0050b2 <_realloc_r+0x1c>
1a0050cc:	4631      	mov	r1, r6
1a0050ce:	4622      	mov	r2, r4
1a0050d0:	f7fe ff0c 	bl	1a003eec <memcpy>
1a0050d4:	4631      	mov	r1, r6
1a0050d6:	4638      	mov	r0, r7
1a0050d8:	f7ff fa6a 	bl	1a0045b0 <_free_r>
1a0050dc:	e7e9      	b.n	1a0050b2 <_realloc_r+0x1c>
1a0050de:	4635      	mov	r5, r6
1a0050e0:	e7e7      	b.n	1a0050b2 <_realloc_r+0x1c>

1a0050e2 <_malloc_usable_size_r>:
1a0050e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0050e6:	1f18      	subs	r0, r3, #4
1a0050e8:	2b00      	cmp	r3, #0
1a0050ea:	bfbc      	itt	lt
1a0050ec:	580b      	ldrlt	r3, [r1, r0]
1a0050ee:	18c0      	addlt	r0, r0, r3
1a0050f0:	4770      	bx	lr
1a0050f2:	ffff 6c42 	vdup.8	q11, d2[7]
1a0050f6:	6e69      	.short	0x6e69
1a0050f8:	6320796b 	.word	0x6320796b
1a0050fc:	66206e6f 	.word	0x66206e6f
1a005100:	52656572 	.word	0x52656572
1a005104:	20534f54 	.word	0x20534f54
1a005108:	41732079 	.word	0x41732079
1a00510c:	002e4950 	.word	0x002e4950
1a005110:	6b736154 	.word	0x6b736154
1a005114:	61557854 	.word	0x61557854
1a005118:	00007472 	.word	0x00007472
1a00511c:	6154796d 	.word	0x6154796d
1a005120:	315f6b73 	.word	0x315f6b73
1a005124:	ffffff00 	.word	0xffffff00
1a005128:	69636552 	.word	0x69636552
1a00512c:	6f6d6962 	.word	0x6f6d6962
1a005130:	3c3c2073 	.word	0x3c3c2073
1a005134:	3e3e7325 	.word	0x3e3e7325
1a005138:	726f7020 	.word	0x726f7020
1a00513c:	52415520 	.word	0x52415520
1a005140:	000a0d54 	.word	0x000a0d54
1a005144:	6b736154 	.word	0x6b736154
1a005148:	61557854 	.word	0x61557854
1a00514c:	000d7472 	.word	0x000d7472
1a005150:	25207872 	.word	0x25207872
1a005154:	000a0d73 	.word	0x000a0d73
1a005158:	6154796d 	.word	0x6154796d
1a00515c:	315f6b73 	.word	0x315f6b73
1a005160:	0000000d 	.word	0x0000000d
1a005164:	616c616c 	.word	0x616c616c
1a005168:	0d642520 	.word	0x0d642520
1a00516c:	ffff000a 	.word	0xffff000a
1a005170:	454c4449 	.word	0x454c4449
1a005174:	ffffff00 	.word	0xffffff00
1a005178:	51726d54 	.word	0x51726d54
1a00517c:	ffffff00 	.word	0xffffff00
1a005180:	20726d54 	.word	0x20726d54
1a005184:	00637653 	.word	0x00637653

1a005188 <ExtRateIn>:
1a005188:	00000000                                ....

1a00518c <GpioButtons>:
1a00518c:	08000400 09010900                       ........

1a005194 <GpioLeds>:
1a005194:	01050005 0e000205 0c010b01              ............

1a0051a0 <GpioPorts>:
1a0051a0:	03030003 0f050403 05031005 07030603     ................
1a0051b0:	ffff0802                                ....

1a0051b4 <OscRateIn>:
1a0051b4:	00b71b00                                ....

1a0051b8 <InitClkStates>:
1a0051b8:	01010f01                                ....

1a0051bc <pinmuxing>:
1a0051bc:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a0051cc:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a0051dc:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a0051ec:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a0051fc:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a00520c:	00d50301 00d50401 00160107 00560207     ..............V.
1a00521c:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a00522c:	00570206                                ..W.

1a005230 <UART_BClock>:
1a005230:	01a201c2 01620182                       ......b.

1a005238 <UART_PClock>:
1a005238:	00820081 00a200a1 08040201 0f0f0f03     ................
1a005248:	ffff00ff                                ....

1a00524c <periph_to_base>:
1a00524c:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a00525c:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a00526c:	000100e0 01000100 01200003 00060120     .......... . ...
1a00527c:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a00528c:	01820013 00120182 01a201a2 01c20011     ................
1a00529c:	001001c2 01e201e2 0202000f 000e0202     ................
1a0052ac:	02220222 0223000d 001c0223              "."...#.#...

1a0052b8 <InitClkStates>:
1a0052b8:	00010100 00010909 0001090a 01010701     ................
1a0052c8:	00010902 00010906 0101090c 0001090d     ................
1a0052d8:	0001090e 0001090f 00010910 00010911     ................
1a0052e8:	00010912 00010913 00011114 00011119     ................
1a0052f8:	0001111a 0001111b                       ........

1a005300 <lpcUarts>:
1a005300:	40081000 06020406 00180205 40081000     ...@...........@
1a005310:	09070509 00180706 40082000 00000000     ......... .@....
1a005320:	00190000 400c1000 07060107 001a0602     .......@........
1a005330:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a005340:	02020302 001b0204 636b6974 69547265     ........tikcerTi
1a005350:	0072656d                                mer.

1a005354 <gpioPinsInit>:
1a005354:	00000001 04020204 01040205 07010200     ................
1a005364:	0d030005 01000501 00020408 03040202     ................
1a005374:	04030200 00020000 03000407 0402030c     ................
1a005384:	01030905 02080504 03050403 05040402     ................
1a005394:	000c0604 0b060802 06070300 05030009     ................
1a0053a4:	05040706 0004060f 04040303 04040200     ................
1a0053b4:	05020005 02000604 04080406 0a040c05     ................
1a0053c4:	010e0504 0a000003 00001401 0012010f     ................
1a0053d4:	11010d00 010c0000 03000010 03000707     ................
1a0053e4:	0001000f 00000100 06000000 0603000a     ................
1a0053f4:	05040806 00050610 01060403 04000300     ................
1a005404:	0d050409 00000401 000f010b 00010200     ................
1a005414:	01040000 08000001 00000201 00060109     ................
1a005424:	00020901 02000504 01050401 05040202     ................
1a005434:	000a0202 0b020e00 020b0100 0c01000c     ................
1a005444:	02000004 00010400 02040102 04020200     ................
1a005454:	03020003 03000307 0004070b 05070c03     ................
1a005464:	070d0300 0e030006 05040102 00060401     ................
1a005474:	05040602 04050200 04020004 05040804     ................
1a005484:	0409040c 0a040d05 010e0504 08010005     ................
1a005494:	00000a0d                                ....

1a005498 <__sf_fake_stderr>:
	...

1a0054b8 <__sf_fake_stdin>:
	...

1a0054d8 <__sf_fake_stdout>:
	...

1a0054f8 <_global_impure_ptr>:
1a0054f8:	10000044 2b302d23 6c680020 6665004c     D...#-0+ .hlL.ef
1a005508:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a005518:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a005528:	64636261 ff006665                       abcdef..
