 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : UART
Version: K-2015.06
Date   : Wed Aug 17 05:41:59 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/CK (SDFFQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/Q (SDFFQX1M)
                                                          0.33       0.33 r
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit (Parity_Unit_test_1)
                                                          0.00       0.33 r
  u_UART_TX_Top1/u_Serializer_Top/test_si (Serializer_Top_test_1)
                                                          0.00       0.33 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/test_si (Counter_test_1)
                                                          0.00       0.33 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/SI (SDFFRQX1M)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/SI (SDFFRQX1M)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/SI (SDFFRQX1M)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/SI (SDFFRQX1M)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/SI (SDFFRQX1M)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter[2] (Counter_test_1)
                                                          0.00       0.42 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Counter[2] (Serializer_test_1)
                                                          0.00       0.42 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/SI (SDFFRQX1M)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/SI (SDFFRQX1M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U30/Y (OAI2BB1X2M)
                                                          0.14       0.55 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U28/Y (OAI2BB1X2M)
                                                          0.14       0.56 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U24/Y (OAI2BB1X2M)
                                                          0.14       0.56 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D (SDFFRQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U34/Y (OAI2BB1X2M)
                                                          0.14       0.56 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (SDFFRQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U32/Y (OAI2BB1X2M)
                                                          0.14       0.56 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (SDFFRQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U26/Y (OAI2BB1X2M)
                                                          0.14       0.56 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (SDFFRQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U22/Y (OAI2BB1X2M)
                                                          0.14       0.56 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/Q (SDFFRQX1M)
                                                          0.56       0.56 r
  u_UART_TX_Top1/u_FSM/Mux_Sel[1] (FSM_test_1)            0.00       0.56 r
  u_UART_TX_Top1/u_Parity_Unit/test_si (Parity_Unit_test_1)
                                                          0.00       0.56 r
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/SI (SDFFQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/CK (SDFFQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.11      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U11/Y (NOR2X2M)
                                                          0.08       0.58 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.14      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: u_RX1/u_RX_FSM/data_valid_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00       0.00 r
  u_RX1/u_RX_FSM/data_valid_reg/QN (SDFFSX1M)             0.35       0.35 r
  u_RX1/u_RX_FSM/U8/Y (INVXLM)                            0.18       0.53 f
  u_RX1/u_RX_FSM/test_so (RX_FSM_test_1)                  0.00       0.53 f
  u_RX1/test_so (RX_test_1)                               0.00       0.53 f
  u_UART_TX_Top1/test_si (UART_TX_Top_test_1)             0.00       0.53 f
  u_UART_TX_Top1/u_FSM/test_si (FSM_test_1)               0.00       0.53 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.20      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.37       0.37 r
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.20       0.57 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/SI (SDFFRQX1M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.20      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/Q (SDFFRQX1M)
                                                          0.40       0.40 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U15/Y (XNOR2X2M)
                                                          0.20       0.60 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U14/Y (NOR2X2M)
                                                          0.07       0.66 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.14      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/Q (SDFFRQX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U13/Y (CLKXOR2X2M)
                                                          0.24       0.63 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U12/Y (NOR2X2M)
                                                          0.05       0.69 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.37       0.37 r
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.20       0.57 f
  u_UART_TX_Top1/u_FSM/U15/Y (AOI2B1X1M)                  0.17       0.74 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.74 r
  data arrival time                                                  0.74

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.11      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.37       0.37 r
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.20       0.57 f
  u_UART_TX_Top1/u_FSM/U14/Y (OAI2BB2X1M)                 0.23       0.81 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U38/Y (INVXLM)
                                                          0.22       0.51 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U39/Y (INVXLM)
                                                          0.21       0.71 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U36/Y (AO22X1M)
                                                          0.15       0.87 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/D (SDFFRQX1M)
                                                          0.00       0.87 r
  data arrival time                                                  0.87

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_V (in)                                            0.13      20.13 r
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top_test_1)     0.00      20.13 r
  u_UART_TX_Top1/u_FSM/Data_Valid (FSM_test_1)            0.00      20.13 r
  u_UART_TX_Top1/u_FSM/U14/Y (OAI2BB2X1M)                 0.16      20.29 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/D (SDFFRQX1M)
                                                          0.00      20.29 r
  data arrival time                                                 20.29

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -20.29
  --------------------------------------------------------------------------
  slack (MET)                                                       20.34


  Startpoint: TX_IN_P[7] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_P[7] (in)                                         0.13      20.13 r
  u_UART_TX_Top1/P_Data_UART[7] (UART_TX_Top_test_1)      0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[7] (Serializer_Top_test_1)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[7] (Serializer_test_1)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U36/Y (AO22X1M)
                                                          0.18      20.31 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/D (SDFFRQX1M)
                                                          0.00      20.31 r
  data arrival time                                                 20.31

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.36


  Startpoint: parity_enable
              (input port clocked by RXCLK)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  parity_enable (in)                                      0.08      20.08 f
  u_UART_TX_Top1/Par_En_UART (UART_TX_Top_test_1)         0.00      20.08 f
  u_UART_TX_Top1/u_FSM/Par_En (FSM_test_1)                0.00      20.08 f
  u_UART_TX_Top1/u_FSM/U15/Y (AOI2B1X1M)                  0.19      20.28 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/D (SDFFRQX1M)
                                                          0.00      20.28 f
  data arrival time                                                 20.28

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.15      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                -20.28
  --------------------------------------------------------------------------
  slack (MET)                                                       20.37


  Startpoint: RX_IN_S (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  RX_IN_S (in)                                            0.12      20.12 f
  u_RX1/RX_IN_Top (RX_test_1)                             0.00      20.12 f
  u_RX1/u_Data_Sampling/RX_in (Data_Sampling_test_1)      0.00      20.12 f
  u_RX1/u_Data_Sampling/U10/Y (OAI2BB2XLM)                0.21      20.32 f
  u_RX1/u_Data_Sampling/bits_reg[0]/D (SDFFRQX1M)         0.00      20.32 f
  data arrival time                                                 20.32

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (SDFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.14      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                -20.32
  --------------------------------------------------------------------------
  slack (MET)                                                       20.42


  Startpoint: TX_IN_P[1] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_P[1] (in)                                         0.13      20.13 r
  u_UART_TX_Top1/P_Data_UART[1] (UART_TX_Top_test_1)      0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[1] (Serializer_Top_test_1)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[1] (Serializer_test_1)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U31/Y (AOI22X1M)
                                                          0.15      20.28 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U30/Y (OAI2BB1X2M)
                                                          0.11      20.40 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (SDFFRQX1M)
                                                          0.00      20.40 r
  data arrival time                                                 20.40

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -20.40
  --------------------------------------------------------------------------
  slack (MET)                                                       20.45


  Startpoint: TX_IN_P[5] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_P[5] (in)                                         0.13      20.13 r
  u_UART_TX_Top1/P_Data_UART[5] (UART_TX_Top_test_1)      0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[5] (Serializer_Top_test_1)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[5] (Serializer_test_1)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U35/Y (AOI22X1M)
                                                          0.15      20.28 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U34/Y (OAI2BB1X2M)
                                                          0.11      20.40 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (SDFFRQX1M)
                                                          0.00      20.40 r
  data arrival time                                                 20.40

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -20.40
  --------------------------------------------------------------------------
  slack (MET)                                                       20.45


  Startpoint: TX_IN_P[6] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_P[6] (in)                                         0.14      20.14 r
  u_UART_TX_Top1/P_Data_UART[6] (UART_TX_Top_test_1)      0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[6] (Serializer_Top_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[6] (Serializer_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U25/Y (AOI22X1M)
                                                          0.15      20.29 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U24/Y (OAI2BB1X2M)
                                                          0.11      20.40 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D (SDFFRQX1M)
                                                          0.00      20.40 r
  data arrival time                                                 20.40

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -20.40
  --------------------------------------------------------------------------
  slack (MET)                                                       20.45


  Startpoint: TX_IN_P[4] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_P[4] (in)                                         0.14      20.14 r
  u_UART_TX_Top1/P_Data_UART[4] (UART_TX_Top_test_1)      0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[4] (Serializer_Top_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[4] (Serializer_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U33/Y (AOI22X1M)
                                                          0.15      20.29 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U32/Y (OAI2BB1X2M)
                                                          0.11      20.40 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (SDFFRQX1M)
                                                          0.00      20.40 r
  data arrival time                                                 20.40

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -20.40
  --------------------------------------------------------------------------
  slack (MET)                                                       20.45


  Startpoint: TX_IN_P[0] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_P[0] (in)                                         0.14      20.14 r
  u_UART_TX_Top1/P_Data_UART[0] (UART_TX_Top_test_1)      0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[0] (Serializer_Top_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[0] (Serializer_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U29/Y (AOI22X1M)
                                                          0.15      20.29 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U28/Y (OAI2BB1X2M)
                                                          0.11      20.40 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (SDFFRQX1M)
                                                          0.00      20.40 r
  data arrival time                                                 20.40

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -20.40
  --------------------------------------------------------------------------
  slack (MET)                                                       20.45


  Startpoint: TX_IN_P[3] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_P[3] (in)                                         0.14      20.14 r
  u_UART_TX_Top1/P_Data_UART[3] (UART_TX_Top_test_1)      0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[3] (Serializer_Top_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[3] (Serializer_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U27/Y (AOI22X1M)
                                                          0.15      20.29 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U26/Y (OAI2BB1X2M)
                                                          0.11      20.40 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (SDFFRQX1M)
                                                          0.00      20.40 r
  data arrival time                                                 20.40

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -20.40
  --------------------------------------------------------------------------
  slack (MET)                                                       20.45


  Startpoint: TX_IN_P[2] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_P[2] (in)                                         0.14      20.14 r
  u_UART_TX_Top1/P_Data_UART[2] (UART_TX_Top_test_1)      0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[2] (Serializer_Top_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[2] (Serializer_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U23/Y (AOI22X1M)
                                                          0.15      20.29 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U22/Y (OAI2BB1X2M)
                                                          0.11      20.40 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D (SDFFRQX1M)
                                                          0.00      20.40 r
  data arrival time                                                 20.40

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -20.40
  --------------------------------------------------------------------------
  slack (MET)                                                       20.45


  Startpoint: parity_enable
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  parity_enable (in)                                      0.13      20.13 r
  u_RX1/PAR_EN_TOP (RX_test_1)                            0.00      20.13 r
  u_RX1/u_RX_FSM/PAR_EN (RX_FSM_test_1)                   0.00      20.13 r
  u_RX1/u_RX_FSM/U33/Y (AOI21X1M)                         0.14      20.27 f
  u_RX1/u_RX_FSM/U32/Y (NAND3X1M)                         0.14      20.40 r
  u_RX1/u_RX_FSM/CurrentState_reg[0]/D (SDFFRQX1M)        0.00      20.40 r
  data arrival time                                                 20.40

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (SDFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.11      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                -20.40
  --------------------------------------------------------------------------
  slack (MET)                                                       20.46


  Startpoint: parity_type
              (input port clocked by RXCLK)
  Endpoint: u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  parity_type (in)                                        0.14      20.14 r
  u_UART_TX_Top1/Par_Type_UART (UART_TX_Top_test_1)       0.00      20.14 r
  u_UART_TX_Top1/u_Parity_Unit/Par_Type (Parity_Unit_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Parity_Unit/U6/Y (XOR3XLM)             0.28      20.41 r
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/D (SDFFQX1M)
                                                          0.00      20.41 r
  data arrival time                                                 20.41

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/CK (SDFFQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.46


  Startpoint: Prescale[2]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.12      20.12 r
  u_RX1/Prescale_Top[2] (RX_test_1)                       0.00      20.12 r
  u_RX1/u_Counter_Unit/Prescale[2] (Counter_Unit_test_1)
                                                          0.00      20.12 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/Prescale[2] (Edge_Bit_Counter_test_1)
                                                          0.00      20.12 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U29/Y (OAI2BB1X1M)
                                                          0.17      20.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U40/Y (CLKXOR2X2M)
                                                          0.15      20.44 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U42/Y (NOR4X1M)
                                                          0.08      20.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/D (SDFFRQX1M)
                                                          0.00      20.53 f
  data arrival time                                                 20.53

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.14      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                -20.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.61


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[3] (in)                                        0.34      20.34 r
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.34 r
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.34 r
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.17      20.51 f
  u_RX1/u_RX_FSM/U23/Y (OAI211X1M)                        0.13      20.64 r
  u_RX1/u_RX_FSM/U22/Y (OAI2BB1X1M)                       0.15      20.78 r
  u_RX1/u_RX_FSM/data_valid_reg/D (SDFFSX1M)              0.00      20.78 r
  data arrival time                                                 20.78

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00       0.05 r
  library hold time                                      -0.09      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                -20.78
  --------------------------------------------------------------------------
  slack (MET)                                                       20.82


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[4] (in)                                        0.12      20.12 f
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.12 f
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.12 f
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.15      20.27 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.11      20.39 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.30      20.68 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      20.68 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      20.68 f
  u_RX1/u_Data_Sampling/U6/Y (OAI22XLM)                   0.34      21.02 r
  u_RX1/u_Data_Sampling/bits_reg[1]/D (SDFFRQX1M)         0.00      21.02 r
  data arrival time                                                 21.02

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (SDFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                -21.02
  --------------------------------------------------------------------------
  slack (MET)                                                       21.10


  Startpoint: RX_IN_S (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  RX_IN_S (in)                                            0.19      20.19 r
  u_RX1/RX_IN_Top (RX_test_1)                             0.00      20.19 r
  u_RX1/u_RX_FSM/RX_IN (RX_FSM_test_1)                    0.00      20.19 r
  u_RX1/u_RX_FSM/U39/Y (OR2X1M)                           0.16      20.35 r
  u_RX1/u_RX_FSM/U37/Y (OAI32X1M)                         0.10      20.45 f
  u_RX1/u_RX_FSM/U36/Y (CLKINVX1M)                        0.20      20.65 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.15      20.79 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00      20.79 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00      20.79 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00      20.79 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31      21.10 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U15/Y (NOR2BX2M)
                                                          0.09      21.18 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/D (SDFFRQX1M)
                                                          0.00      21.18 f
  data arrival time                                                 21.18

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                -21.18
  --------------------------------------------------------------------------
  slack (MET)                                                       21.27


  Startpoint: RX_IN_S (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  RX_IN_S (in)                                            0.19      20.19 r
  u_RX1/RX_IN_Top (RX_test_1)                             0.00      20.19 r
  u_RX1/u_RX_FSM/RX_IN (RX_FSM_test_1)                    0.00      20.19 r
  u_RX1/u_RX_FSM/U39/Y (OR2X1M)                           0.16      20.35 r
  u_RX1/u_RX_FSM/U37/Y (OAI32X1M)                         0.10      20.45 f
  u_RX1/u_RX_FSM/U36/Y (CLKINVX1M)                        0.20      20.65 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.15      20.79 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00      20.79 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00      20.79 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00      20.79 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31      21.10 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U16/Y (NOR2BX2M)
                                                          0.09      21.18 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/D (SDFFRQX1M)
                                                          0.00      21.18 f
  data arrival time                                                 21.18

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                -21.18
  --------------------------------------------------------------------------
  slack (MET)                                                       21.27


  Startpoint: RX_IN_S (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  RX_IN_S (in)                                            0.19      20.19 r
  u_RX1/RX_IN_Top (RX_test_1)                             0.00      20.19 r
  u_RX1/u_RX_FSM/RX_IN (RX_FSM_test_1)                    0.00      20.19 r
  u_RX1/u_RX_FSM/U39/Y (OR2X1M)                           0.16      20.35 r
  u_RX1/u_RX_FSM/U37/Y (OAI32X1M)                         0.10      20.45 f
  u_RX1/u_RX_FSM/U36/Y (CLKINVX1M)                        0.20      20.65 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.15      20.79 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00      20.79 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00      20.79 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00      20.79 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31      21.10 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U17/Y (NOR2BX2M)
                                                          0.09      21.18 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (SDFFRQX1M)
                                                          0.00      21.18 f
  data arrival time                                                 21.18

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                -21.18
  --------------------------------------------------------------------------
  slack (MET)                                                       21.27


  Startpoint: RX_IN_S (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  RX_IN_S (in)                                            0.19      20.19 r
  u_RX1/RX_IN_Top (RX_test_1)                             0.00      20.19 r
  u_RX1/u_RX_FSM/RX_IN (RX_FSM_test_1)                    0.00      20.19 r
  u_RX1/u_RX_FSM/U39/Y (OR2X1M)                           0.16      20.35 r
  u_RX1/u_RX_FSM/U37/Y (OAI32X1M)                         0.10      20.45 f
  u_RX1/u_RX_FSM/U36/Y (CLKINVX1M)                        0.20      20.65 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.15      20.79 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00      20.79 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00      20.79 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00      20.79 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31      21.10 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U19/Y (NOR2X2M)
                                                          0.09      21.18 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/D (SDFFRQX1M)
                                                          0.00      21.18 f
  data arrival time                                                 21.18

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.14      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                -21.18
  --------------------------------------------------------------------------
  slack (MET)                                                       21.27


  Startpoint: RX_IN_S (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  RX_IN_S (in)                                            0.19      20.19 r
  u_RX1/RX_IN_Top (RX_test_1)                             0.00      20.19 r
  u_RX1/u_RX_FSM/RX_IN (RX_FSM_test_1)                    0.00      20.19 r
  u_RX1/u_RX_FSM/U39/Y (OR2X1M)                           0.16      20.35 r
  u_RX1/u_RX_FSM/U37/Y (OAI32X1M)                         0.10      20.45 f
  u_RX1/u_RX_FSM/U36/Y (CLKINVX1M)                        0.20      20.65 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.15      20.79 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00      20.79 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00      20.79 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00      20.79 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31      21.10 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U21/Y (NOR2X2M)
                                                          0.09      21.18 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/D (SDFFRQX1M)
                                                          0.00      21.18 f
  data arrival time                                                 21.18

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.14      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                -21.18
  --------------------------------------------------------------------------
  slack (MET)                                                       21.28


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[4] (in)                                        0.12      20.12 f
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.12 f
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.12 f
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.15      20.27 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.11      20.39 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.30      20.68 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      20.68 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      20.68 f
  u_RX1/u_Data_Sampling/U5/Y (INVXLM)                     0.42      21.10 r
  u_RX1/u_Data_Sampling/U14/Y (OAI2BB2X1M)                0.16      21.26 r
  u_RX1/u_Data_Sampling/bits_reg[2]/D (SDFFRQX1M)         0.00      21.26 r
  data arrival time                                                 21.26

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (SDFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -21.26
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: parity_type
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  parity_type (in)                                        0.14      20.14 r
  u_RX1/PAR_TYP_Top (RX_test_1)                           0.00      20.14 r
  u_RX1/u_RX_FSM/PAR_TYP (RX_FSM_test_1)                  0.00      20.14 r
  u_RX1/u_RX_FSM/U62/Y (XOR3XLM)                          0.26      20.39 r
  u_RX1/u_RX_FSM/U56/Y (OAI21X1M)                         0.13      20.52 f
  u_RX1/u_RX_FSM/Compared_bit (RX_FSM_test_1)             0.00      20.52 f
  u_RX1/u_Error_Unit/Compared_bit (Error_Unit)            0.00      20.52 f
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.16      20.67 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.24      20.91 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      20.91 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00      20.91 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21      21.12 f
  u_RX1/u_RX_FSM/U28/Y (OAI2B11X1M)                       0.26      21.38 f
  u_RX1/u_RX_FSM/CurrentState_reg[1]/D (SDFFRQX1M)        0.00      21.38 f
  data arrival time                                                 21.38

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (SDFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.16      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                -21.38
  --------------------------------------------------------------------------
  slack (MET)                                                       21.48


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.21      20.41 f
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.20      20.61 r
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.30      20.91 r
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      20.91 r
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      20.91 r
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.16      21.07 f
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.07 f
  u_RX1/u_Deserializer/sampled_bit (Deserializer_test_1)
                                                          0.00      21.07 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.25      21.32 r
  u_RX1/u_Deserializer/U38/Y (OAI21BX1M)                  0.15      21.47 f
  u_RX1/u_Deserializer/Data_reg[7]/D (SDFFRHQX1M)         0.00      21.47 f
  data arrival time                                                 21.47

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -21.47
  --------------------------------------------------------------------------
  slack (MET)                                                       21.49


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.21      20.41 f
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.20      20.61 r
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.30      20.91 r
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      20.91 r
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      20.91 r
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.16      21.07 f
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.07 f
  u_RX1/u_Deserializer/sampled_bit (Deserializer_test_1)
                                                          0.00      21.07 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.25      21.32 r
  u_RX1/u_Deserializer/U28/Y (OAI21BX1M)                  0.15      21.47 f
  u_RX1/u_Deserializer/Data_reg[6]/D (SDFFRHQX1M)         0.00      21.47 f
  data arrival time                                                 21.47

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -21.47
  --------------------------------------------------------------------------
  slack (MET)                                                       21.49


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.21      20.41 f
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.20      20.61 r
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.30      20.91 r
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      20.91 r
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      20.91 r
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.16      21.07 f
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.07 f
  u_RX1/u_Deserializer/sampled_bit (Deserializer_test_1)
                                                          0.00      21.07 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.25      21.32 r
  u_RX1/u_Deserializer/U26/Y (OAI21BX1M)                  0.15      21.47 f
  u_RX1/u_Deserializer/Data_reg[4]/D (SDFFRHQX1M)         0.00      21.47 f
  data arrival time                                                 21.47

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -21.47
  --------------------------------------------------------------------------
  slack (MET)                                                       21.49


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.21      20.41 f
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.20      20.61 r
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.30      20.91 r
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      20.91 r
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      20.91 r
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.16      21.07 f
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.07 f
  u_RX1/u_Deserializer/sampled_bit (Deserializer_test_1)
                                                          0.00      21.07 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.25      21.32 r
  u_RX1/u_Deserializer/U36/Y (OAI21BX1M)                  0.15      21.47 f
  u_RX1/u_Deserializer/Data_reg[5]/D (SDFFRHQX1M)         0.00      21.47 f
  data arrival time                                                 21.47

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -21.47
  --------------------------------------------------------------------------
  slack (MET)                                                       21.49


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[3] (in)                                        0.34      20.34 r
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.34 r
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.34 r
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.17      20.51 f
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.21      20.72 r
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.16      20.88 f
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      20.88 f
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      20.88 f
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.29      21.16 r
  u_RX1/u_Deserializer/U25/Y (OA21X2M)                    0.15      21.31 r
  u_RX1/u_Deserializer/U24/Y (OAI21BX1M)                  0.14      21.45 r
  u_RX1/u_Deserializer/Data_reg[0]/D (SDFFRHQX1M)         0.00      21.45 r
  data arrival time                                                 21.45

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.09      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                -21.45
  --------------------------------------------------------------------------
  slack (MET)                                                       21.49


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[3] (in)                                        0.34      20.34 r
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.34 r
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.34 r
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.17      20.51 f
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.21      20.72 r
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.16      20.88 f
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      20.88 f
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      20.88 f
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.29      21.16 r
  u_RX1/u_Deserializer/U31/Y (OA21X2M)                    0.15      21.31 r
  u_RX1/u_Deserializer/U30/Y (OAI21BX1M)                  0.13      21.44 r
  u_RX1/u_Deserializer/Data_reg[3]/D (SDFFRQX1M)          0.00      21.44 r
  data arrival time                                                 21.44

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -21.44
  --------------------------------------------------------------------------
  slack (MET)                                                       21.50


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[3] (in)                                        0.34      20.34 r
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.34 r
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.34 r
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.17      20.51 f
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.21      20.72 r
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.16      20.88 f
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      20.88 f
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      20.88 f
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.29      21.16 r
  u_RX1/u_Deserializer/U14/Y (OA21XLM)                    0.19      21.36 r
  u_RX1/u_Deserializer/U35/Y (OAI21BX1M)                  0.15      21.51 r
  u_RX1/u_Deserializer/Data_reg[1]/D (SDFFRHQX1M)         0.00      21.51 r
  data arrival time                                                 21.51

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -21.51
  --------------------------------------------------------------------------
  slack (MET)                                                       21.55


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[3] (in)                                        0.34      20.34 r
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.34 r
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.34 r
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.17      20.51 f
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.21      20.72 r
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.16      20.88 f
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      20.88 f
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      20.88 f
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.29      21.16 r
  u_RX1/u_Deserializer/U13/Y (OA21XLM)                    0.19      21.36 r
  u_RX1/u_Deserializer/U37/Y (OAI21BX1M)                  0.14      21.50 r
  u_RX1/u_Deserializer/Data_reg[2]/D (SDFFRQX1M)          0.00      21.50 r
  data arrival time                                                 21.50

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -21.50
  --------------------------------------------------------------------------
  slack (MET)                                                       21.55


  Startpoint: u_RX1/u_RX_FSM/data_valid_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_V (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00       0.00 r
  u_RX1/u_RX_FSM/data_valid_reg/QN (SDFFSX1M)             0.35       0.35 r
  u_RX1/u_RX_FSM/U9/Y (INVX2M)                            0.07       0.42 f
  u_RX1/u_RX_FSM/U6/Y (CLKINVX1M)                         0.39       0.82 r
  u_RX1/u_RX_FSM/U7/Y (CLKINVX40M)                        8.90       9.72 f
  u_RX1/u_RX_FSM/data_valid (RX_FSM_test_1)               0.00       9.72 f
  u_RX1/Data_Valid_Top (RX_test_1)                        0.00       9.72 f
  RX_OUT_V (out)                                          0.00       9.72 f
  data arrival time                                                  9.72

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: u_RX1/u_Deserializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[1]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[1]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data[1] (Deserializer_test_1)      0.00       0.31 f
  u_RX1/U18/Y (CLKINVX1M)                                 0.50       0.81 r
  u_RX1/U16/Y (CLKINVX40M)                                8.92       9.73 f
  u_RX1/P_Data_Top[1] (RX_test_1)                         0.00       9.73 f
  RX_OUT_P[1] (out)                                       0.00       9.73 f
  data arrival time                                                  9.73

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                       29.68


  Startpoint: u_RX1/u_Deserializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[5]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[5]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data[5] (Deserializer_test_1)      0.00       0.31 f
  u_RX1/U15/Y (CLKINVX1M)                                 0.50       0.81 r
  u_RX1/U13/Y (CLKINVX40M)                                8.92       9.73 f
  u_RX1/P_Data_Top[5] (RX_test_1)                         0.00       9.73 f
  RX_OUT_P[5] (out)                                       0.00       9.73 f
  data arrival time                                                  9.73

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                       29.68


  Startpoint: u_RX1/u_Deserializer/Data_reg[7]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[7]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[7]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data[7] (Deserializer_test_1)      0.00       0.31 f
  u_RX1/U24/Y (CLKINVX1M)                                 0.50       0.81 r
  u_RX1/U22/Y (CLKINVX40M)                                8.92       9.73 f
  u_RX1/P_Data_Top[7] (RX_test_1)                         0.00       9.73 f
  RX_OUT_P[7] (out)                                       0.00       9.73 f
  data arrival time                                                  9.73

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                       29.68


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[6]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data[6] (Deserializer_test_1)      0.00       0.31 f
  u_RX1/U21/Y (CLKINVX1M)                                 0.50       0.81 r
  u_RX1/U19/Y (CLKINVX40M)                                8.92       9.73 f
  u_RX1/P_Data_Top[6] (RX_test_1)                         0.00       9.73 f
  RX_OUT_P[6] (out)                                       0.00       9.73 f
  data arrival time                                                  9.73

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                       29.68


  Startpoint: u_RX1/u_Deserializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[4]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[4]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data[4] (Deserializer_test_1)      0.00       0.31 f
  u_RX1/U6/Y (CLKINVX1M)                                  0.50       0.81 r
  u_RX1/U4/Y (CLKINVX40M)                                 8.92       9.73 f
  u_RX1/P_Data_Top[4] (RX_test_1)                         0.00       9.73 f
  RX_OUT_P[4] (out)                                       0.00       9.73 f
  data arrival time                                                  9.73

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                       29.68


  Startpoint: u_RX1/u_Deserializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[0]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[0]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data[0] (Deserializer_test_1)      0.00       0.31 f
  u_RX1/U12/Y (CLKINVX1M)                                 0.50       0.81 r
  u_RX1/U10/Y (CLKINVX40M)                                8.92       9.73 f
  u_RX1/P_Data_Top[0] (RX_test_1)                         0.00       9.73 f
  RX_OUT_P[0] (out)                                       0.00       9.73 f
  data arrival time                                                  9.73

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                       29.68


  Startpoint: u_RX1/u_Deserializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[2]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[2]/Q (SDFFRQX1M)          0.31       0.31 f
  u_RX1/u_Deserializer/U12/Y (CLKINVX1M)                  0.12       0.44 r
  u_RX1/u_Deserializer/U11/Y (INVX2M)                     0.11       0.54 f
  u_RX1/u_Deserializer/Data[2] (Deserializer_test_1)      0.00       0.54 f
  u_RX1/U7/Y (CLKINVX1M)                                  0.47       1.02 r
  u_RX1/U9/Y (CLKINVX40M)                                 8.92       9.94 f
  u_RX1/P_Data_Top[2] (RX_test_1)                         0.00       9.94 f
  RX_OUT_P[2] (out)                                       0.00       9.94 f
  data arrival time                                                  9.94

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                       29.89


  Startpoint: u_RX1/u_Deserializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[3]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[3]/Q (SDFFRQX1M)          0.31       0.31 f
  u_RX1/u_Deserializer/U47/Y (CLKINVX1M)                  0.12       0.44 r
  u_RX1/u_Deserializer/U10/Y (INVX2M)                     0.11       0.54 f
  u_RX1/u_Deserializer/Data[3] (Deserializer_test_1)      0.00       0.54 f
  u_RX1/U1/Y (CLKINVX1M)                                  0.47       1.02 r
  u_RX1/U3/Y (CLKINVX40M)                                 8.92       9.94 f
  u_RX1/P_Data_Top[3] (RX_test_1)                         0.00       9.94 f
  RX_OUT_P[3] (out)                                       0.00       9.94 f
  data arrival time                                                  9.94

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                       29.89


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: TX_OUT_S (output port clocked by CLK1)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/Q (SDFFRQX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_Data (Serializer_test_1)
                                                          0.00       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/Ser_Data_Top (Serializer_Top_test_1)
                                                          0.00       0.39 f
  u_UART_TX_Top1/u_Mux_4/Ser_Data (Mux_4)                 0.00       0.39 f
  u_UART_TX_Top1/u_Mux_4/U5/Y (NAND3X2M)                  0.14       0.53 r
  u_UART_TX_Top1/u_Mux_4/U6/Y (OAI21XLM)                  0.12       0.65 f
  u_UART_TX_Top1/u_Mux_4/TX_Out (Mux_4)                   0.00       0.65 f
  u_UART_TX_Top1/TX_Out_UART (UART_TX_Top_test_1)         0.00       0.65 f
  U1/Y (CLKINVX1M)                                        0.41       1.07 r
  U2/Y (CLKINVX40M)                                       8.90       9.97 f
  TX_OUT_S (out)                                          0.00       9.97 f
  data arrival time                                                  9.97

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.97
  --------------------------------------------------------------------------
  slack (MET)                                                       29.92


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: TX_OUT_V (output port clocked by CLK1)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.16       0.52 r
  u_UART_TX_Top1/u_FSM/U7/Y (NAND2XLM)                    0.14       0.67 f
  u_UART_TX_Top1/u_FSM/U5/Y (CLKINVX1M)                   0.43       1.09 r
  u_UART_TX_Top1/u_FSM/U6/Y (CLKINVX40M)                  8.90      10.00 f
  u_UART_TX_Top1/u_FSM/Busy (FSM_test_1)                  0.00      10.00 f
  u_UART_TX_Top1/Busy_UART (UART_TX_Top_test_1)           0.00      10.00 f
  TX_OUT_V (out)                                          0.00      10.00 f
  data arrival time                                                 10.00

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                       29.95


  Startpoint: u_RX1/u_Deserializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[5]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data_reg[6]/SI (SDFFRHQX1M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.09      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data_reg[7]/SI (SDFFRHQX1M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.09      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_RX1/u_Deserializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[0]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data_reg[1]/SI (SDFFRHQX1M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.09      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_RX1/u_Deserializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[4]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data_reg[5]/SI (SDFFRHQX1M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.09      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_RX1/u_Deserializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[1]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data_reg[2]/SI (SDFFRQX1M)         0.00       0.36 r
  data arrival time                                                  0.36

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: u_RX1/u_Deserializer/Data_reg[7]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[7]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data[7] (Deserializer_test_1)      0.00       0.36 r
  u_RX1/u_RX_FSM/test_si (RX_FSM_test_1)                  0.00       0.36 r
  u_RX1/u_RX_FSM/CurrentState_reg[0]/SI (SDFFRQX1M)       0.00       0.36 r
  data arrival time                                                  0.36

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (SDFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (SDFFRQX1M)        0.42       0.42 r
  u_RX1/u_RX_FSM/data_valid_reg/SI (SDFFSX1M)             0.00       0.42 r
  data arrival time                                                  0.42

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (SDFFRQX1M)        0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[2]/Q (SDFFRQX1M)         0.42       0.42 r
  u_RX1/u_Data_Sampling/test_so (Data_Sampling_test_1)
                                                          0.00       0.42 r
  u_RX1/u_Deserializer/test_si (Deserializer_test_1)      0.00       0.42 r
  u_RX1/u_Deserializer/Data_reg[0]/SI (SDFFRHQX1M)        0.00       0.42 r
  data arrival time                                                  0.42

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.09      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[1]/Q (SDFFRQX1M)        0.48       0.48 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/SI (SDFFRQX1M)       0.00       0.48 r
  data arrival time                                                  0.48

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (SDFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: u_RX1/u_Deserializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[3]/Q (SDFFRQX1M)          0.29       0.29 r
  u_RX1/u_Deserializer/U47/Y (CLKINVX1M)                  0.11       0.40 f
  u_RX1/u_Deserializer/U10/Y (INVX2M)                     0.17       0.58 r
  u_RX1/u_Deserializer/Data_reg[4]/SI (SDFFRHQX1M)        0.00       0.58 r
  data arrival time                                                  0.58

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.09      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/Q (SDFFRQX1M)
                                                          0.55       0.55 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish (Edge_Bit_Counter_test_1)
                                                          0.00       0.55 r
  u_RX1/u_Counter_Unit/Finish_edge (Counter_Unit_test_1)
                                                          0.00       0.55 r
  u_RX1/u_Data_Sampling/test_si (Data_Sampling_test_1)
                                                          0.00       0.55 r
  u_RX1/u_Data_Sampling/bits_reg[0]/SI (SDFFRQX1M)        0.00       0.55 r
  data arrival time                                                  0.55

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (SDFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/Q (SDFFRQX1M)
                                                          0.55       0.55 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/SI (SDFFRQX1M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/Q (SDFFRQX1M)
                                                          0.55       0.55 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/SI (SDFFRQX1M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/Q (SDFFRQX1M)
                                                          0.56       0.56 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter[2] (Bits_Counter_test_1)
                                                          0.00       0.56 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/test_si (Edge_Bit_Counter_test_1)
                                                          0.00       0.56 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: u_RX1/u_Deserializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[2]/Q (SDFFRQX1M)          0.29       0.29 r
  u_RX1/u_Deserializer/U12/Y (CLKINVX1M)                  0.11       0.40 f
  u_RX1/u_Deserializer/U11/Y (INVX2M)                     0.17       0.58 r
  u_RX1/u_Deserializer/Data_reg[3]/SI (SDFFRQX1M)         0.00       0.58 r
  data arrival time                                                  0.58

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (SDFFRQX1M)        0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[2]/Q (SDFFRQX1M)         0.42       0.42 r
  u_RX1/u_Data_Sampling/U14/Y (OAI2BB2X1M)                0.17       0.59 r
  u_RX1/u_Data_Sampling/bits_reg[2]/D (SDFFRQX1M)         0.00       0.59 r
  data arrival time                                                  0.59

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (SDFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: u_RX1/u_Deserializer/Data_reg[7]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[7]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/U39/Y (OA21X2M)                    0.16       0.47 f
  u_RX1/u_Deserializer/U38/Y (OAI21BX1M)                  0.16       0.63 f
  u_RX1/u_Deserializer/Data_reg[7]/D (SDFFRHQX1M)         0.00       0.63 f
  data arrival time                                                  0.63

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/U29/Y (OA21X2M)                    0.16       0.47 f
  u_RX1/u_Deserializer/U28/Y (OAI21BX1M)                  0.16       0.63 f
  u_RX1/u_Deserializer/Data_reg[6]/D (SDFFRHQX1M)         0.00       0.63 f
  data arrival time                                                  0.63

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_RX1/u_Deserializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[0]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/U25/Y (OA21X2M)                    0.16       0.47 f
  u_RX1/u_Deserializer/U24/Y (OAI21BX1M)                  0.16       0.63 f
  u_RX1/u_Deserializer/Data_reg[0]/D (SDFFRHQX1M)         0.00       0.63 f
  data arrival time                                                  0.63

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_RX1/u_Deserializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[4]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/U27/Y (OA21X2M)                    0.16       0.47 f
  u_RX1/u_Deserializer/U26/Y (OAI21BX1M)                  0.16       0.63 f
  u_RX1/u_Deserializer/Data_reg[4]/D (SDFFRHQX1M)         0.00       0.63 f
  data arrival time                                                  0.63

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (SDFFRQX1M)        0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[0]/Q (SDFFRQX1M)         0.41       0.41 f
  u_RX1/u_Data_Sampling/U15/Y (INVX2M)                    0.20       0.61 r
  u_RX1/u_Data_Sampling/bits_reg[1]/SI (SDFFRQX1M)        0.00       0.61 r
  data arrival time                                                  0.61

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (SDFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (SDFFRQX1M)        0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[1]/Q (SDFFRQX1M)         0.41       0.41 f
  u_RX1/u_Data_Sampling/U16/Y (INVX2M)                    0.20       0.61 r
  u_RX1/u_Data_Sampling/bits_reg[2]/SI (SDFFRQX1M)        0.00       0.61 r
  data arrival time                                                  0.61

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (SDFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[0]/Q (SDFFRQX1M)        0.51       0.51 f
  u_RX1/u_RX_FSM/CurrentState_reg[1]/SI (SDFFRQX1M)       0.00       0.51 f
  data arrival time                                                  0.51

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (SDFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.24      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (SDFFRQX1M)
                                                          0.52       0.52 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/SI (SDFFRQX1M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.24      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: u_RX1/u_Deserializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[1]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/U14/Y (OA21XLM)                    0.20       0.51 f
  u_RX1/u_Deserializer/U35/Y (OAI21BX1M)                  0.18       0.68 f
  u_RX1/u_Deserializer/Data_reg[1]/D (SDFFRHQX1M)         0.00       0.68 f
  data arrival time                                                  0.68

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: u_RX1/u_Deserializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[5]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/U15/Y (OA21XLM)                    0.20       0.51 f
  u_RX1/u_Deserializer/U36/Y (OAI21BX1M)                  0.18       0.68 f
  u_RX1/u_Deserializer/Data_reg[5]/D (SDFFRHQX1M)         0.00       0.68 f
  data arrival time                                                  0.68

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/Q (SDFFRQX1M)
                                                          0.52       0.52 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/SI (SDFFRQX1M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.24      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/Q (SDFFRQX1M)
                                                          0.48       0.48 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U9/Y (CLKXOR2X2M)
                                                          0.22       0.70 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.70 r
  data arrival time                                                  0.70

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U8/Y (XNOR2X2M)     0.19       0.68 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.11      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_RX1/u_RX_FSM/data_valid_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00       0.00 r
  u_RX1/u_RX_FSM/data_valid_reg/QN (SDFFSX1M)             0.35       0.35 f
  u_RX1/u_RX_FSM/U8/Y (INVXLM)                            0.26       0.61 r
  u_RX1/u_RX_FSM/U22/Y (OAI2BB1X1M)                       0.15       0.76 r
  u_RX1/u_RX_FSM/data_valid_reg/D (SDFFSX1M)              0.00       0.76 r
  data arrival time                                                  0.76

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00       0.05 r
  library hold time                                      -0.09      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U15/Y (INVX2M)      0.25       0.74 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.74 r
  data arrival time                                                  0.74

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.12      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/Q (SDFFRQX1M)
                                                          0.52       0.52 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U14/Y (CLKXOR2X2M)
                                                          0.27       0.79 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.79 r
  data arrival time                                                  0.79

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/Q (SDFFRQX1M)
                                                          0.47       0.47 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U20/Y (XNOR2X2M)
                                                          0.23       0.70 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U19/Y (NOR2X2M)
                                                          0.07       0.77 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/D (SDFFRQX1M)
                                                          0.00       0.77 f
  data arrival time                                                  0.77

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.14      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (SDFFRQX1M)        0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[0]/Q (SDFFRQX1M)         0.41       0.41 f
  u_RX1/u_Data_Sampling/U15/Y (INVX2M)                    0.20       0.61 r
  u_RX1/u_Data_Sampling/U6/Y (OAI22XLM)                   0.15       0.75 f
  u_RX1/u_Data_Sampling/bits_reg[1]/D (SDFFRQX1M)         0.00       0.75 f
  data arrival time                                                  0.75

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (SDFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.15      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (SDFFRQX1M)        0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[0]/Q (SDFFRQX1M)         0.41       0.41 f
  u_RX1/u_Data_Sampling/U15/Y (INVX2M)                    0.20       0.61 r
  u_RX1/u_Data_Sampling/U10/Y (OAI2BB2XLM)                0.16       0.76 f
  u_RX1/u_Data_Sampling/bits_reg[0]/D (SDFFRQX1M)         0.00       0.76 f
  data arrival time                                                  0.76

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (SDFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.14      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/Q (SDFFRQX1M)
                                                          0.55       0.55 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish (Edge_Bit_Counter_test_1)
                                                          0.00       0.55 r
  u_RX1/u_Counter_Unit/Finish_edge (Counter_Unit_test_1)
                                                          0.00       0.55 r
  u_RX1/u_RX_FSM/bit_cnt (RX_FSM_test_1)                  0.00       0.55 r
  u_RX1/u_RX_FSM/U40/Y (MXI2X1M)                          0.14       0.69 f
  u_RX1/u_RX_FSM/U32/Y (NAND3X1M)                         0.12       0.81 r
  u_RX1/u_RX_FSM/CurrentState_reg[0]/D (SDFFRQX1M)        0.00       0.81 r
  data arrival time                                                  0.81

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (SDFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.11      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: u_RX1/u_Deserializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[3]/Q (SDFFRQX1M)          0.29       0.29 r
  u_RX1/u_Deserializer/U47/Y (CLKINVX1M)                  0.11       0.40 f
  u_RX1/u_Deserializer/U10/Y (INVX2M)                     0.17       0.58 r
  u_RX1/u_Deserializer/U31/Y (OA21X2M)                    0.12       0.70 r
  u_RX1/u_Deserializer/U30/Y (OAI21BX1M)                  0.13       0.83 r
  u_RX1/u_Deserializer/Data_reg[3]/D (SDFFRQX1M)          0.00       0.83 r
  data arrival time                                                  0.83

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U50/Y (INVXLM)
                                                          0.30       0.81 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/SI (SDFFRQX1M)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U43/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U45/Y (INVXLM)
                                                          0.31       0.82 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/Q (SDFFRQX1M)
                                                          0.47       0.47 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U39/Y (CLKXOR2X2M)
                                                          0.26       0.74 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U42/Y (NOR4X1M)
                                                          0.08       0.82 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/D (SDFFRQX1M)
                                                          0.00       0.82 f
  data arrival time                                                  0.82

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.14      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/Q (SDFFRQX1M)
                                                          0.47       0.47 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U25/S (ADDHX1M)
                                                          0.23       0.70 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U15/Y (NOR2BX2M)
                                                          0.13       0.83 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/D (SDFFRQX1M)
                                                          0.00       0.83 f
  data arrival time                                                  0.83

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: u_RX1/u_Deserializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[2]/Q (SDFFRQX1M)          0.29       0.29 r
  u_RX1/u_Deserializer/U12/Y (CLKINVX1M)                  0.11       0.40 f
  u_RX1/u_Deserializer/U11/Y (INVX2M)                     0.17       0.58 r
  u_RX1/u_Deserializer/U13/Y (OA21XLM)                    0.18       0.75 r
  u_RX1/u_Deserializer/U37/Y (OAI21BX1M)                  0.14       0.89 r
  u_RX1/u_Deserializer/Data_reg[2]/D (SDFFRQX1M)          0.00       0.89 r
  data arrival time                                                  0.89

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/Q (SDFFRQX1M)
                                                          0.48       0.48 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U6/Y (NOR3BX2M)     0.22       0.70 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/finish (Bits_Counter_test_1)
                                                          0.00       0.70 f
  u_RX1/u_Counter_Unit/Finish_data (Counter_Unit_test_1)
                                                          0.00       0.70 f
  u_RX1/u_RX_FSM/data_finish_flag (RX_FSM_test_1)         0.00       0.70 f
  u_RX1/u_RX_FSM/U27/Y (OAI2BB1X1M)                       0.18       0.87 f
  u_RX1/u_RX_FSM/CurrentState_reg[2]/D (SDFFRQX1M)        0.00       0.87 f
  data arrival time                                                  0.87

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (SDFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.15      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (SDFFRQX1M)
                                                          0.52       0.52 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U24/S (ADDHX1M)
                                                          0.24       0.76 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U16/Y (NOR2BX2M)
                                                          0.13       0.89 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U49/Y (INVXLM)
                                                          0.32       0.83 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U21/Y (NOR2X2M)
                                                          0.08       0.90 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.14      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/Q (SDFFRQX1M)
                                                          0.55       0.55 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.33       0.88 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U17/Y (NOR2BX2M)
                                                          0.09       0.97 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.97 f
  data arrival time                                                  0.97

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[1]/Q (SDFFRQX1M)        0.43       0.43 f
  u_RX1/u_RX_FSM/U38/Y (NAND3X1M)                         0.36       0.79 r
  u_RX1/u_RX_FSM/U28/Y (OAI2B11X1M)                       0.18       0.97 f
  u_RX1/u_RX_FSM/CurrentState_reg[1]/D (SDFFRQX1M)        0.00       0.97 f
  data arrival time                                                  0.97

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (SDFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.16      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


1
