# Benchmark "control_merge" written by ABC on Sun Jul 13 14:41:34 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] outs[0] outs[1] outs[2] outs_valid index[0] index[1] \
 index_valid

.latch        n84 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n89 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n94 control.tehb.dataReg[0]  0
.latch        n99 control.tehb.dataReg[1]  0
.latch       n104 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n58
01 1
.names control.tehb.control.fullReg new_n58 ins_ready[1]
01 1
.names ins_valid[0] new_n58 new_n60
00 1
.names ins_valid[2] new_n60 new_n61
11 1
.names control.tehb.control.fullReg new_n61 ins_ready[2]
01 1
.names ins_valid[3] new_n60 new_n63
11 1
.names new_n61 new_n63 new_n64
01 1
.names control.tehb.control.fullReg new_n64 ins_ready[3]
01 1
.names new_n61 new_n64 new_n66
00 1
.names new_n60 new_n66 new_n67
11 1
.names ins_valid[4] new_n67 new_n68
11 1
.names control.tehb.control.fullReg new_n68 ins_ready[4]
01 1
.names new_n67 new_n68 new_n70
10 1
.names ins_valid[5] new_n70 new_n71
11 1
.names control.tehb.control.fullReg new_n71 ins_ready[5]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n73
11 1
.names control.tehb.control.fullReg new_n66 new_n74
00 1
.names new_n73 new_n74 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n76
11 1
.names new_n58 new_n64 new_n77
00 1
.names new_n68 new_n77 new_n78
00 1
.names new_n71 new_n78 new_n79
00 1
.names control.tehb.control.fullReg new_n79 new_n80
00 1
.names new_n76 new_n80 index[0]
00 0
.names ins[0] index[0] new_n82
10 1
.names ins[3] index[0] new_n83
11 1
.names new_n82 new_n83 new_n84_1
00 1
.names index[1] new_n84_1 new_n85
00 1
.names ins[6] index[0] new_n86
00 1
.names ins[9] index[0] new_n87
01 1
.names index[1] new_n86 new_n88
10 1
.names new_n87 new_n88 new_n89_1
01 1
.names new_n85 new_n89_1 outs[0]
00 0
.names ins[1] index[1] new_n91
00 1
.names ins[7] index[1] new_n92
01 1
.names new_n91 new_n92 new_n93
00 1
.names index[0] new_n93 new_n94_1
00 1
.names ins[4] index[1] new_n95
00 1
.names ins[10] index[1] new_n96
01 1
.names new_n95 new_n96 new_n97
00 1
.names index[0] new_n97 new_n98
10 1
.names new_n94_1 new_n98 outs[1]
00 1
.names ins[2] index[0] new_n100
10 1
.names ins[5] index[0] new_n101
11 1
.names new_n100 new_n101 new_n102
00 1
.names index[1] new_n102 new_n103
00 1
.names ins[8] index[0] new_n104_1
10 1
.names ins[11] index[0] new_n105
11 1
.names new_n104_1 new_n105 new_n106
00 1
.names index[1] new_n106 new_n107
10 1
.names new_n103 new_n107 outs[2]
00 0
.names new_n70 new_n71 new_n109
10 1
.names control.tehb.control.fullReg new_n109 new_n110
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n110 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n110 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n113
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n114
01 1
.names new_n113 new_n114 new_n115
00 1
.names rst new_n115 new_n116
00 1
.names new_n110 new_n116 n104
01 1
.names new_n113 n104 n84
01 0
.names new_n114 n104 n89
01 0
.names control.tehb.control.fullReg new_n115 new_n120
00 1
.names new_n109 new_n120 new_n121
01 1
.names control.tehb.dataReg[0] new_n121 new_n122
10 1
.names new_n79 new_n121 new_n123
01 1
.names new_n122 new_n123 new_n124
00 1
.names rst new_n124 n94
00 1
.names control.tehb.dataReg[1] new_n121 new_n126
10 1
.names new_n66 new_n121 new_n127
01 1
.names new_n126 new_n127 new_n128
00 1
.names rst new_n128 n99
00 1
.end
