#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 19 10:24:14 2024
# Process ID: 9680
# Current directory: D:/ES_2022/ES_DCMotor_BaseProj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4088 D:\ES_2022\ES_DCMotor_BaseProj\ES_DCMotor_BaseProj.xpr
# Log file: D:/ES_2022/ES_DCMotor_BaseProj/vivado.log
# Journal file: D:/ES_2022/ES_DCMotor_BaseProj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/apps/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.867 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar 19 10:25:59 2024] Launched synth_1...
Run output will be captured here: D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Mar 19 10:27:32 2024] Launched impl_1...
Run output will be captured here: D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 19 10:29:21 2024] Launched impl_1...
Run output will be captured here: D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292747494A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747494A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2278.281 ; gain = 1277.414
set_property PROGRAM.FILE {D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/ES_DCMotor_Main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/ES_DCMotor_Main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 19 10:33:32 2024] Launched synth_1...
Run output will be captured here: D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/runme.log
[Tue Mar 19 10:33:32 2024] Launched impl_1...
Run output will be captured here: D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/ES_DCMotor_Main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 10:40:04 2024...
