
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 44940 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1195.207 ; gain = 227.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/top_module.v:3]
	Parameter exp bound to: 5 - type: integer 
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/receiver.v:17]
	Parameter W5Frequency bound to: 100000000 - type: integer 
	Parameter baudRate bound to: 9600 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter samplingInterval bound to: 10416 - type: integer 
	Parameter halfSamplingInterval bound to: 5208 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receiver' (1#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/receiver.v:17]
INFO: [Synth 8-6157] synthesizing module 'posit_mult' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/posit_mult.v:3]
	Parameter N bound to: 16 - type: integer 
	Parameter Bs bound to: 4 - type: integer 
	Parameter es bound to: 5 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/data_extract.v:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/data_extract.v:8]
INFO: [Synth 8-6157] synthesizing module 'data_extract' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/data_extract.v:1]
	Parameter N bound to: 16 - type: integer 
	Parameter Bs bound to: 4 - type: integer 
	Parameter es bound to: 5 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:8]
INFO: [Synth 8-6157] synthesizing module 'LOD_N' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:1]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LOD' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:22]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized0' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:22]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized1' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:22]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized2' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:22]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized2' (2#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized1' (2#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized0' (2#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LOD' (2#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LOD_N' (3#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v:1]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:8]
INFO: [Synth 8-6157] synthesizing module 'LZD_N' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:1]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LZD' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:22]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized0' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:22]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized1' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:22]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized2' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:22]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized2' (4#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized1' (4#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized0' (4#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LZD' (4#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LZD_N' (5#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'DSR_left_N_S' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_left_N_S.v:1]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSR_left_N_S' (6#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_left_N_S.v:1]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/data_extract.v:6]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'data_extract' (7#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/data_extract.v:1]
INFO: [Synth 8-6157] synthesizing module 'DSR_right_N_S' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_right_N_S.v:1]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSR_right_N_S' (8#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_right_N_S.v:1]
INFO: [Synth 8-6155] done synthesizing module 'posit_mult' (9#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/posit_mult.v:3]
INFO: [Synth 8-6157] synthesizing module 'posit_adder' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/posit_adder.v:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Bs bound to: 4 - type: integer 
	Parameter es bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sub_N' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/sub_N.v:1]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_N' (10#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/sub_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'add_N' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/add_N.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'add_N' (11#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/add_N.v:2]
INFO: [Synth 8-6157] synthesizing module 'sub_N__parameterized0' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/sub_N.v:1]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_N__parameterized0' (11#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/sub_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'DSR_right_N_S__parameterized0' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_right_N_S.v:1]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSR_right_N_S__parameterized0' (11#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_right_N_S.v:1]
INFO: [Synth 8-6157] synthesizing module 'add_N__parameterized0' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/add_N.v:2]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'add_N__parameterized0' (11#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/add_N.v:2]
INFO: [Synth 8-6157] synthesizing module 'sub_N__parameterized1' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/sub_N.v:1]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_N__parameterized1' (11#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/sub_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'DSR_left_N_S__parameterized0' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_left_N_S.v:1]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSR_left_N_S__parameterized0' (11#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_left_N_S.v:1]
INFO: [Synth 8-6157] synthesizing module 'add_mantovf' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/add_mantovf.v:1]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'add_mantovf' (12#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/add_mantovf.v:1]
INFO: [Synth 8-6157] synthesizing module 'DSR_right_N_S__parameterized1' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_right_N_S.v:1]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSR_right_N_S__parameterized1' (12#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_right_N_S.v:1]
INFO: [Synth 8-6155] done synthesizing module 'posit_adder' (13#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/posit_adder.v:4]
INFO: [Synth 8-6157] synthesizing module 'Multiplication' [C:/Users/jovit/Downloads/Floating_point_final/Floating_point_final/Floating_point_final.srcs/sources_1/new/Multiplication.v:23]
	Parameter exp bound to: 5 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter mantissa bound to: 10 - type: integer 
	Parameter prod_size bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplication' (14#1) [C:/Users/jovit/Downloads/Floating_point_final/Floating_point_final/Floating_point_final.srcs/sources_1/new/Multiplication.v:23]
INFO: [Synth 8-6157] synthesizing module 'Addition' [C:/Users/jovit/Downloads/Floating_point_final/Floating_point_final/Floating_point_final.srcs/sources_1/new/Addition.v:22]
	Parameter exp bound to: 5 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter mantissa bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Addition' (15#1) [C:/Users/jovit/Downloads/Floating_point_final/Floating_point_final/Floating_point_final.srcs/sources_1/new/Addition.v:22]
INFO: [Synth 8-6157] synthesizing module 'Sender' [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/sender.v:22]
	Parameter W5Frequency bound to: 100000000 - type: integer 
	Parameter baudRate bound to: 9600 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter samplingInterval bound to: 10416 - type: integer 
	Parameter halfSamplingInterval bound to: 5208 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sender' (16#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/sender.v:22]
WARNING: [Synth 8-3848] Net doTransmit in module/entity top_module does not have driver. [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/top_module.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (17#1) [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/top_module.v:3]
WARNING: [Synth 8-3331] design data_extract has unconnected port in[15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1268.707 ; gain = 301.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1268.707 ; gain = 301.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1268.707 ; gain = 301.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1268.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/constrs_1/new/posit.xdc]
Finished Parsing XDC File [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/constrs_1/new/posit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/constrs_1/new/posit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1369.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1369.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.262 ; gain = 401.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.262 ; gain = 401.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.262 ; gain = 401.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1369.262 ; gain = 401.602
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'receiver_data_1' (receiver) to 'receiver_data_2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 34    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 22    
	   2 Input      3 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module LOD__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LOD__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module LOD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module LZD__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LZD__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module LZD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module DSR_left_N_S 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module data_extract 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module DSR_right_N_S 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
Module posit_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
Module sub_N 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module add_N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module sub_N__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
Module DSR_right_N_S__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module add_N__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module sub_N__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module DSR_left_N_S__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module add_mantovf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module DSR_right_N_S__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module posit_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Multiplication 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
Module Addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module Sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mult_m, operation Mode is: A*B.
DSP Report: operator mult_m is absorbed into DSP mult_m.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sender_data/isBusy_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1369.262 ; gain = 401.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|posit_mult     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiplication | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1393.598 ; gain = 425.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1394.035 ; gain = 426.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1422.738 ; gain = 455.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.500 ; gain = 460.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.500 ; gain = 460.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.500 ; gain = 460.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.500 ; gain = 460.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.500 ; gain = 460.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.500 ; gain = 460.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    40|
|3     |DSP48E1 |     1|
|4     |LUT1    |    31|
|5     |LUT2    |    36|
|6     |LUT3    |    21|
|7     |LUT4    |    19|
|8     |LUT5    |    72|
|9     |LUT6    |   124|
|10    |MUXF7   |     8|
|11    |FDRE    |   204|
|12    |FDSE    |     1|
|13    |IBUF    |     3|
|14    |OBUF    |     1|
+------+--------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |   562|
|2     |  float_mult      |Multiplication |    66|
|3     |  receiver_data_1 |receiver       |   264|
|4     |  sender_data     |Sender         |   194|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.500 ; gain = 460.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1428.500 ; gain = 360.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1428.500 ; gain = 460.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1440.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1440.566 ; gain = 754.578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.566 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 18:02:30 2024...
