

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Mon Oct 28 11:34:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|        18|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1      |   16|   16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    506|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     509|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     509|    634|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_252_p2       |     *    |      2|  0|  20|          16|          32|
    |tmp3_fu_324_p2       |     *    |      2|  0|  20|          32|          16|
    |in_h_1_fu_303_p2     |     +    |      0|  0|  10|           1|           2|
    |in_w_1_fu_342_p2     |     +    |      0|  0|  10|           1|           2|
    |next_mul3_fu_198_p2  |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_203_p2   |     +    |      0|  0|  39|          32|          32|
    |out_d_2_fu_213_p2    |     +    |      0|  0|  23|          16|           1|
    |out_h_2_fu_224_p2    |     +    |      0|  0|  23|          16|           1|
    |out_w_2_fu_261_p2    |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_319_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_313_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp_91_fu_283_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_94_fu_328_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_97_fu_371_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_99_fu_357_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_234_p2        |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_297_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_256_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_219_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond4_fu_208_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_336_p2   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_102_fu_381_p2    |   icmp   |      0|  0|  13|          16|          16|
    |tmp_95_fu_348_p2     |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0| 506|         455|         414|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  50|         11|    1|         11|
    |in_h_reg_160      |   9|          2|    2|          4|
    |in_w_reg_171      |   9|          2|    2|          4|
    |input_r_address0  |  15|          3|   11|         33|
    |out_d_reg_102     |   9|          2|   16|         32|
    |out_h_reg_137     |   9|          2|   16|         32|
    |out_w_reg_149     |   9|          2|   16|         32|
    |phi_mul2_reg_125  |   9|          2|   32|         64|
    |phi_mul_reg_113   |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 128|         28|  128|        276|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |MaxPooling2D_1_array_1_reg_476  |   9|   0|    9|          0|
    |ap_CS_fsm                       |  10|   0|   10|          0|
    |in_h_1_reg_489                  |   2|   0|    2|          0|
    |in_h_reg_160                    |   2|   0|    2|          0|
    |in_w_1_reg_513                  |   2|   0|    2|          0|
    |in_w_reg_171                    |   2|   0|    2|          0|
    |next_mul3_reg_422               |  32|   0|   32|          0|
    |next_mul_reg_427                |  32|   0|   32|          0|
    |out_d_2_reg_435                 |  16|   0|   16|          0|
    |out_d_reg_102                   |  16|   0|   16|          0|
    |out_h_2_reg_443                 |  16|   0|   16|          0|
    |out_h_reg_137                   |  16|   0|   16|          0|
    |out_w_2_reg_466                 |  16|   0|   16|          0|
    |out_w_reg_149                   |  16|   0|   16|          0|
    |phi_mul2_reg_125                |  32|   0|   32|          0|
    |phi_mul_reg_113                 |  32|   0|   32|          0|
    |tmp1_reg_458                    |  32|   0|   32|          0|
    |tmp2_reg_494                    |  32|   0|   32|          0|
    |tmp3_reg_499                    |  32|   0|   32|          0|
    |tmp_20_reg_481                  |   1|   0|    1|          0|
    |tmp_81_reg_407                  |  16|   0|   32|         16|
    |tmp_82_reg_412                  |  16|   0|   32|         16|
    |tmp_83_reg_417                  |  16|   0|   32|         16|
    |tmp_88_cast_reg_453             |  16|   0|   32|         16|
    |tmp_90_cast_reg_471             |  16|   0|   32|         16|
    |tmp_94_reg_504                  |  32|   0|   32|          0|
    |tmp_95_reg_518                  |   1|   0|    1|          0|
    |tmp_reg_448                     |  32|   0|   32|          0|
    |tmp_s_reg_402                   |  16|   0|   32|         16|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 509|   0|  605|         96|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|input_height                   |  in |   16|   ap_none  |     input_height     |    scalar    |
|input_width                    |  in |   16|   ap_none  |      input_width     |    scalar    |
|input_r_address0               | out |   11|  ap_memory |        input_r       |     array    |
|input_r_ce0                    | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0                     |  in |   16|  ap_memory |        input_r       |     array    |
|output_depth                   |  in |   16|   ap_none  |     output_depth     |    scalar    |
|output_height                  |  in |   16|   ap_none  |     output_height    |    scalar    |
|output_width                   |  in |   16|   ap_none  |     output_width     |    scalar    |
|MaxPooling2D_1_array_address0  | out |    9|  ap_memory | MaxPooling2D_1_array |     array    |
|MaxPooling2D_1_array_ce0       | out |    1|  ap_memory | MaxPooling2D_1_array |     array    |
|MaxPooling2D_1_array_we0       | out |    1|  ap_memory | MaxPooling2D_1_array |     array    |
|MaxPooling2D_1_array_d0        | out |   16|  ap_memory | MaxPooling2D_1_array |     array    |
|MaxPooling2D_1_array_q0        |  in |   16|  ap_memory | MaxPooling2D_1_array |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

