// Seed: 407181363
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wire id_4
);
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input tri0 id_2
);
  id_4 :
  assert property (@(negedge 1) id_2 ? 1 : 1)
  else $display(1);
  tri1 id_5 = 1;
  id_6(
      .id_0(id_2), .id_1(1'b0), .id_2(1), .id_3(""), .id_4(id_5)
  );
  or (
      id_1,
      id_28,
      id_27,
      id_48,
      id_24,
      id_17,
      id_38,
      id_2,
      id_29,
      id_22,
      id_21,
      id_12,
      id_23,
      id_35,
      id_36,
      id_19,
      id_4
  );
  tri0 id_7 = id_2;
  tri  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ;
  module_0(
      id_2, id_1, id_0, id_1, id_7
  );
  assign id_51 = 1;
  wire id_52;
endmodule
