=====
SETUP
8.890
5.282
14.171
RESET_n_s2
2.162
2.394
uart_tx_inst/tx_ready_s3
3.945
4.494
uart_tx_inst/tx_pin_s0
5.282
=====
SETUP
9.086
5.086
14.171
RESET_n_s2
2.162
2.394
uart_tx_inst/tx_pin_s2
2.853
3.423
uart_tx_inst/tx_pin_s0
5.086
=====
SETUP
9.475
4.697
14.171
tx_send_s0
2.162
2.394
uart_tx_inst/cycle_cnt_15_s2
3.057
3.612
uart_tx_inst/bit_cnt_3_s5
3.819
4.368
uart_tx_inst/bit_cnt_1_s0
4.697
=====
SETUP
9.475
4.697
14.171
tx_send_s0
2.162
2.394
uart_tx_inst/cycle_cnt_15_s2
3.057
3.612
uart_tx_inst/bit_cnt_3_s5
3.819
4.368
uart_tx_inst/bit_cnt_3_s0
4.697
=====
SETUP
9.640
4.531
14.171
tx_data_0_s0
2.162
2.394
uart_tx_inst/send_buf_1_s0
4.531
=====
SETUP
9.658
4.513
14.171
tx_send_s0
2.162
2.394
uart_tx_inst/cycle_cnt_15_s2
3.057
3.612
uart_tx_inst/bit_cnt_3_s5
3.819
4.368
uart_tx_inst/bit_cnt_2_s0
4.513
=====
SETUP
9.805
4.366
14.171
tx_data_7_s0
2.162
2.394
uart_tx_inst/send_buf_8_s0
4.366
=====
SETUP
9.882
4.290
14.171
tx_data_5_s0
2.162
2.394
uart_tx_inst/send_buf_6_s0
4.290
=====
SETUP
9.910
4.261
14.171
tx_data_2_s0
2.162
2.394
uart_tx_inst/send_buf_3_s0
4.261
=====
SETUP
9.910
4.261
14.171
tx_data_4_s0
2.162
2.394
uart_tx_inst/send_buf_5_s0
4.261
=====
SETUP
9.911
4.260
14.171
tx_data_3_s0
2.162
2.394
uart_tx_inst/send_buf_4_s0
4.260
=====
SETUP
9.967
4.204
14.171
tx_send_s0
2.162
2.394
uart_tx_inst/cycle_cnt_15_s2
3.057
3.612
uart_tx_inst/n120_s3
3.634
4.204
uart_tx_inst/bit_cnt_0_s2
4.204
=====
SETUP
9.991
4.180
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n299_s0
3.118
3.667
uart_rx_inst/cycle_cnt_1_s0
4.180
=====
SETUP
9.991
4.180
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n299_s0
3.118
3.667
uart_rx_inst/cycle_cnt_2_s0
4.180
=====
SETUP
9.991
4.180
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n299_s0
3.118
3.667
uart_rx_inst/cycle_cnt_3_s0
4.180
=====
SETUP
9.991
4.180
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n299_s0
3.118
3.667
uart_rx_inst/cycle_cnt_4_s0
4.180
=====
SETUP
9.991
4.180
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n299_s0
3.118
3.667
uart_rx_inst/cycle_cnt_5_s0
4.180
=====
SETUP
10.076
4.095
14.171
tx_data_6_s0
2.162
2.394
uart_tx_inst/send_buf_7_s0
4.095
=====
SETUP
10.077
4.094
14.171
tx_data_1_s0
2.162
2.394
uart_tx_inst/send_buf_2_s0
4.094
=====
SETUP
10.142
4.030
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n114_s1
3.129
3.699
uart_rx_inst/bit_cnt_1_s0
4.030
=====
SETUP
10.142
4.030
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n114_s1
3.129
3.699
uart_rx_inst/bit_cnt_2_s0
4.030
=====
SETUP
10.142
4.029
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n299_s0
3.118
3.667
uart_rx_inst/cycle_cnt_12_s0
4.029
=====
SETUP
10.142
4.029
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n299_s0
3.118
3.667
uart_rx_inst/cycle_cnt_13_s0
4.029
=====
SETUP
10.142
4.029
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n299_s0
3.118
3.667
uart_rx_inst/cycle_cnt_14_s0
4.029
=====
SETUP
10.142
4.029
14.171
RESET_n_s2
2.162
2.394
uart_rx_inst/n299_s0
3.118
3.667
uart_rx_inst/cycle_cnt_15_s0
4.029
=====
HOLD
-0.048
2.101
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_ready_s0
1.539
1.740
LED_G_4_s0
2.101
=====
HOLD
0.006
2.155
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_7_s0
1.539
1.741
n229_s6
1.865
2.155
io_data_7_s0
2.155
=====
HOLD
0.100
2.248
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_ready_s0
1.539
1.741
n235_s6
2.016
2.248
io_data_1_s0
2.248
=====
HOLD
0.202
2.351
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_6_s0
1.539
1.741
n230_s6
1.987
2.351
io_data_6_s0
2.351
=====
HOLD
0.206
2.355
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_4_s0
1.539
1.741
n232_s6
1.991
2.355
io_data_4_s0
2.355
=====
HOLD
0.211
2.360
2.149
sys_clk_ibuf
0.000
0.675
uart_tx_inst/tx_ready_s2
1.539
1.741
n234_s6
2.128
2.360
io_data_2_s0
2.360
=====
HOLD
0.214
2.363
2.149
sys_clk_ibuf
0.000
0.675
uart_tx_inst/tx_ready_s2
1.539
1.741
LED_B_4_s0
2.363
=====
HOLD
0.282
2.430
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_ready_s0
1.539
1.741
n238_s1
1.993
2.303
rx_clear_s1
2.430
=====
HOLD
0.292
2.441
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_3_s0
1.539
1.741
n233_s6
2.151
2.441
io_data_3_s0
2.441
=====
HOLD
0.319
2.468
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_0_s0
1.539
1.741
n236_s6
2.124
2.468
io_data_0_s0
2.468
=====
HOLD
0.339
2.488
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_5_s0
1.539
1.741
n231_s6
2.124
2.488
io_data_5_s0
2.488
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/tx_ready_s2
1.539
1.741
uart_tx_inst/n170_s3
1.744
1.976
uart_tx_inst/tx_ready_s2
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_13_s0
1.539
1.741
uart_tx_inst/n123_s1
1.744
1.976
uart_tx_inst/cycle_cnt_13_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_15_s0
1.539
1.741
uart_tx_inst/n121_s1
1.744
1.976
uart_tx_inst/cycle_cnt_15_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_2_s0
1.539
1.741
uart_rx_inst/n149_s
1.744
1.976
uart_rx_inst/cycle_cnt_2_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_6_s0
1.539
1.741
uart_rx_inst/n145_s
1.744
1.976
uart_rx_inst/cycle_cnt_6_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_8_s0
1.539
1.741
uart_rx_inst/n143_s
1.744
1.976
uart_rx_inst/cycle_cnt_8_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_12_s0
1.539
1.741
uart_rx_inst/n139_s
1.744
1.976
uart_rx_inst/cycle_cnt_12_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_14_s0
1.539
1.741
uart_rx_inst/n137_s
1.744
1.976
uart_rx_inst/cycle_cnt_14_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/bit_cnt_2_s0
1.539
1.741
uart_rx_inst/n105_s0
1.744
1.976
uart_rx_inst/bit_cnt_2_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/sout_s4
1.539
1.741
onboard_rgb_led/n298_s15
1.744
1.976
onboard_rgb_led/sout_s4
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/bit_count_4_s0
1.539
1.741
onboard_rgb_led/n318_s9
1.744
1.976
onboard_rgb_led/bit_count_4_s0
1.976
=====
HOLD
0.425
2.539
2.114
reset_cnt_0_s0
2.103
2.305
n76_s2
2.307
2.539
reset_cnt_0_s0
2.539
=====
HOLD
0.425
2.539
2.114
reset_cnt_2_s0
2.103
2.305
n74_s
2.307
2.539
reset_cnt_2_s0
2.539
=====
HOLD
0.425
2.539
2.114
reset_cnt_6_s0
2.103
2.305
n70_s
2.307
2.539
reset_cnt_6_s0
2.539
