#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Sep 12 20:00:49 2015
# Process ID: 4172
# Log file: C:/Users/Benjamin/Desktop/Entrega 1/vivado.log
# Journal file: C:/Users/Benjamin/Desktop/Entrega 1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 731.766 ; gain = 159.344
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ADD16b.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/AND16b.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/AND16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/Basys3.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/Basys3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/FA.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/FA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/HA.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/HA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/Led_Driver.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/Led_Driver.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/NOT16b.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/NOT16b.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "in". [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/NOT16b.vhd:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "out". [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/NOT16b.vhd:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "out". [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/NOT16b.vhd:43]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/OR16b.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/OR16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/Reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/SUS16b.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/SUS16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ShiftL16b.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ShiftL16b.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "in". [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ShiftL16b.vhd:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "out". [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ShiftL16b.vhd:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "out". [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ShiftL16b.vhd:43]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ShiftR16b.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ShiftR16b.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "in". [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ShiftR16b.vhd:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "out". [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ShiftR16b.vhd:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "out". [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/ShiftR16b.vhd:43]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/XOR16b.vhd" into library xil_defaultlib [C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.srcs/sources_1/new/XOR16b.vhd:1]
[Sat Sep 12 20:01:09 2015] Launched synth_1...
Run output will be captured here: C:/Users/Benjamin/Desktop/Entrega 1/Proyecto Base.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 20:01:23 2015...
