aag 115 4 14 1 97
2
4
6
8
10 70
12 79
14 103
16 117
18 149
20 163
22 178
24 183
26 194
28 200
30 206
32 208
34 213
36 217
231
38 8 6
40 13 11
42 40 38
44 40 39
46 13 10
48 46 38
50 12 11
52 8 7
54 9 6
56 9 7
58 57 39
60 58 55
62 60 53
64 63 50
66 65 49
68 67 45
70 69 43
72 48 10
74 73 39
76 74 13
78 76 43
80 17 15
82 80 4
84 82 9
86 9 4
88 87 80
90 16 15
92 90 87
94 17 14
96 94 8
98 97 93
100 98 89
102 101 85
104 90 4
106 104 97
108 107 95
110 109 93
112 110 89
114 113 83
116 115 9
118 21 19
120 118 2
122 120 7
124 6 3
126 7 3
128 6 2
130 129 127
132 130 125
134 133 118
136 20 19
138 136 133
140 21 18
142 140 6
144 143 139
146 144 135
148 147 123
150 136 2
152 150 143
154 153 141
156 155 139
158 156 135
160 159 121
162 161 7
164 25 23
166 24 23
168 166 90
170 25 22
172 170 136
174 173 22
176 175 169
178 177 165
180 169 24
182 181 165
184 32 30
186 184 28
188 186 26
190 187 27
192 191 189
194 192 165
196 185 29
198 197 187
200 198 165
202 33 31
204 203 185
206 204 165
208 165 33
210 197 26
212 211 35
214 24 22
216 215 37
218 216 50
220 33 30
222 220 29
224 222 26
226 224 212
228 226 216
230 229 219
i0 r1
i1 r2
i2 controllable_g1
i3 controllable_g2
l0 sys_prop_spec3.state@1
l1 sys_prop_spec3.state@0
l2 sys_prop_spec2.state@1
l3 sys_prop_spec2.state@0
l4 sys_prop_spec1.state@1
l5 sys_prop_spec1.state@0
l6 sys_prop_counting_fairness.state@1
l7 sys_prop_counting_fairness.state@0
l8 counter_latch
l9 counter_latch
l10 counter_latch
l11 counter_latch
l12 counter_latch
l13 AIGMOVE_INVALID_LATCH
o0 AIGER_OR
c
aigor
disjunction of 2 original outputs
