From 90d3d21cb3bdfc96ea5caaf5ba6b1fb6f346b3e4 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Thu, 14 Apr 2022 09:50:44 +0300
Subject: [PATCH 05/33] dt-bindings: pcie: Rename "fsl,s32gen1-pcie" to
 "nxp,s32cc-pcie"

Issue: ALB-8797
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 .../bindings/pci/{fsl,s32-pcie.txt => nxp,s32-pcie.txt}   | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)
 rename Documentation/devicetree/bindings/pci/{fsl,s32-pcie.txt => nxp,s32-pcie.txt} (90%)

diff --git a/Documentation/devicetree/bindings/pci/fsl,s32-pcie.txt b/Documentation/devicetree/bindings/pci/nxp,s32-pcie.txt
similarity index 90%
rename from Documentation/devicetree/bindings/pci/fsl,s32-pcie.txt
rename to Documentation/devicetree/bindings/pci/nxp,s32-pcie.txt
index c6af5a5eca..b5593e64f4 100644
--- a/Documentation/devicetree/bindings/pci/fsl,s32-pcie.txt
+++ b/Documentation/devicetree/bindings/pci/nxp,s32-pcie.txt
@@ -1,12 +1,12 @@
-* NXP S32 PCIe interface *
+* NXP S32 CC PCIe interface *
 
 This PCIe host controller is based on the Synopsys DesignWare PCIe IP
 and thus inherits all the common properties defined in designware-pcie.txt.
 
 Required properties:
 - compatible:
-	- "fsl,s32gen1-pcie", for S32Gen1 SoCs (generic)
-	- "fsl,s32r45-pcie", for S32R45 SoCs in particular
+	- "nxp,s32cc-pcie", for S32Gen1 SoCs (generic)
+	- "nxp,s32r45-pcie", for S32R45 SoCs in particular
 - reg: base address and length of the PCIe controller
 - device_type: must be "pci";
 
@@ -22,7 +22,7 @@ Optional:
 Example:
 
 	pcie0: pcie@40400000 {
-		compatible = "fsl,s32gen1-pcie";
+		compatible = "nxp,s32cc-pcie";
 		reg =
 			<0x00 0x40400000 0x0 0x80000   /* dbi registers */
 			/* configuration space, 4KB each for cfg0 and cfg1
-- 
2.17.1

