<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="MCR" description="Module Configuration register">
    <alias type="CMSIS" value="MCR"/>
    <bit_field offset="0" width="7" name="MAXMB" access="RW" reset_value="0xF" description="Number Of The Last Message Buffer">
      <alias type="CMSIS" value="CAN_MCR_MAXMB(x)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="2" name="IDAM" access="RW" reset_value="0" description="ID Acceptance Mode">
      <alias type="CMSIS" value="CAN_MCR_IDAM(x)"/>
      <bit_field_value name="MCR_IDAM_one_full_ID" value="0b00" description="Format A: One full ID (standard and extended) per ID filter table element."/>
      <bit_field_value name="MCR_IDAM_two_full_ID" value="0b01" description="Format B: Two full standard IDs or two partial 14-bit (standard and extended) IDs per ID filter table element."/>
      <bit_field_value name="MCR_IDAM_four_partial_ID" value="0b10" description="Format C: Four partial 8-bit standard IDs per ID filter table element."/>
      <bit_field_value name="MCR_IDAM_all_frames_rejected" value="0b11" description="Format D: All frames rejected."/>
    </bit_field>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <bit_field offset="11" width="1" name="FDEN" access="RW" reset_value="0" description="CAN FD operation enable">
      <alias type="CMSIS" value="CAN_MCR_FDEN(x)"/>
      <bit_field_value name="MCR_FDEN_CAN_FD_disabled" value="0b0" description="CAN FD is disabled. FlexCAN is able to receive and transmit messages in CAN 2.0 format."/>
      <bit_field_value name="MCR_FDEN_CAN_FD_enabled" value="0b1" description="CAN FD is enabled. FlexCAN is able to receive and transmit messages in both CAN FD and CAN 2.0 formats."/>
    </bit_field>
    <bit_field offset="12" width="1" name="AEN" access="RW" reset_value="0" description="Abort Enable">
      <alias type="CMSIS" value="CAN_MCR_AEN(x)"/>
      <bit_field_value name="MCR_AEN_abort_disabled" value="0b0" description="Abort disabled."/>
      <bit_field_value name="MCR_AEN_abort_enabled" value="0b1" description="Abort enabled."/>
    </bit_field>
    <bit_field offset="13" width="1" name="LPRIOEN" access="RW" reset_value="0" description="Local Priority Enable">
      <alias type="CMSIS" value="CAN_MCR_LPRIOEN(x)"/>
      <bit_field_value name="MCR_LPRIOEN_local_priority_disabled" value="0b0" description="Local Priority disabled."/>
      <bit_field_value name="MCR_LPRIOEN_local_priority_enabled" value="0b1" description="Local Priority enabled."/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <bit_field offset="15" width="1" name="DMA" access="RW" reset_value="0" description="DMA Enable">
      <alias type="CMSIS" value="CAN_MCR_DMA(x)"/>
      <bit_field_value name="MCR_DMA_id2" value="0b0" description="DMA feature for RX FIFO disabled."/>
      <bit_field_value name="MCR_DMA_id4" value="0b1" description="DMA feature for RX FIFO enabled."/>
    </bit_field>
    <bit_field offset="16" width="1" name="IRMQ" access="RW" reset_value="0" description="Individual Rx Masking And Queue Enable">
      <alias type="CMSIS" value="CAN_MCR_IRMQ(x)"/>
      <bit_field_value name="MCR_IRMQ_individual_rx_masking_disabled" value="0b0" description="Individual Rx masking and queue feature are disabled. For backward compatibility with legacy applications, the reading of C/S word locks the MB even if it is EMPTY."/>
      <bit_field_value name="MCR_IRMQ_individual_rx_masking_enabled" value="0b1" description="Individual Rx masking and queue feature are enabled."/>
    </bit_field>
    <bit_field offset="17" width="1" name="SRXDIS" access="RW" reset_value="0" description="Self Reception Disable">
      <alias type="CMSIS" value="CAN_MCR_SRXDIS(x)"/>
      <bit_field_value name="MCR_SRXDIS_self_reception_enabled" value="0b0" description="Self-reception enabled."/>
      <bit_field_value name="MCR_SRXDIS_self_reception_disabled" value="0b1" description="Self-reception disabled."/>
    </bit_field>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="1" name="LPMACK" access="RO" reset_value="0x1" description="Low-Power Mode Acknowledge">
      <alias type="CMSIS" value="CAN_MCR_LPMACK(x)"/>
      <bit_field_value name="MCR_LPMACK_low_power_no" value="0b0" description="FlexCAN is not in a low-power mode."/>
      <bit_field_value name="MCR_LPMACK_low_power_yes" value="0b1" description="FlexCAN is in a low-power mode."/>
    </bit_field>
    <bit_field offset="21" width="1" name="WRNEN" access="RW" reset_value="0" description="Warning Interrupt Enable">
      <alias type="CMSIS" value="CAN_MCR_WRNEN(x)"/>
      <bit_field_value name="MCR_WRNEN_TWRNINT_RWRNINT_inactive" value="0b0" description="TWRNINT and RWRNINT bits are zero, independent of the values in the error counters."/>
      <bit_field_value name="MCR_WRNEN_TWRNINT_RWRNINT_active" value="0b1" description="TWRNINT and RWRNINT bits are set when the respective error counter transitions from less than 96 to greater than or equal to 96."/>
    </bit_field>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <bit_field offset="23" width="1" name="SUPV" access="RW" reset_value="0x1" description="Supervisor Mode">
      <alias type="CMSIS" value="CAN_MCR_SUPV(x)"/>
      <bit_field_value name="MCR_SUPV_id2" value="0b0" description="FlexCAN is in User mode. Affected registers allow both Supervisor and Unrestricted accesses."/>
      <bit_field_value name="MCR_SUPV_id4" value="0b1" description="FlexCAN is in Supervisor mode. Affected registers allow only Supervisor access. Unrestricted access behaves as though the access was done to an unimplemented register location."/>
    </bit_field>
    <bit_field offset="24" width="1" name="FRZACK" access="RO" reset_value="0" description="Freeze Mode Acknowledge">
      <alias type="CMSIS" value="CAN_MCR_FRZACK(x)"/>
      <bit_field_value name="MCR_FRZACK_freeze_mode_no" value="0b0" description="FlexCAN not in Freeze mode, prescaler running."/>
      <bit_field_value name="MCR_FRZACK_freeze_mode_yes" value="0b1" description="FlexCAN in Freeze mode, prescaler stopped."/>
    </bit_field>
    <bit_field offset="25" width="1" name="SOFTRST" access="RW" reset_value="0" description="Soft Reset">
      <alias type="CMSIS" value="CAN_MCR_SOFTRST(x)"/>
      <bit_field_value name="MCR_SOFTRST_SOFTRST_no_reset_request" value="0b0" description="No reset request."/>
      <bit_field_value name="MCR_SOFTRST_SOFTRST_reset_registers" value="0b1" description="Resets the registers affected by soft reset."/>
    </bit_field>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <bit_field offset="27" width="1" name="NOTRDY" access="RO" reset_value="0x1" description="FlexCAN Not Ready">
      <alias type="CMSIS" value="CAN_MCR_NOTRDY(x)"/>
      <bit_field_value name="MCR_NOTRDY_id1" value="0b0" description="FlexCAN module is either in Normal mode, Listen-Only mode, or Loop-Back mode."/>
      <bit_field_value name="MCR_NOTRDY_id4" value="0b1" description="FlexCAN module is either in Disable mode, Stop mode, or Freeze mode."/>
    </bit_field>
    <bit_field offset="28" width="1" name="HALT" access="RW" reset_value="0x1" description="Halt FlexCAN">
      <alias type="CMSIS" value="CAN_MCR_HALT(x)"/>
      <bit_field_value name="MCR_HALT_HALT_disable" value="0b0" description="No Freeze mode request."/>
      <bit_field_value name="MCR_HALT_HALT_enable" value="0b1" description="Enters Freeze mode if the FRZ bit is asserted."/>
    </bit_field>
    <bit_field offset="29" width="1" name="RFEN" access="RW" reset_value="0" description="Rx FIFO Enable">
      <alias type="CMSIS" value="CAN_MCR_RFEN(x)"/>
      <bit_field_value name="MCR_RFEN_id2" value="0b0" description="Rx FIFO not enabled."/>
      <bit_field_value name="MCR_RFEN_id4" value="0b1" description="Rx FIFO enabled."/>
    </bit_field>
    <bit_field offset="30" width="1" name="FRZ" access="RW" reset_value="0x1" description="Freeze Enable">
      <alias type="CMSIS" value="CAN_MCR_FRZ(x)"/>
      <bit_field_value name="MCR_FRZ_freeze_mode_disabled" value="0b0" description="Not enabled to enter Freeze mode."/>
      <bit_field_value name="MCR_FRZ_freeze_mode_enabled" value="0b1" description="Enabled to enter Freeze mode."/>
    </bit_field>
    <bit_field offset="31" width="1" name="MDIS" access="RW" reset_value="0x1" description="Module Disable">
      <alias type="CMSIS" value="CAN_MCR_MDIS(x)"/>
      <bit_field_value name="MCR_MDIS_flexcan_enabled" value="0b0" description="Enable the FlexCAN module."/>
      <bit_field_value name="MCR_MDIS_flexcan_disabled" value="0b1" description="Disable the FlexCAN module."/>
    </bit_field>
  </register>
  <register offset="0x4" width="32" name="CTRL1" description="Control 1 register">
    <alias type="CMSIS" value="CTRL1"/>
    <bit_field offset="0" width="3" name="PROPSEG" access="RW" reset_value="0" description="Propagation Segment">
      <alias type="CMSIS" value="CAN_CTRL1_PROPSEG(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="LOM" access="RW" reset_value="0" description="Listen-Only Mode">
      <alias type="CMSIS" value="CAN_CTRL1_LOM(x)"/>
      <bit_field_value name="CTRL1_LOM_listen_only_mode_disabled" value="0b0" description="Listen-Only mode is deactivated."/>
      <bit_field_value name="CTRL1_LOM_listen_only_mode_enabled" value="0b1" description="FlexCAN module operates in Listen-Only mode."/>
    </bit_field>
    <bit_field offset="4" width="1" name="LBUF" access="RW" reset_value="0" description="Lowest Buffer Transmitted First">
      <alias type="CMSIS" value="CAN_CTRL1_LBUF(x)"/>
      <bit_field_value name="CTRL1_LBUF_highest_buffer_first" value="0b0" description="Buffer with highest priority is transmitted first."/>
      <bit_field_value name="CTRL1_LBUF_lowest_buffer_first" value="0b1" description="Lowest number buffer is transmitted first."/>
    </bit_field>
    <bit_field offset="5" width="1" name="TSYN" access="RW" reset_value="0" description="Timer Sync">
      <alias type="CMSIS" value="CAN_CTRL1_TSYN(x)"/>
      <bit_field_value name="CTRL1_TSYN_timer_sync_disabled" value="0b0" description="Timer sync feature disabled"/>
      <bit_field_value name="CTRL1_TSYN_timer_sync_enabled" value="0b1" description="Timer sync feature enabled"/>
    </bit_field>
    <bit_field offset="6" width="1" name="BOFFREC" access="RW" reset_value="0" description="Bus Off Recovery">
      <alias type="CMSIS" value="CAN_CTRL1_BOFFREC(x)"/>
      <bit_field_value name="CTRL1_BOFFREC_auto_recover_enabled" value="0b0" description="Automatic recovering from Bus Off state enabled."/>
      <bit_field_value name="CTRL1_BOFFREC_auto_recover_disabled" value="0b1" description="Automatic recovering from Bus Off state disabled."/>
    </bit_field>
    <bit_field offset="7" width="1" name="SMP" access="RW" reset_value="0" description="CAN Bit Sampling">
      <alias type="CMSIS" value="CAN_CTRL1_SMP(x)"/>
      <bit_field_value name="CTRL1_SMP_one_sample" value="0b0" description="Just one sample is used to determine the bit value."/>
      <bit_field_value name="CTRL1_SMP_three_sample" value="0b1" description="Three samples are used to determine the value of the received bit: the regular one (sample point) and two preceding samples; a majority rule is used."/>
    </bit_field>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <bit_field offset="10" width="1" name="RWRNMSK" access="RW" reset_value="0" description="Rx Warning Interrupt Mask">
      <alias type="CMSIS" value="CAN_CTRL1_RWRNMSK(x)"/>
      <bit_field_value name="CTRL1_RWRNMSK_rx_warning_int_disabled" value="0b0" description="Rx Warning interrupt disabled."/>
      <bit_field_value name="CTRL1_RWRNMSK_rx_warning_int_enabled" value="0b1" description="Rx Warning interrupt enabled."/>
    </bit_field>
    <bit_field offset="11" width="1" name="TWRNMSK" access="RW" reset_value="0" description="Tx Warning Interrupt Mask">
      <alias type="CMSIS" value="CAN_CTRL1_TWRNMSK(x)"/>
      <bit_field_value name="CTRL1_TWRNMSK_tx_warning_int_disabled" value="0b0" description="Tx Warning interrupt disabled."/>
      <bit_field_value name="CTRL1_TWRNMSK_tx_warning_int_enabled" value="0b1" description="Tx Warning interrupt enabled."/>
    </bit_field>
    <bit_field offset="12" width="1" name="LPB" access="RW" reset_value="0" description="Loop Back Mode">
      <alias type="CMSIS" value="CAN_CTRL1_LPB(x)"/>
      <bit_field_value name="CTRL1_LPB_loopback_disabled" value="0b0" description="Loop Back disabled."/>
      <bit_field_value name="CTRL1_LPB_loopback_enabled" value="0b1" description="Loop Back enabled."/>
    </bit_field>
    <bit_field offset="13" width="1" name="CLKSRC" access="RW" reset_value="0" description="CAN Engine Clock Source">
      <alias type="CMSIS" value="CAN_CTRL1_CLKSRC(x)"/>
      <bit_field_value name="CTRL1_CLKSRC_oscillator_clock" value="0b0" description="The CAN engine clock source is the oscillator clock. Under this condition, the oscillator clock frequency must be lower than the bus clock."/>
      <bit_field_value name="CTRL1_CLKSRC_peripheral_clock" value="0b1" description="The CAN engine clock source is the peripheral clock."/>
    </bit_field>
    <bit_field offset="14" width="1" name="ERRMSK" access="RW" reset_value="0" description="Error Interrupt Mask">
      <alias type="CMSIS" value="CAN_CTRL1_ERRMSK(x)"/>
      <bit_field_value name="CTRL1_ERRMSK_error_int_disabled" value="0b0" description="Error interrupt disabled."/>
      <bit_field_value name="CTRL1_ERRMSK_error_int_enabled" value="0b1" description="Error interrupt enabled."/>
    </bit_field>
    <bit_field offset="15" width="1" name="BOFFMSK" access="RW" reset_value="0" description="Bus Off Interrupt Mask">
      <alias type="CMSIS" value="CAN_CTRL1_BOFFMSK(x)"/>
      <bit_field_value name="CTRL1_BOFFMSK_bus_off_int_disabled" value="0b0" description="Bus Off interrupt disabled."/>
      <bit_field_value name="CTRL1_BOFFMSK_bus_off_int_enabled" value="0b1" description="Bus Off interrupt enabled."/>
    </bit_field>
    <bit_field offset="16" width="3" name="PSEG2" access="RW" reset_value="0" description="Phase Segment 2">
      <alias type="CMSIS" value="CAN_CTRL1_PSEG2(x)"/>
    </bit_field>
    <bit_field offset="19" width="3" name="PSEG1" access="RW" reset_value="0" description="Phase Segment 1">
      <alias type="CMSIS" value="CAN_CTRL1_PSEG1(x)"/>
    </bit_field>
    <bit_field offset="22" width="2" name="RJW" access="RW" reset_value="0" description="Resync Jump Width">
      <alias type="CMSIS" value="CAN_CTRL1_RJW(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PRESDIV" access="RW" reset_value="0" description="Prescaler Division Factor">
      <alias type="CMSIS" value="CAN_CTRL1_PRESDIV(x)"/>
    </bit_field>
  </register>
  <register offset="0x8" width="32" name="TIMER" description="Free Running Timer">
    <alias type="CMSIS" value="TIMER"/>
    <bit_field offset="0" width="16" name="TIMER" access="RW" reset_value="0" description="Timer Value">
      <alias type="CMSIS" value="CAN_TIMER_TIMER(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x10" width="32" name="RXMGMASK" description="Rx Mailboxes Global Mask register">
    <alias type="CMSIS" value="RXMGMASK"/>
    <bit_field offset="0" width="32" name="MG" access="RW" reset_value="0" reset_mask="0" description="Rx Mailboxes Global Mask Bits">
      <alias type="CMSIS" value="CAN_RXMGMASK_MG(x)"/>
    </bit_field>
  </register>
  <register offset="0x14" width="32" name="RX14MASK" description="Rx 14 Mask register">
    <alias type="CMSIS" value="RX14MASK"/>
    <bit_field offset="0" width="32" name="RX14M" access="RW" reset_value="0" reset_mask="0" description="Rx Buffer 14 Mask Bits">
      <alias type="CMSIS" value="CAN_RX14MASK_RX14M(x)"/>
    </bit_field>
  </register>
  <register offset="0x18" width="32" name="RX15MASK" description="Rx 15 Mask register">
    <alias type="CMSIS" value="RX15MASK"/>
    <bit_field offset="0" width="32" name="RX15M" access="RW" reset_value="0" reset_mask="0" description="Rx Buffer 15 Mask Bits">
      <alias type="CMSIS" value="CAN_RX15MASK_RX15M(x)"/>
    </bit_field>
  </register>
  <register offset="0x1C" width="32" name="ECR" description="Error Counter">
    <alias type="CMSIS" value="ECR"/>
    <bit_field offset="0" width="8" name="TXERRCNT" access="RW" reset_value="0" description="Transmit Error Counter">
      <alias type="CMSIS" value="CAN_ECR_TXERRCNT(x)"/>
    </bit_field>
    <bit_field offset="8" width="8" name="RXERRCNT" access="RW" reset_value="0" description="Receive Error Counter">
      <alias type="CMSIS" value="CAN_ECR_RXERRCNT(x)"/>
    </bit_field>
    <bit_field offset="16" width="8" name="TXERRCNT_FAST" access="ROWZ" reset_value="0" description="Transmit Error Counter for fast bits">
      <alias type="CMSIS" value="CAN_ECR_TXERRCNT_FAST(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="RXERRCNT_FAST" access="ROWZ" reset_value="0" description="Receive Error Counter for fast bits">
      <alias type="CMSIS" value="CAN_ECR_RXERRCNT_FAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x20" width="32" name="ESR1" description="Error and Status 1 register">
    <alias type="CMSIS" value="ESR1"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="ERRINT" access="W1C" reset_value="0" description="Error Interrupt">
      <alias type="CMSIS" value="CAN_ESR1_ERRINT(x)"/>
      <bit_field_value name="ESR1_ERRINT_DISABLE" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_ERRINT_ENABLE" value="0b1" description="Indicates setting of any error bit in the Error and Status register."/>
    </bit_field>
    <bit_field offset="2" width="1" name="BOFFINT" access="W1C" reset_value="0" description="Bus Off Interrupt">
      <alias type="CMSIS" value="CAN_ESR1_BOFFINT(x)"/>
      <bit_field_value name="ESR1_BOFFINT_DISABLE" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_BOFFINT_ENABLE" value="0b1" description="FlexCAN module entered Bus Off state."/>
    </bit_field>
    <bit_field offset="3" width="1" name="RX" access="RO" reset_value="0" description="FlexCAN In Reception">
      <alias type="CMSIS" value="CAN_ESR1_RX(x)"/>
      <bit_field_value name="ESR1_RX_DISABLE" value="0b0" description="FlexCAN is not receiving a message."/>
      <bit_field_value name="ESR1_RX_ENABLE" value="0b1" description="FlexCAN is receiving a message."/>
    </bit_field>
    <bit_field offset="4" width="2" name="FLTCONF" access="RO" reset_value="0" description="Fault Confinement State">
      <alias type="CMSIS" value="CAN_ESR1_FLTCONF(x)"/>
      <bit_field_value name="ESR1_FLTCONF_error_active" value="0b00" description="Error Active"/>
      <bit_field_value name="ESR1_FLTCONF_error_passive" value="0b01" description="Error Passive"/>
      <bit_field_value name="ESR1_FLTCONF_bus_off" value="0b1?" description="Bus Off"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TX" access="RO" reset_value="0" description="FlexCAN In Transmission">
      <alias type="CMSIS" value="CAN_ESR1_TX(x)"/>
      <bit_field_value name="ESR1_TX_transmit_message_no" value="0b0" description="FlexCAN is not transmitting a message."/>
      <bit_field_value name="ESR1_TX_transmit_message_yes" value="0b1" description="FlexCAN is transmitting a message."/>
    </bit_field>
    <bit_field offset="7" width="1" name="IDLE" access="RO" reset_value="0" description="IDLE">
      <alias type="CMSIS" value="CAN_ESR1_IDLE(x)"/>
      <bit_field_value name="ESR1_IDLE_can_bus_not_idle" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_IDLE_can_bus_idle" value="0b1" description="CAN bus is now IDLE."/>
    </bit_field>
    <bit_field offset="8" width="1" name="RXWRN" access="RO" reset_value="0" description="Rx Error Warning">
      <alias type="CMSIS" value="CAN_ESR1_RXWRN(x)"/>
      <bit_field_value name="ESR1_RXWRN_RXERRCNT_LT_96" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_RXWRN_RXERRCNT_GTE_96" value="0b1" description="RXERRCNT is greater than or equal to 96."/>
    </bit_field>
    <bit_field offset="9" width="1" name="TXWRN" access="RO" reset_value="0" description="TX Error Warning">
      <alias type="CMSIS" value="CAN_ESR1_TXWRN(x)"/>
      <bit_field_value name="ESR1_TXWRN_TXERRCNT_LT_96" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_TXWRN_TXERRCNT_GTE_96" value="0b1" description="TXERRCNT is greater than or equal to 96."/>
    </bit_field>
    <bit_field offset="10" width="1" name="STFERR" access="RO" reset_value="0" description="Stuffing Error">
      <alias type="CMSIS" value="CAN_ESR1_STFERR(x)"/>
      <bit_field_value name="ESR1_STFERR_stuffing_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_STFERR_stuffing_error_yes" value="0b1" description="A stuffing error occurred since last read of this register."/>
    </bit_field>
    <bit_field offset="11" width="1" name="FRMERR" access="RO" reset_value="0" description="Form Error">
      <alias type="CMSIS" value="CAN_ESR1_FRMERR(x)"/>
      <bit_field_value name="ESR1_FRMERR_form_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_FRMERR_form_error_yes" value="0b1" description="A Form Error occurred since last read of this register."/>
    </bit_field>
    <bit_field offset="12" width="1" name="CRCERR" access="RO" reset_value="0" description="Cyclic Redundancy Check Error">
      <alias type="CMSIS" value="CAN_ESR1_CRCERR(x)"/>
      <bit_field_value name="ESR1_CRCERR_CRC_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_CRCERR_CRC_error_yes" value="0b1" description="A CRC error occurred since last read of this register."/>
    </bit_field>
    <bit_field offset="13" width="1" name="ACKERR" access="RO" reset_value="0" description="Acknowledge Error">
      <alias type="CMSIS" value="CAN_ESR1_ACKERR(x)"/>
      <bit_field_value name="ESR1_ACKERR_ACK_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_ACKERR_ACK_error_yes" value="0b1" description="An ACK error occurred since last read of this register."/>
    </bit_field>
    <bit_field offset="14" width="1" name="BIT0ERR" access="RO" reset_value="0" description="Bit0 Error">
      <alias type="CMSIS" value="CAN_ESR1_BIT0ERR(x)"/>
      <bit_field_value name="ESR1_BIT0ERR_bit0_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_BIT0ERR_bit0_error_yes" value="0b1" description="At least one bit sent as dominant is received as recessive."/>
    </bit_field>
    <bit_field offset="15" width="1" name="BIT1ERR" access="RO" reset_value="0" description="Bit1 Error">
      <alias type="CMSIS" value="CAN_ESR1_BIT1ERR(x)"/>
      <bit_field_value name="ESR1_BIT1ERR_bit1_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_BIT1ERR_bit1_error_yes" value="0b1" description="At least one bit sent as recessive is received as dominant."/>
    </bit_field>
    <bit_field offset="16" width="1" name="RWRNINT" access="W1C" reset_value="0" description="Rx Warning Interrupt Flag">
      <alias type="CMSIS" value="CAN_ESR1_RWRNINT(x)"/>
      <bit_field_value name="ESR1_RWRNINT_Rx_warning_int_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_RWRNINT_Rx_warning_int_yes" value="0b1" description="The Rx error counter transitioned from less than 96 to greater than or equal to 96."/>
    </bit_field>
    <bit_field offset="17" width="1" name="TWRNINT" access="W1C" reset_value="0" description="Tx Warning Interrupt Flag">
      <alias type="CMSIS" value="CAN_ESR1_TWRNINT(x)"/>
      <bit_field_value name="ESR1_TWRNINT_Tx_warning_int_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_TWRNINT_Tx_warning_int_yes" value="0b1" description="The Tx error counter transitioned from less than 96 to greater than or equal to 96."/>
    </bit_field>
    <bit_field offset="18" width="1" name="SYNCH" access="RO" reset_value="0" description="CAN Synchronization Status">
      <alias type="CMSIS" value="CAN_ESR1_SYNCH(x)"/>
      <bit_field_value name="ESR1_SYNCH_CAN_bus_sync_no" value="0b0" description="FlexCAN is not synchronized to the CAN bus."/>
      <bit_field_value name="ESR1_SYNCH_CAN_bus_sync_yes" value="0b1" description="FlexCAN is synchronized to the CAN bus."/>
    </bit_field>
    <bit_field offset="19" width="1" name="BOFFDONEINT" access="W1C" reset_value="0" description="Bus Off Done Interrupt">
      <alias type="CMSIS" value="CAN_ESR1_BOFFDONEINT(x)"/>
      <bit_field_value name="ESR1_BOFFDONEINT_bus_off_not_done" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_BOFFDONEINT_bus_off_done" value="0b1" description="FlexCAN module has completed Bus Off process."/>
    </bit_field>
    <bit_field offset="20" width="1" name="ERRINT_FAST" access="W1C" reset_value="0" description="Error interrupt for errors detected in Data Phase of CAN FD frames with BRS bit set">
      <alias type="CMSIS" value="CAN_ESR1_ERRINT_FAST(x)"/>
      <bit_field_value name="ESR1_ERRINT_FAST_errors_data_phase_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_ERRINT_FAST_errors_data_phase_yes" value="0b1" description="Indicates setting of any error bit detected in the data phase of CAN FD frames with the BRS bit set."/>
    </bit_field>
    <bit_field offset="21" width="1" name="ERROVR" access="W1C" reset_value="0" description="Error Overrun">
      <alias type="CMSIS" value="CAN_ESR1_ERROVR(x)"/>
      <bit_field_value name="ESR1_ERROVR_overrun_not_occurred" value="0b0" description="Overrun has not occurred."/>
      <bit_field_value name="ESR1_ERROVR_overrun_occurred" value="0b1" description="Overrun has occurred."/>
    </bit_field>
    <reserved_bit_field offset="22" width="4" reset_value="0"/>
    <bit_field offset="26" width="1" name="STFERR_FAST" access="RO" reset_value="0" description="Stuffing Error in the Data Phase of CAN FD frames with the BRS bit set">
      <alias type="CMSIS" value="CAN_ESR1_STFERR_FAST(x)"/>
      <bit_field_value name="ESR1_STFERR_FAST_stuffing_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_STFERR_FAST_stuffing_error_yes" value="0b1" description="A stuffing error occurred since last read of this register."/>
    </bit_field>
    <bit_field offset="27" width="1" name="FRMERR_FAST" access="RO" reset_value="0" description="Form Error in the Data Phase of CAN FD frames with the BRS bit set">
      <alias type="CMSIS" value="CAN_ESR1_FRMERR_FAST(x)"/>
      <bit_field_value name="ESR1_FRMERR_FAST_form_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_FRMERR_FAST_form_error_yes" value="0b1" description="A form error occurred since last read of this register."/>
    </bit_field>
    <bit_field offset="28" width="1" name="CRCERR_FAST" access="RO" reset_value="0" description="Cyclic Redundancy Check Error in the CRC field of CAN FD frames with the BRS bit set">
      <alias type="CMSIS" value="CAN_ESR1_CRCERR_FAST(x)"/>
      <bit_field_value name="ESR1_CRCERR_FAST_CRC_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_CRCERR_FAST_CRC_error_yes" value="0b1" description="A CRC error occurred since last read of this register."/>
    </bit_field>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="BIT0ERR_FAST" access="RO" reset_value="0" description="Bit0 Error in the Data Phase of CAN FD frames with the BRS bit set">
      <alias type="CMSIS" value="CAN_ESR1_BIT0ERR_FAST(x)"/>
      <bit_field_value name="ESR1_BIT0ERR_FAST_bit0_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_BIT0ERR_FAST_bit0_error_yes" value="0b1" description="At least one bit sent as dominant is received as recessive."/>
    </bit_field>
    <bit_field offset="31" width="1" name="BIT1ERR_FAST" access="RO" reset_value="0" description="Bit1 Error in the Data Phase of CAN FD frames with the BRS bit set">
      <alias type="CMSIS" value="CAN_ESR1_BIT1ERR_FAST(x)"/>
      <bit_field_value name="ESR1_BIT1ERR_FAST_bit1_error_no" value="0b0" description="No such occurrence."/>
      <bit_field_value name="ESR1_BIT1ERR_FAST_bit1_error_yes" value="0b1" description="At least one bit sent as recessive is received as dominant."/>
    </bit_field>
  </register>
  <register offset="0x24" width="32" name="IMASK2" description="Interrupt Masks 2 register">
    <alias type="CMSIS" value="IMASK2"/>
    <bit_field offset="0" width="32" name="BUF63TO32M" access="RW" reset_value="0" description="Buffer MB i Mask">
      <alias type="CMSIS" value="CAN_IMASK2_BUF63TO32M(x)"/>
    </bit_field>
  </register>
  <register offset="0x28" width="32" name="IMASK1" description="Interrupt Masks 1 register">
    <alias type="CMSIS" value="IMASK1"/>
    <bit_field offset="0" width="32" name="BUF31TO0M" access="RW" reset_value="0" description="Buffer MB i Mask">
      <alias type="CMSIS" value="CAN_IMASK1_BUF31TO0M(x)"/>
    </bit_field>
  </register>
  <register offset="0x2C" width="32" name="IFLAG2" description="Interrupt Flags 2 register">
    <alias type="CMSIS" value="IFLAG2"/>
    <bit_field offset="0" width="32" name="BUF63TO32I" access="W1C" reset_value="0" description="Buffer MB i Interrupt">
      <alias type="CMSIS" value="CAN_IFLAG2_BUF63TO32I(x)"/>
    </bit_field>
  </register>
  <register offset="0x30" width="32" name="IFLAG1" description="Interrupt Flags 1 register">
    <alias type="CMSIS" value="IFLAG1"/>
    <bit_field offset="0" width="1" name="BUF0I" access="W1C" reset_value="0" description="Buffer MB0 Interrupt Or Clear FIFO bit">
      <alias type="CMSIS" value="CAN_IFLAG1_BUF0I(x)"/>
      <bit_field_value name="IFLAG1_BUF0I_buffer_Tx_Rx_not_complete" value="0b0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception when MCR[RFEN]=0."/>
      <bit_field_value name="IFLAG1_BUF0I_buffer_Tx_Rx_complete" value="0b1" description="The corresponding buffer has successfully completed transmission or reception when MCR[RFEN]=0."/>
    </bit_field>
    <bit_field offset="1" width="4" name="BUF4TO1I" access="W1C" reset_value="0" description="Buffer MB i Interrupt Or Reserved">
      <alias type="CMSIS" value="CAN_IFLAG1_BUF4TO1I(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="BUF5I" access="W1C" reset_value="0" description="Buffer MB5 Interrupt Or Frames available in Rx FIFO">
      <alias type="CMSIS" value="CAN_IFLAG1_BUF5I(x)"/>
      <bit_field_value name="IFLAG1_BUF5I_id2" value="0b0" description="No occurrence of MB5 completing transmission/reception when MCR[RFEN]=0, or of frame(s) available in the FIFO, when MCR[RFEN]=1"/>
      <bit_field_value name="IFLAG1_BUF5I_id4" value="0b1" description="MB5 completed transmission/reception when MCR[RFEN]=0, or frame(s) available in the Rx FIFO when MCR[RFEN]=1. It generates a DMA request in case of MCR[RFEN] and MCR[DMA] are enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="BUF6I" access="W1C" reset_value="0" description="Buffer MB6 Interrupt Or Rx FIFO Warning">
      <alias type="CMSIS" value="CAN_IFLAG1_BUF6I(x)"/>
      <bit_field_value name="IFLAG1_BUF6I_id2" value="0b0" description="No occurrence of MB6 completing transmission/reception when MCR[RFEN]=0, or of Rx FIFO almost full when MCR[RFEN]=1"/>
      <bit_field_value name="IFLAG1_BUF6I_id4" value="0b1" description="MB6 completed transmission/reception when MCR[RFEN]=0, or Rx FIFO almost full when MCR[RFEN]=1"/>
    </bit_field>
    <bit_field offset="7" width="1" name="BUF7I" access="W1C" reset_value="0" description="Buffer MB7 Interrupt Or Rx FIFO Overflow">
      <alias type="CMSIS" value="CAN_IFLAG1_BUF7I(x)"/>
      <bit_field_value name="IFLAG1_BUF7I_id2" value="0b0" description="No occurrence of MB7 completing transmission/reception when MCR[RFEN]=0, or of Rx FIFO overflow when MCR[RFEN]=1"/>
      <bit_field_value name="IFLAG1_BUF7I_id4" value="0b1" description="MB7 completed transmission/reception when MCR[RFEN]=0, or Rx FIFO overflow when MCR[RFEN]=1"/>
    </bit_field>
    <bit_field offset="8" width="24" name="BUF31TO8I" access="W1C" reset_value="0" description="Buffer MBi Interrupt">
      <alias type="CMSIS" value="CAN_IFLAG1_BUF31TO8I(x)"/>
    </bit_field>
  </register>
  <register offset="0x34" width="32" name="CTRL2" description="Control 2 register">
    <alias type="CMSIS" value="CTRL2"/>
    <reserved_bit_field offset="0" width="6" reset_value="0"/>
    <reserved_bit_field offset="6" width="4" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <bit_field offset="11" width="1" name="EDFLTDIS" access="RW" reset_value="0" description="Edge Filter Disable">
      <alias type="CMSIS" value="CAN_CTRL2_EDFLTDIS(x)"/>
      <bit_field_value name="CTRL2_EDFLTDIS_ENABLE" value="0b0" description="Edge filter is enabled"/>
      <bit_field_value name="CTRL2_EDFLTDIS_DISABLE" value="0b1" description="Edge filter is disabled"/>
    </bit_field>
    <bit_field offset="12" width="1" name="ISOCANFDEN" access="RW" reset_value="0" description="ISO CAN FD Enable">
      <alias type="CMSIS" value="CAN_CTRL2_ISOCANFDEN(x)"/>
      <bit_field_value name="CTRL2_ISOCANFDEN_non_ISO" value="0b0" description="FlexCAN operates using the non-ISO CAN FD protocol."/>
      <bit_field_value name="CTRL2_ISOCANFDEN_ISO" value="0b1" description="FlexCAN operates using the ISO CAN FD protocol (ISO 11898-1)."/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <bit_field offset="14" width="1" name="PREXCEN" access="RW" reset_value="0" description="Protocol Exception Enable">
      <alias type="CMSIS" value="CAN_CTRL2_PREXCEN(x)"/>
      <bit_field_value name="CTRL2_PREXCEN_DISABLE" value="0b0" description="Protocol exception is disabled."/>
      <bit_field_value name="CTRL2_PREXCEN_ENABLE" value="0b1" description="Protocol exception is enabled."/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="1" name="EACEN" access="RW" reset_value="0" description="Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes">
      <alias type="CMSIS" value="CAN_CTRL2_EACEN(x)"/>
      <bit_field_value name="CTRL2_EACEN_RTR_compare_no" value="0b0" description="Rx mailbox filter's IDE bit is always compared and RTR is never compared despite mask bits."/>
      <bit_field_value name="CTRL2_EACEN_RTR_compare_yes" value="0b1" description="Enables the comparison of both Rx mailbox filter's IDE and RTR bit with their corresponding bits within the incoming frame. Mask bits do apply."/>
    </bit_field>
    <bit_field offset="17" width="1" name="RRS" access="RW" reset_value="0" description="Remote Request Storing">
      <alias type="CMSIS" value="CAN_CTRL2_RRS(x)"/>
      <bit_field_value name="CTRL2_RRS_remote_response_frame_not_generated" value="0b0" description="Remote response frame is generated."/>
      <bit_field_value name="CTRL2_RRS_remote_response_frame_generated" value="0b1" description="Remote request frame is stored."/>
    </bit_field>
    <bit_field offset="18" width="1" name="MRP" access="RW" reset_value="0" description="Mailboxes Reception Priority">
      <alias type="CMSIS" value="CAN_CTRL2_MRP(x)"/>
      <bit_field_value name="CTRL2_MRP_id2" value="0b0" description="Matching starts from Rx FIFO or Enhanced Rx FIFO and continues on mailboxes."/>
      <bit_field_value name="CTRL2_MRP_id4" value="0b1" description="Matching starts from mailboxes and continues on Rx FIFO."/>
    </bit_field>
    <bit_field offset="19" width="5" name="TASD" access="RW" reset_value="0x10" description="Tx Arbitration Start Delay">
      <alias type="CMSIS" value="CAN_CTRL2_TASD(x)"/>
    </bit_field>
    <bit_field offset="24" width="4" name="RFFN" access="RW" reset_value="0" description="Number Of Rx FIFO Filters">
      <alias type="CMSIS" value="CAN_CTRL2_RFFN(x)"/>
    </bit_field>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="BOFFDONEMSK" access="RW" reset_value="0" description="Bus Off Done Interrupt Mask">
      <alias type="CMSIS" value="CAN_CTRL2_BOFFDONEMSK(x)"/>
      <bit_field_value name="CTRL2_BOFFDONEMSK_DISABLE" value="0b0" description="Bus off done interrupt disabled."/>
      <bit_field_value name="CTRL2_BOFFDONEMSK_ENABLE" value="0b1" description="Bus off done interrupt enabled."/>
    </bit_field>
    <bit_field offset="31" width="1" name="ERRMSK_FAST" access="RW" reset_value="0" description="Error Interrupt Mask for errors detected in the data phase of fast CAN FD frames">
      <alias type="CMSIS" value="CAN_CTRL2_ERRMSK_FAST(x)"/>
      <bit_field_value name="CTRL2_ERRMSK_FAST_DISABLE" value="0b0" description="ERRINT_FAST error interrupt disabled."/>
      <bit_field_value name="CTRL2_ERRMSK_FAST_ENABLE" value="0b1" description="ERRINT_FAST error interrupt enabled."/>
    </bit_field>
  </register>
  <register offset="0x38" width="32" name="ESR2" description="Error and Status 2 register">
    <alias type="CMSIS" value="ESR2"/>
    <reserved_bit_field offset="0" width="13" reset_value="0"/>
    <bit_field offset="13" width="1" name="IMB" access="RO" reset_value="0" description="Inactive Mailbox">
      <alias type="CMSIS" value="CAN_ESR2_IMB(x)"/>
      <bit_field_value name="ESR2_IMB_inactive_mailbox_no" value="0b0" description="If ESR2[VPS] is asserted, the ESR2[LPTM] is not an inactive mailbox."/>
      <bit_field_value name="ESR2_IMB_inactive_mailbox_yes" value="0b1" description="If ESR2[VPS] is asserted, there is at least one inactive mailbox. LPTM content is the number of the first one."/>
    </bit_field>
    <bit_field offset="14" width="1" name="VPS" access="RO" reset_value="0" description="Valid Priority Status">
      <alias type="CMSIS" value="CAN_ESR2_VPS(x)"/>
      <bit_field_value name="ESR2_VPS_invalid" value="0b0" description="Contents of IMB and LPTM are invalid."/>
      <bit_field_value name="ESR2_VPS_valid" value="0b1" description="Contents of IMB and LPTM are valid."/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="7" name="LPTM" access="RO" reset_value="0" description="Lowest Priority Tx Mailbox">
      <alias type="CMSIS" value="CAN_ESR2_LPTM(x)"/>
    </bit_field>
    <reserved_bit_field offset="23" width="9" reset_value="0"/>
  </register>
  <register offset="0x44" width="32" name="CRCR" description="CRC register">
    <alias type="CMSIS" value="CRCR"/>
    <bit_field offset="0" width="15" name="TXCRC" access="RO" reset_value="0" description="Transmitted CRC value">
      <alias type="CMSIS" value="CAN_CRCR_TXCRC(x)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="7" name="MBCRC" access="RO" reset_value="0" description="CRC Mailbox">
      <alias type="CMSIS" value="CAN_CRCR_MBCRC(x)"/>
    </bit_field>
    <reserved_bit_field offset="23" width="9" reset_value="0"/>
  </register>
  <register offset="0x48" width="32" name="RXFGMASK" description="Rx FIFO Global Mask register">
    <alias type="CMSIS" value="RXFGMASK"/>
    <bit_field offset="0" width="32" name="FGM" access="RW" reset_value="0" reset_mask="0" description="Rx FIFO Global Mask Bits">
      <alias type="CMSIS" value="CAN_RXFGMASK_FGM(x)"/>
    </bit_field>
  </register>
  <register offset="0x4C" width="32" name="RXFIR" description="Rx FIFO Information register">
    <alias type="CMSIS" value="RXFIR"/>
    <bit_field offset="0" width="9" name="IDHIT" access="RO" reset_value="0" reset_mask="0" description="Identifier Acceptance Filter Hit Indicator">
      <alias type="CMSIS" value="CAN_RXFIR_IDHIT(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="23" reset_value="0" reset_mask="0"/>
  </register>
  <register offset="0x50" width="32" name="CBT" description="CAN Bit Timing register">
    <alias type="CMSIS" value="CBT"/>
    <bit_field offset="0" width="5" name="EPSEG2" access="RW" reset_value="0" description="Extended Phase Segment 2">
      <alias type="CMSIS" value="CAN_CBT_EPSEG2(x)"/>
    </bit_field>
    <bit_field offset="5" width="5" name="EPSEG1" access="RW" reset_value="0" description="Extended Phase Segment 1">
      <alias type="CMSIS" value="CAN_CBT_EPSEG1(x)"/>
    </bit_field>
    <bit_field offset="10" width="6" name="EPROPSEG" access="RW" reset_value="0" description="Extended Propagation Segment">
      <alias type="CMSIS" value="CAN_CBT_EPROPSEG(x)"/>
    </bit_field>
    <bit_field offset="16" width="5" name="ERJW" access="RW" reset_value="0" description="Extended Resync Jump Width">
      <alias type="CMSIS" value="CAN_CBT_ERJW(x)"/>
    </bit_field>
    <bit_field offset="21" width="10" name="EPRESDIV" access="RW" reset_value="0" description="Extended Prescaler Division Factor">
      <alias type="CMSIS" value="CAN_CBT_EPRESDIV(x)"/>
    </bit_field>
    <bit_field offset="31" width="1" name="BTF" access="RW" reset_value="0" description="Bit Timing Format Enable">
      <alias type="CMSIS" value="CAN_CBT_BTF(x)"/>
      <bit_field_value name="CBT_BTF_DISABLE" value="0b0" description="Extended bit time definitions disabled."/>
      <bit_field_value name="CBT_BTF_ENABLE" value="0b1" description="Extended bit time definitions enabled."/>
    </bit_field>
  </register>
  <register offset="0x80" width="32" name="RAMn0" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[0]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x84" width="32" name="RAMn1" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[1]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x88" width="32" name="RAMn2" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[2]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x8C" width="32" name="RAMn3" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[3]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x90" width="32" name="RAMn4" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[4]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x94" width="32" name="RAMn5" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[5]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x98" width="32" name="RAMn6" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[6]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x9C" width="32" name="RAMn7" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[7]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xA0" width="32" name="RAMn8" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[8]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xA4" width="32" name="RAMn9" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[9]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xA8" width="32" name="RAMn10" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[10]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xAC" width="32" name="RAMn11" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[11]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xB0" width="32" name="RAMn12" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[12]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xB4" width="32" name="RAMn13" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[13]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xB8" width="32" name="RAMn14" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[14]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xBC" width="32" name="RAMn15" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[15]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xC0" width="32" name="RAMn16" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[16]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xC4" width="32" name="RAMn17" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[17]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xC8" width="32" name="RAMn18" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[18]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xCC" width="32" name="RAMn19" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[19]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xD0" width="32" name="RAMn20" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[20]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xD4" width="32" name="RAMn21" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[21]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xD8" width="32" name="RAMn22" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[22]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xDC" width="32" name="RAMn23" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[23]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xE0" width="32" name="RAMn24" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[24]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xE4" width="32" name="RAMn25" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[25]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xE8" width="32" name="RAMn26" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[26]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xEC" width="32" name="RAMn27" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[27]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xF0" width="32" name="RAMn28" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[28]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xF4" width="32" name="RAMn29" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[29]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xF8" width="32" name="RAMn30" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[30]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0xFC" width="32" name="RAMn31" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[31]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x100" width="32" name="RAMn32" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[32]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x104" width="32" name="RAMn33" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[33]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x108" width="32" name="RAMn34" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[34]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x10C" width="32" name="RAMn35" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[35]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x110" width="32" name="RAMn36" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[36]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x114" width="32" name="RAMn37" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[37]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x118" width="32" name="RAMn38" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[38]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x11C" width="32" name="RAMn39" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[39]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x120" width="32" name="RAMn40" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[40]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x124" width="32" name="RAMn41" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[41]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x128" width="32" name="RAMn42" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[42]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x12C" width="32" name="RAMn43" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[43]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x130" width="32" name="RAMn44" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[44]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x134" width="32" name="RAMn45" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[45]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x138" width="32" name="RAMn46" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[46]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x13C" width="32" name="RAMn47" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[47]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x140" width="32" name="RAMn48" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[48]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x144" width="32" name="RAMn49" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[49]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x148" width="32" name="RAMn50" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[50]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x14C" width="32" name="RAMn51" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[51]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x150" width="32" name="RAMn52" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[52]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x154" width="32" name="RAMn53" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[53]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x158" width="32" name="RAMn54" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[54]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x15C" width="32" name="RAMn55" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[55]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x160" width="32" name="RAMn56" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[56]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x164" width="32" name="RAMn57" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[57]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x168" width="32" name="RAMn58" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[58]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x16C" width="32" name="RAMn59" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[59]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x170" width="32" name="RAMn60" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[60]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x174" width="32" name="RAMn61" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[61]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x178" width="32" name="RAMn62" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[62]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x17C" width="32" name="RAMn63" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[63]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x180" width="32" name="RAMn64" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[64]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x184" width="32" name="RAMn65" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[65]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x188" width="32" name="RAMn66" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[66]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x18C" width="32" name="RAMn67" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[67]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x190" width="32" name="RAMn68" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[68]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x194" width="32" name="RAMn69" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[69]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x198" width="32" name="RAMn70" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[70]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x19C" width="32" name="RAMn71" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[71]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1A0" width="32" name="RAMn72" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[72]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1A4" width="32" name="RAMn73" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[73]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1A8" width="32" name="RAMn74" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[74]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1AC" width="32" name="RAMn75" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[75]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1B0" width="32" name="RAMn76" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[76]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1B4" width="32" name="RAMn77" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[77]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1B8" width="32" name="RAMn78" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[78]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1BC" width="32" name="RAMn79" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[79]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1C0" width="32" name="RAMn80" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[80]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1C4" width="32" name="RAMn81" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[81]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1C8" width="32" name="RAMn82" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[82]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1CC" width="32" name="RAMn83" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[83]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1D0" width="32" name="RAMn84" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[84]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1D4" width="32" name="RAMn85" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[85]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1D8" width="32" name="RAMn86" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[86]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1DC" width="32" name="RAMn87" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[87]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1E0" width="32" name="RAMn88" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[88]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1E4" width="32" name="RAMn89" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[89]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1E8" width="32" name="RAMn90" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[90]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1EC" width="32" name="RAMn91" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[91]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1F0" width="32" name="RAMn92" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[92]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1F4" width="32" name="RAMn93" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[93]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1F8" width="32" name="RAMn94" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[94]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x1FC" width="32" name="RAMn95" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[95]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x200" width="32" name="RAMn96" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[96]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x204" width="32" name="RAMn97" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[97]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x208" width="32" name="RAMn98" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[98]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x20C" width="32" name="RAMn99" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[99]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x210" width="32" name="RAMn100" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[100]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x214" width="32" name="RAMn101" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[101]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x218" width="32" name="RAMn102" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[102]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x21C" width="32" name="RAMn103" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[103]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x220" width="32" name="RAMn104" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[104]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x224" width="32" name="RAMn105" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[105]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x228" width="32" name="RAMn106" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[106]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x22C" width="32" name="RAMn107" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[107]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x230" width="32" name="RAMn108" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[108]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x234" width="32" name="RAMn109" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[109]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x238" width="32" name="RAMn110" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[110]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x23C" width="32" name="RAMn111" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[111]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x240" width="32" name="RAMn112" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[112]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x244" width="32" name="RAMn113" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[113]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x248" width="32" name="RAMn114" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[114]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x24C" width="32" name="RAMn115" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[115]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x250" width="32" name="RAMn116" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[116]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x254" width="32" name="RAMn117" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[117]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x258" width="32" name="RAMn118" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[118]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x25C" width="32" name="RAMn119" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[119]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x260" width="32" name="RAMn120" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[120]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x264" width="32" name="RAMn121" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[121]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x268" width="32" name="RAMn122" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[122]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x26C" width="32" name="RAMn123" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[123]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x270" width="32" name="RAMn124" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[124]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x274" width="32" name="RAMn125" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[125]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x278" width="32" name="RAMn126" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[126]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x27C" width="32" name="RAMn127" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[127]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x280" width="32" name="RAMn128" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[128]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x284" width="32" name="RAMn129" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[129]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x288" width="32" name="RAMn130" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[130]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x28C" width="32" name="RAMn131" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[131]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x290" width="32" name="RAMn132" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[132]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x294" width="32" name="RAMn133" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[133]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x298" width="32" name="RAMn134" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[134]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x29C" width="32" name="RAMn135" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[135]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2A0" width="32" name="RAMn136" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[136]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2A4" width="32" name="RAMn137" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[137]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2A8" width="32" name="RAMn138" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[138]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2AC" width="32" name="RAMn139" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[139]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2B0" width="32" name="RAMn140" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[140]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2B4" width="32" name="RAMn141" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[141]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2B8" width="32" name="RAMn142" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[142]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2BC" width="32" name="RAMn143" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[143]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2C0" width="32" name="RAMn144" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[144]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2C4" width="32" name="RAMn145" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[145]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2C8" width="32" name="RAMn146" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[146]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2CC" width="32" name="RAMn147" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[147]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2D0" width="32" name="RAMn148" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[148]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2D4" width="32" name="RAMn149" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[149]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2D8" width="32" name="RAMn150" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[150]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2DC" width="32" name="RAMn151" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[151]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2E0" width="32" name="RAMn152" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[152]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2E4" width="32" name="RAMn153" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[153]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2E8" width="32" name="RAMn154" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[154]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2EC" width="32" name="RAMn155" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[155]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2F0" width="32" name="RAMn156" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[156]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2F4" width="32" name="RAMn157" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[157]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2F8" width="32" name="RAMn158" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[158]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x2FC" width="32" name="RAMn159" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[159]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x300" width="32" name="RAMn160" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[160]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x304" width="32" name="RAMn161" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[161]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x308" width="32" name="RAMn162" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[162]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x30C" width="32" name="RAMn163" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[163]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x310" width="32" name="RAMn164" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[164]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x314" width="32" name="RAMn165" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[165]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x318" width="32" name="RAMn166" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[166]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x31C" width="32" name="RAMn167" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[167]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x320" width="32" name="RAMn168" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[168]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x324" width="32" name="RAMn169" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[169]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x328" width="32" name="RAMn170" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[170]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x32C" width="32" name="RAMn171" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[171]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x330" width="32" name="RAMn172" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[172]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x334" width="32" name="RAMn173" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[173]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x338" width="32" name="RAMn174" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[174]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x33C" width="32" name="RAMn175" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[175]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x340" width="32" name="RAMn176" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[176]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x344" width="32" name="RAMn177" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[177]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x348" width="32" name="RAMn178" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[178]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x34C" width="32" name="RAMn179" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[179]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x350" width="32" name="RAMn180" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[180]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x354" width="32" name="RAMn181" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[181]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x358" width="32" name="RAMn182" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[182]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x35C" width="32" name="RAMn183" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[183]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x360" width="32" name="RAMn184" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[184]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x364" width="32" name="RAMn185" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[185]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x368" width="32" name="RAMn186" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[186]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x36C" width="32" name="RAMn187" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[187]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x370" width="32" name="RAMn188" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[188]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x374" width="32" name="RAMn189" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[189]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x378" width="32" name="RAMn190" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[190]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x37C" width="32" name="RAMn191" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[191]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x380" width="32" name="RAMn192" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[192]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x384" width="32" name="RAMn193" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[193]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x388" width="32" name="RAMn194" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[194]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x38C" width="32" name="RAMn195" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[195]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x390" width="32" name="RAMn196" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[196]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x394" width="32" name="RAMn197" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[197]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x398" width="32" name="RAMn198" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[198]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x39C" width="32" name="RAMn199" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[199]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3A0" width="32" name="RAMn200" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[200]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3A4" width="32" name="RAMn201" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[201]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3A8" width="32" name="RAMn202" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[202]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3AC" width="32" name="RAMn203" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[203]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3B0" width="32" name="RAMn204" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[204]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3B4" width="32" name="RAMn205" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[205]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3B8" width="32" name="RAMn206" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[206]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3BC" width="32" name="RAMn207" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[207]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3C0" width="32" name="RAMn208" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[208]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3C4" width="32" name="RAMn209" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[209]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3C8" width="32" name="RAMn210" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[210]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3CC" width="32" name="RAMn211" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[211]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3D0" width="32" name="RAMn212" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[212]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3D4" width="32" name="RAMn213" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[213]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3D8" width="32" name="RAMn214" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[214]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3DC" width="32" name="RAMn215" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[215]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3E0" width="32" name="RAMn216" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[216]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3E4" width="32" name="RAMn217" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[217]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3E8" width="32" name="RAMn218" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[218]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3EC" width="32" name="RAMn219" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[219]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3F0" width="32" name="RAMn220" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[220]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3F4" width="32" name="RAMn221" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[221]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3F8" width="32" name="RAMn222" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[222]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x3FC" width="32" name="RAMn223" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[223]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x400" width="32" name="RAMn224" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[224]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x404" width="32" name="RAMn225" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[225]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x408" width="32" name="RAMn226" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[226]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x40C" width="32" name="RAMn227" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[227]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x410" width="32" name="RAMn228" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[228]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x414" width="32" name="RAMn229" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[229]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x418" width="32" name="RAMn230" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[230]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x41C" width="32" name="RAMn231" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[231]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x420" width="32" name="RAMn232" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[232]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x424" width="32" name="RAMn233" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[233]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x428" width="32" name="RAMn234" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[234]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x42C" width="32" name="RAMn235" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[235]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x430" width="32" name="RAMn236" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[236]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x434" width="32" name="RAMn237" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[237]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x438" width="32" name="RAMn238" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[238]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x43C" width="32" name="RAMn239" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[239]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x440" width="32" name="RAMn240" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[240]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x444" width="32" name="RAMn241" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[241]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x448" width="32" name="RAMn242" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[242]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x44C" width="32" name="RAMn243" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[243]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x450" width="32" name="RAMn244" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[244]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x454" width="32" name="RAMn245" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[245]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x458" width="32" name="RAMn246" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[246]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x45C" width="32" name="RAMn247" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[247]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x460" width="32" name="RAMn248" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[248]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x464" width="32" name="RAMn249" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[249]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x468" width="32" name="RAMn250" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[250]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x46C" width="32" name="RAMn251" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[251]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x470" width="32" name="RAMn252" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[252]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x474" width="32" name="RAMn253" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[253]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x478" width="32" name="RAMn254" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[254]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x47C" width="32" name="RAMn255" description="Embedded RAM">
    <alias type="CMSIS" value="RAMn[255]"/>
    <bit_field offset="0" width="8" name="DATA_BYTE_3" access="RW" reset_value="0" description="Data byte 3 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_3(x)"/>
      <alias type="id" value="MIS"/>
    </bit_field>
    <bit_field offset="8" width="8" name="DATA_BYTE_2" access="RW" reset_value="0" description="Data byte 2 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_2(x)"/>
      <alias type="id" value="MIA"/>
    </bit_field>
    <bit_field offset="16" width="8" name="DATA_BYTE_1" access="RW" reset_value="0" description="Data byte 1 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_1(x)"/>
      <alias type="id" value="MID"/>
    </bit_field>
    <bit_field offset="24" width="8" name="DATA_BYTE_0" access="RW" reset_value="0" description="Data byte 0 of Rx/Tx frame.">
      <alias type="CMSIS" value="CAN_RAMn_DATA_BYTE_0(x)"/>
      <alias type="id" value="MIQ"/>
    </bit_field>
  </register>
  <register offset="0x880" width="32" name="RXIMR0" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[0]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x884" width="32" name="RXIMR1" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[1]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x888" width="32" name="RXIMR2" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[2]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x88C" width="32" name="RXIMR3" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[3]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x890" width="32" name="RXIMR4" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[4]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x894" width="32" name="RXIMR5" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[5]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x898" width="32" name="RXIMR6" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[6]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x89C" width="32" name="RXIMR7" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[7]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8A0" width="32" name="RXIMR8" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[8]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8A4" width="32" name="RXIMR9" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[9]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8A8" width="32" name="RXIMR10" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[10]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8AC" width="32" name="RXIMR11" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[11]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8B0" width="32" name="RXIMR12" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[12]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8B4" width="32" name="RXIMR13" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[13]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8B8" width="32" name="RXIMR14" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[14]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8BC" width="32" name="RXIMR15" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[15]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8C0" width="32" name="RXIMR16" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[16]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8C4" width="32" name="RXIMR17" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[17]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8C8" width="32" name="RXIMR18" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[18]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8CC" width="32" name="RXIMR19" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[19]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8D0" width="32" name="RXIMR20" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[20]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8D4" width="32" name="RXIMR21" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[21]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8D8" width="32" name="RXIMR22" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[22]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8DC" width="32" name="RXIMR23" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[23]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8E0" width="32" name="RXIMR24" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[24]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8E4" width="32" name="RXIMR25" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[25]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8E8" width="32" name="RXIMR26" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[26]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8EC" width="32" name="RXIMR27" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[27]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8F0" width="32" name="RXIMR28" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[28]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8F4" width="32" name="RXIMR29" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[29]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8F8" width="32" name="RXIMR30" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[30]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x8FC" width="32" name="RXIMR31" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[31]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x900" width="32" name="RXIMR32" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[32]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x904" width="32" name="RXIMR33" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[33]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x908" width="32" name="RXIMR34" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[34]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x90C" width="32" name="RXIMR35" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[35]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x910" width="32" name="RXIMR36" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[36]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x914" width="32" name="RXIMR37" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[37]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x918" width="32" name="RXIMR38" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[38]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x91C" width="32" name="RXIMR39" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[39]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x920" width="32" name="RXIMR40" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[40]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x924" width="32" name="RXIMR41" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[41]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x928" width="32" name="RXIMR42" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[42]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x92C" width="32" name="RXIMR43" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[43]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x930" width="32" name="RXIMR44" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[44]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x934" width="32" name="RXIMR45" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[45]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x938" width="32" name="RXIMR46" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[46]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x93C" width="32" name="RXIMR47" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[47]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x940" width="32" name="RXIMR48" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[48]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x944" width="32" name="RXIMR49" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[49]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x948" width="32" name="RXIMR50" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[50]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x94C" width="32" name="RXIMR51" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[51]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x950" width="32" name="RXIMR52" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[52]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x954" width="32" name="RXIMR53" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[53]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x958" width="32" name="RXIMR54" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[54]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x95C" width="32" name="RXIMR55" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[55]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x960" width="32" name="RXIMR56" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[56]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x964" width="32" name="RXIMR57" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[57]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x968" width="32" name="RXIMR58" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[58]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x96C" width="32" name="RXIMR59" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[59]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x970" width="32" name="RXIMR60" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[60]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x974" width="32" name="RXIMR61" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[61]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x978" width="32" name="RXIMR62" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[62]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0x97C" width="32" name="RXIMR63" description="Rx Individual Mask registers">
    <alias type="CMSIS" value="RXIMR[63]"/>
    <bit_field offset="0" width="32" name="MI" access="RW" reset_value="0" reset_mask="0" description="Individual Mask Bits">
      <alias type="CMSIS" value="CAN_RXIMR_MI(x)"/>
    </bit_field>
  </register>
  <register offset="0xC00" width="32" name="FDCTRL" description="CAN FD Control register">
    <alias type="CMSIS" value="FDCTRL"/>
    <bit_field offset="0" width="6" name="TDCVAL" access="RO" reset_value="0" description="Transceiver Delay Compensation Value">
      <alias type="CMSIS" value="CAN_FDCTRL_TDCVAL(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="5" name="TDCOFF" access="RW" reset_value="0x1" description="Transceiver Delay Compensation Offset">
      <alias type="CMSIS" value="CAN_FDCTRL_TDCOFF(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <bit_field offset="14" width="1" name="TDCFAIL" access="W1C" reset_value="0" description="Transceiver Delay Compensation Fail">
      <alias type="CMSIS" value="CAN_FDCTRL_TDCFAIL(x)"/>
      <bit_field_value name="FDCTRL_TDCFAIL_in_range" value="0b0" description="Measured loop delay is in range."/>
      <bit_field_value name="FDCTRL_TDCFAIL_out_of_range" value="0b1" description="Measured loop delay is out of range."/>
    </bit_field>
    <bit_field offset="15" width="1" name="TDCEN" access="RW" reset_value="0" description="Transceiver Delay Compensation Enable">
      <alias type="CMSIS" value="CAN_FDCTRL_TDCEN(x)"/>
      <bit_field_value name="FDCTRL_TDCEN_DISABLE" value="0b0" description="TDC is disabled"/>
      <bit_field_value name="FDCTRL_TDCEN_ENABLE" value="0b1" description="TDC is enabled"/>
    </bit_field>
    <bit_field offset="16" width="2" name="MBDSR0" access="RW" reset_value="0" description="Message Buffer Data Size for Region 0">
      <alias type="CMSIS" value="CAN_FDCTRL_MBDSR0(x)"/>
      <bit_field_value name="FDCTRL_MBDSR0_R0_8_bytes" value="0b00" description="Selects 8 bytes per message buffer."/>
      <bit_field_value name="FDCTRL_MBDSR0_R0_16_bytes" value="0b01" description="Selects 16 bytes per message buffer."/>
      <bit_field_value name="FDCTRL_MBDSR0_R0_32_bytes" value="0b10" description="Selects 32 bytes per message buffer."/>
      <bit_field_value name="FDCTRL_MBDSR0_R0_64_bytes" value="0b11" description="Selects 64 bytes per message buffer."/>
    </bit_field>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <bit_field offset="19" width="2" name="MBDSR1" access="RW" reset_value="0" description="Message Buffer Data Size for Region 1">
      <alias type="CMSIS" value="CAN_FDCTRL_MBDSR1(x)"/>
      <bit_field_value name="FDCTRL_MBDSR1_R1_8_bytes" value="0b00" description="Selects 8 bytes per message buffer."/>
      <bit_field_value name="FDCTRL_MBDSR1_R1_16_bytes" value="0b01" description="Selects 16 bytes per message buffer."/>
      <bit_field_value name="FDCTRL_MBDSR1_R1_32_bytes" value="0b10" description="Selects 32 bytes per message buffer."/>
      <bit_field_value name="FDCTRL_MBDSR1_R1_64_bytes" value="0b11" description="Selects 64 bytes per message buffer."/>
    </bit_field>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="2" reset_value="0"/>
    <reserved_bit_field offset="27" width="4" reset_value="0"/>
    <bit_field offset="31" width="1" name="FDRATE" access="RW" reset_value="0x1" description="Bit Rate Switch Enable">
      <alias type="CMSIS" value="CAN_FDCTRL_FDRATE(x)"/>
      <bit_field_value name="FDCTRL_FDRATE_nominal" value="0b0" description="Transmit a frame in nominal rate. The BRS bit in the Tx MB has no effect."/>
      <bit_field_value name="FDCTRL_FDRATE_bit_rate_switching" value="0b1" description="Transmit a frame with bit rate switching if the BRS bit in the Tx MB is recessive."/>
    </bit_field>
  </register>
  <register offset="0xC04" width="32" name="FDCBT" description="CAN FD Bit Timing register">
    <alias type="CMSIS" value="FDCBT"/>
    <bit_field offset="0" width="3" name="FPSEG2" access="RW" reset_value="0" description="Fast Phase Segment 2">
      <alias type="CMSIS" value="CAN_FDCBT_FPSEG2(x)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="2" reset_value="0"/>
    <bit_field offset="5" width="3" name="FPSEG1" access="RW" reset_value="0" description="Fast Phase Segment 1">
      <alias type="CMSIS" value="CAN_FDCBT_FPSEG1(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="2" reset_value="0"/>
    <bit_field offset="10" width="5" name="FPROPSEG" access="RW" reset_value="0" description="Fast Propagation Segment">
      <alias type="CMSIS" value="CAN_FDCBT_FPROPSEG(x)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="FRJW" access="RW" reset_value="0" description="Fast Resync Jump Width">
      <alias type="CMSIS" value="CAN_FDCBT_FRJW(x)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="10" name="FPRESDIV" access="RW" reset_value="0" description="Fast Prescaler Division Factor">
      <alias type="CMSIS" value="CAN_FDCBT_FPRESDIV(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="2" reset_value="0"/>
  </register>
  <register offset="0xC08" width="32" name="FDCRC" description="CAN FD CRC register">
    <alias type="CMSIS" value="FDCRC"/>
    <bit_field offset="0" width="21" name="FD_TXCRC" access="RO" reset_value="0" description="Extended Transmitted CRC value">
      <alias type="CMSIS" value="CAN_FDCRC_FD_TXCRC(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="7" name="FD_MBCRC" access="RO" reset_value="0" description="CRC Mailbox Number for FD_TXCRC">
      <alias type="CMSIS" value="CAN_FDCRC_FD_MBCRC(x)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
</regs:peripheral>