#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 16:43:51 PST 2010
# Start of session at: Tue Mar 14 19:07:50 2023
# Process ID: 3093
# Log file: /home/student/Desktop/UPC_ISE_Q3_P3-main/practica3/planAhead_run_1/planAhead.log
# Journal file: /home/student/Desktop/UPC_ISE_Q3_P3-main/practica3/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-Licensing 3] Your PlanAhead license expires in -3452 day(s)
INFO: [HD-ArchReader 0] Loading parts and site information from /opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file '/opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file '/opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml'
start_gui -source /home/student/Desktop/UPC_ISE_Q3_P3-main/practica3/pa.fromHdl.tcl
# create_project -name practica3 -dir "/home/student/Desktop/UPC_ISE_Q3_P3-main/practica3/planAhead_run_1" -part xc3s200ft256-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top P3_codec $srcset
# set_param project.paUcfFile  "P3_codec.ucf"
# set hdlfile [add_files [list {../D_basc_VHDL.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Rising_edge_VHDL.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../P3_S2P_Buffer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../P3_S2P.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Falling_edge_VHDL.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../P3_uc.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../P3_S2P_all.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../P3_p2s_core.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../P3_codec.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files "P3_codec.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200ft256-4
INFO: [HD-RTLIN 2] Parsing VHDL file "/opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
INFO: [HD-RTLIN 2] Parsing package <attributes>.
INFO: [HD-RTLIN 2] Parsing VHDL file "/opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
INFO: [HD-RTLIN 2] Parsing package <attributes>.
INFO: [HD-RTLIN 2] Parsing VHDL file "/home/student/Desktop/UPC_ISE_Q3_P3-main/D_basc_VHDL.vhd" into library work
INFO: [HD-RTLIN 2] Parsing entity <DFF_VHDL>.
INFO: [HD-RTLIN 2] Parsing architecture <Behavioral> of entity <dff_vhdl>.
INFO: [HD-RTLIN 2] Parsing VHDL file "/home/student/Desktop/UPC_ISE_Q3_P3-main/Rising_edge_VHDL.vhd" into library work
INFO: [HD-RTLIN 2] Parsing entity <Rising_edge_VHDL>.
INFO: [HD-RTLIN 2] Parsing architecture <Behavioral> of entity <rising_edge_vhdl>.
INFO: [HD-RTLIN 2] Parsing VHDL file "/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_S2P_Buffer.vhd" into library work
INFO: [HD-RTLIN 2] Parsing entity <S2P_buffer>.
INFO: [HD-RTLIN 2] Parsing architecture <S2P_buffer_beh> of entity <s2p_buffer>.
INFO: [HD-RTLIN 2] Parsing VHDL file "/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_S2P.vhd" into library work
INFO: [HD-RTLIN 2] Parsing entity <P3_S2P>.
INFO: [HD-RTLIN 2] Parsing architecture <P3_S2P_beh> of entity <p3_s2p>.
INFO: [HD-RTLIN 2] Parsing VHDL file "/home/student/Desktop/UPC_ISE_Q3_P3-main/Falling_edge_VHDL.vhd" into library work
INFO: [HD-RTLIN 2] Parsing entity <Falling_edge_VHDL>.
INFO: [HD-RTLIN 2] Parsing architecture <Behavioral> of entity <falling_edge_vhdl>.
INFO: [HD-RTLIN 2] Parsing VHDL file "/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_uc.vhd" into library work
INFO: [HD-RTLIN 2] Parsing entity <P3_uc>.
INFO: [HD-RTLIN 2] Parsing architecture <P3_uc_Beh> of entity <p3_uc>.
INFO: [HD-RTLIN 2] Parsing VHDL file "/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_S2P_all.vhd" into library work
INFO: [HD-RTLIN 2] Parsing entity <S2P_all>.
INFO: [HD-RTLIN 2] Parsing architecture <S2P_all_beh> of entity <s2p_all>.
INFO: [HD-RTLIN 2] Parsing VHDL file "/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_p2s_core.vhd" into library work
INFO: [HD-RTLIN 2] Parsing entity <P3_p2s_core>.
INFO: [HD-RTLIN 2] Parsing architecture <P3_p2s_core_beh> of entity <p3_p2s_core>.
INFO: [HD-RTLIN 2] Parsing VHDL file "/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_codec.vhd" into library work
INFO: [HD-RTLIN 2] Parsing entity <P3_codec>.
INFO: [HD-RTLIN 2] Parsing architecture <P3_codec_Beh> of entity <p3_codec>.
INFO: [HD-RTLIN 2] Elaborating entity <P3_codec> (architecture <P3_codec_Beh>) from library <work>.
INFO: [HD-RTLIN 2] Elaborating entity <S2P_all> (architecture <S2P_all_beh>) from library <work>.
INFO: [HD-RTLIN 2] Elaborating entity <P3_S2P> (architecture <P3_S2P_beh>) from library <work>.
INFO: [HD-RTLIN 2] Elaborating entity <S2P_buffer> (architecture <S2P_buffer_beh>) from library <work>.
INFO: [HD-RTLIN 2] Elaborating entity <P3_uc> (architecture <P3_uc_Beh>) from library <work>.
INFO: [HD-RTLIN 2] Elaborating entity <Falling_edge_VHDL> (architecture <Behavioral>) from library <work>.
INFO: [HD-RTLIN 2] Elaborating entity <DFF_VHDL> (architecture <Behavioral>) from library <work>.
INFO: [HD-RTLIN 2] Elaborating entity <Rising_edge_VHDL> (architecture <Behavioral>) from library <work>.
INFO: [HD-RTLIN 2] Elaborating entity <P3_p2s_core> (architecture <P3_p2s_core_beh>) from library <work>.
INFO: [HD-ArchReader 18] Reading macro library /opt/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3/hd_int_macros.edn
INFO: [HD-EDIFIN 0] Parsing Edif File '/opt/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3/hd_int_macros.edn'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '/opt/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3/hd_int_macros.edn'
INFO: [HD-ArchReader 7] Loading clock regions from /opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from /opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from /opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from /opt/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from /opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : /opt/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3/drc.xml
INFO: [HD-UCFReader 0] Parsing UCF File : ./P3_codec.ucf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : ./P3_codec.ucf

DESIGN RULE CHECK VIOLATION REPORT
   Build: PlanAhead v12.4 by hdbuild
          on  Tue Nov  9 16:43:51 PST 2010
  Report: by student on host eel-lab041-09, pid 3093
          on Tue Mar 14 19:07:55 2023

REPORT SUMMARY
            Netlist: P3_codec
          Floorplan: <none>
      Design limits: <entire design considered>
             Checks: Unknown block name
                     Unknown Unisim pin name
                     Mismatching Attribute
           Max vios: <unlimited>
         Vios found: 9

REPORT DETAILS
ULMN#1
Unknown block name - <no location>
Block name RTL_GND is not a valid Unisim for the specified architecture. No block of type RTL_GND exists in the Unisim library for the spartan3 architecture.
Related Vios: <none>

ULMN#2
Unknown block name - <no location>
Block name RTL_wide_fdcpe_64 is not a valid Unisim for the specified architecture. No block of type RTL_wide_fdcpe_64 exists in the Unisim library for the spartan3 architecture.
Related Vios: <none>

ULMN#3
Unknown block name - <no location>
Block name RTL_wide_fdcpe_20 is not a valid Unisim for the specified architecture. No block of type RTL_wide_fdcpe_20 exists in the Unisim library for the spartan3 architecture.
Related Vios: <none>

ULMN#4
Unknown block name - <no location>
Block name RTL_PWR is not a valid Unisim for the specified architecture. No block of type RTL_PWR exists in the Unisim library for the spartan3 architecture.
Related Vios: <none>

ULMN#5
Unknown block name - <no location>
Block name RTL_FDRSE is not a valid Unisim for the specified architecture. No block of type RTL_FDRSE exists in the Unisim library for the spartan3 architecture.
Related Vios: <none>

ULMN#6
Unknown block name - <no location>
Block name RTL_INV is not a valid Unisim for the specified architecture. No block of type RTL_INV exists in the Unisim library for the spartan3 architecture.
Related Vios: <none>

ULMN#7
Unknown block name - <no location>
Block name RTL_AND is not a valid Unisim for the specified architecture. No block of type RTL_AND exists in the Unisim library for the spartan3 architecture.
Related Vios: <none>

ULMN#8
Unknown block name - <no location>
Block name RTL_X is not a valid Unisim for the specified architecture. No block of type RTL_X exists in the Unisim library for the spartan3 architecture.
Related Vios: <none>

ULMN#9
Unknown block name - <no location>
Block name RTL_mux_64 is not a valid Unisim for the specified architecture. No block of type RTL_mux_64 exists in the Unisim library for the spartan3 architecture.
Related Vios: <none>

INFO: [HD-LIB 0] Reading timing library /opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3/spartan3/spartan3-4.lib .
INFO: [HD-LIB 1] Done reading timing library /opt/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3/spartan3/spartan3-4.lib .
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
