// Seed: 2798196973
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_8;
  assign module_1.id_4 = 0;
  assign id_8 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    output wor id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply1 id_11
);
  integer [1 : 1 'b0] \id_13 ;
  module_0 modCall_1 (
      \id_13 ,
      \id_13 ,
      \id_13 ,
      \id_13 ,
      \id_13 ,
      \id_13 ,
      \id_13
  );
endmodule
