// Seed: 3358140634
module module_0;
  integer id_1 (
      .id_0(1),
      .id_1(1),
      .id_2(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(1'h0 or posedge id_5) begin
    id_2 <= id_5;
  end
  reg id_6;
  initial begin
    if (1 == 1)
      for (id_2 = id_5 != 1; 1; id_2 = id_6)
      @(posedge 1'b0 or posedge id_5 == 1) begin
        $display(id_6, id_5, id_6, 1'b0, id_5, id_6);
        assert (1);
      end
  end
  module_0();
  assign id_2 = 1 == 1;
endmodule
