#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/DoorLockSystem/ADVANCESIM31.zip_unpacked/COMPONENT/XT2.bcm
4.9379044666666664E7,5.2094543333333336E7,-1.0,5.9505076E7:not(not((pv:INT) & (ppriority:INT) & (T2_state=T2_RCV))) => (T2_readpriority:NAT) & (T2_readpriority=5&T2_state=T2_PROC=>mode=DISPLAY)
4.8466894333333336E7,5.1489322E7,-1.0,8.097449633333333E7:(T2_readpriority:NAT) & (T2_readpriority=5&T2_state=T2_PROC=>mode=DISPLAY) & ((pv:INT) & (ppriority:INT) & (T2_state=T2_RCV) => not((T2_readpriority=4) & (T2_state=T2_PROC) & (mode=COLLECT)))
4.849376E7,5.1816528666666664E7,-1.0,9.4880781E7:(T2_readpriority:NAT) & (T2_readpriority=5&T2_state=T2_PROC=>mode=DISPLAY) & (pv:INT) & (ppriority:INT) & (T2_state=T2_RCV) & not((ppriority:INT) & (ppriority=T2_readpriority) & (T2_state=T2_RELEASE))
4.6966261E7,8.554728433333333E7,4.3155976666666664E7,8.343083766666667E7:(T2_readpriority:NAT) & (T2_readpriority=5&T2_state=T2_PROC=>mode=DISPLAY) & (T2_readpriority=4) & (T2_state=T2_PROC) & (mode=COLLECT) & not((T2_readpriority=5) & (T2_state=T2_PROC) & (mode=DISPLAY))
5.2520296333333336E7,5.3314042333333336E7,5.5508617666666664E7,6.821270133333333E7:(T2_readpriority:NAT) & (T2_readpriority=5&T2_state=T2_PROC=>mode=DISPLAY) & (not((T2_readpriority=4) & (T2_state=T2_PROC) & (mode=COLLECT)) => (T2_readpriority=3) & (T2_state=T2_PROC) & (mode=COLLECT))
4.8453880666666664E7,5.1909813333333336E7,-1.0,6.6076885E7:(T2_readpriority:NAT) & (T2_readpriority=5&T2_state=T2_PROC=>mode=DISPLAY) & ((T2_readpriority=5) & (T2_state=T2_PROC) & (mode=DISPLAY) => not((pt:INT) & (pt=3) & (T2_state=T2_WAIT)))
