

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_bias_i19_l_j18'
================================================================
* Date:           Sun Sep  3 07:20:07 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9220|     9220|  92.200 us|  92.200 us|  9220|  9220|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i19_l_j18  |     9218|     9218|         4|          1|          1|  9216|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j18 = alloca i32 1"   --->   Operation 7 'alloca' 'j18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i19 = alloca i32 1"   --->   Operation 8 'alloca' 'i19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten52 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v254, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten52"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i19"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j18"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55.i184"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten52_load = load i14 %indvar_flatten52" [kernel.cpp:397]   --->   Operation 15 'load' 'indvar_flatten52_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.20ns)   --->   "%icmp_ln397 = icmp_eq  i14 %indvar_flatten52_load, i14 9216" [kernel.cpp:397]   --->   Operation 17 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.81ns)   --->   "%add_ln397_1 = add i14 %indvar_flatten52_load, i14 1" [kernel.cpp:397]   --->   Operation 18 'add' 'add_ln397_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln397 = br i1 %icmp_ln397, void %for.inc70.i187, void %for.body4.i207.preheader.exitStub" [kernel.cpp:397]   --->   Operation 19 'br' 'br_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j18_load = load i10 %j18" [kernel.cpp:398]   --->   Operation 20 'load' 'j18_load' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i19_load = load i4 %i19" [kernel.cpp:397]   --->   Operation 21 'load' 'i19_load' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln397 = add i4 %i19_load, i4 1" [kernel.cpp:397]   --->   Operation 22 'add' 'add_ln397' <Predicate = (!icmp_ln397)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln398 = icmp_eq  i10 %j18_load, i10 768" [kernel.cpp:398]   --->   Operation 23 'icmp' 'icmp_ln398' <Predicate = (!icmp_ln397)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.68ns)   --->   "%select_ln397 = select i1 %icmp_ln398, i10 0, i10 %j18_load" [kernel.cpp:397]   --->   Operation 24 'select' 'select_ln397' <Predicate = (!icmp_ln397)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln397_1 = select i1 %icmp_ln398, i4 %add_ln397, i4 %i19_load" [kernel.cpp:397]   --->   Operation 25 'select' 'select_ln397_1' <Predicate = (!icmp_ln397)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln398 = add i10 %select_ln397, i10 1" [kernel.cpp:398]   --->   Operation 26 'add' 'add_ln398' <Predicate = (!icmp_ln397)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln398 = store i14 %add_ln397_1, i14 %indvar_flatten52" [kernel.cpp:398]   --->   Operation 27 'store' 'store_ln398' <Predicate = (!icmp_ln397)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln398 = store i4 %select_ln397_1, i4 %i19" [kernel.cpp:398]   --->   Operation 28 'store' 'store_ln398' <Predicate = (!icmp_ln397)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln398 = store i10 %add_ln398, i10 %j18" [kernel.cpp:398]   --->   Operation 29 'store' 'store_ln398' <Predicate = (!icmp_ln397)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln397_1, i10 0" [kernel.cpp:400]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln397_1, i8 0" [kernel.cpp:400]   --->   Operation 31 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i12 %tmp_42" [kernel.cpp:400]   --->   Operation 32 'zext' 'zext_ln400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln400 = sub i14 %tmp_s, i14 %zext_ln400" [kernel.cpp:400]   --->   Operation 33 'sub' 'sub_ln400' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j18_cast = zext i10 %select_ln397" [kernel.cpp:397]   --->   Operation 34 'zext' 'j18_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln400_1 = zext i10 %select_ln397" [kernel.cpp:400]   --->   Operation 35 'zext' 'zext_ln400_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln400 = add i14 %sub_ln400, i14 %zext_ln400_1" [kernel.cpp:400]   --->   Operation 36 'add' 'add_ln400' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln400_2 = zext i14 %add_ln400" [kernel.cpp:400]   --->   Operation 37 'zext' 'zext_ln400_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%v269_V_addr = getelementptr i24 %v269_V, i64 0, i64 %zext_ln400_2" [kernel.cpp:400]   --->   Operation 38 'getelementptr' 'v269_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%v254_addr = getelementptr i24 %v254, i64 0, i64 %j18_cast" [kernel.cpp:399]   --->   Operation 39 'getelementptr' 'v254_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%v239_V = load i10 %v254_addr" [kernel.cpp:399]   --->   Operation 40 'load' 'v239_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%v240_V = load i14 %v269_V_addr" [kernel.cpp:400]   --->   Operation 41 'load' 'v240_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%v239_V = load i10 %v254_addr" [kernel.cpp:399]   --->   Operation 42 'load' 'v239_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%v240_V = load i14 %v269_V_addr" [kernel.cpp:400]   --->   Operation 43 'load' 'v240_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 44 [1/1] (2.31ns)   --->   "%v241_V = add i24 %v240_V, i24 %v239_V"   --->   Operation 44 'add' 'v241_V' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln397)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i19_l_j18_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln398 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [kernel.cpp:398]   --->   Operation 48 'specloopname' 'specloopname_ln398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln402 = store i24 %v241_V, i14 %v269_V_addr" [kernel.cpp:402]   --->   Operation 49 'store' 'store_ln402' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln398 = br void %for.body55.i184" [kernel.cpp:398]   --->   Operation 50 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	'alloca' operation ('j18') [3]  (0 ns)
	'load' operation ('j18_load', kernel.cpp:398) on local variable 'j18' [18]  (0 ns)
	'icmp' operation ('icmp_ln398', kernel.cpp:398) [23]  (1.77 ns)
	'select' operation ('select_ln397', kernel.cpp:397) [24]  (0.687 ns)
	'add' operation ('add_ln398', kernel.cpp:398) [42]  (1.73 ns)
	'store' operation ('store_ln398', kernel.cpp:398) of variable 'add_ln398', kernel.cpp:398 on local variable 'j18' [45]  (1.59 ns)

 <State 2>: 7.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln400', kernel.cpp:400) [29]  (0 ns)
	'add' operation ('add_ln400', kernel.cpp:400) [33]  (3.84 ns)
	'getelementptr' operation ('v269_V_addr', kernel.cpp:400) [35]  (0 ns)
	'load' operation ('v240.V', kernel.cpp:400) on array 'v269_V' [39]  (3.25 ns)

 <State 3>: 5.57ns
The critical path consists of the following:
	'load' operation ('v239.V', kernel.cpp:399) on array 'v254' [38]  (3.25 ns)
	'add' operation ('v241.V') [40]  (2.31 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln402', kernel.cpp:402) of variable 'v241.V' on array 'v269_V' [41]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
