
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016015                       # Number of seconds simulated
sim_ticks                                 16015183500                       # Number of ticks simulated
final_tick                                16015183500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55515                       # Simulator instruction rate (inst/s)
host_op_rate                                    96328                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19449204                       # Simulator tick rate (ticks/s)
host_mem_usage                                2040140                       # Number of bytes of host memory used
host_seconds                                   823.44                       # Real time elapsed on the host
sim_insts                                    45713023                       # Number of instructions simulated
sim_ops                                      79320229                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      9923456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9923456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0       980800                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         980800                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       155054                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             155054                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        15325                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             15325                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    619627992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            619627992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     61241883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            61241883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    680869876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           680869876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     155054                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     15325                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   155054                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   15325                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               9922752                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    704                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                 979008                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9923456                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys              980800                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10110                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9698                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9342                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9223                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9149                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9089                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9226                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9346                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9188                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9531                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9916                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10045                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10589                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10796                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9891                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1109                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              967                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              881                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              865                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              788                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              807                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              807                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              943                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1037                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1039                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1197                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             994                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1045                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  16013834500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               155054                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               15325                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  74744                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  41051                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21257                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10061                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4548                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1959                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    899                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    367                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    126                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     24                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   248                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   292                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   660                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   899                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                   942                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                   952                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                   940                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                   948                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                   940                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                   947                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                   938                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                   940                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                   933                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                   939                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                   936                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                   943                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                   938                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                   933                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       100747                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   108.201654                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    85.591181                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   116.703135                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        73522     72.98%     72.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        18984     18.84%     91.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3388      3.36%     95.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2006      1.99%     97.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1267      1.26%     98.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          952      0.94%     99.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          212      0.21%     99.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          208      0.21%     99.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          208      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       100747                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          921                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    168.315961                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    63.477267                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2184.956806                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095          920     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          921                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          921                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.609121                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.584725                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.915615                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             626     67.97%     67.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              38      4.13%     72.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             249     27.04%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               7      0.76%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          921                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4762156250                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7669212500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 775215000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    30715.07                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               49465.07                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      619.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       61.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   619.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    61.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.32                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.02                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   66175                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3413                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                42.68                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               22.27                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     93989.49                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   40.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               344033760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               182846895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              536806620                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              36675720                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1223748240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1459837260                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            35221440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5059281240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      332666400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       202073625                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9413559030                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           587.789636                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12719729250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     27221000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    518002000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    760013500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    866368250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2748403500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11095175250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               375335520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               199487970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              570200400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              43174620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1218216480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1531835100                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            30427200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5111408880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      239076000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       191549535                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9511018245                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           593.875062                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12575230000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     16541000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    515542000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    744157250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    622519000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2906643250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11209781000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      9900288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9900288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1       976128                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         976128                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       154692                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             154692                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        15252                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             15252                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    618181365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            618181365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     60950160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            60950160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    679131525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           679131525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     154692                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     15252                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   154692                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   15252                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               9899712                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    576                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                 975104                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9900288                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys              976128                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9999                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9635                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9207                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9127                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9233                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9329                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9131                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9496                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9873                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10004                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10587                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10825                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9928                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9871                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1039                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              952                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              863                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              846                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              812                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              808                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              792                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              786                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              937                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1031                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1007                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1223                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1267                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1015                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  16014605000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               154692                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               15252                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  75188                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  41279                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21064                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9838                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4342                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1836                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    743                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    283                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     87                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   233                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   683                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   900                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                   944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                   936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                   942                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                   942                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                   934                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                   937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                   935                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                   940                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                   928                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                   939                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                   934                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                   930                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                   932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                   932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    28                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       100140                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   108.594847                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    85.904099                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   116.800230                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        72596     72.49%     72.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        19315     19.29%     91.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3400      3.40%     95.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1966      1.96%     97.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1225      1.22%     98.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1003      1.00%     99.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          240      0.24%     99.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          200      0.20%     99.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          195      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       100140                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          918                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    168.495643                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    62.877336                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2212.485212                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095          917     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          918                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          918                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.596950                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.572894                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.909703                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             627     68.30%     68.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              44      4.79%     73.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             239     26.03%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               6      0.65%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               2      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          918                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4490345000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7390651250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 773415000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29029.34                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47779.34                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      618.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       60.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   618.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    60.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.30                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.83                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     12.89                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   66358                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3419                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                42.90                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               22.42                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     94234.60                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   41.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               341520480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               181518645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              535271520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              36226800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1240958160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1446163530                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            34360320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5084237550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      366662880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       183098775                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9450222030                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           590.078901                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12753557750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     24295500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    525342000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    649343750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    954627750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2711849750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11149724750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               373493400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               198512655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              569165100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              43305120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1217601840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1520757150                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            31075200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5118797220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      236980800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       194366730                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9504101115                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           593.443151                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12598941750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     16951500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    515258000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    756590250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    617009250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2883564250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11225810250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      9910784                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           9910784                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2       973312                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total         973312                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       154856                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             154856                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        15208                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             15208                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    618836743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            618836743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     60774327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            60774327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    679611070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           679611070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     154856                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     15208                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   154856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   15208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               9910336                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                 972032                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                9910784                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys              973312                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10009                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9577                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9356                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9161                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9129                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9057                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9249                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9362                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9197                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9466                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9909                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10004                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10595                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10902                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9977                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9899                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1084                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              904                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              878                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              828                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              814                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              778                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              828                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              774                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              819                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9              909                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1022                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1008                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1205                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1281                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1024                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1032                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  16014224500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               154856                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               15208                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  75078                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  41282                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21077                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9930                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4315                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1863                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    801                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    338                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    109                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   240                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   284                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   667                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   897                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                   929                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                   947                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                   940                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                   941                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                   936                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                   932                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                   938                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                   929                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                   936                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                   931                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                   939                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                   931                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                   932                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                   928                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       100044                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   108.771341                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    85.960399                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   116.989734                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        72586     72.55%     72.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        19137     19.13%     91.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3454      3.45%     95.14% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1969      1.97%     97.10% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1290      1.29%     98.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1000      1.00%     99.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          202      0.20%     99.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          211      0.21%     99.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          195      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       100044                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples          916                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    169.040393                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    63.504614                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2183.352545                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095          915     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total          916                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples          916                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.580786                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.557479                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.893829                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             637     69.54%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              27      2.95%     72.49% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             251     27.40%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total          916                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4616348000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7519766750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 774245000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29811.93                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               48561.93                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      618.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       60.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   618.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    60.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.31                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.83                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.06                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   66456                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3534                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                42.92                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               23.24                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     94165.87                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   41.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               340906440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               181196070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              534786000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              35955360                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1228665360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1443760980                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            33434880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5074674090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      345626400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       198211125                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9417463125                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           588.033411                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12762039500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     22478000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    520064000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    732679250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    899882000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2710602000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11129478250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               373429140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               198470910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              570835860                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              43326000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1218216480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1510514250                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            31820160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5108277870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      250690080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       197946255                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9503683065                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           593.417048                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12619348250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     18573500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    515542000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    764236750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    652661500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2861348500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11202821250                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      9917184                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           9917184                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3       978048                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total         978048                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       154956                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             154956                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        15282                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             15282                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    619236364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            619236364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     61070046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            61070046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    680306410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           680306410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     154956                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     15282                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   154956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   15282                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               9916864                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                 976192                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                9917184                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys              978048                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10043                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9633                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9306                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9192                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9105                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9044                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9202                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9346                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9235                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9540                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9892                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10044                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10563                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10840                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10035                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9931                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1059                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              924                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              860                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              832                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              819                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              763                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              781                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              786                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              830                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              937                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1038                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1038                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1214                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1246                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1060                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1066                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  16014876000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               154956                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               15282                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  75364                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  41401                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21101                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9810                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4261                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1808                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    753                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    304                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    117                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     22                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   255                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   297                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   682                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   894                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                   943                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                   944                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                   955                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                   937                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                   939                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                   936                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                   932                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                   938                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                   934                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                   938                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                   928                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                   928                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                   931                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                   924                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    26                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       100656                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   108.215546                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    85.596860                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   116.955456                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        73398     72.92%     72.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        19013     18.89%     91.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3447      3.42%     95.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1929      1.92%     97.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1248      1.24%     98.39% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          961      0.95%     99.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          235      0.23%     99.58% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          223      0.22%     99.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          202      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       100656                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples          917                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    168.955289                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    63.427529                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2152.977234                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047          915     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total          917                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples          917                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.633588                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.608542                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.928024                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             611     66.63%     66.63% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              42      4.58%     71.21% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             255     27.81%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               7      0.76%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               2      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total          917                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4573002750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7478334000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 774755000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29512.57                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48262.57                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      619.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       60.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   619.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    61.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.31                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.07                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   66142                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3401                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                42.69                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               22.25                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     94073.45                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   40.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               341806080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               181659060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              534578940                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              35621280                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1218831120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1448830560                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            34767840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5057307330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      317435040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       219319275                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9390712755                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           586.363098                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12746347750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     27257750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    515880000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    828907500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    826479250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2725437000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11091222000                       # Time in different power states
system.mem_ctrls3_1.actEnergy               376913460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               200330460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              571771200                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              43999380                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1244031360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1536303330                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            38623200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5100898080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      302369760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       161704185                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9577327635                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           598.015470                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12544030500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     37051500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    526564000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    571061500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    787238750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2906520250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11186747500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                 97                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       22197190                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2998081                       # Number of instructions committed
system.cpu00.committedOps                     5245042                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5173157                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu00.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       421742                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5173157                       # number of integer instructions
system.cpu00.num_fp_insts                       72434                       # number of float instructions
system.cpu00.num_int_register_reads          10353461                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4449674                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            2964139                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2318667                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1098976                       # number of memory refs
system.cpu00.num_load_insts                    781705                       # Number of load instructions
system.cpu00.num_store_insts                   317271                       # Number of store instructions
system.cpu00.num_idle_cycles             6814436.381681                       # Number of idle cycles
system.cpu00.num_busy_cycles             15382753.618319                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.693005                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.306995                       # Percentage of idle cycles
system.cpu00.Branches                          492414                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4018077     76.61%     77.03% # Class of executed instruction
system.cpu00.op_class::IntMult                  16802      0.32%     77.36% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::MemRead                 766678     14.62%     93.66% # Class of executed instruction
system.cpu00.op_class::MemWrite                315442      6.01%     99.68% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5245042                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       22124956                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2997121                       # Number of instructions committed
system.cpu01.committedOps                     5243682                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5171797                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       421662                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5171797                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads          10350597                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4448474                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2963716                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2318233                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1098344                       # number of memory refs
system.cpu01.num_load_insts                    781187                       # Number of load instructions
system.cpu01.num_store_insts                   317157                       # Number of store instructions
system.cpu01.num_idle_cycles             6842156.462568                       # Number of idle cycles
system.cpu01.num_busy_cycles             15282799.537432                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.690749                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.309251                       # Percentage of idle cycles
system.cpu01.Branches                          492368                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4017349     76.61%     77.04% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.32%     77.36% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.70%     78.07% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::MemRead                 766160     14.61%     93.67% # Class of executed instruction
system.cpu01.op_class::MemWrite                315328      6.01%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5243682                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                103                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       27071098                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3324021                       # Number of instructions committed
system.cpu02.committedOps                     5761947                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5690019                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu02.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       459911                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5690019                       # number of integer instructions
system.cpu02.num_fp_insts                       72480                       # number of float instructions
system.cpu02.num_int_register_reads          11368607                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4890182                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3174362                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2509214                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1290551                       # number of memory refs
system.cpu02.num_load_insts                    935198                       # Number of load instructions
system.cpu02.num_store_insts                   355353                       # Number of store instructions
system.cpu02.num_idle_cycles             4191424.255399                       # Number of idle cycles
system.cpu02.num_busy_cycles             22879673.744601                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.845170                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.154830                       # Percentage of idle cycles
system.cpu02.Branches                          530703                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4343345     75.38%     75.77% # Class of executed instruction
system.cpu02.op_class::IntMult                  16814      0.29%     76.06% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36971      0.64%     76.70% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51820      0.90%     77.60% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     77.60% # Class of executed instruction
system.cpu02.op_class::MemRead                 920167     15.97%     93.57% # Class of executed instruction
system.cpu02.op_class::MemWrite                353524      6.14%     99.71% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5761947                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                121                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29710911                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3676695                       # Number of instructions committed
system.cpu03.committedOps                     6306410                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6234353                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu03.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       498192                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6234353                       # number of integer instructions
system.cpu03.num_fp_insts                       72618                       # number of float instructions
system.cpu03.num_int_register_reads          12447592                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5357854                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3385682                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2699827                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1499628                       # number of memory refs
system.cpu03.num_load_insts                   1106082                       # Number of load instructions
system.cpu03.num_store_insts                   393546                       # Number of store instructions
system.cpu03.num_idle_cycles             2151494.262914                       # Number of idle cycles
system.cpu03.num_busy_cycles             27559416.737086                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.927586                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.072414                       # Percentage of idle cycles
system.cpu03.Branches                          569205                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4678563     74.19%     74.54% # Class of executed instruction
system.cpu03.op_class::IntMult                  16832      0.27%     74.81% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36992      0.59%     75.40% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51928      0.82%     76.22% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.22% # Class of executed instruction
system.cpu03.op_class::MemRead                1091039     17.30%     93.52% # Class of executed instruction
system.cpu03.op_class::MemWrite                391717      6.21%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6306410                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                121                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       31814353                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3761804                       # Number of instructions committed
system.cpu04.committedOps                     6458561                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             6386504                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu04.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       511601                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    6386504                       # number of integer instructions
system.cpu04.num_fp_insts                       72618                       # number of float instructions
system.cpu04.num_int_register_reads          12735665                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5483189                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3459413                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2766905                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1547477                       # number of memory refs
system.cpu04.num_load_insts                   1140487                       # Number of load instructions
system.cpu04.num_store_insts                   406990                       # Number of store instructions
system.cpu04.num_idle_cycles             214557.195431                       # Number of idle cycles
system.cpu04.num_busy_cycles             31599795.804569                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.993256                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.006744                       # Percentage of idle cycles
system.cpu04.Branches                          582577                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22467      0.35%      0.35% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4782865     74.05%     74.40% # Class of executed instruction
system.cpu04.op_class::IntMult                  16832      0.26%     74.66% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36992      0.57%     75.24% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51928      0.80%     76.04% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     76.04% # Class of executed instruction
system.cpu04.op_class::MemRead                1125444     17.43%     93.47% # Class of executed instruction
system.cpu04.op_class::MemWrite                405161      6.27%     99.74% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  6458561                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                103                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       24665329                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3170700                       # Number of instructions committed
system.cpu05.committedOps                     5519161                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5447233                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu05.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       442018                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5447233                       # number of integer instructions
system.cpu05.num_fp_insts                       72480                       # number of float instructions
system.cpu05.num_int_register_reads          10891606                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4683182                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3075944                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2419762                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1200283                       # number of memory refs
system.cpu05.num_load_insts                    862810                       # Number of load instructions
system.cpu05.num_store_insts                   337473                       # Number of store instructions
system.cpu05.num_idle_cycles             5671526.817207                       # Number of idle cycles
system.cpu05.num_busy_cycles             18993802.182793                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.770061                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.229939                       # Percentage of idle cycles
system.cpu05.Branches                          512797                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4190827     75.93%     76.34% # Class of executed instruction
system.cpu05.op_class::IntMult                  16814      0.30%     76.64% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36971      0.67%     77.31% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51820      0.94%     78.25% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     78.25% # Class of executed instruction
system.cpu05.op_class::MemRead                 847779     15.36%     93.61% # Class of executed instruction
system.cpu05.op_class::MemWrite                335644      6.08%     99.69% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5519161                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                109                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       29449396                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3478851                       # Number of instructions committed
system.cpu06.committedOps                     6008143                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5936172                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu06.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       478159                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5936172                       # number of integer instructions
system.cpu06.num_fp_insts                       72526                       # number of float instructions
system.cpu06.num_int_register_reads          11851936                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5099807                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3274962                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2600233                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1381492                       # number of memory refs
system.cpu06.num_load_insts                   1007877                       # Number of load instructions
system.cpu06.num_store_insts                   373615                       # Number of store instructions
system.cpu06.num_idle_cycles             2372999.257163                       # Number of idle cycles
system.cpu06.num_busy_cycles             27076396.742837                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.919421                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.080579                       # Percentage of idle cycles
system.cpu06.Branches                          548980                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4498544     74.87%     75.25% # Class of executed instruction
system.cpu06.op_class::IntMult                  16820      0.28%     75.53% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36978      0.62%     76.14% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51856      0.86%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::MemRead                 992842     16.52%     93.53% # Class of executed instruction
system.cpu06.op_class::MemWrite                371786      6.19%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6008143                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12130742                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664671                       # Number of instructions committed
system.cpu07.committedOps                     4697420                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625535                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378899                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625535                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289739                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987736                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728531                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104399                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905189                       # number of memory refs
system.cpu07.num_load_insts                    630816                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7536511.110876                       # Number of idle cycles
system.cpu07.num_busy_cycles             4594230.889124                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.378726                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.621274                       # Percentage of idle cycles
system.cpu07.Branches                          449628                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664242     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615789     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697420                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                 97                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       24698694                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3170085                       # Number of instructions committed
system.cpu08.committedOps                     5517525                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5445640                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu08.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       441839                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5445640                       # number of integer instructions
system.cpu08.num_fp_insts                       72434                       # number of float instructions
system.cpu08.num_int_register_reads          10888692                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4681979                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3074701                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2419133                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1200166                       # number of memory refs
system.cpu08.num_load_insts                    862841                       # Number of load instructions
system.cpu08.num_store_insts                   337325                       # Number of store instructions
system.cpu08.num_idle_cycles             5653470.906941                       # Number of idle cycles
system.cpu08.num_busy_cycles             19045223.093059                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.771102                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.228898                       # Percentage of idle cycles
system.cpu08.Branches                          512544                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4189364     75.93%     76.34% # Class of executed instruction
system.cpu08.op_class::IntMult                  16808      0.30%     76.64% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36964      0.67%     77.31% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51784      0.94%     78.25% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     78.25% # Class of executed instruction
system.cpu08.op_class::MemRead                 847814     15.37%     93.61% # Class of executed instruction
system.cpu08.op_class::MemWrite                335496      6.08%     99.69% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5517525                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                103                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       27055161                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3323133                       # Number of instructions committed
system.cpu09.committedOps                     5760739                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5688811                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu09.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       459847                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5688811                       # number of integer instructions
system.cpu09.num_fp_insts                       72480                       # number of float instructions
system.cpu09.num_int_register_reads          11366135                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4889102                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3174005                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2508904                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1290015                       # number of memory refs
system.cpu09.num_load_insts                    934716                       # Number of load instructions
system.cpu09.num_store_insts                   355299                       # Number of store instructions
system.cpu09.num_idle_cycles             4202418.267136                       # Number of idle cycles
system.cpu09.num_busy_cycles             22852742.732864                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.844672                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.155328                       # Percentage of idle cycles
system.cpu09.Branches                          530629                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4342673     75.38%     75.77% # Class of executed instruction
system.cpu09.op_class::IntMult                  16814      0.29%     76.07% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36971      0.64%     76.71% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51820      0.90%     77.61% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     77.61% # Class of executed instruction
system.cpu09.op_class::MemRead                 919685     15.96%     93.57% # Class of executed instruction
system.cpu09.op_class::MemWrite                353470      6.14%     99.71% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5760739                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       19515414                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2817224                       # Number of instructions committed
system.cpu10.committedOps                     4958905                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4887020                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       400686                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4887020                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads           9791072                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4205649                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2848334                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2213381                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      992434                       # number of memory refs
system.cpu10.num_load_insts                    696225                       # Number of load instructions
system.cpu10.num_store_insts                   296209                       # Number of store instructions
system.cpu10.num_idle_cycles             7625091.807700                       # Number of idle cycles
system.cpu10.num_busy_cycles             11890322.192300                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.609279                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.390721                       # Percentage of idle cycles
system.cpu10.Branches                          471364                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3838482     77.41%     77.86% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::MemRead                 681198     13.74%     93.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                294380      5.94%     99.66% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4958905                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                115                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29514632                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3485491                       # Number of instructions committed
system.cpu11.committedOps                     6019684                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5947670                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu11.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       479114                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5947670                       # number of integer instructions
system.cpu11.num_fp_insts                       72572                       # number of float instructions
system.cpu11.num_int_register_reads          11874039                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5109363                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3280481                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2604726                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1385087                       # number of memory refs
system.cpu11.num_load_insts                   1010564                       # Number of load instructions
system.cpu11.num_store_insts                   374523                       # Number of store instructions
system.cpu11.num_idle_cycles             2318143.678744                       # Number of idle cycles
system.cpu11.num_busy_cycles             27196488.321256                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.921458                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.078542                       # Percentage of idle cycles
system.cpu11.Branches                          550025                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4506434     74.86%     75.23% # Class of executed instruction
system.cpu11.op_class::IntMult                  16826      0.28%     75.51% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36985      0.61%     76.13% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51892      0.86%     76.99% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.99% # Class of executed instruction
system.cpu11.op_class::MemRead                 995525     16.54%     93.53% # Class of executed instruction
system.cpu11.op_class::MemWrite                372694      6.19%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6019684                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                121                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       32030367                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   4029122                       # Number of instructions committed
system.cpu12.committedOps                     6866140                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6794083                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu12.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       539652                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6794083                       # number of integer instructions
system.cpu12.num_fp_insts                       72618                       # number of float instructions
system.cpu12.num_int_register_reads          13546341                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5834662                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3613709                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2907133                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1706947                       # number of memory refs
system.cpu12.num_load_insts                   1271934                       # Number of load instructions
system.cpu12.num_store_insts                   435013                       # Number of store instructions
system.cpu12.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu12.num_busy_cycles             32030366.998000                       # Number of busy cycles
system.cpu12.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu12.Branches                          610660                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22467      0.33%      0.33% # Class of executed instruction
system.cpu12.op_class::IntAlu                 5030974     73.27%     73.60% # Class of executed instruction
system.cpu12.op_class::IntMult                  16832      0.25%     73.84% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36992      0.54%     74.38% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51928      0.76%     75.14% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     75.14% # Class of executed instruction
system.cpu12.op_class::MemRead                1256891     18.31%     93.45% # Class of executed instruction
system.cpu12.op_class::MemWrite                433184      6.31%     99.75% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15043      0.22%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6866140                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       19453968                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2816024                       # Number of instructions committed
system.cpu13.committedOps                     4956870                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             4884985                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       400519                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    4884985                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads           9787076                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4203948                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2847431                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2212515                       # number of times the CC registers were written
system.cpu13.num_mem_refs                      991704                       # number of memory refs
system.cpu13.num_load_insts                    695693                       # Number of load instructions
system.cpu13.num_store_insts                   296011                       # Number of store instructions
system.cpu13.num_idle_cycles             7638403.385289                       # Number of idle cycles
system.cpu13.num_busy_cycles             11815564.614711                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.607360                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.392640                       # Percentage of idle cycles
system.cpu13.Branches                          471228                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu13.op_class::IntAlu                 3837177     77.41%     77.86% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.75%     78.95% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::MemRead                 680666     13.73%     93.73% # Class of executed instruction
system.cpu13.op_class::MemWrite                294182      5.93%     99.66% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  4956870                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4678220                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   16015183500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4329235                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              538278                       # Transaction distribution
system.piobus.trans_dist::ReadResp             538278                       # Transaction distribution
system.piobus.trans_dist::WriteReq                460                       # Transaction distribution
system.piobus.trans_dist::WriteResp               460                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        46478                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        46478                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        46432                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        46432                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        84528                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        84528                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       122378                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       122378                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       135750                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       135750                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        66622                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        66622                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       102588                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       102588                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3692                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3692                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        66586                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        66586                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        84454                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        84454                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        25428                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        25428                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       103416                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       103416                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       163832                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       163832                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        25292                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        25292                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1077476                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       185912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       185912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       185728                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       185728                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       338112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       338112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       489512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       489512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       543000                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       543000                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       266488                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       266488                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       410352                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       410352                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       266344                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       266344                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       337816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       337816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       101712                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       101712                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       413664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       413664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       655328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       655328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       101168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       101168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4309904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           434305000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           310876000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           51734500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           51461500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           93657000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          132370500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         148516000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          74380000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         114282000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3668000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          74084500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          94179500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          28057500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         115606000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         174338500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          28013000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.2                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4705915                       # delay histogram for all message
system.ruby.delayHist::mean                 13.407978                       # delay histogram for all message
system.ruby.delayHist::gmean                11.911640                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.067356                       # delay histogram for all message
system.ruby.delayHist                    |      629184     13.37%     13.37% |     3072607     65.29%     78.66% |      397332      8.44%     87.11% |      432558      9.19%     96.30% |      174124      3.70%    100.00% |         110      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4705915                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     77814551                      
system.ruby.outstanding_req_hist_seqr::mean     1.000128                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000089                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011325                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    77804569     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     77814551                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       77814551                      
system.ruby.latency_hist_seqr::mean          3.398811                      
system.ruby.latency_hist_seqr::gmean         1.497207                      
system.ruby.latency_hist_seqr::stdev        18.700432                      
system.ruby.latency_hist_seqr            |    77782761     99.96%     99.96% |       20415      0.03%     99.99% |       10506      0.01%    100.00% |         639      0.00%    100.00% |         217      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         77814551                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77002128                      
system.ruby.hit_latency_hist_seqr::mean      1.772642                      
system.ruby.hit_latency_hist_seqr::gmean     1.429088                      
system.ruby.hit_latency_hist_seqr::stdev     1.311850                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57170434     74.25%     74.25% |           0      0.00%     74.25% |           0      0.00%     74.25% |    19831694     25.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77002128                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       812423                      
system.ruby.miss_latency_hist_seqr::mean   157.528465                      
system.ruby.miss_latency_hist_seqr::gmean   123.603070                      
system.ruby.miss_latency_hist_seqr::stdev    96.568394                      
system.ruby.miss_latency_hist_seqr       |      780633     96.09%     96.09% |       20415      2.51%     98.60% |       10506      1.29%     99.89% |         639      0.08%     99.97% |         217      0.03%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       812423                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1036047                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        40403                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1076450                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4010756                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1669                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4012425                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1035614                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        40227                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1075841                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4009605                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1708                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4011313                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       949564                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        30869                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       980433                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3788405                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1671                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3790076                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1263981                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        70111                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1334092                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4612329                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1739                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4614068                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1525987                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        99757                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1625744                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5266338                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2535                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5268873                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits       950224                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        29547                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses       979771                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      3786702                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1683                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      3788385                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1189034                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        59966                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1249000                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4412151                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1728                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4413879                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1358438                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        80714                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1439152                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4830982                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         2529                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4833511                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1395214                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        85101                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1480315                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4953441                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1707                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4955148                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1117336                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        50349                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1167685                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4223498                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1721                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4225219                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1262432                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        68479                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1330911                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4603529                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1715                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4605244                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884746                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19310                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904056                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581282                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3582947                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1117268                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        50318                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1167586                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4222431                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1686                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4224117                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1189282                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        59219                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1248501                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4410490                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         2519                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4413009                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11562                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        38839                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        50401                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11651                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        38724                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        50375                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        13351                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        38777                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        52128                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12072                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        38816                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        50888                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        13030                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        38980                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        52010                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        11854                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39052                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        50906                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15448                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        38999                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        54447                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        10880                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        38859                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        49739                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        11659                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        38665                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        50324                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11665                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        38830                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        50495                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11461                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        38599                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        50060                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11057                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        38810                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        49867                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11207                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        38861                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        50068                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11474                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        38894                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        50368                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11471                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39054                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        50525                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11256                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        38566                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        49822                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      1853280                      
system.ruby.network.routers00.buffer_writes      1853280                      
system.ruby.network.routers00.sw_input_arbiter_activity      1864074                      
system.ruby.network.routers00.sw_output_arbiter_activity      1853280                      
system.ruby.network.routers00.crossbar_activity      1853280                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2375791                      
system.ruby.network.routers01.buffer_writes      2375791                      
system.ruby.network.routers01.sw_input_arbiter_activity      2395331                      
system.ruby.network.routers01.sw_output_arbiter_activity      2375791                      
system.ruby.network.routers01.crossbar_activity      2375791                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2538239                      
system.ruby.network.routers02.buffer_writes      2538239                      
system.ruby.network.routers02.sw_input_arbiter_activity      2560476                      
system.ruby.network.routers02.sw_output_arbiter_activity      2538239                      
system.ruby.network.routers02.crossbar_activity      2538239                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2147402                      
system.ruby.network.routers03.buffer_writes      2147402                      
system.ruby.network.routers03.sw_input_arbiter_activity      2160043                      
system.ruby.network.routers03.sw_output_arbiter_activity      2147402                      
system.ruby.network.routers03.crossbar_activity      2147402                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3111937                      
system.ruby.network.routers04.buffer_writes      3111937                      
system.ruby.network.routers04.sw_input_arbiter_activity      3133918                      
system.ruby.network.routers04.sw_output_arbiter_activity      3111937                      
system.ruby.network.routers04.crossbar_activity      3111937                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2712511                      
system.ruby.network.routers05.buffer_writes      2712511                      
system.ruby.network.routers05.sw_input_arbiter_activity      2732895                      
system.ruby.network.routers05.sw_output_arbiter_activity      2712511                      
system.ruby.network.routers05.crossbar_activity      2712511                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2584788                      
system.ruby.network.routers06.buffer_writes      2584788                      
system.ruby.network.routers06.sw_input_arbiter_activity      2604796                      
system.ruby.network.routers06.sw_output_arbiter_activity      2584788                      
system.ruby.network.routers06.crossbar_activity      2584788                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2484082                      
system.ruby.network.routers07.buffer_writes      2484082                      
system.ruby.network.routers07.sw_input_arbiter_activity      2505282                      
system.ruby.network.routers07.sw_output_arbiter_activity      2484082                      
system.ruby.network.routers07.crossbar_activity      2484082                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3278972                      
system.ruby.network.routers08.buffer_writes      3278972                      
system.ruby.network.routers08.sw_input_arbiter_activity      3317752                      
system.ruby.network.routers08.sw_output_arbiter_activity      3278972                      
system.ruby.network.routers08.crossbar_activity      3278972                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3514371                      
system.ruby.network.routers09.buffer_writes      3514371                      
system.ruby.network.routers09.sw_input_arbiter_activity      3551727                      
system.ruby.network.routers09.sw_output_arbiter_activity      3514371                      
system.ruby.network.routers09.crossbar_activity      3514371                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3364956                      
system.ruby.network.routers10.buffer_writes      3364956                      
system.ruby.network.routers10.sw_input_arbiter_activity      3402653                      
system.ruby.network.routers10.sw_output_arbiter_activity      3364956                      
system.ruby.network.routers10.crossbar_activity      3364956                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3243037                      
system.ruby.network.routers11.buffer_writes      3243037                      
system.ruby.network.routers11.sw_input_arbiter_activity      3278290                      
system.ruby.network.routers11.sw_output_arbiter_activity      3243037                      
system.ruby.network.routers11.crossbar_activity      3243037                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      4079118                      
system.ruby.network.routers12.buffer_writes      4079118                      
system.ruby.network.routers12.sw_input_arbiter_activity      4141180                      
system.ruby.network.routers12.sw_output_arbiter_activity      4079118                      
system.ruby.network.routers12.crossbar_activity      4079118                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      4093468                      
system.ruby.network.routers13.buffer_writes      4093468                      
system.ruby.network.routers13.sw_input_arbiter_activity      4168046                      
system.ruby.network.routers13.sw_output_arbiter_activity      4093468                      
system.ruby.network.routers13.crossbar_activity      4093468                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3349916                      
system.ruby.network.routers14.buffer_writes      3349916                      
system.ruby.network.routers14.sw_input_arbiter_activity      3399033                      
system.ruby.network.routers14.sw_output_arbiter_activity      3349916                      
system.ruby.network.routers14.crossbar_activity      3349916                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2853168                      
system.ruby.network.routers15.buffer_writes      2853168                      
system.ruby.network.routers15.sw_input_arbiter_activity      2898042                      
system.ruby.network.routers15.sw_output_arbiter_activity      2853168                      
system.ruby.network.routers15.crossbar_activity      2853168                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2200252     40.45%     40.45% |     2441269     44.88%     85.32% |      798346     14.68%    100.00%
system.ruby.network.packets_received::total      5439867                      
system.ruby.network.packets_injected     |     2200252     40.45%     40.45% |     2441269     44.88%     85.32% |      798346     14.68%    100.00%
system.ruby.network.packets_injected::total      5439867                      
system.ruby.network.packet_network_latency |    31958039                       |    29295886                       |     7417535                      
system.ruby.network.packet_queueing_latency |     5168802                       |     2768497                       |      798346                      
system.ruby.network.memory_received      |      619558     84.41%     84.41% |      114394     15.59%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       733952                      
system.ruby.network.memory_network_latency |     5048375                       |     1303018                       |           0                      
system.ruby.network.memory_queueing_latency |     1239131                       |      228788                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.524718                       |   12.000270                       |    9.291128                      
system.ruby.network.average_packet_vqueue_latency |    2.349186                       |    1.134040                       |           1                      
system.ruby.network.average_packet_network_latency    12.623739                      
system.ruby.network.average_packet_queueing_latency     1.605856                      
system.ruby.network.average_packet_latency    14.229595                      
system.ruby.network.average_memory_network_latency     8.653690                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.653710                      
system.ruby.network.flits_received       |     4624344     33.41%     33.41% |     8419189     60.82%     94.23% |      798346      5.77%    100.00%
system.ruby.network.flits_received::total     13841879                      
system.ruby.network.flits_injected       |     4624344     33.41%     33.41% |     8419189     60.82%     94.23% |      798346      5.77%    100.00%
system.ruby.network.flits_injected::total     13841879                      
system.ruby.network.flit_network_latency |    72873323                       |    90947669                       |     7417535                      
system.ruby.network.flit_queueing_latency |    10017002                       |     9778297                       |      798346                      
system.ruby.network.average_flit_vnet_latency |   15.758629                       |   10.802426                       |    9.291128                      
system.ruby.network.average_flit_vqueue_latency |    2.166146                       |    1.161430                       |           1                      
system.ruby.network.average_flit_network_latency    12.371046                      
system.ruby.network.average_flit_queueing_latency     1.487778                      
system.ruby.network.average_flit_latency    13.858825                      
system.ruby.network.ext_in_link_utilization     13841879                      
system.ruby.network.ext_out_link_utilization     13841879                      
system.ruby.network.int_link_utilization     33743157                      
system.ruby.network.avg_link_utilization     1.917771                      
system.ruby.network.avg_vc_load          |    0.436842     22.78%     22.78% |    0.141075      7.36%     30.13% |    0.038182      1.99%     32.13% |    0.040905      2.13%     34.26% |    0.900222     46.94%     81.20% |    0.113366      5.91%     87.11% |    0.065417      3.41%     90.52% |    0.066545      3.47%     93.99% |    0.095989      5.01%     99.00% |    0.006765      0.35%     99.35% |    0.006232      0.32%     99.68% |    0.006231      0.32%    100.00%
system.ruby.network.avg_vc_load::total       1.917771                      
system.ruby.network.average_hops             2.437758                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  16015183500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2366800                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.781685                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.446636                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.076537                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      403987     17.07%     17.07% |     1309648     55.33%     72.40% |       47105      1.99%     74.39% |      431829     18.25%     92.64% |      174121      7.36%    100.00% |         110      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2366800                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2326875                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        12.033875                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.410892                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.642509                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      222038      9.54%      9.54% |      846165     36.36%     45.91% |      907887     39.02%     84.92% |      322499     13.86%     98.78% |       27554      1.18%     99.97% |         704      0.03%    100.00% |          25      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2326875                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12240                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.002533                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.556323                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.763833                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3159     25.81%     25.81% |        6268     51.21%     77.02% |        2639     21.56%     98.58% |         173      1.41%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12240                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11479454                      
system.ruby.LD.latency_hist_seqr::mean      10.228858                      
system.ruby.LD.latency_hist_seqr::gmean      1.810873                      
system.ruby.LD.latency_hist_seqr::stdev     41.783837                      
system.ruby.LD.latency_hist_seqr         |    11456288     99.80%     99.80% |       15234      0.13%     99.93% |        7425      0.06%    100.00% |         421      0.00%    100.00% |          83      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11479454                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10849634                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.757788                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.419312                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.303503                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8109061     74.74%     74.74% |           0      0.00%     74.74% |           0      0.00%     74.74% |     2740573     25.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10849634                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       629820                      
system.ruby.LD.miss_latency_hist_seqr::mean   156.156288                      
system.ruby.LD.miss_latency_hist_seqr::gmean   120.401090                      
system.ruby.LD.miss_latency_hist_seqr::stdev    96.235769                      
system.ruby.LD.miss_latency_hist_seqr    |      606654     96.32%     96.32% |       15234      2.42%     98.74% |        7425      1.18%     99.92% |         421      0.07%     99.99% |          83      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       629820                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4879330                      
system.ruby.ST.latency_hist_seqr::mean       6.744155                      
system.ruby.ST.latency_hist_seqr::gmean      1.588669                      
system.ruby.ST.latency_hist_seqr::stdev     33.043721                      
system.ruby.ST.latency_hist_seqr         |     4871741     99.84%     99.84% |        4505      0.09%     99.94% |        2751      0.06%     99.99% |         202      0.00%    100.00% |         121      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4879330                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4725509                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.688121                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.374348                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.261290                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3641602     77.06%     77.06% |           0      0.00%     77.06% |           0      0.00%     77.06% |     1083907     22.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4725509                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       153821                      
system.ruby.ST.miss_latency_hist_seqr::mean   162.069724                      
system.ruby.ST.miss_latency_hist_seqr::gmean   136.300896                      
system.ruby.ST.miss_latency_hist_seqr::stdev    98.363602                      
system.ruby.ST.miss_latency_hist_seqr    |      146232     95.07%     95.07% |        4505      2.93%     98.00% |        2751      1.79%     99.78% |         202      0.13%     99.91% |         121      0.08%     99.99% |           9      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       153821                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     60738214                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.860545                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.443208                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.126403                      
system.ruby.IFETCH.latency_hist_seqr     |    60717134     99.97%     99.97% |       20123      0.03%    100.00% |         491      0.00%    100.00% |         133      0.00%    100.00% |         159      0.00%    100.00% |         146      0.00%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |          13      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     60738214                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     60711939                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.789678                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.440382                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.321152                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    44730979     73.68%     73.68% |           0      0.00%     73.68% |           0      0.00%     73.68% |    15980960     26.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     60711939                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        26275                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   165.608868                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   133.690351                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    92.210607                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5195     19.77%     19.77% |       20123     76.59%     96.36% |         491      1.87%     98.23% |         133      0.51%     98.73% |         159      0.61%     99.34% |         146      0.56%     99.89% |          13      0.05%     99.94% |           2      0.01%     99.95% |           0      0.00%     99.95% |          13      0.05%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        26275                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       717553                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.591664                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.069032                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.038813                      
system.ruby.RMW_Read.latency_hist_seqr   |      715967     99.78%     99.78% |        1508      0.21%     99.99% |          41      0.01%     99.99% |          11      0.00%    100.00% |          15      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       717553                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       715046                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.110150                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.052218                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.564195                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      688792     96.33%     96.33% |           0      0.00%     96.33% |           0      0.00%     96.33% |       26254      3.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       715046                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         2507                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   138.928999                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    98.362926                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    99.146408                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         921     36.74%     36.74% |        1508     60.15%     96.89% |          41      1.64%     98.52% |          11      0.44%     98.96% |          15      0.60%     99.56% |          10      0.40%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         2507                      
system.ruby.Directory_Controller.Fetch   |      155054     25.03%     25.03% |      154692     24.97%     49.99% |      154856     24.99%     74.99% |      154956     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       619558                      
system.ruby.Directory_Controller.Data    |       15325     25.10%     25.10% |       15252     24.98%     50.07% |       15208     24.90%     74.98% |       15282     25.02%    100.00%
system.ruby.Directory_Controller.Data::total        61067                      
system.ruby.Directory_Controller.Memory_Data |      155054     25.03%     25.03% |      154692     24.97%     49.99% |      154856     24.99%     74.99% |      154956     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       619558                      
system.ruby.Directory_Controller.Memory_Ack |       15325     25.10%     25.10% |       15252     24.98%     50.07% |       15208     24.90%     74.98% |       15282     25.02%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        61067                      
system.ruby.Directory_Controller.CleanReplacement |       13404     25.14%     25.14% |       13214     24.78%     49.91% |       13352     25.04%     74.95% |       13357     25.05%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        53327                      
system.ruby.Directory_Controller.I.Fetch |      155054     25.03%     25.03% |      154692     24.97%     49.99% |      154856     24.99%     74.99% |      154956     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       619558                      
system.ruby.Directory_Controller.M.Data  |       15325     25.10%     25.10% |       15252     24.98%     50.07% |       15208     24.90%     74.98% |       15282     25.02%    100.00%
system.ruby.Directory_Controller.M.Data::total        61067                      
system.ruby.Directory_Controller.M.CleanReplacement |       13404     25.14%     25.14% |       13214     24.78%     49.91% |       13352     25.04%     74.95% |       13357     25.05%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        53327                      
system.ruby.Directory_Controller.IM.Memory_Data |      155054     25.03%     25.03% |      154692     24.97%     49.99% |      154856     24.99%     74.99% |      154956     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       619558                      
system.ruby.Directory_Controller.MI.Memory_Ack |       15325     25.10%     25.10% |       15252     24.98%     50.07% |       15208     24.90%     74.98% |       15282     25.02%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        61067                      
system.ruby.L1Cache_Controller.Load      |      723064      6.30%      6.30% |      722626      6.29%     12.59% |      838567      7.30%     19.90% |      971643      8.46%     28.36% |      992640      8.65%     37.01% |        4200      0.04%     37.05% |        4200      0.04%     37.08% |      784072      6.83%     43.91% |      893156      7.78%     51.69% |      615017      5.36%     57.05% |      784124      6.83%     63.88% |      838149      7.30%     71.18% |      658640      5.74%     76.92% |      895046      7.80%     84.72% |     1096035      9.55%     94.27% |      658275      5.73%    100.00%
system.ruby.L1Cache_Controller.Load::total     11479454                      
system.ruby.L1Cache_Controller.Ifetch    |     4012426      6.61%      6.61% |     4011314      6.60%     13.21% |     4413880      7.27%     20.48% |     4833512      7.96%     28.44% |     4955149      8.16%     36.59% |           0      0.00%     36.59% |           0      0.00%     36.59% |     4225220      6.96%     43.55% |     4605245      7.58%     51.13% |     3582948      5.90%     57.03% |     4224118      6.95%     63.99% |     4413010      7.27%     71.25% |     3790077      6.24%     77.49% |     4614069      7.60%     85.09% |     5268874      8.67%     93.76% |     3788386      6.24%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     60738228                      
system.ruby.L1Cache_Controller.Store     |      353386      6.31%      6.31% |      353215      6.31%     12.62% |      410433      7.33%     19.96% |      467509      8.35%     28.31% |      487675      8.71%     37.02% |        4200      0.08%     37.10% |        4200      0.08%     37.17% |      383613      6.85%     44.03% |      437755      7.82%     51.85% |      289039      5.16%     57.01% |      383462      6.85%     63.87% |      410352      7.33%     71.20% |      321793      5.75%     76.95% |      439046      7.84%     84.79% |      529709      9.46%     94.26% |      321496      5.74%    100.00%
system.ruby.L1Cache_Controller.Store::total      5596883                      
system.ruby.L1Cache_Controller.Inv       |         527      5.03%      5.03% |         506      4.83%      9.86% |         692      6.61%     16.47% |         453      4.33%     20.80% |         618      5.90%     26.70% |         186      1.78%     28.47% |         203      1.94%     30.41% |         561      5.36%     35.77% |         596      5.69%     41.46% |        1426     13.62%     55.07% |         788      7.52%     62.60% |         843      8.05%     70.65% |         813      7.76%     78.41% |         726      6.93%     85.34% |         717      6.85%     92.19% |         818      7.81%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10473                      
system.ruby.L1Cache_Controller.L1_Replacement |       40530      5.14%      5.14% |       40398      5.12%     10.26% |       60129      7.62%     17.88% |       81682     10.35%     28.24% |       85232     10.80%     39.04% |           0      0.00%     39.04% |           0      0.00%     39.04% |       50523      6.40%     45.44% |       68631      8.70%     54.14% |       19439      2.46%     56.61% |       50448      6.40%     63.00% |       60169      7.63%     70.63% |       30994      3.93%     74.56% |       70285      8.91%     83.47% |      100715     12.77%     96.24% |       29690      3.76%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       788865                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     54.55%     54.55% |           5     45.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.96%      2.96% |          52      2.96%      5.92% |          52      2.96%      8.88% |          44      2.51%     11.39% |          52      2.96%     14.35% |         525     29.90%     44.25% |         525     29.90%     74.15% |          52      2.96%     77.11% |          52      2.96%     80.07% |          52      2.96%     83.03% |          44      2.51%     85.54% |          52      2.96%     88.50% |          50      2.85%     91.34% |          50      2.85%     94.19% |          50      2.85%     97.04% |          52      2.96%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1756                      
system.ruby.L1Cache_Controller.Data      |          26      7.45%      7.45% |          26      7.45%     14.90% |          24      6.88%     21.78% |          22      6.30%     28.08% |          25      7.16%     35.24% |           0      0.00%     35.24% |           0      0.00%     35.24% |          25      7.16%     42.41% |          26      7.45%     49.86% |          26      7.45%     57.31% |          22      6.30%     63.61% |          26      7.45%     71.06% |          25      7.16%     78.22% |          25      7.16%     85.39% |          25      7.16%     92.55% |          26      7.45%    100.00%
system.ruby.L1Cache_Controller.Data::total          349                      
system.ruby.L1Cache_Controller.Data_Exclusive |       27155      4.32%      4.32% |       26863      4.28%      8.60% |       47091      7.50%     16.10% |       76547     12.19%     28.29% |       72296     11.51%     39.80% |          12      0.00%     39.80% |          10      0.00%     39.80% |       37330      5.94%     45.75% |       55906      8.90%     54.65% |       15880      2.53%     57.18% |       37452      5.96%     63.14% |       46498      7.40%     70.55% |       16409      2.61%     73.16% |       56591      9.01%     82.17% |       96197     15.32%     97.49% |       15785      2.51%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       628022                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.27%      4.27% |          75      4.27%      8.54% |          75      4.27%     12.81% |          75      4.27%     17.08% |          75      4.27%     21.36% |         352     20.05%     41.40% |         354     20.16%     61.56% |          75      4.27%     65.83% |          75      4.27%     70.10% |          75      4.27%     74.37% |          75      4.27%     78.64% |          75      4.27%     82.92% |          75      4.27%     87.19% |          75      4.27%     91.46% |          75      4.27%     95.73% |          75      4.27%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1756                      
system.ruby.L1Cache_Controller.Data_all_Acks |       14815      8.16%      8.16% |       14970      8.24%     16.40% |       14503      7.99%     24.39% |        6598      3.63%     28.02% |       14411      7.94%     35.96% |         175      0.10%     36.06% |         175      0.10%     36.15% |       14639      8.06%     44.21% |       14186      7.81%     52.03% |        4993      2.75%     54.78% |       14454      7.96%     62.74% |       15138      8.34%     71.07% |       16030      8.83%     79.90% |       15158      8.35%     88.25% |        5994      3.30%     91.55% |       15343      8.45%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       181582                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           3      0.42%      0.70% |           1      0.14%      0.84% |           2      0.28%      1.11% |         350     48.75%     49.86% |         350     48.75%     98.61% |           2      0.28%     98.89% |           1      0.14%     99.03% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          718                      
system.ruby.L1Cache_Controller.Ack_all   |          27      2.54%      2.54% |          27      2.54%      5.08% |          25      2.35%      7.43% |          23      2.16%      9.60% |          26      2.45%     12.04% |         350     32.93%     44.97% |         350     32.93%     77.89% |          26      2.45%     80.34% |          27      2.54%     82.88% |          27      2.54%     85.42% |          23      2.16%     87.58% |          27      2.54%     90.12% |          26      2.45%     92.57% |          26      2.45%     95.01% |          26      2.45%     97.46% |          27      2.54%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1063                      
system.ruby.L1Cache_Controller.WB_Ack    |       39250      5.11%      5.11% |       39074      5.09%     10.19% |       58813      7.66%     17.85% |       79577     10.36%     28.21% |       83948     10.93%     39.13% |           0      0.00%     39.13% |           0      0.00%     39.13% |       49196      6.40%     45.54% |       67326      8.76%     54.30% |       18164      2.36%     56.67% |       49173      6.40%     63.07% |       58066      7.56%     70.62% |       29718      3.87%     74.49% |       68960      8.98%     83.47% |       98612     12.84%     96.30% |       28394      3.70%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       768271                      
system.ruby.L1Cache_Controller.NP.Load   |       27233      4.33%      4.33% |       26941      4.28%      8.61% |       47169      7.49%     16.10% |       76625     12.17%     28.27% |       72374     11.50%     39.77% |         182      0.03%     39.80% |         182      0.03%     39.83% |       37408      5.94%     45.77% |       55984      8.89%     54.67% |       15958      2.54%     57.20% |       37530      5.96%     63.16% |       46576      7.40%     70.56% |       16487      2.62%     73.18% |       56669      9.00%     82.18% |       96275     15.29%     97.48% |       15863      2.52%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       629456                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1661      6.39%      6.39% |        1705      6.56%     12.95% |        1698      6.53%     19.49% |        2504      9.63%     29.12% |        1668      6.42%     35.54% |           0      0.00%     35.54% |           0      0.00%     35.54% |        1708      6.57%     42.11% |        1688      6.50%     48.61% |        1665      6.41%     55.01% |        1663      6.40%     61.41% |        2486      9.57%     70.98% |        1661      6.39%     77.37% |        1711      6.58%     83.95% |        2494      9.60%     93.55% |        1677      6.45%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        25989                      
system.ruby.L1Cache_Controller.NP.Store  |       13169      8.46%      8.46% |       13285      8.54%     17.00% |       12796      8.22%     25.22% |        4088      2.63%     27.85% |       12726      8.18%     36.03% |         175      0.11%     36.14% |         175      0.11%     36.25% |       12940      8.32%     44.57% |       12494      8.03%     52.60% |        3351      2.15%     54.75% |       12787      8.22%     62.97% |       12642      8.12%     71.09% |       14381      9.24%     80.33% |       13441      8.64%     88.97% |        3481      2.24%     91.21% |       13683      8.79%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       155614                      
system.ruby.L1Cache_Controller.NP.Inv    |         375      5.12%      5.12% |         384      5.24%     10.35% |         524      7.15%     17.50% |         362      4.94%     22.44% |         473      6.45%     28.89% |           0      0.00%     28.89% |           0      0.00%     28.89% |         455      6.21%     35.10% |         457      6.23%     41.34% |         736     10.04%     51.38% |         607      8.28%     59.66% |         610      8.32%     67.98% |         619      8.44%     76.43% |         548      7.48%     83.90% |         544      7.42%     91.32% |         636      8.68%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7330                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |           8      2.80%      2.80% |           3      1.05%      3.85% |          30     10.49%     14.34% |          25      8.74%     23.08% |          39     13.64%     36.71% |           0      0.00%     36.71% |           0      0.00%     36.71% |          13      4.55%     41.26% |          27      9.44%     50.70% |           0      0.00%     50.70% |          23      8.04%     58.74% |          33     11.54%     70.28% |          10      3.50%     73.78% |          28      9.79%     83.57% |          41     14.34%     97.90% |           6      2.10%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          286                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          16      4.37%      4.37% |          13      3.55%      7.92% |          29      7.92%     15.85% |          26      7.10%     22.95% |          32      8.74%     31.69% |           0      0.00%     31.69% |           0      0.00%     31.69% |          20      5.46%     37.16% |          32      8.74%     45.90% |           0      0.00%     45.90% |          23      6.28%     52.19% |          56     15.30%     67.49% |           7      1.91%     69.40% |          50     13.66%     83.06% |          55     15.03%     98.09% |           7      1.91%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          366                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.53%      3.53% |         522      3.53%      7.06% |         522      3.53%     10.58% |         522      3.53%     14.11% |         522      3.53%     17.64% |        3740     25.27%     42.91% |        3750     25.34%     68.25% |         522      3.53%     71.78% |         522      3.53%     75.31% |         522      3.53%     78.83% |         522      3.53%     82.36% |         522      3.53%     85.89% |         522      3.53%     89.42% |         522      3.53%     92.94% |         522      3.53%     96.47% |         522      3.53%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14798                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4010756      6.61%      6.61% |     4009605      6.60%     13.21% |     4412151      7.27%     20.48% |     4830982      7.96%     28.44% |     4953441      8.16%     36.59% |           0      0.00%     36.59% |           0      0.00%     36.59% |     4223498      6.96%     43.55% |     4603529      7.58%     51.13% |     3581282      5.90%     57.03% |     4222431      6.95%     63.99% |     4410490      7.26%     71.25% |     3788405      6.24%     77.49% |     4612329      7.60%     85.09% |     5266338      8.67%     93.76% |     3786702      6.24%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     60711939                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         138      5.16%      5.16% |         118      4.42%      9.58% |         168      6.29%     15.87% |          91      3.41%     19.27% |         145      5.43%     24.70% |         186      6.96%     31.66% |         203      7.60%     39.26% |         106      3.97%     43.23% |         139      5.20%     48.43% |         277     10.37%     58.79% |         168      6.29%     65.08% |         233      8.72%     73.80% |         188      7.04%     80.84% |         178      6.66%     87.50% |         173      6.47%     93.97% |         161      6.03%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2672                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1264      6.25%      6.25% |        1311      6.48%     12.73% |        1287      6.36%     19.09% |        2079     10.28%     29.37% |        1252      6.19%     35.56% |           0      0.00%     35.56% |           0      0.00%     35.56% |        1307      6.46%     42.02% |        1273      6.29%     48.31% |        1275      6.30%     54.62% |        1252      6.19%     60.81% |        2047     10.12%     70.93% |        1269      6.27%     77.20% |        1275      6.30%     83.50% |        2048     10.12%     93.63% |        1289      6.37%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20228                      
system.ruby.L1Cache_Controller.E.Load    |      269496      6.90%      6.90% |      269073      6.89%     13.79% |      303887      7.78%     21.58% |      287916      7.37%     28.95% |      270645      6.93%     35.88% |          96      0.00%     35.89% |          86      0.00%     35.89% |      279692      7.16%     43.05% |      276989      7.09%     50.15% |      283659      7.27%     57.41% |      273761      7.01%     64.42% |      274003      7.02%     71.44% |      287928      7.37%     78.81% |      279564      7.16%     85.97% |      279635      7.16%     93.14% |      268000      6.86%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3904430                      
system.ruby.L1Cache_Controller.E.Store   |       15479      3.34%      3.34% |       15351      3.31%      6.66% |       35178      7.60%     14.25% |       63638     13.74%     27.99% |       60690     13.10%     41.10% |           0      0.00%     41.10% |           0      0.00%     41.10% |       25808      5.57%     46.67% |       44273      9.56%     56.23% |        4376      0.94%     57.17% |       25966      5.61%     62.78% |       35019      7.56%     70.34% |        4348      0.94%     71.28% |       44325      9.57%     80.85% |       84367     18.22%     99.07% |        4323      0.93%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       463141                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           1      1.23%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |          71     87.65%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           3      3.70%     92.59% |           0      0.00%     92.59% |           0      0.00%     92.59% |           6      7.41%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           81                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11489      7.08%      7.08% |       11322      6.98%     14.06% |       11733      7.23%     21.29% |       12719      7.84%     29.13% |       11420      7.04%     36.17% |           0      0.00%     36.17% |           0      0.00%     36.17% |       11336      6.99%     43.16% |       11449      7.06%     50.21% |       11315      6.97%     57.19% |       11301      6.97%     64.15% |       11294      6.96%     71.11% |       11873      7.32%     78.43% |       12078      7.44%     85.87% |       11643      7.18%     93.05% |       11276      6.95%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       162248                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     54.55%     54.55% |           5     45.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.M.Load    |      425813      6.14%      6.14% |      426090      6.15%     12.29% |      486989      7.03%     19.32% |      606580      8.75%     28.07% |      649099      9.37%     37.44% |           0      0.00%     37.44% |           0      0.00%     37.44% |      466450      6.73%     44.17% |      559661      8.08%     52.24% |      314878      4.54%     56.79% |      472311      6.82%     63.60% |      517048      7.46%     71.06% |      353703      5.10%     76.17% |      558291      8.06%     84.22% |      719603     10.38%     94.61% |      373890      5.39%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      6930406                      
system.ruby.L1Cache_Controller.M.Store   |      324737      6.52%      6.52% |      324578      6.52%     13.05% |      362458      7.28%     20.33% |      399782      8.03%     28.36% |      414258      8.32%     36.68% |        3675      0.07%     36.76% |        3675      0.07%     36.83% |      344864      6.93%     43.76% |      380987      7.65%     51.41% |      281311      5.65%     57.06% |      344708      6.93%     63.99% |      362690      7.29%     71.28% |      303063      6.09%     77.37% |      381279      7.66%     85.03% |      441860      8.88%     93.90% |      303489      6.10%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      4977414                      
system.ruby.L1Cache_Controller.M.Inv     |          14      3.59%      3.59% |           3      0.77%      4.36% |           0      0.00%      4.36% |           0      0.00%      4.36% |           0      0.00%      4.36% |           0      0.00%      4.36% |           0      0.00%      4.36% |           0      0.00%      4.36% |           0      0.00%      4.36% |         342     87.69%     92.05% |          13      3.33%     95.38% |           0      0.00%     95.38% |           3      0.77%     96.15% |           0      0.00%     96.15% |           0      0.00%     96.15% |          15      3.85%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          390                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       27761      4.58%      4.58% |       27752      4.58%      9.16% |       47080      7.77%     16.93% |       66858     11.03%     27.96% |       72528     11.97%     39.93% |           0      0.00%     39.93% |           0      0.00%     39.93% |       37860      6.25%     46.18% |       55877      9.22%     55.40% |        6849      1.13%     56.53% |       37872      6.25%     62.78% |       46772      7.72%     70.49% |       17845      2.94%     73.44% |       56882      9.39%     82.82% |       86969     14.35%     97.18% |       17118      2.82%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       606023                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.96%      2.96% |          52      2.96%      5.92% |          52      2.96%      8.88% |          44      2.51%     11.39% |          52      2.96%     14.35% |         525     29.90%     44.25% |         525     29.90%     74.15% |          52      2.96%     77.11% |          52      2.96%     80.07% |          52      2.96%     83.03% |          44      2.51%     85.54% |          52      2.96%     88.50% |          50      2.85%     91.34% |          50      2.85%     94.19% |          50      2.85%     97.04% |          52      2.96%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1756                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       27155      4.32%      4.32% |       26863      4.28%      8.60% |       47091      7.50%     16.10% |       76547     12.19%     28.29% |       72296     11.51%     39.80% |          12      0.00%     39.80% |          10      0.00%     39.80% |       37330      5.94%     45.75% |       55906      8.90%     54.65% |       15880      2.53%     57.18% |       37452      5.96%     63.14% |       46498      7.40%     70.55% |       16409      2.61%     73.16% |       56591      9.01%     82.17% |       96197     15.32%     97.49% |       15785      2.51%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       628022                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.27%      4.27% |          75      4.27%      8.54% |          75      4.27%     12.81% |          75      4.27%     17.08% |          75      4.27%     21.36% |         352     20.05%     41.40% |         354     20.16%     61.56% |          75      4.27%     65.83% |          75      4.27%     70.10% |          75      4.27%     74.37% |          75      4.27%     78.64% |          75      4.27%     82.92% |          75      4.27%     87.19% |          75      4.27%     91.46% |          75      4.27%     95.73% |          75      4.27%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1756                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1672      6.35%      6.35% |        1711      6.50%     12.85% |        1731      6.58%     19.43% |        2532      9.62%     29.05% |        1710      6.50%     35.55% |           0      0.00%     35.55% |           0      0.00%     35.55% |        1724      6.55%     42.10% |        1718      6.53%     48.63% |        1668      6.34%     54.97% |        1689      6.42%     61.39% |        2522      9.58%     70.97% |        1674      6.36%     77.33% |        1742      6.62%     83.95% |        2538      9.64%     93.59% |        1686      6.41%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        26317                      
system.ruby.L1Cache_Controller.IM.Data   |          26      7.45%      7.45% |          26      7.45%     14.90% |          24      6.88%     21.78% |          22      6.30%     28.08% |          25      7.16%     35.24% |           0      0.00%     35.24% |           0      0.00%     35.24% |          25      7.16%     42.41% |          26      7.45%     49.86% |          26      7.45%     57.31% |          22      6.30%     63.61% |          26      7.45%     71.06% |          25      7.16%     78.22% |          25      7.16%     85.39% |          25      7.16%     92.55% |          26      7.45%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          349                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       13143      8.46%      8.46% |       13259      8.54%     17.00% |       12772      8.23%     25.23% |        4066      2.62%     27.85% |       12701      8.18%     36.03% |         175      0.11%     36.14% |         175      0.11%     36.25% |       12915      8.32%     44.57% |       12468      8.03%     52.60% |        3325      2.14%     54.74% |       12765      8.22%     62.97% |       12616      8.13%     71.09% |       14356      9.25%     80.34% |       13416      8.64%     88.98% |        3456      2.23%     91.20% |       13657      8.80%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       155265                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          27      2.54%      2.54% |          27      2.54%      5.08% |          25      2.35%      7.43% |          23      2.16%      9.60% |          26      2.45%     12.04% |         350     32.93%     44.97% |         350     32.93%     77.89% |          26      2.45%     80.34% |          27      2.54%     82.88% |          27      2.54%     85.42% |          23      2.16%     87.58% |          27      2.54%     90.12% |          26      2.45%     92.57% |          26      2.45%     95.01% |          26      2.45%     97.46% |          27      2.54%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1063                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       39250      5.11%      5.11% |       39074      5.09%     10.19% |       58813      7.66%     17.85% |       79577     10.36%     28.21% |       83948     10.93%     39.13% |           0      0.00%     39.13% |           0      0.00%     39.13% |       49196      6.40%     45.54% |       67326      8.76%     54.30% |       18164      2.36%     56.67% |       49173      6.40%     63.07% |       58066      7.56%     70.62% |       29718      3.87%     74.49% |       68960      8.98%     83.47% |       98612     12.84%     96.30% |       28394      3.70%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       768271                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1614      6.14%      6.14% |        1518      5.78%     11.92% |        1758      6.69%     18.61% |        1352      5.15%     23.76% |        1674      6.37%     30.13% |        1429      5.44%     35.57% |        1492      5.68%     41.24% |        1401      5.33%     46.58% |        1507      5.74%     52.31% |        1289      4.91%     57.22% |        1430      5.44%     62.66% |        1425      5.42%     68.08% |        1379      5.25%     73.33% |        1439      5.48%     78.81% |        4128     15.71%     94.52% |        1440      5.48%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        26275                      
system.ruby.L2Cache_Controller.L1_GETS   |       39190      6.22%      6.22% |       39119      6.21%     12.43% |       38709      6.15%     18.58% |       39362      6.25%     24.83% |       38698      6.14%     30.97% |       38803      6.16%     37.13% |       38974      6.19%     43.32% |       39199      6.22%     49.55% |       39394      6.25%     55.80% |       38897      6.18%     61.98% |       40443      6.42%     68.40% |       39882      6.33%     74.73% |       40455      6.42%     81.15% |       39945      6.34%     87.50% |       40096      6.37%     93.86% |       38654      6.14%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       629820                      
system.ruby.L2Cache_Controller.L1_GETX   |        9569      6.15%      6.15% |        9710      6.24%     12.39% |        9815      6.31%     18.70% |        9753      6.27%     24.96% |        9660      6.21%     31.17% |        9579      6.16%     37.33% |        9546      6.13%     43.46% |        9712      6.24%     49.70% |        9568      6.15%     55.85% |        9580      6.16%     62.01% |       10199      6.55%     68.56% |        9525      6.12%     74.68% |       10120      6.50%     81.19% |        9466      6.08%     87.27% |       10195      6.55%     93.82% |        9617      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       155614                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       47751      6.22%      6.22% |       47821      6.22%     12.44% |       47463      6.18%     18.62% |       48051      6.25%     24.87% |       47296      6.16%     31.03% |       47262      6.15%     37.18% |       47400      6.17%     43.35% |       47794      6.22%     49.57% |       47849      6.23%     55.80% |       47350      6.16%     61.96% |       49528      6.45%     68.41% |       48297      6.29%     74.70% |       49512      6.44%     81.14% |       48348      6.29%     87.43% |       49283      6.41%     93.85% |       47266      6.15%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       768271                      
system.ruby.L2Cache_Controller.L2_Replacement |        3857      6.35%      6.35% |        3881      6.39%     12.74% |        3742      6.16%     18.91% |        3830      6.31%     25.22% |        3702      6.10%     31.31% |        3723      6.13%     37.44% |        3736      6.15%     43.60% |        3800      6.26%     49.86% |        3852      6.34%     56.20% |        3673      6.05%     62.25% |        3778      6.22%     68.47% |        3746      6.17%     74.64% |        3821      6.29%     80.94% |        3880      6.39%     87.33% |        3876      6.38%     93.71% |        3819      6.29%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        60716                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3326      6.20%      6.20% |        3278      6.11%     12.30% |        3292      6.13%     18.44% |        3332      6.21%     24.64% |        3245      6.05%     30.69% |        3391      6.32%     37.01% |        3401      6.34%     43.34% |        3381      6.30%     49.64% |        3492      6.51%     56.15% |        3209      5.98%     62.12% |        3291      6.13%     68.26% |        3342      6.23%     74.48% |        3434      6.40%     80.88% |        3431      6.39%     87.27% |        3444      6.42%     93.69% |        3389      6.31%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        53678                      
system.ruby.L2Cache_Controller.Mem_Data  |       38769      6.26%      6.26% |       38654      6.24%     12.50% |       38567      6.22%     18.72% |       38732      6.25%     24.97% |       38501      6.21%     31.19% |       38670      6.24%     37.43% |       38721      6.25%     43.68% |       38754      6.26%     49.93% |       38916      6.28%     56.21% |       38428      6.20%     62.42% |       38639      6.24%     68.65% |       38681      6.24%     74.90% |       38868      6.27%     81.17% |       38940      6.29%     87.46% |       38929      6.28%     93.74% |       38789      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       619558                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7183      6.28%      6.28% |        7159      6.26%     12.54% |        7034      6.15%     18.69% |        7162      6.26%     24.95% |        6947      6.07%     31.02% |        7114      6.22%     37.24% |        7137      6.24%     43.48% |        7181      6.28%     49.76% |        7344      6.42%     56.18% |        6882      6.02%     62.19% |        7069      6.18%     68.37% |        7088      6.20%     74.57% |        7255      6.34%     80.91% |        7311      6.39%     87.30% |        7320      6.40%     93.70% |        7208      6.30%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       114394                      
system.ruby.L2Cache_Controller.WB_Data   |          92      4.29%      4.29% |         101      4.71%      8.99% |         119      5.55%     14.54% |         122      5.68%     20.22% |         120      5.59%     25.82% |         169      7.88%     33.69% |         156      7.27%     40.96% |         164      7.64%     48.60% |         165      7.69%     56.29% |         162      7.55%     63.84% |         161      7.50%     71.34% |         153      7.13%     78.47% |         137      6.38%     84.86% |         134      6.24%     91.10% |          95      4.43%     95.53% |          96      4.47%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2146                      
system.ruby.L2Cache_Controller.Ack       |           1      4.55%      4.55% |           1      4.55%      9.09% |           2      9.09%     18.18% |           1      4.55%     22.73% |           2      9.09%     31.82% |           2      9.09%     40.91% |           3     13.64%     54.55% |           1      4.55%     59.09% |           0      0.00%     59.09% |           0      0.00%     59.09% |           3     13.64%     72.73% |           1      4.55%     77.27% |           3     13.64%     90.91% |           1      4.55%     95.45% |           0      0.00%     95.45% |           1      4.55%    100.00%
system.ruby.L2Cache_Controller.Ack::total           22                      
system.ruby.L2Cache_Controller.Ack_all   |         542      6.03%      6.03% |         596      6.63%     12.65% |         619      6.88%     19.54% |         551      6.13%     25.66% |         576      6.40%     32.07% |         604      6.72%     38.78% |         589      6.55%     45.33% |         530      5.89%     51.22% |         614      6.83%     58.05% |         454      5.05%     63.10% |         493      5.48%     68.58% |         539      5.99%     74.57% |         562      6.25%     80.82% |         563      6.26%     87.08% |         604      6.72%     93.80% |         558      6.20%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         8994                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.99%      3.99% |          70      3.99%      7.97% |          98      5.58%     13.55% |          98      5.58%     19.13% |          98      5.58%     24.72% |         140      7.97%     32.69% |         140      7.97%     40.66% |         140      7.97%     48.63% |         136      7.74%     56.38% |         136      7.74%     64.12% |         136      7.74%     71.87% |         130      7.40%     79.27% |         112      6.38%     85.65% |         112      6.38%     92.03% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1756                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       48717      6.21%      6.21% |       48787      6.22%     12.43% |       48454      6.18%     18.61% |       49045      6.25%     24.86% |       48288      6.16%     31.02% |       48298      6.16%     37.18% |       48436      6.18%     43.35% |       48827      6.23%     49.58% |       48868      6.23%     55.81% |       48383      6.17%     61.98% |       50562      6.45%     68.42% |       49333      6.29%     74.71% |       50519      6.44%     81.15% |       49355      6.29%     87.44% |       50249      6.41%     93.85% |       48229      6.15%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       784350                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1347      6.38%      6.38% |        1355      6.42%     12.80% |        1489      7.05%     19.85% |        1289      6.11%     25.96% |        1350      6.40%     32.35% |        1327      6.29%     38.64% |        1280      6.06%     44.70% |        1286      6.09%     50.80% |        1351      6.40%     57.20% |        1162      5.50%     62.70% |        1245      5.90%     68.60% |        1264      5.99%     74.59% |        1226      5.81%     80.39% |        1293      6.13%     86.52% |        1506      7.13%     93.65% |        1340      6.35%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21110                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29106      6.26%      6.26% |       28894      6.22%     12.48% |       28643      6.16%     18.65% |       29056      6.25%     24.90% |       28761      6.19%     31.09% |       28966      6.23%     37.32% |       29052      6.25%     43.57% |       29078      6.26%     49.83% |       29220      6.29%     56.12% |       28949      6.23%     62.35% |       29044      6.25%     68.60% |       29106      6.26%     74.87% |       29327      6.31%     81.18% |       29281      6.30%     87.48% |       29078      6.26%     93.74% |       29107      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       464668                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        8316      6.22%      6.22% |        8405      6.28%     12.50% |        8435      6.31%     18.80% |        8387      6.27%     25.07% |        8390      6.27%     31.34% |        8377      6.26%     37.61% |        8389      6.27%     43.88% |        8390      6.27%     50.15% |        8345      6.24%     56.39% |        8317      6.22%     62.60% |        8350      6.24%     68.85% |        8311      6.21%     75.06% |        8315      6.22%     81.27% |        8366      6.25%     87.53% |        8345      6.24%     93.76% |        8342      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       133780                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         253      4.95%      4.95% |         163      3.19%      8.14% |         269      5.27%     13.41% |          63      1.23%     14.64% |         324      6.34%     20.98% |         102      2.00%     22.98% |         212      4.15%     27.13% |         115      2.25%     29.38% |         142      2.78%     32.16% |         113      2.21%     34.37% |         185      3.62%     37.99% |         161      3.15%     41.14% |         153      2.99%     44.14% |         146      2.86%     47.00% |        2608     51.05%     98.04% |         100      1.96%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5109                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |          14     33.33%     66.67% |          14     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           42                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.97%      3.97% |          14      3.97%      7.93% |          28      7.93%     15.86% |          28      7.93%     23.80% |          28      7.93%     31.73% |          28      7.93%     39.66% |          28      7.93%     47.59% |          28      7.93%     55.52% |          26      7.37%     62.89% |          26      7.37%     70.25% |          26      7.37%     77.62% |          23      6.52%     84.14% |          14      3.97%     88.10% |          14      3.97%     92.07% |          14      3.97%     96.03% |          14      3.97%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          353                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1      4.55%      4.55% |           1      4.55%      9.09% |           2      9.09%     18.18% |           1      4.55%     22.73% |           2      9.09%     31.82% |           2      9.09%     40.91% |           3     13.64%     54.55% |           1      4.55%     59.09% |           0      0.00%     59.09% |           0      0.00%     59.09% |           3     13.64%     72.73% |           1      4.55%     77.27% |           3     13.64%     90.91% |           1      4.55%     95.45% |           0      0.00%     95.45% |           1      4.55%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           22                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         536      6.03%      6.03% |         591      6.65%     12.68% |         611      6.87%     19.55% |         543      6.11%     25.66% |         568      6.39%     32.04% |         597      6.71%     38.76% |         579      6.51%     45.27% |         522      5.87%     51.14% |         609      6.85%     57.99% |         449      5.05%     63.04% |         485      5.45%     68.50% |         532      5.98%     74.48% |         553      6.22%     80.70% |         560      6.30%     87.00% |         599      6.74%     93.74% |         557      6.26%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         8891                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10014      6.13%      6.13% |       10155      6.22%     12.35% |        9954      6.09%     18.44% |       10208      6.25%     24.69% |        9839      6.02%     30.71% |        9697      5.94%     36.65% |        9782      5.99%     42.64% |        9981      6.11%     48.75% |       10024      6.14%     54.88% |        9798      6.00%     60.88% |       11263      6.89%     67.78% |       10646      6.52%     74.29% |       11016      6.74%     81.04% |       10552      6.46%     87.50% |       10948      6.70%     94.20% |        9477      5.80%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       163354                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1239      5.77%      5.77% |        1291      6.01%     11.78% |        1352      6.30%     18.08% |        1338      6.23%     24.31% |        1242      5.78%     30.10% |        1174      5.47%     35.57% |        1129      5.26%     40.82% |        1294      6.03%     46.85% |        1195      5.57%     52.42% |        1235      5.75%     58.17% |        1821      8.48%     66.65% |        1186      5.52%     72.18% |        1791      8.34%     80.52% |        1086      5.06%     85.58% |        1836      8.55%     94.13% |        1261      5.87%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        21470                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        3851      6.35%      6.35% |        3872      6.39%     12.74% |        3731      6.16%     18.90% |        3822      6.31%     25.21% |        3695      6.10%     31.31% |        3715      6.13%     37.44% |        3726      6.15%     43.59% |        3790      6.25%     49.84% |        3845      6.35%     56.19% |        3666      6.05%     62.23% |        3770      6.22%     68.46% |        3737      6.17%     74.62% |        3814      6.29%     80.92% |        3878      6.40%     87.32% |        3870      6.39%     93.70% |        3816      6.30%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        60598                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2768      6.23%      6.23% |        2660      5.99%     12.22% |        2663      6.00%     18.22% |        2765      6.23%     24.44% |        2654      5.98%     30.42% |        2766      6.23%     36.65% |        2806      6.32%     42.97% |        2837      6.39%     49.35% |        2856      6.43%     55.78% |        2736      6.16%     61.94% |        2781      6.26%     68.21% |        2789      6.28%     74.49% |        2854      6.43%     80.91% |        2848      6.41%     87.33% |        2821      6.35%     93.68% |        2808      6.32%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        44412                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.99%      3.99% |          70      3.99%      7.97% |          98      5.58%     13.55% |          98      5.58%     19.13% |          98      5.58%     24.72% |         140      7.97%     32.69% |         140      7.97%     40.66% |         140      7.97%     48.63% |         136      7.74%     56.38% |         136      7.74%     64.12% |         136      7.74%     71.87% |         130      7.40%     79.27% |         112      6.38%     85.65% |         112      6.38%     92.03% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1756                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     18.18%     18.18% |           2     18.18%     36.36% |           2     18.18%     54.55% |           5     45.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       47751      6.22%      6.22% |       47821      6.22%     12.44% |       47463      6.18%     18.62% |       48051      6.25%     24.87% |       47296      6.16%     31.03% |       47262      6.15%     37.18% |       47400      6.17%     43.35% |       47794      6.22%     49.57% |       47849      6.23%     55.80% |       47350      6.16%     61.96% |       49528      6.45%     68.41% |       48297      6.29%     74.70% |       49512      6.44%     81.14% |       48348      6.29%     87.43% |       49283      6.41%     93.85% |       47266      6.15%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       768271                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           5      5.21%      5.21% |           8      8.33%     13.54% |           9      9.38%     22.92% |           7      7.29%     30.21% |           5      5.21%     35.42% |           6      6.25%     41.67% |           7      7.29%     48.96% |           9      9.38%     58.33% |           7      7.29%     65.62% |           7      7.29%     72.92% |           5      5.21%     78.12% |           8      8.33%     86.46% |           4      4.17%     90.62% |           1      1.04%     91.67% |           6      6.25%     97.92% |           2      2.08%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           96                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          22      5.87%      5.87% |          27      7.20%     13.07% |          18      4.80%     17.87% |          24      6.40%     24.27% |          23      6.13%     30.40% |          28      7.47%     37.87% |          16      4.27%     42.13% |          22      5.87%     48.00% |          27      7.20%     55.20% |          24      6.40%     61.60% |          25      6.67%     68.27% |          21      5.60%     73.87% |          27      7.20%     81.07% |          23      6.13%     87.20% |          24      6.40%     93.60% |          24      6.40%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          375                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7183      6.28%      6.28% |        7159      6.26%     12.54% |        7034      6.15%     18.69% |        7162      6.26%     24.95% |        6947      6.07%     31.02% |        7114      6.22%     37.24% |        7137      6.24%     43.48% |        7181      6.28%     49.76% |        7344      6.42%     56.18% |        6882      6.02%     62.19% |        7069      6.18%     68.37% |        7088      6.20%     74.57% |        7255      6.34%     80.91% |        7311      6.39%     87.30% |        7320      6.40%     93.70% |        7208      6.30%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       114394                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           0      0.00%      0.00% |           6     15.38%     15.38% |           4     10.26%     25.64% |           2      5.13%     30.77% |           1      2.56%     33.33% |           3      7.69%     41.03% |           3      7.69%     48.72% |           3      7.69%     56.41% |           3      7.69%     64.10% |           4     10.26%     74.36% |           2      5.13%     79.49% |           3      7.69%     87.18% |           1      2.56%     89.74% |           0      0.00%     89.74% |           2      5.13%     94.87% |           2      5.13%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           39                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           5      8.77%      8.77% |           2      3.51%     12.28% |           5      8.77%     21.05% |           5      8.77%     29.82% |           4      7.02%     36.84% |           3      5.26%     42.11% |           4      7.02%     49.12% |           6     10.53%     59.65% |           4      7.02%     66.67% |           3      5.26%     71.93% |           3      5.26%     77.19% |           5      8.77%     85.96% |           3      5.26%     91.23% |           1      1.75%     92.98% |           4      7.02%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           57                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          22      6.27%      6.27% |          25      7.12%     13.39% |          17      4.84%     18.23% |          22      6.27%     24.50% |          21      5.98%     30.48% |          26      7.41%     37.89% |          13      3.70%     41.60% |          21      5.98%     47.58% |          26      7.41%     54.99% |          22      6.27%     61.25% |          23      6.55%     67.81% |          20      5.70%     73.50% |          24      6.84%     80.34% |          22      6.27%     86.61% |          23      6.55%     93.16% |          24      6.84%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          351                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           2      8.33%      8.33% |           1      4.17%     12.50% |           2      8.33%     20.83% |           2      8.33%     29.17% |           2      8.33%     37.50% |           3     12.50%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |           2      8.33%     66.67% |           2      8.33%     75.00% |           1      4.17%     79.17% |           3     12.50%     91.67% |           1      4.17%     95.83% |           1      4.17%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           24                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         536      6.03%      6.03% |         591      6.65%     12.68% |         611      6.87%     19.55% |         543      6.11%     25.66% |         568      6.39%     32.04% |         597      6.71%     38.76% |         579      6.51%     45.27% |         522      5.87%     51.14% |         609      6.85%     57.99% |         449      5.05%     63.04% |         485      5.45%     68.50% |         532      5.98%     74.48% |         553      6.22%     80.70% |         560      6.30%     87.00% |         599      6.74%     93.74% |         557      6.26%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         8891                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1      4.55%      4.55% |           1      4.55%      9.09% |           2      9.09%     18.18% |           1      4.55%     22.73% |           2      9.09%     31.82% |           2      9.09%     40.91% |           3     13.64%     54.55% |           1      4.55%     59.09% |           0      0.00%     59.09% |           0      0.00%     59.09% |           3     13.64%     72.73% |           1      4.55%     77.27% |           3     13.64%     90.91% |           1      4.55%     95.45% |           0      0.00%     95.45% |           1      4.55%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           22                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1      4.55%      4.55% |           1      4.55%      9.09% |           2      9.09%     18.18% |           1      4.55%     22.73% |           2      9.09%     31.82% |           2      9.09%     40.91% |           3     13.64%     54.55% |           1      4.55%     59.09% |           0      0.00%     59.09% |           0      0.00%     59.09% |           3     13.64%     72.73% |           1      4.55%     77.27% |           3     13.64%     90.91% |           1      4.55%     95.45% |           0      0.00%     95.45% |           1      4.55%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           22                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29106      6.26%      6.26% |       28894      6.22%     12.48% |       28643      6.16%     18.65% |       29056      6.25%     24.90% |       28761      6.19%     31.09% |       28966      6.23%     37.32% |       29052      6.25%     43.57% |       29078      6.26%     49.83% |       29220      6.29%     56.12% |       28949      6.23%     62.35% |       29044      6.25%     68.60% |       29106      6.26%     74.87% |       29327      6.31%     81.18% |       29281      6.30%     87.48% |       29078      6.26%     93.74% |       29107      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       464668                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1347      6.38%      6.38% |        1355      6.42%     12.80% |        1489      7.05%     19.85% |        1289      6.11%     25.96% |        1350      6.40%     32.35% |        1327      6.29%     38.64% |        1280      6.06%     44.70% |        1286      6.09%     50.80% |        1351      6.40%     57.20% |        1162      5.50%     62.70% |        1245      5.90%     68.60% |        1264      5.99%     74.59% |        1226      5.81%     80.39% |        1293      6.13%     86.52% |        1506      7.13%     93.65% |        1340      6.35%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21110                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        8316      6.22%      6.22% |        8405      6.28%     12.50% |        8435      6.31%     18.80% |        8387      6.27%     25.07% |        8390      6.27%     31.34% |        8377      6.26%     37.61% |        8389      6.27%     43.88% |        8390      6.27%     50.15% |        8345      6.24%     56.39% |        8317      6.22%     62.60% |        8350      6.24%     68.85% |        8311      6.21%     75.06% |        8315      6.22%     81.27% |        8366      6.25%     87.53% |        8345      6.24%     93.76% |        8342      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       133780                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.94%      3.94% |          42      3.94%      7.87% |          70      6.56%     14.43% |          56      5.25%     19.68% |          56      5.25%     24.93% |          84      7.87%     32.80% |          84      7.87%     40.67% |          84      7.87%     48.55% |          82      7.69%     56.23% |          82      7.69%     63.92% |          82      7.69%     71.60% |          79      7.40%     79.01% |          70      6.56%     85.57% |          70      6.56%     92.13% |          42      3.94%     96.06% |          42      3.94%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1067                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       48675      6.21%      6.21% |       48745      6.22%     12.44% |       48384      6.18%     18.61% |       48989      6.25%     24.87% |       48232      6.16%     31.03% |       48214      6.16%     37.18% |       48352      6.17%     43.35% |       48743      6.22%     49.58% |       48786      6.23%     55.81% |       48301      6.17%     61.97% |       50480      6.44%     68.42% |       49254      6.29%     74.71% |       50449      6.44%     81.15% |       49285      6.29%     87.44% |       50207      6.41%     93.85% |       48187      6.15%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       783283                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.02%      4.02% |          70      4.02%      8.03% |          96      5.51%     13.54% |          97      5.57%     19.10% |          96      5.51%     24.61% |         139      7.97%     32.59% |         139      7.97%     40.56% |         139      7.97%     48.54% |         136      7.80%     56.34% |         136      7.80%     64.14% |         133      7.63%     71.77% |         130      7.46%     79.23% |         112      6.43%     85.66% |         111      6.37%     92.03% |          70      4.02%     96.04% |          69      3.96%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1743                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     15.38%     15.38% |           1      7.69%     23.08% |           2     15.38%     38.46% |           1      7.69%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           0      0.00%     61.54% |           0      0.00%     61.54% |           3     23.08%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           1      7.69%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           13                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     15.38%     15.38% |           1      7.69%     23.08% |           2     15.38%     38.46% |           1      7.69%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           0      0.00%     61.54% |           0      0.00%     61.54% |           3     23.08%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           1      7.69%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           13                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.02%      4.02% |          70      4.02%      8.03% |          96      5.51%     13.54% |          97      5.57%     19.10% |          96      5.51%     24.61% |         139      7.97%     32.59% |         139      7.97%     40.56% |         139      7.97%     48.54% |         136      7.80%     56.34% |         136      7.80%     64.14% |         133      7.63%     71.77% |         130      7.46%     79.23% |         112      6.43%     85.66% |         111      6.37%     92.03% |          70      4.02%     96.04% |          69      3.96%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1743                      

---------- End Simulation Statistics   ----------
