
TIMER_LED_CONTROL_PWM.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000022a6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  000022a6  0000233a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000d  00800078  00800078  00002352  2**0
                  ALLOC
  3 .stab         00002118  00000000  00000000  00002354  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001305  00000000  00000000  0000446c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005771  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000058b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00005a21  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000766a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008555  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009304  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009464  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000096f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009ebf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 2b 10 	jmp	0x2056	; 0x2056 <__vector_10>
      2c:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 0f 07 	jmp	0xe1e	; 0xe1e <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 ea       	ldi	r30, 0xA6	; 166
      68:	f2 e2       	ldi	r31, 0x22	; 34
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a5 38       	cpi	r26, 0x85	; 133
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 91 10 	call	0x2122	; 0x2122 <main>
      8a:	0c 94 51 11 	jmp	0x22a2	; 0x22a2 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 1a 11 	jmp	0x2234	; 0x2234 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e7       	ldi	r26, 0x70	; 112
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 36 11 	jmp	0x226c	; 0x226c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 26 11 	jmp	0x224c	; 0x224c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 42 11 	jmp	0x2284	; 0x2284 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 26 11 	jmp	0x224c	; 0x224c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 42 11 	jmp	0x2284	; 0x2284 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 1a 11 	jmp	0x2234	; 0x2234 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e7       	ldi	r24, 0x70	; 112
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 36 11 	jmp	0x226c	; 0x226c <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 26 11 	jmp	0x224c	; 0x224c <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 42 11 	jmp	0x2284	; 0x2284 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 26 11 	jmp	0x224c	; 0x224c <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 42 11 	jmp	0x2284	; 0x2284 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 26 11 	jmp	0x224c	; 0x224c <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 42 11 	jmp	0x2284	; 0x2284 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 2a 11 	jmp	0x2254	; 0x2254 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 46 11 	jmp	0x228c	; 0x228c <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <ADC_voidInit>:
	 * @brief this function is used to initialize ADC and prepare it for conversions starting .
	 * @param void
	 * @return void
	 */
	void ADC_voidInit  			   ( void )
	{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
											/* 1- REFERENCE SELECTION : AVCC with external capacitor at AREF pin */

		CLR_BIT ( ADMUX , ADMUX_REFS1 ) ;
     b4e:	a7 e2       	ldi	r26, 0x27	; 39
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e7 e2       	ldi	r30, 0x27	; 39
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	8f 77       	andi	r24, 0x7F	; 127
     b5a:	8c 93       	st	X, r24
		SET_BIT ( ADMUX , ADMUX_REFS0 ) ;
     b5c:	a7 e2       	ldi	r26, 0x27	; 39
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	e7 e2       	ldi	r30, 0x27	; 39
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	80 64       	ori	r24, 0x40	; 64
     b68:	8c 93       	st	X, r24
	#if 			ADC_u8RESOLUTION == EIGHT_BITS

											/* 2- PREPARE : LEFT ADJUST : 8_BITS RESOLUTION */

		SET_BIT ( ADMUX , ADMUX_ADLAR ) ; 						// LEFT ADJUST
     b6a:	a7 e2       	ldi	r26, 0x27	; 39
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e7 e2       	ldi	r30, 0x27	; 39
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	80 62       	ori	r24, 0x20	; 32
     b76:	8c 93       	st	X, r24

	#endif

											/* 3- CHECK ON PRESCULAR CONFIGURATION SETTINGS  */

		ADCSRA &= PRESCALER_MASK  ; 					// CLEAR THE PRESCALER BITS
     b78:	a6 e2       	ldi	r26, 0x26	; 38
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	e6 e2       	ldi	r30, 0x26	; 38
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	88 7f       	andi	r24, 0xF8	; 248
     b84:	8c 93       	st	X, r24
		ADCSRA |= ADC_u8PRESCALER ;
     b86:	a6 e2       	ldi	r26, 0x26	; 38
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	e6 e2       	ldi	r30, 0x26	; 38
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	87 60       	ori	r24, 0x07	; 7
     b92:	8c 93       	st	X, r24

											/* 4- ADC ENABLE */

		SET_BIT ( ADCSRA , ADCSRA_ADEN ) ;
     b94:	a6 e2       	ldi	r26, 0x26	; 38
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	e6 e2       	ldi	r30, 0x26	; 38
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	80 68       	ori	r24, 0x80	; 128
     ba0:	8c 93       	st	X, r24

	}
     ba2:	cf 91       	pop	r28
     ba4:	df 91       	pop	r29
     ba6:	08 95       	ret

00000ba8 <ADC_u8StartSingleConversionSynch>:
	 * @param copy_Channel : the required analog channel to convert , choose from options @ADC_Channel_t
	 * @param copy_pu16DigitalResult : out parameter for the digital result
	 * @return error state
	 */
	uint16 ADC_u8StartSingleConversionSynch ( ADC_Channel_t copy_Channel , uint16* copy_pu16DigitalResult )
	{
     ba8:	df 93       	push	r29
     baa:	cf 93       	push	r28
     bac:	cd b7       	in	r28, 0x3d	; 61
     bae:	de b7       	in	r29, 0x3e	; 62
     bb0:	28 97       	sbiw	r28, 0x08	; 8
     bb2:	0f b6       	in	r0, 0x3f	; 63
     bb4:	f8 94       	cli
     bb6:	de bf       	out	0x3e, r29	; 62
     bb8:	0f be       	out	0x3f, r0	; 63
     bba:	cd bf       	out	0x3d, r28	; 61
     bbc:	8e 83       	std	Y+6, r24	; 0x06
     bbe:	78 87       	std	Y+8, r23	; 0x08
     bc0:	6f 83       	std	Y+7, r22	; 0x07
		uint8 Local_u8ErrorState = OK ;
     bc2:	1d 82       	std	Y+5, r1	; 0x05
		if ( copy_pu16DigitalResult != NULL )
     bc4:	8f 81       	ldd	r24, Y+7	; 0x07
     bc6:	98 85       	ldd	r25, Y+8	; 0x08
     bc8:	00 97       	sbiw	r24, 0x00	; 0
     bca:	09 f4       	brne	.+2      	; 0xbce <ADC_u8StartSingleConversionSynch+0x26>
     bcc:	6a c0       	rjmp	.+212    	; 0xca2 <ADC_u8StartSingleConversionSynch+0xfa>
		{
			if ( ADC_u8BusyFlag == IDLE )
     bce:	80 91 7f 00 	lds	r24, 0x007F
     bd2:	88 23       	and	r24, r24
     bd4:	09 f0       	breq	.+2      	; 0xbd8 <ADC_u8StartSingleConversionSynch+0x30>
     bd6:	62 c0       	rjmp	.+196    	; 0xc9c <ADC_u8StartSingleConversionSynch+0xf4>
			{
				uint32 Local_u32Counter = 0u ;
     bd8:	19 82       	std	Y+1, r1	; 0x01
     bda:	1a 82       	std	Y+2, r1	; 0x02
     bdc:	1b 82       	std	Y+3, r1	; 0x03
     bde:	1c 82       	std	Y+4, r1	; 0x04

										/* ADC IS NOW BUSY */

				ADC_u8BusyFlag = BUSY ;
     be0:	81 e0       	ldi	r24, 0x01	; 1
     be2:	80 93 7f 00 	sts	0x007F, r24

										/* 1- SET THE REQUIRED CHANNEL */

				ADMUX &= CHANNEL_SELECTION_MASK ;				/* Clear the channel selection bits */
     be6:	a7 e2       	ldi	r26, 0x27	; 39
     be8:	b0 e0       	ldi	r27, 0x00	; 0
     bea:	e7 e2       	ldi	r30, 0x27	; 39
     bec:	f0 e0       	ldi	r31, 0x00	; 0
     bee:	80 81       	ld	r24, Z
     bf0:	80 7e       	andi	r24, 0xE0	; 224
     bf2:	8c 93       	st	X, r24
				ADMUX |= copy_Channel ;
     bf4:	a7 e2       	ldi	r26, 0x27	; 39
     bf6:	b0 e0       	ldi	r27, 0x00	; 0
     bf8:	e7 e2       	ldi	r30, 0x27	; 39
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	90 81       	ld	r25, Z
     bfe:	8e 81       	ldd	r24, Y+6	; 0x06
     c00:	89 2b       	or	r24, r25
     c02:	8c 93       	st	X, r24

										/* 2- SRART CONVERSION */

				SET_BIT ( ADCSRA , ADCSRA_ADSC ) ;
     c04:	a6 e2       	ldi	r26, 0x26	; 38
     c06:	b0 e0       	ldi	r27, 0x00	; 0
     c08:	e6 e2       	ldi	r30, 0x26	; 38
     c0a:	f0 e0       	ldi	r31, 0x00	; 0
     c0c:	80 81       	ld	r24, Z
     c0e:	80 64       	ori	r24, 0x40	; 64
     c10:	8c 93       	st	X, r24
     c12:	0b c0       	rjmp	.+22     	; 0xc2a <ADC_u8StartSingleConversionSynch+0x82>

										/* 3- Wait (Block) until conversion is completed or the time out has not passed yet */

				while (( GET_BIT ( ADCSRA , ADCSRA_ADIF) == 0 ) && (Local_u32Counter < ADC_u32TIMEOUT_COUNT ) )
				{
					Local_u32Counter ++ ;
     c14:	89 81       	ldd	r24, Y+1	; 0x01
     c16:	9a 81       	ldd	r25, Y+2	; 0x02
     c18:	ab 81       	ldd	r26, Y+3	; 0x03
     c1a:	bc 81       	ldd	r27, Y+4	; 0x04
     c1c:	01 96       	adiw	r24, 0x01	; 1
     c1e:	a1 1d       	adc	r26, r1
     c20:	b1 1d       	adc	r27, r1
     c22:	89 83       	std	Y+1, r24	; 0x01
     c24:	9a 83       	std	Y+2, r25	; 0x02
     c26:	ab 83       	std	Y+3, r26	; 0x03
     c28:	bc 83       	std	Y+4, r27	; 0x04

				SET_BIT ( ADCSRA , ADCSRA_ADSC ) ;

										/* 3- Wait (Block) until conversion is completed or the time out has not passed yet */

				while (( GET_BIT ( ADCSRA , ADCSRA_ADIF) == 0 ) && (Local_u32Counter < ADC_u32TIMEOUT_COUNT ) )
     c2a:	e6 e2       	ldi	r30, 0x26	; 38
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	82 95       	swap	r24
     c32:	8f 70       	andi	r24, 0x0F	; 15
     c34:	88 2f       	mov	r24, r24
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	81 70       	andi	r24, 0x01	; 1
     c3a:	90 70       	andi	r25, 0x00	; 0
     c3c:	00 97       	sbiw	r24, 0x00	; 0
     c3e:	61 f4       	brne	.+24     	; 0xc58 <ADC_u8StartSingleConversionSynch+0xb0>
     c40:	89 81       	ldd	r24, Y+1	; 0x01
     c42:	9a 81       	ldd	r25, Y+2	; 0x02
     c44:	ab 81       	ldd	r26, Y+3	; 0x03
     c46:	bc 81       	ldd	r27, Y+4	; 0x04
     c48:	88 38       	cpi	r24, 0x88	; 136
     c4a:	23 e1       	ldi	r18, 0x13	; 19
     c4c:	92 07       	cpc	r25, r18
     c4e:	20 e0       	ldi	r18, 0x00	; 0
     c50:	a2 07       	cpc	r26, r18
     c52:	20 e0       	ldi	r18, 0x00	; 0
     c54:	b2 07       	cpc	r27, r18
     c56:	f0 f2       	brcs	.-68     	; 0xc14 <ADC_u8StartSingleConversionSynch+0x6c>
				{
					Local_u32Counter ++ ;
				}
				if ( Local_u32Counter == ADC_u32TIMEOUT_COUNT )
     c58:	89 81       	ldd	r24, Y+1	; 0x01
     c5a:	9a 81       	ldd	r25, Y+2	; 0x02
     c5c:	ab 81       	ldd	r26, Y+3	; 0x03
     c5e:	bc 81       	ldd	r27, Y+4	; 0x04
     c60:	88 38       	cpi	r24, 0x88	; 136
     c62:	23 e1       	ldi	r18, 0x13	; 19
     c64:	92 07       	cpc	r25, r18
     c66:	20 e0       	ldi	r18, 0x00	; 0
     c68:	a2 07       	cpc	r26, r18
     c6a:	20 e0       	ldi	r18, 0x00	; 0
     c6c:	b2 07       	cpc	r27, r18
     c6e:	19 f4       	brne	.+6      	; 0xc76 <ADC_u8StartSingleConversionSynch+0xce>
				{
								/* LOOP IS BROKEN BECAUSE TIME OUT HAS PASSED */

					Local_u8ErrorState = TIMEOUT_ERR ;
     c70:	83 e0       	ldi	r24, 0x03	; 3
     c72:	8d 83       	std	Y+5, r24	; 0x05
     c74:	18 c0       	rjmp	.+48     	; 0xca6 <ADC_u8StartSingleConversionSynch+0xfe>
				}
				else     		/* LOOP IS BROKEN BECAUSE FLAG IS RAISED */
				{
											/* 4- CLEAR THE FLAG */

					SET_BIT ( ADCSRA , ADCSRA_ADIF ) ;
     c76:	a6 e2       	ldi	r26, 0x26	; 38
     c78:	b0 e0       	ldi	r27, 0x00	; 0
     c7a:	e6 e2       	ldi	r30, 0x26	; 38
     c7c:	f0 e0       	ldi	r31, 0x00	; 0
     c7e:	80 81       	ld	r24, Z
     c80:	80 61       	ori	r24, 0x10	; 16
     c82:	8c 93       	st	X, r24
											/* 5- READ THE DATA */

					#if 			ADC_u8RESOLUTION == EIGHT_BITS
							// IN 8-BIT RESOLUTION ( ADC READONG == ADCH )

						*copy_pu16DigitalResult =  (uint16)ADCH ;
     c84:	e5 e2       	ldi	r30, 0x25	; 37
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	80 81       	ld	r24, Z
     c8a:	88 2f       	mov	r24, r24
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	ef 81       	ldd	r30, Y+7	; 0x07
     c90:	f8 85       	ldd	r31, Y+8	; 0x08
     c92:	91 83       	std	Z+1, r25	; 0x01
     c94:	80 83       	st	Z, r24
						*copy_pu16DigitalResult =  ADC ;

					#endif
									/*TASK IS DONE , ADC IS NOW IDLE */

						ADC_u8BusyFlag = IDLE ;
     c96:	10 92 7f 00 	sts	0x007F, r1
     c9a:	05 c0       	rjmp	.+10     	; 0xca6 <ADC_u8StartSingleConversionSynch+0xfe>
				}
			}
			else
			{
				Local_u8ErrorState = BUSY_ERR ;
     c9c:	84 e0       	ldi	r24, 0x04	; 4
     c9e:	8d 83       	std	Y+5, r24	; 0x05
     ca0:	02 c0       	rjmp	.+4      	; 0xca6 <ADC_u8StartSingleConversionSynch+0xfe>
			}
		}
		else
		{
			Local_u8ErrorState = NULL_PTR ;
     ca2:	82 e0       	ldi	r24, 0x02	; 2
     ca4:	8d 83       	std	Y+5, r24	; 0x05
		}

		return Local_u8ErrorState ;
     ca6:	8d 81       	ldd	r24, Y+5	; 0x05
     ca8:	88 2f       	mov	r24, r24
     caa:	90 e0       	ldi	r25, 0x00	; 0

	}
     cac:	28 96       	adiw	r28, 0x08	; 8
     cae:	0f b6       	in	r0, 0x3f	; 63
     cb0:	f8 94       	cli
     cb2:	de bf       	out	0x3e, r29	; 62
     cb4:	0f be       	out	0x3f, r0	; 63
     cb6:	cd bf       	out	0x3d, r28	; 61
     cb8:	cf 91       	pop	r28
     cba:	df 91       	pop	r29
     cbc:	08 95       	ret

00000cbe <ADC_u8StartSingleConversionAsynch>:
	 * @param void(*copy_pvNotification)(void) : out parameter for the ISR function
	 * @return error state
	 */
	uint16 ADC_u8StartSingleConversionAsynch ( ADC_Channel_t copy_Channel , uint16* copy_pu16DigitalResult , void(*copy_pvNotification)(void) )

	{
     cbe:	df 93       	push	r29
     cc0:	cf 93       	push	r28
     cc2:	00 d0       	rcall	.+0      	; 0xcc4 <ADC_u8StartSingleConversionAsynch+0x6>
     cc4:	00 d0       	rcall	.+0      	; 0xcc6 <ADC_u8StartSingleConversionAsynch+0x8>
     cc6:	00 d0       	rcall	.+0      	; 0xcc8 <ADC_u8StartSingleConversionAsynch+0xa>
     cc8:	cd b7       	in	r28, 0x3d	; 61
     cca:	de b7       	in	r29, 0x3e	; 62
     ccc:	8a 83       	std	Y+2, r24	; 0x02
     cce:	7c 83       	std	Y+4, r23	; 0x04
     cd0:	6b 83       	std	Y+3, r22	; 0x03
     cd2:	5e 83       	std	Y+6, r21	; 0x06
     cd4:	4d 83       	std	Y+5, r20	; 0x05
		ADC_u8AsynchType = SINGLE ;
     cd6:	10 92 80 00 	sts	0x0080, r1
		uint8 Local_u8ErrorState = OK ;
     cda:	19 82       	std	Y+1, r1	; 0x01
		if ( ( copy_pu16DigitalResult != NULL ) && ( copy_pvNotification != NULL ) )
     cdc:	8b 81       	ldd	r24, Y+3	; 0x03
     cde:	9c 81       	ldd	r25, Y+4	; 0x04
     ce0:	00 97       	sbiw	r24, 0x00	; 0
     ce2:	c1 f1       	breq	.+112    	; 0xd54 <ADC_u8StartSingleConversionAsynch+0x96>
     ce4:	8d 81       	ldd	r24, Y+5	; 0x05
     ce6:	9e 81       	ldd	r25, Y+6	; 0x06
     ce8:	00 97       	sbiw	r24, 0x00	; 0
     cea:	a1 f1       	breq	.+104    	; 0xd54 <ADC_u8StartSingleConversionAsynch+0x96>
		{
			if ( ADC_u8BusyFlag == IDLE )
     cec:	80 91 7f 00 	lds	r24, 0x007F
     cf0:	88 23       	and	r24, r24
     cf2:	69 f5       	brne	.+90     	; 0xd4e <ADC_u8StartSingleConversionAsynch+0x90>
			{
													/* ADC IS BUSY */

				ADC_u8BusyFlag = BUSY ;
     cf4:	81 e0       	ldi	r24, 0x01	; 1
     cf6:	80 93 7f 00 	sts	0x007F, r24

					/* CONVERT THE DIGITAL RESULT AND THE NOTIFICATION FUNCTION LOCAL VARIABLES INTO GLOBAL */

				ADC_pu16DigitalResult  = copy_pu16DigitalResult ;
     cfa:	8b 81       	ldd	r24, Y+3	; 0x03
     cfc:	9c 81       	ldd	r25, Y+4	; 0x04
     cfe:	90 93 7c 00 	sts	0x007C, r25
     d02:	80 93 7b 00 	sts	0x007B, r24
				ADC_pvNotificationFunc = copy_pvNotification ;
     d06:	8d 81       	ldd	r24, Y+5	; 0x05
     d08:	9e 81       	ldd	r25, Y+6	; 0x06
     d0a:	90 93 7e 00 	sts	0x007E, r25
     d0e:	80 93 7d 00 	sts	0x007D, r24



													/* 1- SET THE REQUIRED CHANNEL */

				ADMUX &= CHANNEL_SELECTION_MASK ;
     d12:	a7 e2       	ldi	r26, 0x27	; 39
     d14:	b0 e0       	ldi	r27, 0x00	; 0
     d16:	e7 e2       	ldi	r30, 0x27	; 39
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	80 81       	ld	r24, Z
     d1c:	80 7e       	andi	r24, 0xE0	; 224
     d1e:	8c 93       	st	X, r24
				ADMUX |= copy_Channel ;
     d20:	a7 e2       	ldi	r26, 0x27	; 39
     d22:	b0 e0       	ldi	r27, 0x00	; 0
     d24:	e7 e2       	ldi	r30, 0x27	; 39
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	90 81       	ld	r25, Z
     d2a:	8a 81       	ldd	r24, Y+2	; 0x02
     d2c:	89 2b       	or	r24, r25
     d2e:	8c 93       	st	X, r24

													/* 2- SRART CONVERSION */

				SET_BIT ( ADCSRA , ADCSRA_ADSC ) ;
     d30:	a6 e2       	ldi	r26, 0x26	; 38
     d32:	b0 e0       	ldi	r27, 0x00	; 0
     d34:	e6 e2       	ldi	r30, 0x26	; 38
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	80 64       	ori	r24, 0x40	; 64
     d3c:	8c 93       	st	X, r24

													/* 3- ENABLE ADC CONVERSION COMPLETE INTERRUPT */

				SET_BIT( ADCSRA , ADCSRA_ADIE ) ;
     d3e:	a6 e2       	ldi	r26, 0x26	; 38
     d40:	b0 e0       	ldi	r27, 0x00	; 0
     d42:	e6 e2       	ldi	r30, 0x26	; 38
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	80 81       	ld	r24, Z
     d48:	88 60       	ori	r24, 0x08	; 8
     d4a:	8c 93       	st	X, r24
     d4c:	05 c0       	rjmp	.+10     	; 0xd58 <ADC_u8StartSingleConversionAsynch+0x9a>

			}
			else
			{
				Local_u8ErrorState = BUSY_ERR ;
     d4e:	84 e0       	ldi	r24, 0x04	; 4
     d50:	89 83       	std	Y+1, r24	; 0x01
     d52:	02 c0       	rjmp	.+4      	; 0xd58 <ADC_u8StartSingleConversionAsynch+0x9a>
			}
		}
		else
		{
			Local_u8ErrorState = NULL_PTR ;
     d54:	82 e0       	ldi	r24, 0x02	; 2
     d56:	89 83       	std	Y+1, r24	; 0x01
		}

		return Local_u8ErrorState ;
     d58:	89 81       	ldd	r24, Y+1	; 0x01
     d5a:	88 2f       	mov	r24, r24
     d5c:	90 e0       	ldi	r25, 0x00	; 0
	}
     d5e:	26 96       	adiw	r28, 0x06	; 6
     d60:	0f b6       	in	r0, 0x3f	; 63
     d62:	f8 94       	cli
     d64:	de bf       	out	0x3e, r29	; 62
     d66:	0f be       	out	0x3f, r0	; 63
     d68:	cd bf       	out	0x3d, r28	; 61
     d6a:	cf 91       	pop	r28
     d6c:	df 91       	pop	r29
     d6e:	08 95       	ret

00000d70 <ADC_u8StartChainConversionAsynch>:
	 * @brief this function is used to start Chain channel Asynch. conversions and get back with the result
	 * @param copy_Channel : the required struct pointer @ADC_Chain_t
	 * @return error state
	 */
	uint8  ADC_u8StartChainConversionAsynch 	 	 (const ADC_Chain_t *copy_ChainData)
	{
     d70:	df 93       	push	r29
     d72:	cf 93       	push	r28
     d74:	00 d0       	rcall	.+0      	; 0xd76 <ADC_u8StartChainConversionAsynch+0x6>
     d76:	0f 92       	push	r0
     d78:	cd b7       	in	r28, 0x3d	; 61
     d7a:	de b7       	in	r29, 0x3e	; 62
     d7c:	9b 83       	std	Y+3, r25	; 0x03
     d7e:	8a 83       	std	Y+2, r24	; 0x02
		uint8 Local_u8ErrorState = OK ;
     d80:	19 82       	std	Y+1, r1	; 0x01
		if (	copy_ChainData != NULL	)
     d82:	8a 81       	ldd	r24, Y+2	; 0x02
     d84:	9b 81       	ldd	r25, Y+3	; 0x03
     d86:	00 97       	sbiw	r24, 0x00	; 0
     d88:	09 f4       	brne	.+2      	; 0xd8c <ADC_u8StartChainConversionAsynch+0x1c>
     d8a:	40 c0       	rjmp	.+128    	; 0xe0c <ADC_u8StartChainConversionAsynch+0x9c>
		{
			if (ADC_u8BusyFlag == IDLE)
     d8c:	80 91 7f 00 	lds	r24, 0x007F
     d90:	88 23       	and	r24, r24
     d92:	c9 f5       	brne	.+114    	; 0xe06 <ADC_u8StartChainConversionAsynch+0x96>
			{
														/* Set the ADC busy flag */
				ADC_u8BusyFlag = BUSY;
     d94:	81 e0       	ldi	r24, 0x01	; 1
     d96:	80 93 7f 00 	sts	0x007F, r24

				ADC_u8AsynchType = CHAIN;
     d9a:	81 e0       	ldi	r24, 0x01	; 1
     d9c:	80 93 80 00 	sts	0x0080, r24
														/* Save the parameters */

				ADC_pChainData = copy_ChainData ;
     da0:	8a 81       	ldd	r24, Y+2	; 0x02
     da2:	9b 81       	ldd	r25, Y+3	; 0x03
     da4:	90 93 79 00 	sts	0x0079, r25
     da8:	80 93 78 00 	sts	0x0078, r24

				ADC_u8ConversionIndex = 0u ;
     dac:	10 92 7a 00 	sts	0x007A, r1

														/* Set the FIRST ADC channel */
				ADMUX &= CHANNEL_SELECTION_MASK;
     db0:	a7 e2       	ldi	r26, 0x27	; 39
     db2:	b0 e0       	ldi	r27, 0x00	; 0
     db4:	e7 e2       	ldi	r30, 0x27	; 39
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	80 7e       	andi	r24, 0xE0	; 224
     dbc:	8c 93       	st	X, r24
				ADMUX |= ADC_pChainData->ChannelArr[ADC_u8ConversionIndex];
     dbe:	a7 e2       	ldi	r26, 0x27	; 39
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	e7 e2       	ldi	r30, 0x27	; 39
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	40 81       	ld	r20, Z
     dc8:	e0 91 78 00 	lds	r30, 0x0078
     dcc:	f0 91 79 00 	lds	r31, 0x0079
     dd0:	21 81       	ldd	r18, Z+1	; 0x01
     dd2:	32 81       	ldd	r19, Z+2	; 0x02
     dd4:	80 91 7a 00 	lds	r24, 0x007A
     dd8:	88 2f       	mov	r24, r24
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	f9 01       	movw	r30, r18
     dde:	e8 0f       	add	r30, r24
     de0:	f9 1f       	adc	r31, r25
     de2:	80 81       	ld	r24, Z
     de4:	84 2b       	or	r24, r20
     de6:	8c 93       	st	X, r24


														/* Enable ADC conversion complete interrupt AND START CONVERSIONt */
				SET_BIT(ADCSRA, ADCSRA_ADSC);
     de8:	a6 e2       	ldi	r26, 0x26	; 38
     dea:	b0 e0       	ldi	r27, 0x00	; 0
     dec:	e6 e2       	ldi	r30, 0x26	; 38
     dee:	f0 e0       	ldi	r31, 0x00	; 0
     df0:	80 81       	ld	r24, Z
     df2:	80 64       	ori	r24, 0x40	; 64
     df4:	8c 93       	st	X, r24
				SET_BIT(ADCSRA, ADCSRA_ADIE);
     df6:	a6 e2       	ldi	r26, 0x26	; 38
     df8:	b0 e0       	ldi	r27, 0x00	; 0
     dfa:	e6 e2       	ldi	r30, 0x26	; 38
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	88 60       	ori	r24, 0x08	; 8
     e02:	8c 93       	st	X, r24
     e04:	05 c0       	rjmp	.+10     	; 0xe10 <ADC_u8StartChainConversionAsynch+0xa0>
			}
			else
			{
				Local_u8ErrorState = BUSY_ERR ;
     e06:	84 e0       	ldi	r24, 0x04	; 4
     e08:	89 83       	std	Y+1, r24	; 0x01
     e0a:	02 c0       	rjmp	.+4      	; 0xe10 <ADC_u8StartChainConversionAsynch+0xa0>
			}
		}
		else
		{
			Local_u8ErrorState = NULL_PTR;
     e0c:	82 e0       	ldi	r24, 0x02	; 2
     e0e:	89 83       	std	Y+1, r24	; 0x01
		}
		return Local_u8ErrorState ;
     e10:	89 81       	ldd	r24, Y+1	; 0x01
	}
     e12:	0f 90       	pop	r0
     e14:	0f 90       	pop	r0
     e16:	0f 90       	pop	r0
     e18:	cf 91       	pop	r28
     e1a:	df 91       	pop	r29
     e1c:	08 95       	ret

00000e1e <__vector_16>:
	 */
												/* ADC CONVERSION COMPLETE ISR */

	void __vector_16 ( void )			__attribute__((signal)) ;
	void __vector_16 ( void )
	{
     e1e:	1f 92       	push	r1
     e20:	0f 92       	push	r0
     e22:	0f b6       	in	r0, 0x3f	; 63
     e24:	0f 92       	push	r0
     e26:	11 24       	eor	r1, r1
     e28:	2f 93       	push	r18
     e2a:	3f 93       	push	r19
     e2c:	4f 93       	push	r20
     e2e:	5f 93       	push	r21
     e30:	6f 93       	push	r22
     e32:	7f 93       	push	r23
     e34:	8f 93       	push	r24
     e36:	9f 93       	push	r25
     e38:	af 93       	push	r26
     e3a:	bf 93       	push	r27
     e3c:	ef 93       	push	r30
     e3e:	ff 93       	push	r31
     e40:	df 93       	push	r29
     e42:	cf 93       	push	r28
     e44:	cd b7       	in	r28, 0x3d	; 61
     e46:	de b7       	in	r29, 0x3e	; 62
		if (ADC_u8AsynchType == SINGLE)
     e48:	80 91 80 00 	lds	r24, 0x0080
     e4c:	88 23       	and	r24, r24
     e4e:	09 f5       	brne	.+66     	; 0xe92 <__vector_16+0x74>
		{
			#if 			ADC_u8RESOLUTION == EIGHT_BITS

							// IN 8-BIT RESOLUTION ( ADC READONG == ADCH )

					*ADC_pu16DigitalResult = (uint16)ADCH ;
     e50:	a0 91 7b 00 	lds	r26, 0x007B
     e54:	b0 91 7c 00 	lds	r27, 0x007C
     e58:	e5 e2       	ldi	r30, 0x25	; 37
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	88 2f       	mov	r24, r24
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	8d 93       	st	X+, r24
     e64:	9c 93       	st	X, r25
			#elif 			ADC_u8RESOLUTION == TEN_BITS
					*ADC_pu16DigitalResult = ADC ;
			#endif
							/* ADC INTERRUPT DISABLE */

			CLR_BIT(ADCSRA,ADCSRA_ADIE) ;
     e66:	a6 e2       	ldi	r26, 0x26	; 38
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	e6 e2       	ldi	r30, 0x26	; 38
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	87 7f       	andi	r24, 0xF7	; 247
     e72:	8c 93       	st	X, r24

							/*TASK IS DONE , ADC IS NOW IDLE */

			ADC_u8BusyFlag = IDLE ;
     e74:	10 92 7f 00 	sts	0x007F, r1

							/* INVOKE THE CALLBACK NOTIFICATION FUNCTION */

			if ( ADC_pvNotificationFunc != NULL )
     e78:	80 91 7d 00 	lds	r24, 0x007D
     e7c:	90 91 7e 00 	lds	r25, 0x007E
     e80:	00 97       	sbiw	r24, 0x00	; 0
     e82:	09 f4       	brne	.+2      	; 0xe86 <__vector_16+0x68>
     e84:	6d c0       	rjmp	.+218    	; 0xf60 <__vector_16+0x142>
			{
				ADC_pvNotificationFunc() ;
     e86:	e0 91 7d 00 	lds	r30, 0x007D
     e8a:	f0 91 7e 00 	lds	r31, 0x007E
     e8e:	09 95       	icall
     e90:	67 c0       	rjmp	.+206    	; 0xf60 <__vector_16+0x142>
			else
			{
				// DO NOTHING
			}
		}
		else if (ADC_u8AsynchType == CHAIN )
     e92:	80 91 80 00 	lds	r24, 0x0080
     e96:	81 30       	cpi	r24, 0x01	; 1
     e98:	09 f0       	breq	.+2      	; 0xe9c <__vector_16+0x7e>
     e9a:	62 c0       	rjmp	.+196    	; 0xf60 <__vector_16+0x142>
		{

			#if 			ADC_u8RESOLUTION == EIGHT_BITS

							// IN 8-BIT RESOLUTION ( ADC READONG == ADCH )
					ADC_pChainData -> ResultArr[ADC_u8ConversionIndex] = (uint16)ADCH ;
     e9c:	e0 91 78 00 	lds	r30, 0x0078
     ea0:	f0 91 79 00 	lds	r31, 0x0079
     ea4:	23 81       	ldd	r18, Z+3	; 0x03
     ea6:	34 81       	ldd	r19, Z+4	; 0x04
     ea8:	80 91 7a 00 	lds	r24, 0x007A
     eac:	88 2f       	mov	r24, r24
     eae:	90 e0       	ldi	r25, 0x00	; 0
     eb0:	88 0f       	add	r24, r24
     eb2:	99 1f       	adc	r25, r25
     eb4:	d9 01       	movw	r26, r18
     eb6:	a8 0f       	add	r26, r24
     eb8:	b9 1f       	adc	r27, r25
     eba:	e5 e2       	ldi	r30, 0x25	; 37
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	88 2f       	mov	r24, r24
     ec2:	90 e0       	ldi	r25, 0x00	; 0
     ec4:	11 96       	adiw	r26, 0x01	; 1
     ec6:	9c 93       	st	X, r25
     ec8:	8e 93       	st	-X, r24
			#elif 			ADC_u8RESOLUTION == TEN_BITS
					ADC_pChainData -> ResultArr[ADC_u8ConversionIndex] = ADC ;

			#endif

					ADC_u8ConversionIndex ++ ;
     eca:	80 91 7a 00 	lds	r24, 0x007A
     ece:	8f 5f       	subi	r24, 0xFF	; 255
     ed0:	80 93 7a 00 	sts	0x007A, r24

								/* If all samples have been taken, disable the ADC and call the callback function */
			if (ADC_u8ConversionIndex == ADC_pChainData->ConversionsNum)
     ed4:	e0 91 78 00 	lds	r30, 0x0078
     ed8:	f0 91 79 00 	lds	r31, 0x0079
     edc:	90 81       	ld	r25, Z
     ede:	80 91 7a 00 	lds	r24, 0x007A
     ee2:	98 17       	cp	r25, r24
     ee4:	d1 f4       	brne	.+52     	; 0xf1a <__vector_16+0xfc>
			{
				ADC_u8BusyFlag = IDLE;
     ee6:	10 92 7f 00 	sts	0x007F, r1

				CLR_BIT(ADCSRA, ADCSRA_ADIE);   				// DISABLE INTERRUPT
     eea:	a6 e2       	ldi	r26, 0x26	; 38
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	e6 e2       	ldi	r30, 0x26	; 38
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	87 7f       	andi	r24, 0xF7	; 247
     ef6:	8c 93       	st	X, r24

				if(ADC_pChainData->NotificationFunc != NULL)
     ef8:	e0 91 78 00 	lds	r30, 0x0078
     efc:	f0 91 79 00 	lds	r31, 0x0079
     f00:	85 81       	ldd	r24, Z+5	; 0x05
     f02:	96 81       	ldd	r25, Z+6	; 0x06
     f04:	00 97       	sbiw	r24, 0x00	; 0
     f06:	61 f1       	breq	.+88     	; 0xf60 <__vector_16+0x142>
				{
					ADC_pChainData->NotificationFunc() ;
     f08:	e0 91 78 00 	lds	r30, 0x0078
     f0c:	f0 91 79 00 	lds	r31, 0x0079
     f10:	05 80       	ldd	r0, Z+5	; 0x05
     f12:	f6 81       	ldd	r31, Z+6	; 0x06
     f14:	e0 2d       	mov	r30, r0
     f16:	09 95       	icall
     f18:	23 c0       	rjmp	.+70     	; 0xf60 <__vector_16+0x142>
				        			/* start the next conversion */
			else
			{
								/* Set the ADC channel */

				ADMUX &= CHANNEL_SELECTION_MASK;
     f1a:	a7 e2       	ldi	r26, 0x27	; 39
     f1c:	b0 e0       	ldi	r27, 0x00	; 0
     f1e:	e7 e2       	ldi	r30, 0x27	; 39
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	80 81       	ld	r24, Z
     f24:	80 7e       	andi	r24, 0xE0	; 224
     f26:	8c 93       	st	X, r24
				ADMUX |= ADC_pChainData->ChannelArr[ADC_u8ConversionIndex];
     f28:	a7 e2       	ldi	r26, 0x27	; 39
     f2a:	b0 e0       	ldi	r27, 0x00	; 0
     f2c:	e7 e2       	ldi	r30, 0x27	; 39
     f2e:	f0 e0       	ldi	r31, 0x00	; 0
     f30:	40 81       	ld	r20, Z
     f32:	e0 91 78 00 	lds	r30, 0x0078
     f36:	f0 91 79 00 	lds	r31, 0x0079
     f3a:	21 81       	ldd	r18, Z+1	; 0x01
     f3c:	32 81       	ldd	r19, Z+2	; 0x02
     f3e:	80 91 7a 00 	lds	r24, 0x007A
     f42:	88 2f       	mov	r24, r24
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	f9 01       	movw	r30, r18
     f48:	e8 0f       	add	r30, r24
     f4a:	f9 1f       	adc	r31, r25
     f4c:	80 81       	ld	r24, Z
     f4e:	84 2b       	or	r24, r20
     f50:	8c 93       	st	X, r24


								/* Start next conversion */
				SET_BIT(ADCSRA, ADCSRA_ADSC);
     f52:	a6 e2       	ldi	r26, 0x26	; 38
     f54:	b0 e0       	ldi	r27, 0x00	; 0
     f56:	e6 e2       	ldi	r30, 0x26	; 38
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	80 64       	ori	r24, 0x40	; 64
     f5e:	8c 93       	st	X, r24
			}
		}


	}
     f60:	cf 91       	pop	r28
     f62:	df 91       	pop	r29
     f64:	ff 91       	pop	r31
     f66:	ef 91       	pop	r30
     f68:	bf 91       	pop	r27
     f6a:	af 91       	pop	r26
     f6c:	9f 91       	pop	r25
     f6e:	8f 91       	pop	r24
     f70:	7f 91       	pop	r23
     f72:	6f 91       	pop	r22
     f74:	5f 91       	pop	r21
     f76:	4f 91       	pop	r20
     f78:	3f 91       	pop	r19
     f7a:	2f 91       	pop	r18
     f7c:	0f 90       	pop	r0
     f7e:	0f be       	out	0x3f, r0	; 63
     f80:	0f 90       	pop	r0
     f82:	1f 90       	pop	r1
     f84:	18 95       	reti

00000f86 <voidSetHalfDataPort>:
#include "CLCD_Cfg.h"

						/* Functions Initialization */
#if			CLCD_U8CONNECTION_MODE == FOUR_BIT
static void voidSetHalfDataPort (uint8 copy_u8FourBitData)
{
     f86:	df 93       	push	r29
     f88:	cf 93       	push	r28
     f8a:	0f 92       	push	r0
     f8c:	cd b7       	in	r28, 0x3d	; 61
     f8e:	de b7       	in	r29, 0x3e	; 62
     f90:	89 83       	std	Y+1, r24	; 0x01
	DIO_U8SetPinValue(CLCD_u8DATA_PORT,CLCD_u8D4_PIN,GET_BIT(copy_u8FourBitData,0)) ;
     f92:	89 81       	ldd	r24, Y+1	; 0x01
     f94:	98 2f       	mov	r25, r24
     f96:	91 70       	andi	r25, 0x01	; 1
     f98:	81 e0       	ldi	r24, 0x01	; 1
     f9a:	60 e0       	ldi	r22, 0x00	; 0
     f9c:	49 2f       	mov	r20, r25
     f9e:	0e 94 48 0c 	call	0x1890	; 0x1890 <DIO_U8SetPinValue>
	DIO_U8SetPinValue(CLCD_u8DATA_PORT,CLCD_u8D5_PIN,GET_BIT(copy_u8FourBitData,1)) ;
     fa2:	89 81       	ldd	r24, Y+1	; 0x01
     fa4:	86 95       	lsr	r24
     fa6:	98 2f       	mov	r25, r24
     fa8:	91 70       	andi	r25, 0x01	; 1
     faa:	81 e0       	ldi	r24, 0x01	; 1
     fac:	61 e0       	ldi	r22, 0x01	; 1
     fae:	49 2f       	mov	r20, r25
     fb0:	0e 94 48 0c 	call	0x1890	; 0x1890 <DIO_U8SetPinValue>
	DIO_U8SetPinValue(CLCD_u8DATA_PORT,CLCD_u8D6_PIN,GET_BIT(copy_u8FourBitData,2)) ;
     fb4:	89 81       	ldd	r24, Y+1	; 0x01
     fb6:	86 95       	lsr	r24
     fb8:	86 95       	lsr	r24
     fba:	98 2f       	mov	r25, r24
     fbc:	91 70       	andi	r25, 0x01	; 1
     fbe:	81 e0       	ldi	r24, 0x01	; 1
     fc0:	62 e0       	ldi	r22, 0x02	; 2
     fc2:	49 2f       	mov	r20, r25
     fc4:	0e 94 48 0c 	call	0x1890	; 0x1890 <DIO_U8SetPinValue>
	DIO_U8SetPinValue(CLCD_u8DATA_PORT,CLCD_u8D7_PIN,GET_BIT(copy_u8FourBitData,3)) ;
     fc8:	89 81       	ldd	r24, Y+1	; 0x01
     fca:	86 95       	lsr	r24
     fcc:	86 95       	lsr	r24
     fce:	86 95       	lsr	r24
     fd0:	98 2f       	mov	r25, r24
     fd2:	91 70       	andi	r25, 0x01	; 1
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	64 e0       	ldi	r22, 0x04	; 4
     fd8:	49 2f       	mov	r20, r25
     fda:	0e 94 48 0c 	call	0x1890	; 0x1890 <DIO_U8SetPinValue>
}
     fde:	0f 90       	pop	r0
     fe0:	cf 91       	pop	r28
     fe2:	df 91       	pop	r29
     fe4:	08 95       	ret

00000fe6 <voidSendEnablePulse>:
#endif

static void voidSendEnablePulse ( void )
{
     fe6:	df 93       	push	r29
     fe8:	cf 93       	push	r28
     fea:	cd b7       	in	r28, 0x3d	; 61
     fec:	de b7       	in	r29, 0x3e	; 62
     fee:	2e 97       	sbiw	r28, 0x0e	; 14
     ff0:	0f b6       	in	r0, 0x3f	; 63
     ff2:	f8 94       	cli
     ff4:	de bf       	out	0x3e, r29	; 62
     ff6:	0f be       	out	0x3f, r0	; 63
     ff8:	cd bf       	out	0x3d, r28	; 61
	DIO_U8SetPinValue(CLCD_u8CTRL_PORT,CLCD_u8E_PIN,DIO_PIN_HIGH);
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	62 e0       	ldi	r22, 0x02	; 2
     ffe:	41 e0       	ldi	r20, 0x01	; 1
    1000:	0e 94 48 0c 	call	0x1890	; 0x1890 <DIO_U8SetPinValue>
    1004:	80 e0       	ldi	r24, 0x00	; 0
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	a0 e0       	ldi	r26, 0x00	; 0
    100a:	b0 e4       	ldi	r27, 0x40	; 64
    100c:	8b 87       	std	Y+11, r24	; 0x0b
    100e:	9c 87       	std	Y+12, r25	; 0x0c
    1010:	ad 87       	std	Y+13, r26	; 0x0d
    1012:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1014:	6b 85       	ldd	r22, Y+11	; 0x0b
    1016:	7c 85       	ldd	r23, Y+12	; 0x0c
    1018:	8d 85       	ldd	r24, Y+13	; 0x0d
    101a:	9e 85       	ldd	r25, Y+14	; 0x0e
    101c:	20 e0       	ldi	r18, 0x00	; 0
    101e:	30 e0       	ldi	r19, 0x00	; 0
    1020:	4a e7       	ldi	r20, 0x7A	; 122
    1022:	55 e4       	ldi	r21, 0x45	; 69
    1024:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1028:	dc 01       	movw	r26, r24
    102a:	cb 01       	movw	r24, r22
    102c:	8f 83       	std	Y+7, r24	; 0x07
    102e:	98 87       	std	Y+8, r25	; 0x08
    1030:	a9 87       	std	Y+9, r26	; 0x09
    1032:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1034:	6f 81       	ldd	r22, Y+7	; 0x07
    1036:	78 85       	ldd	r23, Y+8	; 0x08
    1038:	89 85       	ldd	r24, Y+9	; 0x09
    103a:	9a 85       	ldd	r25, Y+10	; 0x0a
    103c:	20 e0       	ldi	r18, 0x00	; 0
    103e:	30 e0       	ldi	r19, 0x00	; 0
    1040:	40 e8       	ldi	r20, 0x80	; 128
    1042:	5f e3       	ldi	r21, 0x3F	; 63
    1044:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1048:	88 23       	and	r24, r24
    104a:	2c f4       	brge	.+10     	; 0x1056 <voidSendEnablePulse+0x70>
		__ticks = 1;
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	9e 83       	std	Y+6, r25	; 0x06
    1052:	8d 83       	std	Y+5, r24	; 0x05
    1054:	3f c0       	rjmp	.+126    	; 0x10d4 <voidSendEnablePulse+0xee>
	else if (__tmp > 65535)
    1056:	6f 81       	ldd	r22, Y+7	; 0x07
    1058:	78 85       	ldd	r23, Y+8	; 0x08
    105a:	89 85       	ldd	r24, Y+9	; 0x09
    105c:	9a 85       	ldd	r25, Y+10	; 0x0a
    105e:	20 e0       	ldi	r18, 0x00	; 0
    1060:	3f ef       	ldi	r19, 0xFF	; 255
    1062:	4f e7       	ldi	r20, 0x7F	; 127
    1064:	57 e4       	ldi	r21, 0x47	; 71
    1066:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    106a:	18 16       	cp	r1, r24
    106c:	4c f5       	brge	.+82     	; 0x10c0 <voidSendEnablePulse+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    106e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1070:	7c 85       	ldd	r23, Y+12	; 0x0c
    1072:	8d 85       	ldd	r24, Y+13	; 0x0d
    1074:	9e 85       	ldd	r25, Y+14	; 0x0e
    1076:	20 e0       	ldi	r18, 0x00	; 0
    1078:	30 e0       	ldi	r19, 0x00	; 0
    107a:	40 e2       	ldi	r20, 0x20	; 32
    107c:	51 e4       	ldi	r21, 0x41	; 65
    107e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1082:	dc 01       	movw	r26, r24
    1084:	cb 01       	movw	r24, r22
    1086:	bc 01       	movw	r22, r24
    1088:	cd 01       	movw	r24, r26
    108a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    108e:	dc 01       	movw	r26, r24
    1090:	cb 01       	movw	r24, r22
    1092:	9e 83       	std	Y+6, r25	; 0x06
    1094:	8d 83       	std	Y+5, r24	; 0x05
    1096:	0f c0       	rjmp	.+30     	; 0x10b6 <voidSendEnablePulse+0xd0>
    1098:	80 e9       	ldi	r24, 0x90	; 144
    109a:	91 e0       	ldi	r25, 0x01	; 1
    109c:	9c 83       	std	Y+4, r25	; 0x04
    109e:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    10a0:	8b 81       	ldd	r24, Y+3	; 0x03
    10a2:	9c 81       	ldd	r25, Y+4	; 0x04
    10a4:	01 97       	sbiw	r24, 0x01	; 1
    10a6:	f1 f7       	brne	.-4      	; 0x10a4 <voidSendEnablePulse+0xbe>
    10a8:	9c 83       	std	Y+4, r25	; 0x04
    10aa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    10ac:	8d 81       	ldd	r24, Y+5	; 0x05
    10ae:	9e 81       	ldd	r25, Y+6	; 0x06
    10b0:	01 97       	sbiw	r24, 0x01	; 1
    10b2:	9e 83       	std	Y+6, r25	; 0x06
    10b4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10b6:	8d 81       	ldd	r24, Y+5	; 0x05
    10b8:	9e 81       	ldd	r25, Y+6	; 0x06
    10ba:	00 97       	sbiw	r24, 0x00	; 0
    10bc:	69 f7       	brne	.-38     	; 0x1098 <voidSendEnablePulse+0xb2>
    10be:	14 c0       	rjmp	.+40     	; 0x10e8 <voidSendEnablePulse+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10c0:	6f 81       	ldd	r22, Y+7	; 0x07
    10c2:	78 85       	ldd	r23, Y+8	; 0x08
    10c4:	89 85       	ldd	r24, Y+9	; 0x09
    10c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    10c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10cc:	dc 01       	movw	r26, r24
    10ce:	cb 01       	movw	r24, r22
    10d0:	9e 83       	std	Y+6, r25	; 0x06
    10d2:	8d 83       	std	Y+5, r24	; 0x05
    10d4:	8d 81       	ldd	r24, Y+5	; 0x05
    10d6:	9e 81       	ldd	r25, Y+6	; 0x06
    10d8:	9a 83       	std	Y+2, r25	; 0x02
    10da:	89 83       	std	Y+1, r24	; 0x01
    10dc:	89 81       	ldd	r24, Y+1	; 0x01
    10de:	9a 81       	ldd	r25, Y+2	; 0x02
    10e0:	01 97       	sbiw	r24, 0x01	; 1
    10e2:	f1 f7       	brne	.-4      	; 0x10e0 <voidSendEnablePulse+0xfa>
    10e4:	9a 83       	std	Y+2, r25	; 0x02
    10e6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_U8SetPinValue(CLCD_u8CTRL_PORT,CLCD_u8E_PIN,DIO_PIN_LOW);
    10e8:	80 e0       	ldi	r24, 0x00	; 0
    10ea:	62 e0       	ldi	r22, 0x02	; 2
    10ec:	40 e0       	ldi	r20, 0x00	; 0
    10ee:	0e 94 48 0c 	call	0x1890	; 0x1890 <DIO_U8SetPinValue>
}
    10f2:	2e 96       	adiw	r28, 0x0e	; 14
    10f4:	0f b6       	in	r0, 0x3f	; 63
    10f6:	f8 94       	cli
    10f8:	de bf       	out	0x3e, r29	; 62
    10fa:	0f be       	out	0x3f, r0	; 63
    10fc:	cd bf       	out	0x3d, r28	; 61
    10fe:	cf 91       	pop	r28
    1100:	df 91       	pop	r29
    1102:	08 95       	ret

00001104 <CLCD_voidSendCommand>:

void CLCD_voidSendCommand ( uint8 Copy_u8Command )
{
    1104:	df 93       	push	r29
    1106:	cf 93       	push	r28
    1108:	0f 92       	push	r0
    110a:	cd b7       	in	r28, 0x3d	; 61
    110c:	de b7       	in	r29, 0x3e	; 62
    110e:	89 83       	std	Y+1, r24	; 0x01
					// 1-Set RS pin low for command

	DIO_U8SetPinValue(CLCD_u8CTRL_PORT,CLCD_u8RS_PIN,DIO_PIN_LOW);
    1110:	80 e0       	ldi	r24, 0x00	; 0
    1112:	63 e0       	ldi	r22, 0x03	; 3
    1114:	40 e0       	ldi	r20, 0x00	; 0
    1116:	0e 94 48 0c 	call	0x1890	; 0x1890 <DIO_U8SetPinValue>

					// 3- Send the command

	#if			CLCD_U8CONNECTION_MODE == FOUR_BIT
					/* Send The Higher 4 Bits */
	voidSetHalfDataPort( Copy_u8Command >> 4u ) ;
    111a:	89 81       	ldd	r24, Y+1	; 0x01
    111c:	82 95       	swap	r24
    111e:	8f 70       	andi	r24, 0x0F	; 15
    1120:	0e 94 c3 07 	call	0xf86	; 0xf86 <voidSetHalfDataPort>
								//
					/*  Send Enable Pulse */
	voidSendEnablePulse () ;
    1124:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <voidSendEnablePulse>
								//
					/* Send The Lower 4 Bits */
	voidSetHalfDataPort( Copy_u8Command ) ;
    1128:	89 81       	ldd	r24, Y+1	; 0x01
    112a:	0e 94 c3 07 	call	0xf86	; 0xf86 <voidSetHalfDataPort>
	DIO_U8SetPortValue(CLCD_u8DATA_PORT,Copy_u8Command);
	#endif

					// 4- Send Enable Pulse

	voidSendEnablePulse () ;
    112e:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <voidSendEnablePulse>

}
    1132:	0f 90       	pop	r0
    1134:	cf 91       	pop	r28
    1136:	df 91       	pop	r29
    1138:	08 95       	ret

0000113a <CLCD_voidSendData>:
void CLCD_voidSendData   (uint8 copy_u8Data)
{
    113a:	df 93       	push	r29
    113c:	cf 93       	push	r28
    113e:	0f 92       	push	r0
    1140:	cd b7       	in	r28, 0x3d	; 61
    1142:	de b7       	in	r29, 0x3e	; 62
    1144:	89 83       	std	Y+1, r24	; 0x01
					// 1-Set RS pin High for data sending

	DIO_U8SetPinValue(CLCD_u8CTRL_PORT,CLCD_u8RS_PIN,DIO_PIN_HIGH);
    1146:	80 e0       	ldi	r24, 0x00	; 0
    1148:	63 e0       	ldi	r22, 0x03	; 3
    114a:	41 e0       	ldi	r20, 0x01	; 1
    114c:	0e 94 48 0c 	call	0x1890	; 0x1890 <DIO_U8SetPinValue>

					// 3- Send the data

	#if			CLCD_U8CONNECTION_MODE == FOUR_BIT
					/* Send The Higher 4 Bits */
	voidSetHalfDataPort( copy_u8Data >> 4u ) ;
    1150:	89 81       	ldd	r24, Y+1	; 0x01
    1152:	82 95       	swap	r24
    1154:	8f 70       	andi	r24, 0x0F	; 15
    1156:	0e 94 c3 07 	call	0xf86	; 0xf86 <voidSetHalfDataPort>
								//
					/*  Send Enable Pulse */
	voidSendEnablePulse () ;
    115a:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <voidSendEnablePulse>
								//
					/* Send The Lower 4 Bits */
	voidSetHalfDataPort( copy_u8Data ) ;
    115e:	89 81       	ldd	r24, Y+1	; 0x01
    1160:	0e 94 c3 07 	call	0xf86	; 0xf86 <voidSetHalfDataPort>
	DIO_U8SetPortValue(CLCD_u8DATA_PORT,copy_u8Data);
	#endif

					// 4- Send Enable Pulse

	voidSendEnablePulse () ;
    1164:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <voidSendEnablePulse>

}
    1168:	0f 90       	pop	r0
    116a:	cf 91       	pop	r28
    116c:	df 91       	pop	r29
    116e:	08 95       	ret

00001170 <CLCD_voidInit>:
void CLCD_voidInit       (void)
{
    1170:	df 93       	push	r29
    1172:	cf 93       	push	r28
    1174:	cd b7       	in	r28, 0x3d	; 61
    1176:	de b7       	in	r29, 0x3e	; 62
    1178:	2e 97       	sbiw	r28, 0x0e	; 14
    117a:	0f b6       	in	r0, 0x3f	; 63
    117c:	f8 94       	cli
    117e:	de bf       	out	0x3e, r29	; 62
    1180:	0f be       	out	0x3f, r0	; 63
    1182:	cd bf       	out	0x3d, r28	; 61
    1184:	80 e0       	ldi	r24, 0x00	; 0
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	a0 e2       	ldi	r26, 0x20	; 32
    118a:	b2 e4       	ldi	r27, 0x42	; 66
    118c:	8b 87       	std	Y+11, r24	; 0x0b
    118e:	9c 87       	std	Y+12, r25	; 0x0c
    1190:	ad 87       	std	Y+13, r26	; 0x0d
    1192:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1194:	6b 85       	ldd	r22, Y+11	; 0x0b
    1196:	7c 85       	ldd	r23, Y+12	; 0x0c
    1198:	8d 85       	ldd	r24, Y+13	; 0x0d
    119a:	9e 85       	ldd	r25, Y+14	; 0x0e
    119c:	20 e0       	ldi	r18, 0x00	; 0
    119e:	30 e0       	ldi	r19, 0x00	; 0
    11a0:	4a e7       	ldi	r20, 0x7A	; 122
    11a2:	55 e4       	ldi	r21, 0x45	; 69
    11a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11a8:	dc 01       	movw	r26, r24
    11aa:	cb 01       	movw	r24, r22
    11ac:	8f 83       	std	Y+7, r24	; 0x07
    11ae:	98 87       	std	Y+8, r25	; 0x08
    11b0:	a9 87       	std	Y+9, r26	; 0x09
    11b2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    11b4:	6f 81       	ldd	r22, Y+7	; 0x07
    11b6:	78 85       	ldd	r23, Y+8	; 0x08
    11b8:	89 85       	ldd	r24, Y+9	; 0x09
    11ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    11bc:	20 e0       	ldi	r18, 0x00	; 0
    11be:	30 e0       	ldi	r19, 0x00	; 0
    11c0:	40 e8       	ldi	r20, 0x80	; 128
    11c2:	5f e3       	ldi	r21, 0x3F	; 63
    11c4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    11c8:	88 23       	and	r24, r24
    11ca:	2c f4       	brge	.+10     	; 0x11d6 <CLCD_voidInit+0x66>
		__ticks = 1;
    11cc:	81 e0       	ldi	r24, 0x01	; 1
    11ce:	90 e0       	ldi	r25, 0x00	; 0
    11d0:	9e 83       	std	Y+6, r25	; 0x06
    11d2:	8d 83       	std	Y+5, r24	; 0x05
    11d4:	3f c0       	rjmp	.+126    	; 0x1254 <CLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    11d6:	6f 81       	ldd	r22, Y+7	; 0x07
    11d8:	78 85       	ldd	r23, Y+8	; 0x08
    11da:	89 85       	ldd	r24, Y+9	; 0x09
    11dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    11de:	20 e0       	ldi	r18, 0x00	; 0
    11e0:	3f ef       	ldi	r19, 0xFF	; 255
    11e2:	4f e7       	ldi	r20, 0x7F	; 127
    11e4:	57 e4       	ldi	r21, 0x47	; 71
    11e6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    11ea:	18 16       	cp	r1, r24
    11ec:	4c f5       	brge	.+82     	; 0x1240 <CLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11ee:	6b 85       	ldd	r22, Y+11	; 0x0b
    11f0:	7c 85       	ldd	r23, Y+12	; 0x0c
    11f2:	8d 85       	ldd	r24, Y+13	; 0x0d
    11f4:	9e 85       	ldd	r25, Y+14	; 0x0e
    11f6:	20 e0       	ldi	r18, 0x00	; 0
    11f8:	30 e0       	ldi	r19, 0x00	; 0
    11fa:	40 e2       	ldi	r20, 0x20	; 32
    11fc:	51 e4       	ldi	r21, 0x41	; 65
    11fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1202:	dc 01       	movw	r26, r24
    1204:	cb 01       	movw	r24, r22
    1206:	bc 01       	movw	r22, r24
    1208:	cd 01       	movw	r24, r26
    120a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    120e:	dc 01       	movw	r26, r24
    1210:	cb 01       	movw	r24, r22
    1212:	9e 83       	std	Y+6, r25	; 0x06
    1214:	8d 83       	std	Y+5, r24	; 0x05
    1216:	0f c0       	rjmp	.+30     	; 0x1236 <CLCD_voidInit+0xc6>
    1218:	80 e9       	ldi	r24, 0x90	; 144
    121a:	91 e0       	ldi	r25, 0x01	; 1
    121c:	9c 83       	std	Y+4, r25	; 0x04
    121e:	8b 83       	std	Y+3, r24	; 0x03
    1220:	8b 81       	ldd	r24, Y+3	; 0x03
    1222:	9c 81       	ldd	r25, Y+4	; 0x04
    1224:	01 97       	sbiw	r24, 0x01	; 1
    1226:	f1 f7       	brne	.-4      	; 0x1224 <CLCD_voidInit+0xb4>
    1228:	9c 83       	std	Y+4, r25	; 0x04
    122a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    122c:	8d 81       	ldd	r24, Y+5	; 0x05
    122e:	9e 81       	ldd	r25, Y+6	; 0x06
    1230:	01 97       	sbiw	r24, 0x01	; 1
    1232:	9e 83       	std	Y+6, r25	; 0x06
    1234:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1236:	8d 81       	ldd	r24, Y+5	; 0x05
    1238:	9e 81       	ldd	r25, Y+6	; 0x06
    123a:	00 97       	sbiw	r24, 0x00	; 0
    123c:	69 f7       	brne	.-38     	; 0x1218 <CLCD_voidInit+0xa8>
    123e:	14 c0       	rjmp	.+40     	; 0x1268 <CLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1240:	6f 81       	ldd	r22, Y+7	; 0x07
    1242:	78 85       	ldd	r23, Y+8	; 0x08
    1244:	89 85       	ldd	r24, Y+9	; 0x09
    1246:	9a 85       	ldd	r25, Y+10	; 0x0a
    1248:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    124c:	dc 01       	movw	r26, r24
    124e:	cb 01       	movw	r24, r22
    1250:	9e 83       	std	Y+6, r25	; 0x06
    1252:	8d 83       	std	Y+5, r24	; 0x05
    1254:	8d 81       	ldd	r24, Y+5	; 0x05
    1256:	9e 81       	ldd	r25, Y+6	; 0x06
    1258:	9a 83       	std	Y+2, r25	; 0x02
    125a:	89 83       	std	Y+1, r24	; 0x01
    125c:	89 81       	ldd	r24, Y+1	; 0x01
    125e:	9a 81       	ldd	r25, Y+2	; 0x02
    1260:	01 97       	sbiw	r24, 0x01	; 1
    1262:	f1 f7       	brne	.-4      	; 0x1260 <CLCD_voidInit+0xf0>
    1264:	9a 83       	std	Y+2, r25	; 0x02
    1266:	89 83       	std	Y+1, r24	; 0x01

		//2-Function Set Command : 2 lines , font size 5*7

	#if			CLCD_U8CONNECTION_MODE == FOUR_BIT
					/* Sending Command into 3 Steps */
	voidSetHalfDataPort( 0b0010 ) ;
    1268:	82 e0       	ldi	r24, 0x02	; 2
    126a:	0e 94 c3 07 	call	0xf86	; 0xf86 <voidSetHalfDataPort>
	voidSendEnablePulse ();
    126e:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <voidSendEnablePulse>
	voidSetHalfDataPort( 0b0010 ) ;
    1272:	82 e0       	ldi	r24, 0x02	; 2
    1274:	0e 94 c3 07 	call	0xf86	; 0xf86 <voidSetHalfDataPort>
	voidSendEnablePulse ();
    1278:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <voidSendEnablePulse>
	voidSetHalfDataPort( 0b1000 ) ;
    127c:	88 e0       	ldi	r24, 0x08	; 8
    127e:	0e 94 c3 07 	call	0xf86	; 0xf86 <voidSetHalfDataPort>
	voidSendEnablePulse ();
    1282:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <voidSendEnablePulse>

		//3- WAIT FOR MORE THAN 39 uSec ( already done before )

		//4-Function Set Command for Display on/off control : Display on , cursor off , Blink cursor off

	CLCD_voidSendCommand(0b00001100);
    1286:	8c e0       	ldi	r24, 0x0C	; 12
    1288:	0e 94 82 08 	call	0x1104	; 0x1104 <CLCD_voidSendCommand>

		//5- WAIT FOR MORE THAN 39 uSec ( already done before )

		//6- Clear Display

	CLCD_voidSendCommand(1);
    128c:	81 e0       	ldi	r24, 0x01	; 1
    128e:	0e 94 82 08 	call	0x1104	; 0x1104 <CLCD_voidSendCommand>

		//7- Entry Mode Set ( Skip It )

}
    1292:	2e 96       	adiw	r28, 0x0e	; 14
    1294:	0f b6       	in	r0, 0x3f	; 63
    1296:	f8 94       	cli
    1298:	de bf       	out	0x3e, r29	; 62
    129a:	0f be       	out	0x3f, r0	; 63
    129c:	cd bf       	out	0x3d, r28	; 61
    129e:	cf 91       	pop	r28
    12a0:	df 91       	pop	r29
    12a2:	08 95       	ret

000012a4 <voidSendString>:

void voidSendString 	( char *copy_pu8String )
{
    12a4:	df 93       	push	r29
    12a6:	cf 93       	push	r28
    12a8:	00 d0       	rcall	.+0      	; 0x12aa <voidSendString+0x6>
    12aa:	00 d0       	rcall	.+0      	; 0x12ac <voidSendString+0x8>
    12ac:	cd b7       	in	r28, 0x3d	; 61
    12ae:	de b7       	in	r29, 0x3e	; 62
    12b0:	9c 83       	std	Y+4, r25	; 0x04
    12b2:	8b 83       	std	Y+3, r24	; 0x03
	uint8 local_u8StringCounter = 0 ;
    12b4:	1a 82       	std	Y+2, r1	; 0x02
	uint8 local_u8Iterator = 0 ;
    12b6:	19 82       	std	Y+1, r1	; 0x01
	for (local_u8Iterator=0 ; *(copy_pu8String+local_u8Iterator) != '\0' ; local_u8Iterator ++ )
    12b8:	19 82       	std	Y+1, r1	; 0x01
    12ba:	06 c0       	rjmp	.+12     	; 0x12c8 <voidSendString+0x24>
	{
		local_u8StringCounter ++ ;
    12bc:	8a 81       	ldd	r24, Y+2	; 0x02
    12be:	8f 5f       	subi	r24, 0xFF	; 255
    12c0:	8a 83       	std	Y+2, r24	; 0x02

void voidSendString 	( char *copy_pu8String )
{
	uint8 local_u8StringCounter = 0 ;
	uint8 local_u8Iterator = 0 ;
	for (local_u8Iterator=0 ; *(copy_pu8String+local_u8Iterator) != '\0' ; local_u8Iterator ++ )
    12c2:	89 81       	ldd	r24, Y+1	; 0x01
    12c4:	8f 5f       	subi	r24, 0xFF	; 255
    12c6:	89 83       	std	Y+1, r24	; 0x01
    12c8:	89 81       	ldd	r24, Y+1	; 0x01
    12ca:	28 2f       	mov	r18, r24
    12cc:	30 e0       	ldi	r19, 0x00	; 0
    12ce:	8b 81       	ldd	r24, Y+3	; 0x03
    12d0:	9c 81       	ldd	r25, Y+4	; 0x04
    12d2:	fc 01       	movw	r30, r24
    12d4:	e2 0f       	add	r30, r18
    12d6:	f3 1f       	adc	r31, r19
    12d8:	80 81       	ld	r24, Z
    12da:	88 23       	and	r24, r24
    12dc:	79 f7       	brne	.-34     	; 0x12bc <voidSendString+0x18>
	{
		local_u8StringCounter ++ ;
	}
	for (local_u8Iterator = 0 ; local_u8Iterator <= local_u8StringCounter-1 ; local_u8Iterator ++ )
    12de:	19 82       	std	Y+1, r1	; 0x01
    12e0:	0e c0       	rjmp	.+28     	; 0x12fe <voidSendString+0x5a>
	{
		CLCD_voidSendData(copy_pu8String[local_u8Iterator]);
    12e2:	89 81       	ldd	r24, Y+1	; 0x01
    12e4:	28 2f       	mov	r18, r24
    12e6:	30 e0       	ldi	r19, 0x00	; 0
    12e8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ea:	9c 81       	ldd	r25, Y+4	; 0x04
    12ec:	fc 01       	movw	r30, r24
    12ee:	e2 0f       	add	r30, r18
    12f0:	f3 1f       	adc	r31, r19
    12f2:	80 81       	ld	r24, Z
    12f4:	0e 94 9d 08 	call	0x113a	; 0x113a <CLCD_voidSendData>
	uint8 local_u8Iterator = 0 ;
	for (local_u8Iterator=0 ; *(copy_pu8String+local_u8Iterator) != '\0' ; local_u8Iterator ++ )
	{
		local_u8StringCounter ++ ;
	}
	for (local_u8Iterator = 0 ; local_u8Iterator <= local_u8StringCounter-1 ; local_u8Iterator ++ )
    12f8:	89 81       	ldd	r24, Y+1	; 0x01
    12fa:	8f 5f       	subi	r24, 0xFF	; 255
    12fc:	89 83       	std	Y+1, r24	; 0x01
    12fe:	89 81       	ldd	r24, Y+1	; 0x01
    1300:	28 2f       	mov	r18, r24
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	8a 81       	ldd	r24, Y+2	; 0x02
    1306:	88 2f       	mov	r24, r24
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	01 97       	sbiw	r24, 0x01	; 1
    130c:	82 17       	cp	r24, r18
    130e:	93 07       	cpc	r25, r19
    1310:	44 f7       	brge	.-48     	; 0x12e2 <voidSendString+0x3e>
	{
		CLCD_voidSendData(copy_pu8String[local_u8Iterator]);
	}

}
    1312:	0f 90       	pop	r0
    1314:	0f 90       	pop	r0
    1316:	0f 90       	pop	r0
    1318:	0f 90       	pop	r0
    131a:	cf 91       	pop	r28
    131c:	df 91       	pop	r29
    131e:	08 95       	ret

00001320 <voidSendNumber>:

void voidSendNumber		( sint32 copy_s32Number )
{
    1320:	0f 93       	push	r16
    1322:	1f 93       	push	r17
    1324:	df 93       	push	r29
    1326:	cf 93       	push	r28
    1328:	cd b7       	in	r28, 0x3d	; 61
    132a:	de b7       	in	r29, 0x3e	; 62
    132c:	67 97       	sbiw	r28, 0x17	; 23
    132e:	0f b6       	in	r0, 0x3f	; 63
    1330:	f8 94       	cli
    1332:	de bf       	out	0x3e, r29	; 62
    1334:	0f be       	out	0x3f, r0	; 63
    1336:	cd bf       	out	0x3d, r28	; 61
    1338:	6e 87       	std	Y+14, r22	; 0x0e
    133a:	7f 87       	std	Y+15, r23	; 0x0f
    133c:	88 8b       	std	Y+16, r24	; 0x10
    133e:	99 8b       	std	Y+17, r25	; 0x11
	}
	for (local_u8Iterator=0 ; local_u8Iterator < (local_u8DigitCounter) ; local_u8Iterator ++ )
		{
			CLCD_voidSendData(local_u8NumberSendArr[local_u8Iterator]+'0');
		}
}
    1340:	2d b7       	in	r18, 0x3d	; 61
    1342:	3e b7       	in	r19, 0x3e	; 62
    1344:	3f 8b       	std	Y+23, r19	; 0x17
    1346:	2e 8b       	std	Y+22, r18	; 0x16
	}

}

void voidSendNumber		( sint32 copy_s32Number )
{
    1348:	8d b7       	in	r24, 0x3d	; 61
    134a:	9e b7       	in	r25, 0x3e	; 62
    134c:	9b 8b       	std	Y+19, r25	; 0x13
    134e:	8a 8b       	std	Y+18, r24	; 0x12
    if (copy_s32Number < 0)
    1350:	8e 85       	ldd	r24, Y+14	; 0x0e
    1352:	9f 85       	ldd	r25, Y+15	; 0x0f
    1354:	a8 89       	ldd	r26, Y+16	; 0x10
    1356:	b9 89       	ldd	r27, Y+17	; 0x11
    1358:	bb 23       	and	r27, r27
    135a:	9c f4       	brge	.+38     	; 0x1382 <voidSendNumber+0x62>
	{
	    CLCD_voidSendData('-');
    135c:	8d e2       	ldi	r24, 0x2D	; 45
    135e:	0e 94 9d 08 	call	0x113a	; 0x113a <CLCD_voidSendData>
	    copy_s32Number=-copy_s32Number ;
    1362:	8e 85       	ldd	r24, Y+14	; 0x0e
    1364:	9f 85       	ldd	r25, Y+15	; 0x0f
    1366:	a8 89       	ldd	r26, Y+16	; 0x10
    1368:	b9 89       	ldd	r27, Y+17	; 0x11
    136a:	b0 95       	com	r27
    136c:	a0 95       	com	r26
    136e:	90 95       	com	r25
    1370:	81 95       	neg	r24
    1372:	9f 4f       	sbci	r25, 0xFF	; 255
    1374:	af 4f       	sbci	r26, 0xFF	; 255
    1376:	bf 4f       	sbci	r27, 0xFF	; 255
    1378:	8e 87       	std	Y+14, r24	; 0x0e
    137a:	9f 87       	std	Y+15, r25	; 0x0f
    137c:	a8 8b       	std	Y+16, r26	; 0x10
    137e:	b9 8b       	std	Y+17, r27	; 0x11
    1380:	0c c0       	rjmp	.+24     	; 0x139a <voidSendNumber+0x7a>
	}
    else if (copy_s32Number == 0 )
    1382:	8e 85       	ldd	r24, Y+14	; 0x0e
    1384:	9f 85       	ldd	r25, Y+15	; 0x0f
    1386:	a8 89       	ldd	r26, Y+16	; 0x10
    1388:	b9 89       	ldd	r27, Y+17	; 0x11
    138a:	00 97       	sbiw	r24, 0x00	; 0
    138c:	a1 05       	cpc	r26, r1
    138e:	b1 05       	cpc	r27, r1
    1390:	21 f4       	brne	.+8      	; 0x139a <voidSendNumber+0x7a>
    {
    	CLCD_voidSendData('0');
    1392:	80 e3       	ldi	r24, 0x30	; 48
    1394:	0e 94 9d 08 	call	0x113a	; 0x113a <CLCD_voidSendData>
    1398:	99 c0       	rjmp	.+306    	; 0x14cc <voidSendNumber+0x1ac>
    	return ;
    }
	sint32 local_s32NumberSend = copy_s32Number ;
    139a:	8e 85       	ldd	r24, Y+14	; 0x0e
    139c:	9f 85       	ldd	r25, Y+15	; 0x0f
    139e:	a8 89       	ldd	r26, Y+16	; 0x10
    13a0:	b9 89       	ldd	r27, Y+17	; 0x11
    13a2:	88 87       	std	Y+8, r24	; 0x08
    13a4:	99 87       	std	Y+9, r25	; 0x09
    13a6:	aa 87       	std	Y+10, r26	; 0x0a
    13a8:	bb 87       	std	Y+11, r27	; 0x0b
	sint32 local_s32NumberDiv  = copy_s32Number ;
    13aa:	8e 85       	ldd	r24, Y+14	; 0x0e
    13ac:	9f 85       	ldd	r25, Y+15	; 0x0f
    13ae:	a8 89       	ldd	r26, Y+16	; 0x10
    13b0:	b9 89       	ldd	r27, Y+17	; 0x11
    13b2:	8c 83       	std	Y+4, r24	; 0x04
    13b4:	9d 83       	std	Y+5, r25	; 0x05
    13b6:	ae 83       	std	Y+6, r26	; 0x06
    13b8:	bf 83       	std	Y+7, r27	; 0x07
	uint8 local_u8DigitCounter = 0 ;
    13ba:	1b 82       	std	Y+3, r1	; 0x03
    13bc:	15 c0       	rjmp	.+42     	; 0x13e8 <voidSendNumber+0xc8>
	uint8 local_u8Iterator ;
						/* Calculate The Number Of Digits in Number Sent To Function */
	while (local_s32NumberSend != 0)
	{
		local_s32NumberSend /= 10 ;
    13be:	88 85       	ldd	r24, Y+8	; 0x08
    13c0:	99 85       	ldd	r25, Y+9	; 0x09
    13c2:	aa 85       	ldd	r26, Y+10	; 0x0a
    13c4:	bb 85       	ldd	r27, Y+11	; 0x0b
    13c6:	2a e0       	ldi	r18, 0x0A	; 10
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    13ca:	40 e0       	ldi	r20, 0x00	; 0
    13cc:	50 e0       	ldi	r21, 0x00	; 0
    13ce:	bc 01       	movw	r22, r24
    13d0:	cd 01       	movw	r24, r26
    13d2:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__divmodsi4>
    13d6:	da 01       	movw	r26, r20
    13d8:	c9 01       	movw	r24, r18
    13da:	88 87       	std	Y+8, r24	; 0x08
    13dc:	99 87       	std	Y+9, r25	; 0x09
    13de:	aa 87       	std	Y+10, r26	; 0x0a
    13e0:	bb 87       	std	Y+11, r27	; 0x0b
		local_u8DigitCounter++ ;
    13e2:	8b 81       	ldd	r24, Y+3	; 0x03
    13e4:	8f 5f       	subi	r24, 0xFF	; 255
    13e6:	8b 83       	std	Y+3, r24	; 0x03
	sint32 local_s32NumberSend = copy_s32Number ;
	sint32 local_s32NumberDiv  = copy_s32Number ;
	uint8 local_u8DigitCounter = 0 ;
	uint8 local_u8Iterator ;
						/* Calculate The Number Of Digits in Number Sent To Function */
	while (local_s32NumberSend != 0)
    13e8:	88 85       	ldd	r24, Y+8	; 0x08
    13ea:	99 85       	ldd	r25, Y+9	; 0x09
    13ec:	aa 85       	ldd	r26, Y+10	; 0x0a
    13ee:	bb 85       	ldd	r27, Y+11	; 0x0b
    13f0:	00 97       	sbiw	r24, 0x00	; 0
    13f2:	a1 05       	cpc	r26, r1
    13f4:	b1 05       	cpc	r27, r1
    13f6:	19 f7       	brne	.-58     	; 0x13be <voidSendNumber+0x9e>
	{
		local_s32NumberSend /= 10 ;
		local_u8DigitCounter++ ;
	}
						/* Save The Value in Array As Separated Digits */
	uint8 local_u8ArrSize = local_u8DigitCounter ;
    13f8:	8b 81       	ldd	r24, Y+3	; 0x03
    13fa:	89 83       	std	Y+1, r24	; 0x01
	uint8 local_u8NumberSendArr[local_u8ArrSize];
    13fc:	89 81       	ldd	r24, Y+1	; 0x01
    13fe:	88 2f       	mov	r24, r24
    1400:	90 e0       	ldi	r25, 0x00	; 0
    1402:	2d b7       	in	r18, 0x3d	; 61
    1404:	3e b7       	in	r19, 0x3e	; 62
    1406:	28 1b       	sub	r18, r24
    1408:	39 0b       	sbc	r19, r25
    140a:	0f b6       	in	r0, 0x3f	; 63
    140c:	f8 94       	cli
    140e:	3e bf       	out	0x3e, r19	; 62
    1410:	0f be       	out	0x3f, r0	; 63
    1412:	2d bf       	out	0x3d, r18	; 61
    1414:	8d b7       	in	r24, 0x3d	; 61
    1416:	9e b7       	in	r25, 0x3e	; 62
    1418:	01 96       	adiw	r24, 0x01	; 1
    141a:	9d 8b       	std	Y+21, r25	; 0x15
    141c:	8c 8b       	std	Y+20, r24	; 0x14
    141e:	8c 89       	ldd	r24, Y+20	; 0x14
    1420:	9d 89       	ldd	r25, Y+21	; 0x15
    1422:	00 96       	adiw	r24, 0x00	; 0
    1424:	9d 8b       	std	Y+21, r25	; 0x15
    1426:	8c 8b       	std	Y+20, r24	; 0x14
    1428:	2c 89       	ldd	r18, Y+20	; 0x14
    142a:	3d 89       	ldd	r19, Y+21	; 0x15
    142c:	3d 87       	std	Y+13, r19	; 0x0d
    142e:	2c 87       	std	Y+12, r18	; 0x0c
    1430:	30 c0       	rjmp	.+96     	; 0x1492 <voidSendNumber+0x172>
	while (local_s32NumberDiv != 0)
	{
		local_u8NumberSendArr[local_u8ArrSize-1] = (local_s32NumberDiv % 10) ;
    1432:	89 81       	ldd	r24, Y+1	; 0x01
    1434:	88 2f       	mov	r24, r24
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	8c 01       	movw	r16, r24
    143a:	01 50       	subi	r16, 0x01	; 1
    143c:	10 40       	sbci	r17, 0x00	; 0
    143e:	8c 81       	ldd	r24, Y+4	; 0x04
    1440:	9d 81       	ldd	r25, Y+5	; 0x05
    1442:	ae 81       	ldd	r26, Y+6	; 0x06
    1444:	bf 81       	ldd	r27, Y+7	; 0x07
    1446:	2a e0       	ldi	r18, 0x0A	; 10
    1448:	30 e0       	ldi	r19, 0x00	; 0
    144a:	40 e0       	ldi	r20, 0x00	; 0
    144c:	50 e0       	ldi	r21, 0x00	; 0
    144e:	bc 01       	movw	r22, r24
    1450:	cd 01       	movw	r24, r26
    1452:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__divmodsi4>
    1456:	dc 01       	movw	r26, r24
    1458:	cb 01       	movw	r24, r22
    145a:	28 2f       	mov	r18, r24
    145c:	8c 85       	ldd	r24, Y+12	; 0x0c
    145e:	9d 85       	ldd	r25, Y+13	; 0x0d
    1460:	fc 01       	movw	r30, r24
    1462:	e0 0f       	add	r30, r16
    1464:	f1 1f       	adc	r31, r17
    1466:	20 83       	st	Z, r18
		local_s32NumberDiv /=10 ;
    1468:	8c 81       	ldd	r24, Y+4	; 0x04
    146a:	9d 81       	ldd	r25, Y+5	; 0x05
    146c:	ae 81       	ldd	r26, Y+6	; 0x06
    146e:	bf 81       	ldd	r27, Y+7	; 0x07
    1470:	2a e0       	ldi	r18, 0x0A	; 10
    1472:	30 e0       	ldi	r19, 0x00	; 0
    1474:	40 e0       	ldi	r20, 0x00	; 0
    1476:	50 e0       	ldi	r21, 0x00	; 0
    1478:	bc 01       	movw	r22, r24
    147a:	cd 01       	movw	r24, r26
    147c:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__divmodsi4>
    1480:	da 01       	movw	r26, r20
    1482:	c9 01       	movw	r24, r18
    1484:	8c 83       	std	Y+4, r24	; 0x04
    1486:	9d 83       	std	Y+5, r25	; 0x05
    1488:	ae 83       	std	Y+6, r26	; 0x06
    148a:	bf 83       	std	Y+7, r27	; 0x07
		local_u8ArrSize -- ;
    148c:	89 81       	ldd	r24, Y+1	; 0x01
    148e:	81 50       	subi	r24, 0x01	; 1
    1490:	89 83       	std	Y+1, r24	; 0x01
		local_u8DigitCounter++ ;
	}
						/* Save The Value in Array As Separated Digits */
	uint8 local_u8ArrSize = local_u8DigitCounter ;
	uint8 local_u8NumberSendArr[local_u8ArrSize];
	while (local_s32NumberDiv != 0)
    1492:	8c 81       	ldd	r24, Y+4	; 0x04
    1494:	9d 81       	ldd	r25, Y+5	; 0x05
    1496:	ae 81       	ldd	r26, Y+6	; 0x06
    1498:	bf 81       	ldd	r27, Y+7	; 0x07
    149a:	00 97       	sbiw	r24, 0x00	; 0
    149c:	a1 05       	cpc	r26, r1
    149e:	b1 05       	cpc	r27, r1
    14a0:	41 f6       	brne	.-112    	; 0x1432 <voidSendNumber+0x112>
	{
		local_u8NumberSendArr[local_u8ArrSize-1] = (local_s32NumberDiv % 10) ;
		local_s32NumberDiv /=10 ;
		local_u8ArrSize -- ;
	}
	for (local_u8Iterator=0 ; local_u8Iterator < (local_u8DigitCounter) ; local_u8Iterator ++ )
    14a2:	1a 82       	std	Y+2, r1	; 0x02
    14a4:	0f c0       	rjmp	.+30     	; 0x14c4 <voidSendNumber+0x1a4>
		{
			CLCD_voidSendData(local_u8NumberSendArr[local_u8Iterator]+'0');
    14a6:	8a 81       	ldd	r24, Y+2	; 0x02
    14a8:	28 2f       	mov	r18, r24
    14aa:	30 e0       	ldi	r19, 0x00	; 0
    14ac:	8c 85       	ldd	r24, Y+12	; 0x0c
    14ae:	9d 85       	ldd	r25, Y+13	; 0x0d
    14b0:	fc 01       	movw	r30, r24
    14b2:	e2 0f       	add	r30, r18
    14b4:	f3 1f       	adc	r31, r19
    14b6:	80 81       	ld	r24, Z
    14b8:	80 5d       	subi	r24, 0xD0	; 208
    14ba:	0e 94 9d 08 	call	0x113a	; 0x113a <CLCD_voidSendData>
	{
		local_u8NumberSendArr[local_u8ArrSize-1] = (local_s32NumberDiv % 10) ;
		local_s32NumberDiv /=10 ;
		local_u8ArrSize -- ;
	}
	for (local_u8Iterator=0 ; local_u8Iterator < (local_u8DigitCounter) ; local_u8Iterator ++ )
    14be:	8a 81       	ldd	r24, Y+2	; 0x02
    14c0:	8f 5f       	subi	r24, 0xFF	; 255
    14c2:	8a 83       	std	Y+2, r24	; 0x02
    14c4:	9a 81       	ldd	r25, Y+2	; 0x02
    14c6:	8b 81       	ldd	r24, Y+3	; 0x03
    14c8:	98 17       	cp	r25, r24
    14ca:	68 f3       	brcs	.-38     	; 0x14a6 <voidSendNumber+0x186>
    14cc:	8a 89       	ldd	r24, Y+18	; 0x12
    14ce:	9b 89       	ldd	r25, Y+19	; 0x13
    14d0:	0f b6       	in	r0, 0x3f	; 63
    14d2:	f8 94       	cli
    14d4:	9e bf       	out	0x3e, r25	; 62
    14d6:	0f be       	out	0x3f, r0	; 63
    14d8:	8d bf       	out	0x3d, r24	; 61
		{
			CLCD_voidSendData(local_u8NumberSendArr[local_u8Iterator]+'0');
		}
}
    14da:	2e 89       	ldd	r18, Y+22	; 0x16
    14dc:	3f 89       	ldd	r19, Y+23	; 0x17
    14de:	0f b6       	in	r0, 0x3f	; 63
    14e0:	f8 94       	cli
    14e2:	3e bf       	out	0x3e, r19	; 62
    14e4:	0f be       	out	0x3f, r0	; 63
    14e6:	2d bf       	out	0x3d, r18	; 61
    14e8:	67 96       	adiw	r28, 0x17	; 23
    14ea:	0f b6       	in	r0, 0x3f	; 63
    14ec:	f8 94       	cli
    14ee:	de bf       	out	0x3e, r29	; 62
    14f0:	0f be       	out	0x3f, r0	; 63
    14f2:	cd bf       	out	0x3d, r28	; 61
    14f4:	cf 91       	pop	r28
    14f6:	df 91       	pop	r29
    14f8:	1f 91       	pop	r17
    14fa:	0f 91       	pop	r16
    14fc:	08 95       	ret

000014fe <CLCD_voidGoToXY>:

void CLCD_voidGoToXY 		( uint8 copy_u8XPos ,uint8 copy_u8YPos )
{
    14fe:	df 93       	push	r29
    1500:	cf 93       	push	r28
    1502:	00 d0       	rcall	.+0      	; 0x1504 <CLCD_voidGoToXY+0x6>
    1504:	0f 92       	push	r0
    1506:	cd b7       	in	r28, 0x3d	; 61
    1508:	de b7       	in	r29, 0x3e	; 62
    150a:	8a 83       	std	Y+2, r24	; 0x02
    150c:	6b 83       	std	Y+3, r22	; 0x03

	uint8 Local_u8DDRamAdd = ( copy_u8YPos * 0x40u ) + copy_u8XPos ;
    150e:	8b 81       	ldd	r24, Y+3	; 0x03
    1510:	88 2f       	mov	r24, r24
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	00 24       	eor	r0, r0
    1516:	96 95       	lsr	r25
    1518:	87 95       	ror	r24
    151a:	07 94       	ror	r0
    151c:	96 95       	lsr	r25
    151e:	87 95       	ror	r24
    1520:	07 94       	ror	r0
    1522:	98 2f       	mov	r25, r24
    1524:	80 2d       	mov	r24, r0
    1526:	98 2f       	mov	r25, r24
    1528:	8a 81       	ldd	r24, Y+2	; 0x02
    152a:	89 0f       	add	r24, r25
    152c:	89 83       	std	Y+1, r24	; 0x01

						/* Set Bit 7 for Setting DDRAM Address Command */

	SET_BIT( Local_u8DDRamAdd , 7U);
    152e:	89 81       	ldd	r24, Y+1	; 0x01
    1530:	80 68       	ori	r24, 0x80	; 128
    1532:	89 83       	std	Y+1, r24	; 0x01

											//

						/* Send The Setting DDRAM Address Command */

	CLCD_voidSendCommand( Local_u8DDRamAdd );
    1534:	89 81       	ldd	r24, Y+1	; 0x01
    1536:	0e 94 82 08 	call	0x1104	; 0x1104 <CLCD_voidSendCommand>

											//

}
    153a:	0f 90       	pop	r0
    153c:	0f 90       	pop	r0
    153e:	0f 90       	pop	r0
    1540:	cf 91       	pop	r28
    1542:	df 91       	pop	r29
    1544:	08 95       	ret

00001546 <CLCD_u8WriteSpecialCharacter>:

uint8 CLCD_u8WriteSpecialCharacter	( uint8 copy_u8PatternNumber , uint8 copy_pu8PatternArr[] , uint8 copy_u8XPos , uint8 copy_u8YPos)
{
    1546:	df 93       	push	r29
    1548:	cf 93       	push	r28
    154a:	cd b7       	in	r28, 0x3d	; 61
    154c:	de b7       	in	r29, 0x3e	; 62
    154e:	28 97       	sbiw	r28, 0x08	; 8
    1550:	0f b6       	in	r0, 0x3f	; 63
    1552:	f8 94       	cli
    1554:	de bf       	out	0x3e, r29	; 62
    1556:	0f be       	out	0x3f, r0	; 63
    1558:	cd bf       	out	0x3d, r28	; 61
    155a:	8c 83       	std	Y+4, r24	; 0x04
    155c:	7e 83       	std	Y+6, r23	; 0x06
    155e:	6d 83       	std	Y+5, r22	; 0x05
    1560:	4f 83       	std	Y+7, r20	; 0x07
    1562:	28 87       	std	Y+8, r18	; 0x08

	uint8 Local_u8ErrorStatus = OK ;
    1564:	1b 82       	std	Y+3, r1	; 0x03
	if ( copy_pu8PatternArr != NULL )
    1566:	8d 81       	ldd	r24, Y+5	; 0x05
    1568:	9e 81       	ldd	r25, Y+6	; 0x06
    156a:	00 97       	sbiw	r24, 0x00	; 0
    156c:	59 f1       	breq	.+86     	; 0x15c4 <CLCD_u8WriteSpecialCharacter+0x7e>
	{

		uint8 Local_u8CGRAMAdd = copy_u8PatternNumber * 8u ;
    156e:	8c 81       	ldd	r24, Y+4	; 0x04
    1570:	88 2f       	mov	r24, r24
    1572:	90 e0       	ldi	r25, 0x00	; 0
    1574:	88 0f       	add	r24, r24
    1576:	99 1f       	adc	r25, r25
    1578:	88 0f       	add	r24, r24
    157a:	99 1f       	adc	r25, r25
    157c:	88 0f       	add	r24, r24
    157e:	99 1f       	adc	r25, r25
    1580:	8a 83       	std	Y+2, r24	; 0x02
		uint8 Local_u8Iterator ;

						/* Set Bit 6 & Clear Bit 7 for Setting CGRAM Address Command */

		SET_BIT( Local_u8CGRAMAdd , 6U ) ;
    1582:	8a 81       	ldd	r24, Y+2	; 0x02
    1584:	80 64       	ori	r24, 0x40	; 64
    1586:	8a 83       	std	Y+2, r24	; 0x02

												//

						/* Set CGRAM Address */

		CLCD_voidSendCommand( Local_u8CGRAMAdd );
    1588:	8a 81       	ldd	r24, Y+2	; 0x02
    158a:	0e 94 82 08 	call	0x1104	; 0x1104 <CLCD_voidSendCommand>

											   //

						/* Write the pattern inside CGRAM */

		for ( Local_u8Iterator = 0u ; Local_u8Iterator < 8u ; Local_u8Iterator ++)
    158e:	19 82       	std	Y+1, r1	; 0x01
    1590:	0e c0       	rjmp	.+28     	; 0x15ae <CLCD_u8WriteSpecialCharacter+0x68>
		{
			CLCD_voidSendData( copy_pu8PatternArr [ Local_u8Iterator ] );
    1592:	89 81       	ldd	r24, Y+1	; 0x01
    1594:	28 2f       	mov	r18, r24
    1596:	30 e0       	ldi	r19, 0x00	; 0
    1598:	8d 81       	ldd	r24, Y+5	; 0x05
    159a:	9e 81       	ldd	r25, Y+6	; 0x06
    159c:	fc 01       	movw	r30, r24
    159e:	e2 0f       	add	r30, r18
    15a0:	f3 1f       	adc	r31, r19
    15a2:	80 81       	ld	r24, Z
    15a4:	0e 94 9d 08 	call	0x113a	; 0x113a <CLCD_voidSendData>

											   //

						/* Write the pattern inside CGRAM */

		for ( Local_u8Iterator = 0u ; Local_u8Iterator < 8u ; Local_u8Iterator ++)
    15a8:	89 81       	ldd	r24, Y+1	; 0x01
    15aa:	8f 5f       	subi	r24, 0xFF	; 255
    15ac:	89 83       	std	Y+1, r24	; 0x01
    15ae:	89 81       	ldd	r24, Y+1	; 0x01
    15b0:	88 30       	cpi	r24, 0x08	; 8
    15b2:	78 f3       	brcs	.-34     	; 0x1592 <CLCD_u8WriteSpecialCharacter+0x4c>

											  //

						/* Set DDRAM Address */

		CLCD_voidGoToXY( copy_u8XPos , copy_u8YPos ) ;
    15b4:	8f 81       	ldd	r24, Y+7	; 0x07
    15b6:	68 85       	ldd	r22, Y+8	; 0x08
    15b8:	0e 94 7f 0a 	call	0x14fe	; 0x14fe <CLCD_voidGoToXY>

											 //

						/* Write the corresponding pattern number to display from CGRAM */

		CLCD_voidSendData( copy_u8PatternNumber ) ;
    15bc:	8c 81       	ldd	r24, Y+4	; 0x04
    15be:	0e 94 9d 08 	call	0x113a	; 0x113a <CLCD_voidSendData>
    15c2:	02 c0       	rjmp	.+4      	; 0x15c8 <CLCD_u8WriteSpecialCharacter+0x82>

	}
	else
	{

		Local_u8ErrorStatus = NULL_PTR ;
    15c4:	82 e0       	ldi	r24, 0x02	; 2
    15c6:	8b 83       	std	Y+3, r24	; 0x03

	}

	return Local_u8ErrorStatus  ;
    15c8:	8b 81       	ldd	r24, Y+3	; 0x03

}
    15ca:	28 96       	adiw	r28, 0x08	; 8
    15cc:	0f b6       	in	r0, 0x3f	; 63
    15ce:	f8 94       	cli
    15d0:	de bf       	out	0x3e, r29	; 62
    15d2:	0f be       	out	0x3f, r0	; 63
    15d4:	cd bf       	out	0x3d, r28	; 61
    15d6:	cf 91       	pop	r28
    15d8:	df 91       	pop	r29
    15da:	08 95       	ret

000015dc <DIO_U8SetPinDirection>:

#include "DIO_Reg.h"
#include "DIO_Interface.h"

uint8 DIO_U8SetPinDirection	    (DIO_Port_t copy_Port,	 DIO_Pin_t copy_PinNum,		DIO_PinDir_t copy_Dir)
{
    15dc:	df 93       	push	r29
    15de:	cf 93       	push	r28
    15e0:	cd b7       	in	r28, 0x3d	; 61
    15e2:	de b7       	in	r29, 0x3e	; 62
    15e4:	28 97       	sbiw	r28, 0x08	; 8
    15e6:	0f b6       	in	r0, 0x3f	; 63
    15e8:	f8 94       	cli
    15ea:	de bf       	out	0x3e, r29	; 62
    15ec:	0f be       	out	0x3f, r0	; 63
    15ee:	cd bf       	out	0x3d, r28	; 61
    15f0:	8a 83       	std	Y+2, r24	; 0x02
    15f2:	6b 83       	std	Y+3, r22	; 0x03
    15f4:	4c 83       	std	Y+4, r20	; 0x04
	uint8 Local_u8ErrorState = OK ;
    15f6:	19 82       	std	Y+1, r1	; 0x01
	if ( (copy_PinNum >= DIO_PIN0) && (copy_PinNum <= DIO_PIN7) )
    15f8:	8b 81       	ldd	r24, Y+3	; 0x03
    15fa:	88 30       	cpi	r24, 0x08	; 8
    15fc:	08 f0       	brcs	.+2      	; 0x1600 <DIO_U8SetPinDirection+0x24>
    15fe:	f4 c0       	rjmp	.+488    	; 0x17e8 <DIO_U8SetPinDirection+0x20c>
	{
		if (copy_Dir==DIO_PIN_INPUT)
    1600:	8c 81       	ldd	r24, Y+4	; 0x04
    1602:	88 23       	and	r24, r24
    1604:	09 f0       	breq	.+2      	; 0x1608 <DIO_U8SetPinDirection+0x2c>
    1606:	77 c0       	rjmp	.+238    	; 0x16f6 <DIO_U8SetPinDirection+0x11a>
		{
			switch (copy_Port)
    1608:	8a 81       	ldd	r24, Y+2	; 0x02
    160a:	28 2f       	mov	r18, r24
    160c:	30 e0       	ldi	r19, 0x00	; 0
    160e:	38 87       	std	Y+8, r19	; 0x08
    1610:	2f 83       	std	Y+7, r18	; 0x07
    1612:	8f 81       	ldd	r24, Y+7	; 0x07
    1614:	98 85       	ldd	r25, Y+8	; 0x08
    1616:	81 30       	cpi	r24, 0x01	; 1
    1618:	91 05       	cpc	r25, r1
    161a:	59 f1       	breq	.+86     	; 0x1672 <DIO_U8SetPinDirection+0x96>
    161c:	2f 81       	ldd	r18, Y+7	; 0x07
    161e:	38 85       	ldd	r19, Y+8	; 0x08
    1620:	22 30       	cpi	r18, 0x02	; 2
    1622:	31 05       	cpc	r19, r1
    1624:	2c f4       	brge	.+10     	; 0x1630 <DIO_U8SetPinDirection+0x54>
    1626:	8f 81       	ldd	r24, Y+7	; 0x07
    1628:	98 85       	ldd	r25, Y+8	; 0x08
    162a:	00 97       	sbiw	r24, 0x00	; 0
    162c:	69 f0       	breq	.+26     	; 0x1648 <DIO_U8SetPinDirection+0x6c>
    162e:	60 c0       	rjmp	.+192    	; 0x16f0 <DIO_U8SetPinDirection+0x114>
    1630:	2f 81       	ldd	r18, Y+7	; 0x07
    1632:	38 85       	ldd	r19, Y+8	; 0x08
    1634:	22 30       	cpi	r18, 0x02	; 2
    1636:	31 05       	cpc	r19, r1
    1638:	89 f1       	breq	.+98     	; 0x169c <DIO_U8SetPinDirection+0xc0>
    163a:	8f 81       	ldd	r24, Y+7	; 0x07
    163c:	98 85       	ldd	r25, Y+8	; 0x08
    163e:	83 30       	cpi	r24, 0x03	; 3
    1640:	91 05       	cpc	r25, r1
    1642:	09 f4       	brne	.+2      	; 0x1646 <DIO_U8SetPinDirection+0x6a>
    1644:	40 c0       	rjmp	.+128    	; 0x16c6 <DIO_U8SetPinDirection+0xea>
    1646:	54 c0       	rjmp	.+168    	; 0x16f0 <DIO_U8SetPinDirection+0x114>
			{
			case DIO_PORTA : CLR_BIT(DDRA,copy_PinNum); break ;
    1648:	aa e3       	ldi	r26, 0x3A	; 58
    164a:	b0 e0       	ldi	r27, 0x00	; 0
    164c:	ea e3       	ldi	r30, 0x3A	; 58
    164e:	f0 e0       	ldi	r31, 0x00	; 0
    1650:	80 81       	ld	r24, Z
    1652:	48 2f       	mov	r20, r24
    1654:	8b 81       	ldd	r24, Y+3	; 0x03
    1656:	28 2f       	mov	r18, r24
    1658:	30 e0       	ldi	r19, 0x00	; 0
    165a:	81 e0       	ldi	r24, 0x01	; 1
    165c:	90 e0       	ldi	r25, 0x00	; 0
    165e:	02 2e       	mov	r0, r18
    1660:	02 c0       	rjmp	.+4      	; 0x1666 <DIO_U8SetPinDirection+0x8a>
    1662:	88 0f       	add	r24, r24
    1664:	99 1f       	adc	r25, r25
    1666:	0a 94       	dec	r0
    1668:	e2 f7       	brpl	.-8      	; 0x1662 <DIO_U8SetPinDirection+0x86>
    166a:	80 95       	com	r24
    166c:	84 23       	and	r24, r20
    166e:	8c 93       	st	X, r24
    1670:	bd c0       	rjmp	.+378    	; 0x17ec <DIO_U8SetPinDirection+0x210>
			case DIO_PORTB : CLR_BIT(DDRB,copy_PinNum); break ;
    1672:	a7 e3       	ldi	r26, 0x37	; 55
    1674:	b0 e0       	ldi	r27, 0x00	; 0
    1676:	e7 e3       	ldi	r30, 0x37	; 55
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	80 81       	ld	r24, Z
    167c:	48 2f       	mov	r20, r24
    167e:	8b 81       	ldd	r24, Y+3	; 0x03
    1680:	28 2f       	mov	r18, r24
    1682:	30 e0       	ldi	r19, 0x00	; 0
    1684:	81 e0       	ldi	r24, 0x01	; 1
    1686:	90 e0       	ldi	r25, 0x00	; 0
    1688:	02 2e       	mov	r0, r18
    168a:	02 c0       	rjmp	.+4      	; 0x1690 <DIO_U8SetPinDirection+0xb4>
    168c:	88 0f       	add	r24, r24
    168e:	99 1f       	adc	r25, r25
    1690:	0a 94       	dec	r0
    1692:	e2 f7       	brpl	.-8      	; 0x168c <DIO_U8SetPinDirection+0xb0>
    1694:	80 95       	com	r24
    1696:	84 23       	and	r24, r20
    1698:	8c 93       	st	X, r24
    169a:	a8 c0       	rjmp	.+336    	; 0x17ec <DIO_U8SetPinDirection+0x210>
			case DIO_PORTC : CLR_BIT(DDRC,copy_PinNum); break ;
    169c:	a4 e3       	ldi	r26, 0x34	; 52
    169e:	b0 e0       	ldi	r27, 0x00	; 0
    16a0:	e4 e3       	ldi	r30, 0x34	; 52
    16a2:	f0 e0       	ldi	r31, 0x00	; 0
    16a4:	80 81       	ld	r24, Z
    16a6:	48 2f       	mov	r20, r24
    16a8:	8b 81       	ldd	r24, Y+3	; 0x03
    16aa:	28 2f       	mov	r18, r24
    16ac:	30 e0       	ldi	r19, 0x00	; 0
    16ae:	81 e0       	ldi	r24, 0x01	; 1
    16b0:	90 e0       	ldi	r25, 0x00	; 0
    16b2:	02 2e       	mov	r0, r18
    16b4:	02 c0       	rjmp	.+4      	; 0x16ba <DIO_U8SetPinDirection+0xde>
    16b6:	88 0f       	add	r24, r24
    16b8:	99 1f       	adc	r25, r25
    16ba:	0a 94       	dec	r0
    16bc:	e2 f7       	brpl	.-8      	; 0x16b6 <DIO_U8SetPinDirection+0xda>
    16be:	80 95       	com	r24
    16c0:	84 23       	and	r24, r20
    16c2:	8c 93       	st	X, r24
    16c4:	93 c0       	rjmp	.+294    	; 0x17ec <DIO_U8SetPinDirection+0x210>
			case DIO_PORTD : CLR_BIT(DDRD,copy_PinNum); break ;
    16c6:	a1 e3       	ldi	r26, 0x31	; 49
    16c8:	b0 e0       	ldi	r27, 0x00	; 0
    16ca:	e1 e3       	ldi	r30, 0x31	; 49
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	80 81       	ld	r24, Z
    16d0:	48 2f       	mov	r20, r24
    16d2:	8b 81       	ldd	r24, Y+3	; 0x03
    16d4:	28 2f       	mov	r18, r24
    16d6:	30 e0       	ldi	r19, 0x00	; 0
    16d8:	81 e0       	ldi	r24, 0x01	; 1
    16da:	90 e0       	ldi	r25, 0x00	; 0
    16dc:	02 2e       	mov	r0, r18
    16de:	02 c0       	rjmp	.+4      	; 0x16e4 <DIO_U8SetPinDirection+0x108>
    16e0:	88 0f       	add	r24, r24
    16e2:	99 1f       	adc	r25, r25
    16e4:	0a 94       	dec	r0
    16e6:	e2 f7       	brpl	.-8      	; 0x16e0 <DIO_U8SetPinDirection+0x104>
    16e8:	80 95       	com	r24
    16ea:	84 23       	and	r24, r20
    16ec:	8c 93       	st	X, r24
    16ee:	7e c0       	rjmp	.+252    	; 0x17ec <DIO_U8SetPinDirection+0x210>
			default : Local_u8ErrorState = NOK ; break ;
    16f0:	81 e0       	ldi	r24, 0x01	; 1
    16f2:	89 83       	std	Y+1, r24	; 0x01
    16f4:	7b c0       	rjmp	.+246    	; 0x17ec <DIO_U8SetPinDirection+0x210>
			}
		}
		else if (copy_Dir==DIO_PIN_OUTPUT)
    16f6:	8c 81       	ldd	r24, Y+4	; 0x04
    16f8:	81 30       	cpi	r24, 0x01	; 1
    16fa:	09 f0       	breq	.+2      	; 0x16fe <DIO_U8SetPinDirection+0x122>
    16fc:	72 c0       	rjmp	.+228    	; 0x17e2 <DIO_U8SetPinDirection+0x206>
		{
			switch (copy_Port)
    16fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1700:	28 2f       	mov	r18, r24
    1702:	30 e0       	ldi	r19, 0x00	; 0
    1704:	3e 83       	std	Y+6, r19	; 0x06
    1706:	2d 83       	std	Y+5, r18	; 0x05
    1708:	8d 81       	ldd	r24, Y+5	; 0x05
    170a:	9e 81       	ldd	r25, Y+6	; 0x06
    170c:	81 30       	cpi	r24, 0x01	; 1
    170e:	91 05       	cpc	r25, r1
    1710:	49 f1       	breq	.+82     	; 0x1764 <DIO_U8SetPinDirection+0x188>
    1712:	2d 81       	ldd	r18, Y+5	; 0x05
    1714:	3e 81       	ldd	r19, Y+6	; 0x06
    1716:	22 30       	cpi	r18, 0x02	; 2
    1718:	31 05       	cpc	r19, r1
    171a:	2c f4       	brge	.+10     	; 0x1726 <DIO_U8SetPinDirection+0x14a>
    171c:	8d 81       	ldd	r24, Y+5	; 0x05
    171e:	9e 81       	ldd	r25, Y+6	; 0x06
    1720:	00 97       	sbiw	r24, 0x00	; 0
    1722:	61 f0       	breq	.+24     	; 0x173c <DIO_U8SetPinDirection+0x160>
    1724:	5b c0       	rjmp	.+182    	; 0x17dc <DIO_U8SetPinDirection+0x200>
    1726:	2d 81       	ldd	r18, Y+5	; 0x05
    1728:	3e 81       	ldd	r19, Y+6	; 0x06
    172a:	22 30       	cpi	r18, 0x02	; 2
    172c:	31 05       	cpc	r19, r1
    172e:	71 f1       	breq	.+92     	; 0x178c <DIO_U8SetPinDirection+0x1b0>
    1730:	8d 81       	ldd	r24, Y+5	; 0x05
    1732:	9e 81       	ldd	r25, Y+6	; 0x06
    1734:	83 30       	cpi	r24, 0x03	; 3
    1736:	91 05       	cpc	r25, r1
    1738:	e9 f1       	breq	.+122    	; 0x17b4 <DIO_U8SetPinDirection+0x1d8>
    173a:	50 c0       	rjmp	.+160    	; 0x17dc <DIO_U8SetPinDirection+0x200>
			{
			case DIO_PORTA : SET_BIT(DDRA,copy_PinNum); break ;
    173c:	aa e3       	ldi	r26, 0x3A	; 58
    173e:	b0 e0       	ldi	r27, 0x00	; 0
    1740:	ea e3       	ldi	r30, 0x3A	; 58
    1742:	f0 e0       	ldi	r31, 0x00	; 0
    1744:	80 81       	ld	r24, Z
    1746:	48 2f       	mov	r20, r24
    1748:	8b 81       	ldd	r24, Y+3	; 0x03
    174a:	28 2f       	mov	r18, r24
    174c:	30 e0       	ldi	r19, 0x00	; 0
    174e:	81 e0       	ldi	r24, 0x01	; 1
    1750:	90 e0       	ldi	r25, 0x00	; 0
    1752:	02 2e       	mov	r0, r18
    1754:	02 c0       	rjmp	.+4      	; 0x175a <DIO_U8SetPinDirection+0x17e>
    1756:	88 0f       	add	r24, r24
    1758:	99 1f       	adc	r25, r25
    175a:	0a 94       	dec	r0
    175c:	e2 f7       	brpl	.-8      	; 0x1756 <DIO_U8SetPinDirection+0x17a>
    175e:	84 2b       	or	r24, r20
    1760:	8c 93       	st	X, r24
    1762:	44 c0       	rjmp	.+136    	; 0x17ec <DIO_U8SetPinDirection+0x210>
			case DIO_PORTB : SET_BIT(DDRB,copy_PinNum); break ;
    1764:	a7 e3       	ldi	r26, 0x37	; 55
    1766:	b0 e0       	ldi	r27, 0x00	; 0
    1768:	e7 e3       	ldi	r30, 0x37	; 55
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	80 81       	ld	r24, Z
    176e:	48 2f       	mov	r20, r24
    1770:	8b 81       	ldd	r24, Y+3	; 0x03
    1772:	28 2f       	mov	r18, r24
    1774:	30 e0       	ldi	r19, 0x00	; 0
    1776:	81 e0       	ldi	r24, 0x01	; 1
    1778:	90 e0       	ldi	r25, 0x00	; 0
    177a:	02 2e       	mov	r0, r18
    177c:	02 c0       	rjmp	.+4      	; 0x1782 <DIO_U8SetPinDirection+0x1a6>
    177e:	88 0f       	add	r24, r24
    1780:	99 1f       	adc	r25, r25
    1782:	0a 94       	dec	r0
    1784:	e2 f7       	brpl	.-8      	; 0x177e <DIO_U8SetPinDirection+0x1a2>
    1786:	84 2b       	or	r24, r20
    1788:	8c 93       	st	X, r24
    178a:	30 c0       	rjmp	.+96     	; 0x17ec <DIO_U8SetPinDirection+0x210>
			case DIO_PORTC : SET_BIT(DDRC,copy_PinNum); break ;
    178c:	a4 e3       	ldi	r26, 0x34	; 52
    178e:	b0 e0       	ldi	r27, 0x00	; 0
    1790:	e4 e3       	ldi	r30, 0x34	; 52
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	80 81       	ld	r24, Z
    1796:	48 2f       	mov	r20, r24
    1798:	8b 81       	ldd	r24, Y+3	; 0x03
    179a:	28 2f       	mov	r18, r24
    179c:	30 e0       	ldi	r19, 0x00	; 0
    179e:	81 e0       	ldi	r24, 0x01	; 1
    17a0:	90 e0       	ldi	r25, 0x00	; 0
    17a2:	02 2e       	mov	r0, r18
    17a4:	02 c0       	rjmp	.+4      	; 0x17aa <DIO_U8SetPinDirection+0x1ce>
    17a6:	88 0f       	add	r24, r24
    17a8:	99 1f       	adc	r25, r25
    17aa:	0a 94       	dec	r0
    17ac:	e2 f7       	brpl	.-8      	; 0x17a6 <DIO_U8SetPinDirection+0x1ca>
    17ae:	84 2b       	or	r24, r20
    17b0:	8c 93       	st	X, r24
    17b2:	1c c0       	rjmp	.+56     	; 0x17ec <DIO_U8SetPinDirection+0x210>
			case DIO_PORTD : SET_BIT(DDRD,copy_PinNum); break ;
    17b4:	a1 e3       	ldi	r26, 0x31	; 49
    17b6:	b0 e0       	ldi	r27, 0x00	; 0
    17b8:	e1 e3       	ldi	r30, 0x31	; 49
    17ba:	f0 e0       	ldi	r31, 0x00	; 0
    17bc:	80 81       	ld	r24, Z
    17be:	48 2f       	mov	r20, r24
    17c0:	8b 81       	ldd	r24, Y+3	; 0x03
    17c2:	28 2f       	mov	r18, r24
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	81 e0       	ldi	r24, 0x01	; 1
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	02 2e       	mov	r0, r18
    17cc:	02 c0       	rjmp	.+4      	; 0x17d2 <DIO_U8SetPinDirection+0x1f6>
    17ce:	88 0f       	add	r24, r24
    17d0:	99 1f       	adc	r25, r25
    17d2:	0a 94       	dec	r0
    17d4:	e2 f7       	brpl	.-8      	; 0x17ce <DIO_U8SetPinDirection+0x1f2>
    17d6:	84 2b       	or	r24, r20
    17d8:	8c 93       	st	X, r24
    17da:	08 c0       	rjmp	.+16     	; 0x17ec <DIO_U8SetPinDirection+0x210>
			default : Local_u8ErrorState = NOK ; break ;
    17dc:	81 e0       	ldi	r24, 0x01	; 1
    17de:	89 83       	std	Y+1, r24	; 0x01
    17e0:	05 c0       	rjmp	.+10     	; 0x17ec <DIO_U8SetPinDirection+0x210>
			}
		}
		else
		{
			Local_u8ErrorState = NOK ;
    17e2:	81 e0       	ldi	r24, 0x01	; 1
    17e4:	89 83       	std	Y+1, r24	; 0x01
    17e6:	02 c0       	rjmp	.+4      	; 0x17ec <DIO_U8SetPinDirection+0x210>
		}
	}
	else
	{
		Local_u8ErrorState = NOK ;
    17e8:	81 e0       	ldi	r24, 0x01	; 1
    17ea:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    17ec:	89 81       	ldd	r24, Y+1	; 0x01
}
    17ee:	28 96       	adiw	r28, 0x08	; 8
    17f0:	0f b6       	in	r0, 0x3f	; 63
    17f2:	f8 94       	cli
    17f4:	de bf       	out	0x3e, r29	; 62
    17f6:	0f be       	out	0x3f, r0	; 63
    17f8:	cd bf       	out	0x3d, r28	; 61
    17fa:	cf 91       	pop	r28
    17fc:	df 91       	pop	r29
    17fe:	08 95       	ret

00001800 <DIO_U8SetPortDirection>:
uint8 DIO_U8SetPortDirection	(DIO_Port_t copy_Port,	 uint8 copy_u8PortDir)
{
    1800:	df 93       	push	r29
    1802:	cf 93       	push	r28
    1804:	00 d0       	rcall	.+0      	; 0x1806 <DIO_U8SetPortDirection+0x6>
    1806:	00 d0       	rcall	.+0      	; 0x1808 <DIO_U8SetPortDirection+0x8>
    1808:	0f 92       	push	r0
    180a:	cd b7       	in	r28, 0x3d	; 61
    180c:	de b7       	in	r29, 0x3e	; 62
    180e:	8a 83       	std	Y+2, r24	; 0x02
    1810:	6b 83       	std	Y+3, r22	; 0x03
	uint8 Local_u8ErrorState = OK ;
    1812:	19 82       	std	Y+1, r1	; 0x01
	switch (copy_Port)
    1814:	8a 81       	ldd	r24, Y+2	; 0x02
    1816:	28 2f       	mov	r18, r24
    1818:	30 e0       	ldi	r19, 0x00	; 0
    181a:	3d 83       	std	Y+5, r19	; 0x05
    181c:	2c 83       	std	Y+4, r18	; 0x04
    181e:	8c 81       	ldd	r24, Y+4	; 0x04
    1820:	9d 81       	ldd	r25, Y+5	; 0x05
    1822:	81 30       	cpi	r24, 0x01	; 1
    1824:	91 05       	cpc	r25, r1
    1826:	d1 f0       	breq	.+52     	; 0x185c <DIO_U8SetPortDirection+0x5c>
    1828:	2c 81       	ldd	r18, Y+4	; 0x04
    182a:	3d 81       	ldd	r19, Y+5	; 0x05
    182c:	22 30       	cpi	r18, 0x02	; 2
    182e:	31 05       	cpc	r19, r1
    1830:	2c f4       	brge	.+10     	; 0x183c <DIO_U8SetPortDirection+0x3c>
    1832:	8c 81       	ldd	r24, Y+4	; 0x04
    1834:	9d 81       	ldd	r25, Y+5	; 0x05
    1836:	00 97       	sbiw	r24, 0x00	; 0
    1838:	61 f0       	breq	.+24     	; 0x1852 <DIO_U8SetPortDirection+0x52>
    183a:	1f c0       	rjmp	.+62     	; 0x187a <DIO_U8SetPortDirection+0x7a>
    183c:	2c 81       	ldd	r18, Y+4	; 0x04
    183e:	3d 81       	ldd	r19, Y+5	; 0x05
    1840:	22 30       	cpi	r18, 0x02	; 2
    1842:	31 05       	cpc	r19, r1
    1844:	81 f0       	breq	.+32     	; 0x1866 <DIO_U8SetPortDirection+0x66>
    1846:	8c 81       	ldd	r24, Y+4	; 0x04
    1848:	9d 81       	ldd	r25, Y+5	; 0x05
    184a:	83 30       	cpi	r24, 0x03	; 3
    184c:	91 05       	cpc	r25, r1
    184e:	81 f0       	breq	.+32     	; 0x1870 <DIO_U8SetPortDirection+0x70>
    1850:	14 c0       	rjmp	.+40     	; 0x187a <DIO_U8SetPortDirection+0x7a>
	{
	case DIO_PORTA : DDRA = copy_u8PortDir ; break ;
    1852:	ea e3       	ldi	r30, 0x3A	; 58
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	8b 81       	ldd	r24, Y+3	; 0x03
    1858:	80 83       	st	Z, r24
    185a:	11 c0       	rjmp	.+34     	; 0x187e <DIO_U8SetPortDirection+0x7e>
	case DIO_PORTB : DDRB = copy_u8PortDir ; break ;
    185c:	e7 e3       	ldi	r30, 0x37	; 55
    185e:	f0 e0       	ldi	r31, 0x00	; 0
    1860:	8b 81       	ldd	r24, Y+3	; 0x03
    1862:	80 83       	st	Z, r24
    1864:	0c c0       	rjmp	.+24     	; 0x187e <DIO_U8SetPortDirection+0x7e>
	case DIO_PORTC : DDRC = copy_u8PortDir ; break ;
    1866:	e4 e3       	ldi	r30, 0x34	; 52
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	8b 81       	ldd	r24, Y+3	; 0x03
    186c:	80 83       	st	Z, r24
    186e:	07 c0       	rjmp	.+14     	; 0x187e <DIO_U8SetPortDirection+0x7e>
	case DIO_PORTD : DDRD = copy_u8PortDir ; break ;
    1870:	e1 e3       	ldi	r30, 0x31	; 49
    1872:	f0 e0       	ldi	r31, 0x00	; 0
    1874:	8b 81       	ldd	r24, Y+3	; 0x03
    1876:	80 83       	st	Z, r24
    1878:	02 c0       	rjmp	.+4      	; 0x187e <DIO_U8SetPortDirection+0x7e>
	default : Local_u8ErrorState = NOK     ; break ;
    187a:	81 e0       	ldi	r24, 0x01	; 1
    187c:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    187e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1880:	0f 90       	pop	r0
    1882:	0f 90       	pop	r0
    1884:	0f 90       	pop	r0
    1886:	0f 90       	pop	r0
    1888:	0f 90       	pop	r0
    188a:	cf 91       	pop	r28
    188c:	df 91       	pop	r29
    188e:	08 95       	ret

00001890 <DIO_U8SetPinValue>:

uint8 DIO_U8SetPinValue	        (DIO_Port_t copy_Port,	 DIO_Pin_t copy_PinNum,		DIO_PinVal_t copy_Val)
{
    1890:	df 93       	push	r29
    1892:	cf 93       	push	r28
    1894:	cd b7       	in	r28, 0x3d	; 61
    1896:	de b7       	in	r29, 0x3e	; 62
    1898:	28 97       	sbiw	r28, 0x08	; 8
    189a:	0f b6       	in	r0, 0x3f	; 63
    189c:	f8 94       	cli
    189e:	de bf       	out	0x3e, r29	; 62
    18a0:	0f be       	out	0x3f, r0	; 63
    18a2:	cd bf       	out	0x3d, r28	; 61
    18a4:	8a 83       	std	Y+2, r24	; 0x02
    18a6:	6b 83       	std	Y+3, r22	; 0x03
    18a8:	4c 83       	std	Y+4, r20	; 0x04
	uint8 Local_u8ErrorState = OK ;
    18aa:	19 82       	std	Y+1, r1	; 0x01
	if ( (copy_PinNum >= DIO_PIN0) && (copy_PinNum <= DIO_PIN7) )
    18ac:	8b 81       	ldd	r24, Y+3	; 0x03
    18ae:	88 30       	cpi	r24, 0x08	; 8
    18b0:	08 f0       	brcs	.+2      	; 0x18b4 <DIO_U8SetPinValue+0x24>
    18b2:	f4 c0       	rjmp	.+488    	; 0x1a9c <DIO_U8SetPinValue+0x20c>
	{
		if (copy_Val==DIO_PIN_LOW)
    18b4:	8c 81       	ldd	r24, Y+4	; 0x04
    18b6:	88 23       	and	r24, r24
    18b8:	09 f0       	breq	.+2      	; 0x18bc <DIO_U8SetPinValue+0x2c>
    18ba:	77 c0       	rjmp	.+238    	; 0x19aa <DIO_U8SetPinValue+0x11a>
		{
			switch (copy_Port)
    18bc:	8a 81       	ldd	r24, Y+2	; 0x02
    18be:	28 2f       	mov	r18, r24
    18c0:	30 e0       	ldi	r19, 0x00	; 0
    18c2:	38 87       	std	Y+8, r19	; 0x08
    18c4:	2f 83       	std	Y+7, r18	; 0x07
    18c6:	8f 81       	ldd	r24, Y+7	; 0x07
    18c8:	98 85       	ldd	r25, Y+8	; 0x08
    18ca:	81 30       	cpi	r24, 0x01	; 1
    18cc:	91 05       	cpc	r25, r1
    18ce:	59 f1       	breq	.+86     	; 0x1926 <DIO_U8SetPinValue+0x96>
    18d0:	2f 81       	ldd	r18, Y+7	; 0x07
    18d2:	38 85       	ldd	r19, Y+8	; 0x08
    18d4:	22 30       	cpi	r18, 0x02	; 2
    18d6:	31 05       	cpc	r19, r1
    18d8:	2c f4       	brge	.+10     	; 0x18e4 <DIO_U8SetPinValue+0x54>
    18da:	8f 81       	ldd	r24, Y+7	; 0x07
    18dc:	98 85       	ldd	r25, Y+8	; 0x08
    18de:	00 97       	sbiw	r24, 0x00	; 0
    18e0:	69 f0       	breq	.+26     	; 0x18fc <DIO_U8SetPinValue+0x6c>
    18e2:	60 c0       	rjmp	.+192    	; 0x19a4 <DIO_U8SetPinValue+0x114>
    18e4:	2f 81       	ldd	r18, Y+7	; 0x07
    18e6:	38 85       	ldd	r19, Y+8	; 0x08
    18e8:	22 30       	cpi	r18, 0x02	; 2
    18ea:	31 05       	cpc	r19, r1
    18ec:	89 f1       	breq	.+98     	; 0x1950 <DIO_U8SetPinValue+0xc0>
    18ee:	8f 81       	ldd	r24, Y+7	; 0x07
    18f0:	98 85       	ldd	r25, Y+8	; 0x08
    18f2:	83 30       	cpi	r24, 0x03	; 3
    18f4:	91 05       	cpc	r25, r1
    18f6:	09 f4       	brne	.+2      	; 0x18fa <DIO_U8SetPinValue+0x6a>
    18f8:	40 c0       	rjmp	.+128    	; 0x197a <DIO_U8SetPinValue+0xea>
    18fa:	54 c0       	rjmp	.+168    	; 0x19a4 <DIO_U8SetPinValue+0x114>
			{
			case DIO_PORTA : CLR_BIT(PORTA,copy_PinNum); break ;
    18fc:	ab e3       	ldi	r26, 0x3B	; 59
    18fe:	b0 e0       	ldi	r27, 0x00	; 0
    1900:	eb e3       	ldi	r30, 0x3B	; 59
    1902:	f0 e0       	ldi	r31, 0x00	; 0
    1904:	80 81       	ld	r24, Z
    1906:	48 2f       	mov	r20, r24
    1908:	8b 81       	ldd	r24, Y+3	; 0x03
    190a:	28 2f       	mov	r18, r24
    190c:	30 e0       	ldi	r19, 0x00	; 0
    190e:	81 e0       	ldi	r24, 0x01	; 1
    1910:	90 e0       	ldi	r25, 0x00	; 0
    1912:	02 2e       	mov	r0, r18
    1914:	02 c0       	rjmp	.+4      	; 0x191a <DIO_U8SetPinValue+0x8a>
    1916:	88 0f       	add	r24, r24
    1918:	99 1f       	adc	r25, r25
    191a:	0a 94       	dec	r0
    191c:	e2 f7       	brpl	.-8      	; 0x1916 <DIO_U8SetPinValue+0x86>
    191e:	80 95       	com	r24
    1920:	84 23       	and	r24, r20
    1922:	8c 93       	st	X, r24
    1924:	bd c0       	rjmp	.+378    	; 0x1aa0 <DIO_U8SetPinValue+0x210>
			case DIO_PORTB : CLR_BIT(PORTB,copy_PinNum); break ;
    1926:	a8 e3       	ldi	r26, 0x38	; 56
    1928:	b0 e0       	ldi	r27, 0x00	; 0
    192a:	e8 e3       	ldi	r30, 0x38	; 56
    192c:	f0 e0       	ldi	r31, 0x00	; 0
    192e:	80 81       	ld	r24, Z
    1930:	48 2f       	mov	r20, r24
    1932:	8b 81       	ldd	r24, Y+3	; 0x03
    1934:	28 2f       	mov	r18, r24
    1936:	30 e0       	ldi	r19, 0x00	; 0
    1938:	81 e0       	ldi	r24, 0x01	; 1
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	02 2e       	mov	r0, r18
    193e:	02 c0       	rjmp	.+4      	; 0x1944 <DIO_U8SetPinValue+0xb4>
    1940:	88 0f       	add	r24, r24
    1942:	99 1f       	adc	r25, r25
    1944:	0a 94       	dec	r0
    1946:	e2 f7       	brpl	.-8      	; 0x1940 <DIO_U8SetPinValue+0xb0>
    1948:	80 95       	com	r24
    194a:	84 23       	and	r24, r20
    194c:	8c 93       	st	X, r24
    194e:	a8 c0       	rjmp	.+336    	; 0x1aa0 <DIO_U8SetPinValue+0x210>
			case DIO_PORTC : CLR_BIT(PORTC,copy_PinNum); break ;
    1950:	a5 e3       	ldi	r26, 0x35	; 53
    1952:	b0 e0       	ldi	r27, 0x00	; 0
    1954:	e5 e3       	ldi	r30, 0x35	; 53
    1956:	f0 e0       	ldi	r31, 0x00	; 0
    1958:	80 81       	ld	r24, Z
    195a:	48 2f       	mov	r20, r24
    195c:	8b 81       	ldd	r24, Y+3	; 0x03
    195e:	28 2f       	mov	r18, r24
    1960:	30 e0       	ldi	r19, 0x00	; 0
    1962:	81 e0       	ldi	r24, 0x01	; 1
    1964:	90 e0       	ldi	r25, 0x00	; 0
    1966:	02 2e       	mov	r0, r18
    1968:	02 c0       	rjmp	.+4      	; 0x196e <DIO_U8SetPinValue+0xde>
    196a:	88 0f       	add	r24, r24
    196c:	99 1f       	adc	r25, r25
    196e:	0a 94       	dec	r0
    1970:	e2 f7       	brpl	.-8      	; 0x196a <DIO_U8SetPinValue+0xda>
    1972:	80 95       	com	r24
    1974:	84 23       	and	r24, r20
    1976:	8c 93       	st	X, r24
    1978:	93 c0       	rjmp	.+294    	; 0x1aa0 <DIO_U8SetPinValue+0x210>
			case DIO_PORTD : CLR_BIT(PORTD,copy_PinNum); break ;
    197a:	a2 e3       	ldi	r26, 0x32	; 50
    197c:	b0 e0       	ldi	r27, 0x00	; 0
    197e:	e2 e3       	ldi	r30, 0x32	; 50
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	80 81       	ld	r24, Z
    1984:	48 2f       	mov	r20, r24
    1986:	8b 81       	ldd	r24, Y+3	; 0x03
    1988:	28 2f       	mov	r18, r24
    198a:	30 e0       	ldi	r19, 0x00	; 0
    198c:	81 e0       	ldi	r24, 0x01	; 1
    198e:	90 e0       	ldi	r25, 0x00	; 0
    1990:	02 2e       	mov	r0, r18
    1992:	02 c0       	rjmp	.+4      	; 0x1998 <DIO_U8SetPinValue+0x108>
    1994:	88 0f       	add	r24, r24
    1996:	99 1f       	adc	r25, r25
    1998:	0a 94       	dec	r0
    199a:	e2 f7       	brpl	.-8      	; 0x1994 <DIO_U8SetPinValue+0x104>
    199c:	80 95       	com	r24
    199e:	84 23       	and	r24, r20
    19a0:	8c 93       	st	X, r24
    19a2:	7e c0       	rjmp	.+252    	; 0x1aa0 <DIO_U8SetPinValue+0x210>
			default : Local_u8ErrorState = NOK ; break ;
    19a4:	81 e0       	ldi	r24, 0x01	; 1
    19a6:	89 83       	std	Y+1, r24	; 0x01
    19a8:	7b c0       	rjmp	.+246    	; 0x1aa0 <DIO_U8SetPinValue+0x210>
			}
		}
		else if (copy_Val==DIO_PIN_HIGH)
    19aa:	8c 81       	ldd	r24, Y+4	; 0x04
    19ac:	81 30       	cpi	r24, 0x01	; 1
    19ae:	09 f0       	breq	.+2      	; 0x19b2 <DIO_U8SetPinValue+0x122>
    19b0:	72 c0       	rjmp	.+228    	; 0x1a96 <DIO_U8SetPinValue+0x206>
		{
			switch (copy_Port)
    19b2:	8a 81       	ldd	r24, Y+2	; 0x02
    19b4:	28 2f       	mov	r18, r24
    19b6:	30 e0       	ldi	r19, 0x00	; 0
    19b8:	3e 83       	std	Y+6, r19	; 0x06
    19ba:	2d 83       	std	Y+5, r18	; 0x05
    19bc:	8d 81       	ldd	r24, Y+5	; 0x05
    19be:	9e 81       	ldd	r25, Y+6	; 0x06
    19c0:	81 30       	cpi	r24, 0x01	; 1
    19c2:	91 05       	cpc	r25, r1
    19c4:	49 f1       	breq	.+82     	; 0x1a18 <DIO_U8SetPinValue+0x188>
    19c6:	2d 81       	ldd	r18, Y+5	; 0x05
    19c8:	3e 81       	ldd	r19, Y+6	; 0x06
    19ca:	22 30       	cpi	r18, 0x02	; 2
    19cc:	31 05       	cpc	r19, r1
    19ce:	2c f4       	brge	.+10     	; 0x19da <DIO_U8SetPinValue+0x14a>
    19d0:	8d 81       	ldd	r24, Y+5	; 0x05
    19d2:	9e 81       	ldd	r25, Y+6	; 0x06
    19d4:	00 97       	sbiw	r24, 0x00	; 0
    19d6:	61 f0       	breq	.+24     	; 0x19f0 <DIO_U8SetPinValue+0x160>
    19d8:	5b c0       	rjmp	.+182    	; 0x1a90 <DIO_U8SetPinValue+0x200>
    19da:	2d 81       	ldd	r18, Y+5	; 0x05
    19dc:	3e 81       	ldd	r19, Y+6	; 0x06
    19de:	22 30       	cpi	r18, 0x02	; 2
    19e0:	31 05       	cpc	r19, r1
    19e2:	71 f1       	breq	.+92     	; 0x1a40 <DIO_U8SetPinValue+0x1b0>
    19e4:	8d 81       	ldd	r24, Y+5	; 0x05
    19e6:	9e 81       	ldd	r25, Y+6	; 0x06
    19e8:	83 30       	cpi	r24, 0x03	; 3
    19ea:	91 05       	cpc	r25, r1
    19ec:	e9 f1       	breq	.+122    	; 0x1a68 <DIO_U8SetPinValue+0x1d8>
    19ee:	50 c0       	rjmp	.+160    	; 0x1a90 <DIO_U8SetPinValue+0x200>
			{
			case DIO_PORTA : SET_BIT(PORTA,copy_PinNum); break ;
    19f0:	ab e3       	ldi	r26, 0x3B	; 59
    19f2:	b0 e0       	ldi	r27, 0x00	; 0
    19f4:	eb e3       	ldi	r30, 0x3B	; 59
    19f6:	f0 e0       	ldi	r31, 0x00	; 0
    19f8:	80 81       	ld	r24, Z
    19fa:	48 2f       	mov	r20, r24
    19fc:	8b 81       	ldd	r24, Y+3	; 0x03
    19fe:	28 2f       	mov	r18, r24
    1a00:	30 e0       	ldi	r19, 0x00	; 0
    1a02:	81 e0       	ldi	r24, 0x01	; 1
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	02 2e       	mov	r0, r18
    1a08:	02 c0       	rjmp	.+4      	; 0x1a0e <DIO_U8SetPinValue+0x17e>
    1a0a:	88 0f       	add	r24, r24
    1a0c:	99 1f       	adc	r25, r25
    1a0e:	0a 94       	dec	r0
    1a10:	e2 f7       	brpl	.-8      	; 0x1a0a <DIO_U8SetPinValue+0x17a>
    1a12:	84 2b       	or	r24, r20
    1a14:	8c 93       	st	X, r24
    1a16:	44 c0       	rjmp	.+136    	; 0x1aa0 <DIO_U8SetPinValue+0x210>
			case DIO_PORTB : SET_BIT(PORTB,copy_PinNum); break ;
    1a18:	a8 e3       	ldi	r26, 0x38	; 56
    1a1a:	b0 e0       	ldi	r27, 0x00	; 0
    1a1c:	e8 e3       	ldi	r30, 0x38	; 56
    1a1e:	f0 e0       	ldi	r31, 0x00	; 0
    1a20:	80 81       	ld	r24, Z
    1a22:	48 2f       	mov	r20, r24
    1a24:	8b 81       	ldd	r24, Y+3	; 0x03
    1a26:	28 2f       	mov	r18, r24
    1a28:	30 e0       	ldi	r19, 0x00	; 0
    1a2a:	81 e0       	ldi	r24, 0x01	; 1
    1a2c:	90 e0       	ldi	r25, 0x00	; 0
    1a2e:	02 2e       	mov	r0, r18
    1a30:	02 c0       	rjmp	.+4      	; 0x1a36 <DIO_U8SetPinValue+0x1a6>
    1a32:	88 0f       	add	r24, r24
    1a34:	99 1f       	adc	r25, r25
    1a36:	0a 94       	dec	r0
    1a38:	e2 f7       	brpl	.-8      	; 0x1a32 <DIO_U8SetPinValue+0x1a2>
    1a3a:	84 2b       	or	r24, r20
    1a3c:	8c 93       	st	X, r24
    1a3e:	30 c0       	rjmp	.+96     	; 0x1aa0 <DIO_U8SetPinValue+0x210>
			case DIO_PORTC : SET_BIT(PORTC,copy_PinNum); break ;
    1a40:	a5 e3       	ldi	r26, 0x35	; 53
    1a42:	b0 e0       	ldi	r27, 0x00	; 0
    1a44:	e5 e3       	ldi	r30, 0x35	; 53
    1a46:	f0 e0       	ldi	r31, 0x00	; 0
    1a48:	80 81       	ld	r24, Z
    1a4a:	48 2f       	mov	r20, r24
    1a4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a4e:	28 2f       	mov	r18, r24
    1a50:	30 e0       	ldi	r19, 0x00	; 0
    1a52:	81 e0       	ldi	r24, 0x01	; 1
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	02 2e       	mov	r0, r18
    1a58:	02 c0       	rjmp	.+4      	; 0x1a5e <DIO_U8SetPinValue+0x1ce>
    1a5a:	88 0f       	add	r24, r24
    1a5c:	99 1f       	adc	r25, r25
    1a5e:	0a 94       	dec	r0
    1a60:	e2 f7       	brpl	.-8      	; 0x1a5a <DIO_U8SetPinValue+0x1ca>
    1a62:	84 2b       	or	r24, r20
    1a64:	8c 93       	st	X, r24
    1a66:	1c c0       	rjmp	.+56     	; 0x1aa0 <DIO_U8SetPinValue+0x210>
			case DIO_PORTD : SET_BIT(PORTD,copy_PinNum); break ;
    1a68:	a2 e3       	ldi	r26, 0x32	; 50
    1a6a:	b0 e0       	ldi	r27, 0x00	; 0
    1a6c:	e2 e3       	ldi	r30, 0x32	; 50
    1a6e:	f0 e0       	ldi	r31, 0x00	; 0
    1a70:	80 81       	ld	r24, Z
    1a72:	48 2f       	mov	r20, r24
    1a74:	8b 81       	ldd	r24, Y+3	; 0x03
    1a76:	28 2f       	mov	r18, r24
    1a78:	30 e0       	ldi	r19, 0x00	; 0
    1a7a:	81 e0       	ldi	r24, 0x01	; 1
    1a7c:	90 e0       	ldi	r25, 0x00	; 0
    1a7e:	02 2e       	mov	r0, r18
    1a80:	02 c0       	rjmp	.+4      	; 0x1a86 <DIO_U8SetPinValue+0x1f6>
    1a82:	88 0f       	add	r24, r24
    1a84:	99 1f       	adc	r25, r25
    1a86:	0a 94       	dec	r0
    1a88:	e2 f7       	brpl	.-8      	; 0x1a82 <DIO_U8SetPinValue+0x1f2>
    1a8a:	84 2b       	or	r24, r20
    1a8c:	8c 93       	st	X, r24
    1a8e:	08 c0       	rjmp	.+16     	; 0x1aa0 <DIO_U8SetPinValue+0x210>
			default : Local_u8ErrorState = NOK ; break ;
    1a90:	81 e0       	ldi	r24, 0x01	; 1
    1a92:	89 83       	std	Y+1, r24	; 0x01
    1a94:	05 c0       	rjmp	.+10     	; 0x1aa0 <DIO_U8SetPinValue+0x210>
			}
		}
		else
		{
			Local_u8ErrorState = NOK ;
    1a96:	81 e0       	ldi	r24, 0x01	; 1
    1a98:	89 83       	std	Y+1, r24	; 0x01
    1a9a:	02 c0       	rjmp	.+4      	; 0x1aa0 <DIO_U8SetPinValue+0x210>
		}
	}
	else
	{
		Local_u8ErrorState = NOK ;
    1a9c:	81 e0       	ldi	r24, 0x01	; 1
    1a9e:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    1aa0:	89 81       	ldd	r24, Y+1	; 0x01
}
    1aa2:	28 96       	adiw	r28, 0x08	; 8
    1aa4:	0f b6       	in	r0, 0x3f	; 63
    1aa6:	f8 94       	cli
    1aa8:	de bf       	out	0x3e, r29	; 62
    1aaa:	0f be       	out	0x3f, r0	; 63
    1aac:	cd bf       	out	0x3d, r28	; 61
    1aae:	cf 91       	pop	r28
    1ab0:	df 91       	pop	r29
    1ab2:	08 95       	ret

00001ab4 <DIO_U8SetPortValue>:
uint8 DIO_U8SetPortValue    	(DIO_Port_t copy_Port,	 uint8 copy_u8PortVal)
{
    1ab4:	df 93       	push	r29
    1ab6:	cf 93       	push	r28
    1ab8:	00 d0       	rcall	.+0      	; 0x1aba <DIO_U8SetPortValue+0x6>
    1aba:	00 d0       	rcall	.+0      	; 0x1abc <DIO_U8SetPortValue+0x8>
    1abc:	0f 92       	push	r0
    1abe:	cd b7       	in	r28, 0x3d	; 61
    1ac0:	de b7       	in	r29, 0x3e	; 62
    1ac2:	8a 83       	std	Y+2, r24	; 0x02
    1ac4:	6b 83       	std	Y+3, r22	; 0x03
	uint8 Local_u8ErrorState = OK ;
    1ac6:	19 82       	std	Y+1, r1	; 0x01
	switch (copy_Port)
    1ac8:	8a 81       	ldd	r24, Y+2	; 0x02
    1aca:	28 2f       	mov	r18, r24
    1acc:	30 e0       	ldi	r19, 0x00	; 0
    1ace:	3d 83       	std	Y+5, r19	; 0x05
    1ad0:	2c 83       	std	Y+4, r18	; 0x04
    1ad2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ad4:	9d 81       	ldd	r25, Y+5	; 0x05
    1ad6:	81 30       	cpi	r24, 0x01	; 1
    1ad8:	91 05       	cpc	r25, r1
    1ada:	d1 f0       	breq	.+52     	; 0x1b10 <DIO_U8SetPortValue+0x5c>
    1adc:	2c 81       	ldd	r18, Y+4	; 0x04
    1ade:	3d 81       	ldd	r19, Y+5	; 0x05
    1ae0:	22 30       	cpi	r18, 0x02	; 2
    1ae2:	31 05       	cpc	r19, r1
    1ae4:	2c f4       	brge	.+10     	; 0x1af0 <DIO_U8SetPortValue+0x3c>
    1ae6:	8c 81       	ldd	r24, Y+4	; 0x04
    1ae8:	9d 81       	ldd	r25, Y+5	; 0x05
    1aea:	00 97       	sbiw	r24, 0x00	; 0
    1aec:	61 f0       	breq	.+24     	; 0x1b06 <DIO_U8SetPortValue+0x52>
    1aee:	1f c0       	rjmp	.+62     	; 0x1b2e <DIO_U8SetPortValue+0x7a>
    1af0:	2c 81       	ldd	r18, Y+4	; 0x04
    1af2:	3d 81       	ldd	r19, Y+5	; 0x05
    1af4:	22 30       	cpi	r18, 0x02	; 2
    1af6:	31 05       	cpc	r19, r1
    1af8:	81 f0       	breq	.+32     	; 0x1b1a <DIO_U8SetPortValue+0x66>
    1afa:	8c 81       	ldd	r24, Y+4	; 0x04
    1afc:	9d 81       	ldd	r25, Y+5	; 0x05
    1afe:	83 30       	cpi	r24, 0x03	; 3
    1b00:	91 05       	cpc	r25, r1
    1b02:	81 f0       	breq	.+32     	; 0x1b24 <DIO_U8SetPortValue+0x70>
    1b04:	14 c0       	rjmp	.+40     	; 0x1b2e <DIO_U8SetPortValue+0x7a>
	{
	case DIO_PORTA : PORTA = copy_u8PortVal ; break ;
    1b06:	eb e3       	ldi	r30, 0x3B	; 59
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b0c:	80 83       	st	Z, r24
    1b0e:	11 c0       	rjmp	.+34     	; 0x1b32 <DIO_U8SetPortValue+0x7e>
	case DIO_PORTB : PORTB = copy_u8PortVal ; break ;
    1b10:	e8 e3       	ldi	r30, 0x38	; 56
    1b12:	f0 e0       	ldi	r31, 0x00	; 0
    1b14:	8b 81       	ldd	r24, Y+3	; 0x03
    1b16:	80 83       	st	Z, r24
    1b18:	0c c0       	rjmp	.+24     	; 0x1b32 <DIO_U8SetPortValue+0x7e>
	case DIO_PORTC : PORTC = copy_u8PortVal ; break ;
    1b1a:	e5 e3       	ldi	r30, 0x35	; 53
    1b1c:	f0 e0       	ldi	r31, 0x00	; 0
    1b1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b20:	80 83       	st	Z, r24
    1b22:	07 c0       	rjmp	.+14     	; 0x1b32 <DIO_U8SetPortValue+0x7e>
	case DIO_PORTD : PORTD = copy_u8PortVal ; break ;
    1b24:	e2 e3       	ldi	r30, 0x32	; 50
    1b26:	f0 e0       	ldi	r31, 0x00	; 0
    1b28:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2a:	80 83       	st	Z, r24
    1b2c:	02 c0       	rjmp	.+4      	; 0x1b32 <DIO_U8SetPortValue+0x7e>
	default : Local_u8ErrorState = NOK      ; break ;
    1b2e:	81 e0       	ldi	r24, 0x01	; 1
    1b30:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    1b32:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b34:	0f 90       	pop	r0
    1b36:	0f 90       	pop	r0
    1b38:	0f 90       	pop	r0
    1b3a:	0f 90       	pop	r0
    1b3c:	0f 90       	pop	r0
    1b3e:	cf 91       	pop	r28
    1b40:	df 91       	pop	r29
    1b42:	08 95       	ret

00001b44 <DIO_u8GetPinValue>:

uint8 DIO_u8GetPinValue 		(DIO_Port_t copy_port,   DIO_Pin_t copy_PinNum, 	DIO_PinVal_t* copy_pVal )
{
    1b44:	df 93       	push	r29
    1b46:	cf 93       	push	r28
    1b48:	cd b7       	in	r28, 0x3d	; 61
    1b4a:	de b7       	in	r29, 0x3e	; 62
    1b4c:	27 97       	sbiw	r28, 0x07	; 7
    1b4e:	0f b6       	in	r0, 0x3f	; 63
    1b50:	f8 94       	cli
    1b52:	de bf       	out	0x3e, r29	; 62
    1b54:	0f be       	out	0x3f, r0	; 63
    1b56:	cd bf       	out	0x3d, r28	; 61
    1b58:	8a 83       	std	Y+2, r24	; 0x02
    1b5a:	6b 83       	std	Y+3, r22	; 0x03
    1b5c:	5d 83       	std	Y+5, r21	; 0x05
    1b5e:	4c 83       	std	Y+4, r20	; 0x04
	uint8 Local_u8ErrorState = OK ;
    1b60:	19 82       	std	Y+1, r1	; 0x01
	if (copy_pVal != NULL)
    1b62:	8c 81       	ldd	r24, Y+4	; 0x04
    1b64:	9d 81       	ldd	r25, Y+5	; 0x05
    1b66:	00 97       	sbiw	r24, 0x00	; 0
    1b68:	09 f4       	brne	.+2      	; 0x1b6c <DIO_u8GetPinValue+0x28>
    1b6a:	7b c0       	rjmp	.+246    	; 0x1c62 <DIO_u8GetPinValue+0x11e>
	{
		if ( (copy_PinNum >= DIO_PIN0) && (copy_PinNum <= DIO_PIN7) )
    1b6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6e:	88 30       	cpi	r24, 0x08	; 8
    1b70:	08 f0       	brcs	.+2      	; 0x1b74 <DIO_u8GetPinValue+0x30>
    1b72:	74 c0       	rjmp	.+232    	; 0x1c5c <DIO_u8GetPinValue+0x118>
		{
			switch (copy_port)
    1b74:	8a 81       	ldd	r24, Y+2	; 0x02
    1b76:	28 2f       	mov	r18, r24
    1b78:	30 e0       	ldi	r19, 0x00	; 0
    1b7a:	3f 83       	std	Y+7, r19	; 0x07
    1b7c:	2e 83       	std	Y+6, r18	; 0x06
    1b7e:	4e 81       	ldd	r20, Y+6	; 0x06
    1b80:	5f 81       	ldd	r21, Y+7	; 0x07
    1b82:	41 30       	cpi	r20, 0x01	; 1
    1b84:	51 05       	cpc	r21, r1
    1b86:	59 f1       	breq	.+86     	; 0x1bde <DIO_u8GetPinValue+0x9a>
    1b88:	8e 81       	ldd	r24, Y+6	; 0x06
    1b8a:	9f 81       	ldd	r25, Y+7	; 0x07
    1b8c:	82 30       	cpi	r24, 0x02	; 2
    1b8e:	91 05       	cpc	r25, r1
    1b90:	34 f4       	brge	.+12     	; 0x1b9e <DIO_u8GetPinValue+0x5a>
    1b92:	2e 81       	ldd	r18, Y+6	; 0x06
    1b94:	3f 81       	ldd	r19, Y+7	; 0x07
    1b96:	21 15       	cp	r18, r1
    1b98:	31 05       	cpc	r19, r1
    1b9a:	69 f0       	breq	.+26     	; 0x1bb6 <DIO_u8GetPinValue+0x72>
    1b9c:	5c c0       	rjmp	.+184    	; 0x1c56 <DIO_u8GetPinValue+0x112>
    1b9e:	4e 81       	ldd	r20, Y+6	; 0x06
    1ba0:	5f 81       	ldd	r21, Y+7	; 0x07
    1ba2:	42 30       	cpi	r20, 0x02	; 2
    1ba4:	51 05       	cpc	r21, r1
    1ba6:	79 f1       	breq	.+94     	; 0x1c06 <DIO_u8GetPinValue+0xc2>
    1ba8:	8e 81       	ldd	r24, Y+6	; 0x06
    1baa:	9f 81       	ldd	r25, Y+7	; 0x07
    1bac:	83 30       	cpi	r24, 0x03	; 3
    1bae:	91 05       	cpc	r25, r1
    1bb0:	09 f4       	brne	.+2      	; 0x1bb4 <DIO_u8GetPinValue+0x70>
    1bb2:	3d c0       	rjmp	.+122    	; 0x1c2e <DIO_u8GetPinValue+0xea>
    1bb4:	50 c0       	rjmp	.+160    	; 0x1c56 <DIO_u8GetPinValue+0x112>
			{
			case DIO_PORTA : *copy_pVal = GET_BIT(PINA , copy_PinNum) ; break ;
    1bb6:	e9 e3       	ldi	r30, 0x39	; 57
    1bb8:	f0 e0       	ldi	r31, 0x00	; 0
    1bba:	80 81       	ld	r24, Z
    1bbc:	28 2f       	mov	r18, r24
    1bbe:	30 e0       	ldi	r19, 0x00	; 0
    1bc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1bc2:	88 2f       	mov	r24, r24
    1bc4:	90 e0       	ldi	r25, 0x00	; 0
    1bc6:	a9 01       	movw	r20, r18
    1bc8:	02 c0       	rjmp	.+4      	; 0x1bce <DIO_u8GetPinValue+0x8a>
    1bca:	55 95       	asr	r21
    1bcc:	47 95       	ror	r20
    1bce:	8a 95       	dec	r24
    1bd0:	e2 f7       	brpl	.-8      	; 0x1bca <DIO_u8GetPinValue+0x86>
    1bd2:	ca 01       	movw	r24, r20
    1bd4:	81 70       	andi	r24, 0x01	; 1
    1bd6:	ec 81       	ldd	r30, Y+4	; 0x04
    1bd8:	fd 81       	ldd	r31, Y+5	; 0x05
    1bda:	80 83       	st	Z, r24
    1bdc:	44 c0       	rjmp	.+136    	; 0x1c66 <DIO_u8GetPinValue+0x122>
			case DIO_PORTB : *copy_pVal = GET_BIT(PINB , copy_PinNum) ; break ;
    1bde:	e6 e3       	ldi	r30, 0x36	; 54
    1be0:	f0 e0       	ldi	r31, 0x00	; 0
    1be2:	80 81       	ld	r24, Z
    1be4:	28 2f       	mov	r18, r24
    1be6:	30 e0       	ldi	r19, 0x00	; 0
    1be8:	8b 81       	ldd	r24, Y+3	; 0x03
    1bea:	88 2f       	mov	r24, r24
    1bec:	90 e0       	ldi	r25, 0x00	; 0
    1bee:	a9 01       	movw	r20, r18
    1bf0:	02 c0       	rjmp	.+4      	; 0x1bf6 <DIO_u8GetPinValue+0xb2>
    1bf2:	55 95       	asr	r21
    1bf4:	47 95       	ror	r20
    1bf6:	8a 95       	dec	r24
    1bf8:	e2 f7       	brpl	.-8      	; 0x1bf2 <DIO_u8GetPinValue+0xae>
    1bfa:	ca 01       	movw	r24, r20
    1bfc:	81 70       	andi	r24, 0x01	; 1
    1bfe:	ec 81       	ldd	r30, Y+4	; 0x04
    1c00:	fd 81       	ldd	r31, Y+5	; 0x05
    1c02:	80 83       	st	Z, r24
    1c04:	30 c0       	rjmp	.+96     	; 0x1c66 <DIO_u8GetPinValue+0x122>
			case DIO_PORTC : *copy_pVal = GET_BIT(PINC , copy_PinNum) ; break ;
    1c06:	e3 e3       	ldi	r30, 0x33	; 51
    1c08:	f0 e0       	ldi	r31, 0x00	; 0
    1c0a:	80 81       	ld	r24, Z
    1c0c:	28 2f       	mov	r18, r24
    1c0e:	30 e0       	ldi	r19, 0x00	; 0
    1c10:	8b 81       	ldd	r24, Y+3	; 0x03
    1c12:	88 2f       	mov	r24, r24
    1c14:	90 e0       	ldi	r25, 0x00	; 0
    1c16:	a9 01       	movw	r20, r18
    1c18:	02 c0       	rjmp	.+4      	; 0x1c1e <DIO_u8GetPinValue+0xda>
    1c1a:	55 95       	asr	r21
    1c1c:	47 95       	ror	r20
    1c1e:	8a 95       	dec	r24
    1c20:	e2 f7       	brpl	.-8      	; 0x1c1a <DIO_u8GetPinValue+0xd6>
    1c22:	ca 01       	movw	r24, r20
    1c24:	81 70       	andi	r24, 0x01	; 1
    1c26:	ec 81       	ldd	r30, Y+4	; 0x04
    1c28:	fd 81       	ldd	r31, Y+5	; 0x05
    1c2a:	80 83       	st	Z, r24
    1c2c:	1c c0       	rjmp	.+56     	; 0x1c66 <DIO_u8GetPinValue+0x122>
			case DIO_PORTD : *copy_pVal = GET_BIT(PIND , copy_PinNum) ; break ;
    1c2e:	e0 e3       	ldi	r30, 0x30	; 48
    1c30:	f0 e0       	ldi	r31, 0x00	; 0
    1c32:	80 81       	ld	r24, Z
    1c34:	28 2f       	mov	r18, r24
    1c36:	30 e0       	ldi	r19, 0x00	; 0
    1c38:	8b 81       	ldd	r24, Y+3	; 0x03
    1c3a:	88 2f       	mov	r24, r24
    1c3c:	90 e0       	ldi	r25, 0x00	; 0
    1c3e:	a9 01       	movw	r20, r18
    1c40:	02 c0       	rjmp	.+4      	; 0x1c46 <DIO_u8GetPinValue+0x102>
    1c42:	55 95       	asr	r21
    1c44:	47 95       	ror	r20
    1c46:	8a 95       	dec	r24
    1c48:	e2 f7       	brpl	.-8      	; 0x1c42 <DIO_u8GetPinValue+0xfe>
    1c4a:	ca 01       	movw	r24, r20
    1c4c:	81 70       	andi	r24, 0x01	; 1
    1c4e:	ec 81       	ldd	r30, Y+4	; 0x04
    1c50:	fd 81       	ldd	r31, Y+5	; 0x05
    1c52:	80 83       	st	Z, r24
    1c54:	08 c0       	rjmp	.+16     	; 0x1c66 <DIO_u8GetPinValue+0x122>
			default : Local_u8ErrorState = NOK ; break ;
    1c56:	81 e0       	ldi	r24, 0x01	; 1
    1c58:	89 83       	std	Y+1, r24	; 0x01
    1c5a:	05 c0       	rjmp	.+10     	; 0x1c66 <DIO_u8GetPinValue+0x122>
			}
		}
		else
		{
			Local_u8ErrorState = NOK ;
    1c5c:	81 e0       	ldi	r24, 0x01	; 1
    1c5e:	89 83       	std	Y+1, r24	; 0x01
    1c60:	02 c0       	rjmp	.+4      	; 0x1c66 <DIO_u8GetPinValue+0x122>
		}
	}
	else
	{
		Local_u8ErrorState = NULL_PTR ;
    1c62:	82 e0       	ldi	r24, 0x02	; 2
    1c64:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState;
    1c66:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c68:	27 96       	adiw	r28, 0x07	; 7
    1c6a:	0f b6       	in	r0, 0x3f	; 63
    1c6c:	f8 94       	cli
    1c6e:	de bf       	out	0x3e, r29	; 62
    1c70:	0f be       	out	0x3f, r0	; 63
    1c72:	cd bf       	out	0x3d, r28	; 61
    1c74:	cf 91       	pop	r28
    1c76:	df 91       	pop	r29
    1c78:	08 95       	ret

00001c7a <DIO_u8TogglePinValue>:

uint8 DIO_u8TogglePinValue		(DIO_Port_t copy_Port,	 DIO_Pin_t copy_PinNum)
{
    1c7a:	df 93       	push	r29
    1c7c:	cf 93       	push	r28
    1c7e:	00 d0       	rcall	.+0      	; 0x1c80 <DIO_u8TogglePinValue+0x6>
    1c80:	00 d0       	rcall	.+0      	; 0x1c82 <DIO_u8TogglePinValue+0x8>
    1c82:	0f 92       	push	r0
    1c84:	cd b7       	in	r28, 0x3d	; 61
    1c86:	de b7       	in	r29, 0x3e	; 62
    1c88:	8a 83       	std	Y+2, r24	; 0x02
    1c8a:	6b 83       	std	Y+3, r22	; 0x03
	uint8 Local_u8ErrorState = OK ;
    1c8c:	19 82       	std	Y+1, r1	; 0x01
	if ( (copy_PinNum >= DIO_PIN0 ) && (copy_PinNum <= DIO_PIN7 ) )
    1c8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c90:	88 30       	cpi	r24, 0x08	; 8
    1c92:	08 f0       	brcs	.+2      	; 0x1c96 <DIO_u8TogglePinValue+0x1c>
    1c94:	72 c0       	rjmp	.+228    	; 0x1d7a <DIO_u8TogglePinValue+0x100>
	{
		switch (copy_Port)
    1c96:	8a 81       	ldd	r24, Y+2	; 0x02
    1c98:	28 2f       	mov	r18, r24
    1c9a:	30 e0       	ldi	r19, 0x00	; 0
    1c9c:	3d 83       	std	Y+5, r19	; 0x05
    1c9e:	2c 83       	std	Y+4, r18	; 0x04
    1ca0:	8c 81       	ldd	r24, Y+4	; 0x04
    1ca2:	9d 81       	ldd	r25, Y+5	; 0x05
    1ca4:	81 30       	cpi	r24, 0x01	; 1
    1ca6:	91 05       	cpc	r25, r1
    1ca8:	49 f1       	breq	.+82     	; 0x1cfc <DIO_u8TogglePinValue+0x82>
    1caa:	2c 81       	ldd	r18, Y+4	; 0x04
    1cac:	3d 81       	ldd	r19, Y+5	; 0x05
    1cae:	22 30       	cpi	r18, 0x02	; 2
    1cb0:	31 05       	cpc	r19, r1
    1cb2:	2c f4       	brge	.+10     	; 0x1cbe <DIO_u8TogglePinValue+0x44>
    1cb4:	8c 81       	ldd	r24, Y+4	; 0x04
    1cb6:	9d 81       	ldd	r25, Y+5	; 0x05
    1cb8:	00 97       	sbiw	r24, 0x00	; 0
    1cba:	61 f0       	breq	.+24     	; 0x1cd4 <DIO_u8TogglePinValue+0x5a>
    1cbc:	5b c0       	rjmp	.+182    	; 0x1d74 <DIO_u8TogglePinValue+0xfa>
    1cbe:	2c 81       	ldd	r18, Y+4	; 0x04
    1cc0:	3d 81       	ldd	r19, Y+5	; 0x05
    1cc2:	22 30       	cpi	r18, 0x02	; 2
    1cc4:	31 05       	cpc	r19, r1
    1cc6:	71 f1       	breq	.+92     	; 0x1d24 <DIO_u8TogglePinValue+0xaa>
    1cc8:	8c 81       	ldd	r24, Y+4	; 0x04
    1cca:	9d 81       	ldd	r25, Y+5	; 0x05
    1ccc:	83 30       	cpi	r24, 0x03	; 3
    1cce:	91 05       	cpc	r25, r1
    1cd0:	e9 f1       	breq	.+122    	; 0x1d4c <DIO_u8TogglePinValue+0xd2>
    1cd2:	50 c0       	rjmp	.+160    	; 0x1d74 <DIO_u8TogglePinValue+0xfa>
					{
					case DIO_PORTA : TOG_BIT(PORTA,copy_PinNum); break ;
    1cd4:	ab e3       	ldi	r26, 0x3B	; 59
    1cd6:	b0 e0       	ldi	r27, 0x00	; 0
    1cd8:	eb e3       	ldi	r30, 0x3B	; 59
    1cda:	f0 e0       	ldi	r31, 0x00	; 0
    1cdc:	80 81       	ld	r24, Z
    1cde:	48 2f       	mov	r20, r24
    1ce0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ce2:	28 2f       	mov	r18, r24
    1ce4:	30 e0       	ldi	r19, 0x00	; 0
    1ce6:	81 e0       	ldi	r24, 0x01	; 1
    1ce8:	90 e0       	ldi	r25, 0x00	; 0
    1cea:	02 2e       	mov	r0, r18
    1cec:	02 c0       	rjmp	.+4      	; 0x1cf2 <DIO_u8TogglePinValue+0x78>
    1cee:	88 0f       	add	r24, r24
    1cf0:	99 1f       	adc	r25, r25
    1cf2:	0a 94       	dec	r0
    1cf4:	e2 f7       	brpl	.-8      	; 0x1cee <DIO_u8TogglePinValue+0x74>
    1cf6:	84 27       	eor	r24, r20
    1cf8:	8c 93       	st	X, r24
    1cfa:	41 c0       	rjmp	.+130    	; 0x1d7e <DIO_u8TogglePinValue+0x104>
					case DIO_PORTB : TOG_BIT(PORTB,copy_PinNum); break ;
    1cfc:	a8 e3       	ldi	r26, 0x38	; 56
    1cfe:	b0 e0       	ldi	r27, 0x00	; 0
    1d00:	e8 e3       	ldi	r30, 0x38	; 56
    1d02:	f0 e0       	ldi	r31, 0x00	; 0
    1d04:	80 81       	ld	r24, Z
    1d06:	48 2f       	mov	r20, r24
    1d08:	8b 81       	ldd	r24, Y+3	; 0x03
    1d0a:	28 2f       	mov	r18, r24
    1d0c:	30 e0       	ldi	r19, 0x00	; 0
    1d0e:	81 e0       	ldi	r24, 0x01	; 1
    1d10:	90 e0       	ldi	r25, 0x00	; 0
    1d12:	02 2e       	mov	r0, r18
    1d14:	02 c0       	rjmp	.+4      	; 0x1d1a <DIO_u8TogglePinValue+0xa0>
    1d16:	88 0f       	add	r24, r24
    1d18:	99 1f       	adc	r25, r25
    1d1a:	0a 94       	dec	r0
    1d1c:	e2 f7       	brpl	.-8      	; 0x1d16 <DIO_u8TogglePinValue+0x9c>
    1d1e:	84 27       	eor	r24, r20
    1d20:	8c 93       	st	X, r24
    1d22:	2d c0       	rjmp	.+90     	; 0x1d7e <DIO_u8TogglePinValue+0x104>
					case DIO_PORTC : TOG_BIT(PORTC,copy_PinNum); break ;
    1d24:	a5 e3       	ldi	r26, 0x35	; 53
    1d26:	b0 e0       	ldi	r27, 0x00	; 0
    1d28:	e5 e3       	ldi	r30, 0x35	; 53
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	48 2f       	mov	r20, r24
    1d30:	8b 81       	ldd	r24, Y+3	; 0x03
    1d32:	28 2f       	mov	r18, r24
    1d34:	30 e0       	ldi	r19, 0x00	; 0
    1d36:	81 e0       	ldi	r24, 0x01	; 1
    1d38:	90 e0       	ldi	r25, 0x00	; 0
    1d3a:	02 2e       	mov	r0, r18
    1d3c:	02 c0       	rjmp	.+4      	; 0x1d42 <DIO_u8TogglePinValue+0xc8>
    1d3e:	88 0f       	add	r24, r24
    1d40:	99 1f       	adc	r25, r25
    1d42:	0a 94       	dec	r0
    1d44:	e2 f7       	brpl	.-8      	; 0x1d3e <DIO_u8TogglePinValue+0xc4>
    1d46:	84 27       	eor	r24, r20
    1d48:	8c 93       	st	X, r24
    1d4a:	19 c0       	rjmp	.+50     	; 0x1d7e <DIO_u8TogglePinValue+0x104>
					case DIO_PORTD : TOG_BIT(PORTD,copy_PinNum); break ;
    1d4c:	a2 e3       	ldi	r26, 0x32	; 50
    1d4e:	b0 e0       	ldi	r27, 0x00	; 0
    1d50:	e2 e3       	ldi	r30, 0x32	; 50
    1d52:	f0 e0       	ldi	r31, 0x00	; 0
    1d54:	80 81       	ld	r24, Z
    1d56:	48 2f       	mov	r20, r24
    1d58:	8b 81       	ldd	r24, Y+3	; 0x03
    1d5a:	28 2f       	mov	r18, r24
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	81 e0       	ldi	r24, 0x01	; 1
    1d60:	90 e0       	ldi	r25, 0x00	; 0
    1d62:	02 2e       	mov	r0, r18
    1d64:	02 c0       	rjmp	.+4      	; 0x1d6a <DIO_u8TogglePinValue+0xf0>
    1d66:	88 0f       	add	r24, r24
    1d68:	99 1f       	adc	r25, r25
    1d6a:	0a 94       	dec	r0
    1d6c:	e2 f7       	brpl	.-8      	; 0x1d66 <DIO_u8TogglePinValue+0xec>
    1d6e:	84 27       	eor	r24, r20
    1d70:	8c 93       	st	X, r24
    1d72:	05 c0       	rjmp	.+10     	; 0x1d7e <DIO_u8TogglePinValue+0x104>
					default : Local_u8ErrorState = NOK ; 		 break ;
    1d74:	81 e0       	ldi	r24, 0x01	; 1
    1d76:	89 83       	std	Y+1, r24	; 0x01
    1d78:	02 c0       	rjmp	.+4      	; 0x1d7e <DIO_u8TogglePinValue+0x104>
					}
	}
	else
	{
		Local_u8ErrorState = NOK ;
    1d7a:	81 e0       	ldi	r24, 0x01	; 1
    1d7c:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState ;
    1d7e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d80:	0f 90       	pop	r0
    1d82:	0f 90       	pop	r0
    1d84:	0f 90       	pop	r0
    1d86:	0f 90       	pop	r0
    1d88:	0f 90       	pop	r0
    1d8a:	cf 91       	pop	r28
    1d8c:	df 91       	pop	r29
    1d8e:	08 95       	ret

00001d90 <GIE_voidEnableGlobal>:

#include "GIE_Interface.h"
#include "GIE_Reg.h"

	void GIE_voidEnableGlobal  ( void ) 
	{
    1d90:	df 93       	push	r29
    1d92:	cf 93       	push	r28
    1d94:	cd b7       	in	r28, 0x3d	; 61
    1d96:	de b7       	in	r29, 0x3e	; 62
		__asm volatile ("SEI"); 						// ASSEMBLY INSTRUCTION
    1d98:	78 94       	sei
		/* SET_BIT ( SREG , SREG_I ); ANOTHER WAY WITHOUT USING ASSEMBLY LANGUAGE*/
	}
    1d9a:	cf 91       	pop	r28
    1d9c:	df 91       	pop	r29
    1d9e:	08 95       	ret

00001da0 <GIE_voidDisableGlobal>:
	
	void GIE_voidDisableGlobal ( void ) 
	{
    1da0:	df 93       	push	r29
    1da2:	cf 93       	push	r28
    1da4:	cd b7       	in	r28, 0x3d	; 61
    1da6:	de b7       	in	r29, 0x3e	; 62
		__asm volatile ("CLI"); 
    1da8:	f8 94       	cli
		/* CLR_BIT ( SREG , SREG_I ); ANOTHER WAY WITHOUT USING ASSEMBLY LANGUAGE*/
    1daa:	cf 91       	pop	r28
    1dac:	df 91       	pop	r29
    1dae:	08 95       	ret

00001db0 <MAP>:
#include "STD_TYPES.h"
#include "MAP.h"

sint32 MAP ( sint32 InputRangeMin , sint32 InputRangeMax ,  sint32 OutputRangeMin , sint32 OutPutRangeMax , sint32 InputValue )
{
    1db0:	af 92       	push	r10
    1db2:	bf 92       	push	r11
    1db4:	cf 92       	push	r12
    1db6:	df 92       	push	r13
    1db8:	ef 92       	push	r14
    1dba:	ff 92       	push	r15
    1dbc:	0f 93       	push	r16
    1dbe:	1f 93       	push	r17
    1dc0:	df 93       	push	r29
    1dc2:	cf 93       	push	r28
    1dc4:	cd b7       	in	r28, 0x3d	; 61
    1dc6:	de b7       	in	r29, 0x3e	; 62
    1dc8:	68 97       	sbiw	r28, 0x18	; 24
    1dca:	0f b6       	in	r0, 0x3f	; 63
    1dcc:	f8 94       	cli
    1dce:	de bf       	out	0x3e, r29	; 62
    1dd0:	0f be       	out	0x3f, r0	; 63
    1dd2:	cd bf       	out	0x3d, r28	; 61
    1dd4:	69 87       	std	Y+9, r22	; 0x09
    1dd6:	7a 87       	std	Y+10, r23	; 0x0a
    1dd8:	8b 87       	std	Y+11, r24	; 0x0b
    1dda:	9c 87       	std	Y+12, r25	; 0x0c
    1ddc:	2d 87       	std	Y+13, r18	; 0x0d
    1dde:	3e 87       	std	Y+14, r19	; 0x0e
    1de0:	4f 87       	std	Y+15, r20	; 0x0f
    1de2:	58 8b       	std	Y+16, r21	; 0x10
    1de4:	e9 8a       	std	Y+17, r14	; 0x11
    1de6:	fa 8a       	std	Y+18, r15	; 0x12
    1de8:	0b 8b       	std	Y+19, r16	; 0x13
    1dea:	1c 8b       	std	Y+20, r17	; 0x14
    1dec:	ad 8a       	std	Y+21, r10	; 0x15
    1dee:	be 8a       	std	Y+22, r11	; 0x16
    1df0:	cf 8a       	std	Y+23, r12	; 0x17
    1df2:	d8 8e       	std	Y+24, r13	; 0x18
	sint32 Ratio ; 
	sint32 OutputValue ; 
	
										/* Calculate the ratio of the input value in the input range */
										
    Ratio = ((InputValue - InputRangeMin) * 100u ) / (InputRangeMax - InputRangeMin) ; 
    1df4:	2d a1       	ldd	r18, Y+37	; 0x25
    1df6:	3e a1       	ldd	r19, Y+38	; 0x26
    1df8:	4f a1       	ldd	r20, Y+39	; 0x27
    1dfa:	58 a5       	ldd	r21, Y+40	; 0x28
    1dfc:	89 85       	ldd	r24, Y+9	; 0x09
    1dfe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e00:	ab 85       	ldd	r26, Y+11	; 0x0b
    1e02:	bc 85       	ldd	r27, Y+12	; 0x0c
    1e04:	79 01       	movw	r14, r18
    1e06:	8a 01       	movw	r16, r20
    1e08:	e8 1a       	sub	r14, r24
    1e0a:	f9 0a       	sbc	r15, r25
    1e0c:	0a 0b       	sbc	r16, r26
    1e0e:	1b 0b       	sbc	r17, r27
    1e10:	d8 01       	movw	r26, r16
    1e12:	c7 01       	movw	r24, r14
    1e14:	24 e6       	ldi	r18, 0x64	; 100
    1e16:	30 e0       	ldi	r19, 0x00	; 0
    1e18:	40 e0       	ldi	r20, 0x00	; 0
    1e1a:	50 e0       	ldi	r21, 0x00	; 0
    1e1c:	bc 01       	movw	r22, r24
    1e1e:	cd 01       	movw	r24, r26
    1e20:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsi3>
    1e24:	7b 01       	movw	r14, r22
    1e26:	8c 01       	movw	r16, r24
    1e28:	2d 85       	ldd	r18, Y+13	; 0x0d
    1e2a:	3e 85       	ldd	r19, Y+14	; 0x0e
    1e2c:	4f 85       	ldd	r20, Y+15	; 0x0f
    1e2e:	58 89       	ldd	r21, Y+16	; 0x10
    1e30:	89 85       	ldd	r24, Y+9	; 0x09
    1e32:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e34:	ab 85       	ldd	r26, Y+11	; 0x0b
    1e36:	bc 85       	ldd	r27, Y+12	; 0x0c
    1e38:	28 1b       	sub	r18, r24
    1e3a:	39 0b       	sbc	r19, r25
    1e3c:	4a 0b       	sbc	r20, r26
    1e3e:	5b 0b       	sbc	r21, r27
    1e40:	c8 01       	movw	r24, r16
    1e42:	b7 01       	movw	r22, r14
    1e44:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__divmodsi4>
    1e48:	da 01       	movw	r26, r20
    1e4a:	c9 01       	movw	r24, r18
    1e4c:	8d 83       	std	Y+5, r24	; 0x05
    1e4e:	9e 83       	std	Y+6, r25	; 0x06
    1e50:	af 83       	std	Y+7, r26	; 0x07
    1e52:	b8 87       	std	Y+8, r27	; 0x08
    
										/* Map the ratio to the output range */
										
    OutputValue = ( ( Ratio * (OutPutRangeMax - OutputRangeMin)) / 100u ) + OutputRangeMin ; 
    1e54:	2d 89       	ldd	r18, Y+21	; 0x15
    1e56:	3e 89       	ldd	r19, Y+22	; 0x16
    1e58:	4f 89       	ldd	r20, Y+23	; 0x17
    1e5a:	58 8d       	ldd	r21, Y+24	; 0x18
    1e5c:	89 89       	ldd	r24, Y+17	; 0x11
    1e5e:	9a 89       	ldd	r25, Y+18	; 0x12
    1e60:	ab 89       	ldd	r26, Y+19	; 0x13
    1e62:	bc 89       	ldd	r27, Y+20	; 0x14
    1e64:	79 01       	movw	r14, r18
    1e66:	8a 01       	movw	r16, r20
    1e68:	e8 1a       	sub	r14, r24
    1e6a:	f9 0a       	sbc	r15, r25
    1e6c:	0a 0b       	sbc	r16, r26
    1e6e:	1b 0b       	sbc	r17, r27
    1e70:	d8 01       	movw	r26, r16
    1e72:	c7 01       	movw	r24, r14
    1e74:	2d 81       	ldd	r18, Y+5	; 0x05
    1e76:	3e 81       	ldd	r19, Y+6	; 0x06
    1e78:	4f 81       	ldd	r20, Y+7	; 0x07
    1e7a:	58 85       	ldd	r21, Y+8	; 0x08
    1e7c:	bc 01       	movw	r22, r24
    1e7e:	cd 01       	movw	r24, r26
    1e80:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsi3>
    1e84:	dc 01       	movw	r26, r24
    1e86:	cb 01       	movw	r24, r22
    1e88:	24 e6       	ldi	r18, 0x64	; 100
    1e8a:	30 e0       	ldi	r19, 0x00	; 0
    1e8c:	40 e0       	ldi	r20, 0x00	; 0
    1e8e:	50 e0       	ldi	r21, 0x00	; 0
    1e90:	bc 01       	movw	r22, r24
    1e92:	cd 01       	movw	r24, r26
    1e94:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__divmodsi4>
    1e98:	da 01       	movw	r26, r20
    1e9a:	c9 01       	movw	r24, r18
    1e9c:	9c 01       	movw	r18, r24
    1e9e:	ad 01       	movw	r20, r26
    1ea0:	89 89       	ldd	r24, Y+17	; 0x11
    1ea2:	9a 89       	ldd	r25, Y+18	; 0x12
    1ea4:	ab 89       	ldd	r26, Y+19	; 0x13
    1ea6:	bc 89       	ldd	r27, Y+20	; 0x14
    1ea8:	82 0f       	add	r24, r18
    1eaa:	93 1f       	adc	r25, r19
    1eac:	a4 1f       	adc	r26, r20
    1eae:	b5 1f       	adc	r27, r21
    1eb0:	89 83       	std	Y+1, r24	; 0x01
    1eb2:	9a 83       	std	Y+2, r25	; 0x02
    1eb4:	ab 83       	std	Y+3, r26	; 0x03
    1eb6:	bc 83       	std	Y+4, r27	; 0x04
	
										/* Return the output value */
	
    return OutputValue ; 
    1eb8:	89 81       	ldd	r24, Y+1	; 0x01
    1eba:	9a 81       	ldd	r25, Y+2	; 0x02
    1ebc:	ab 81       	ldd	r26, Y+3	; 0x03
    1ebe:	bc 81       	ldd	r27, Y+4	; 0x04
    1ec0:	bc 01       	movw	r22, r24
    1ec2:	cd 01       	movw	r24, r26
    1ec4:	68 96       	adiw	r28, 0x18	; 24
    1ec6:	0f b6       	in	r0, 0x3f	; 63
    1ec8:	f8 94       	cli
    1eca:	de bf       	out	0x3e, r29	; 62
    1ecc:	0f be       	out	0x3f, r0	; 63
    1ece:	cd bf       	out	0x3d, r28	; 61
    1ed0:	cf 91       	pop	r28
    1ed2:	df 91       	pop	r29
    1ed4:	1f 91       	pop	r17
    1ed6:	0f 91       	pop	r16
    1ed8:	ff 90       	pop	r15
    1eda:	ef 90       	pop	r14
    1edc:	df 90       	pop	r13
    1ede:	cf 90       	pop	r12
    1ee0:	bf 90       	pop	r11
    1ee2:	af 90       	pop	r10
    1ee4:	08 95       	ret

00001ee6 <PORT_voidInit>:
#include "PORT_Prv.h"
#include "PORT_Reg.h"
#include "PORT_Interface.h"

	void PORT_voidInit ( void ) 
	{
    1ee6:	df 93       	push	r29
    1ee8:	cf 93       	push	r28
    1eea:	cd b7       	in	r28, 0x3d	; 61
    1eec:	de b7       	in	r29, 0x3e	; 62
		DDRA  = PORTA_DIR     ; 
    1eee:	ea e3       	ldi	r30, 0x3A	; 58
    1ef0:	f0 e0       	ldi	r31, 0x00	; 0
    1ef2:	8c e0       	ldi	r24, 0x0C	; 12
    1ef4:	80 83       	st	Z, r24
		DDRB  = PORTB_DIR     ;
    1ef6:	e7 e3       	ldi	r30, 0x37	; 55
    1ef8:	f0 e0       	ldi	r31, 0x00	; 0
    1efa:	8f ed       	ldi	r24, 0xDF	; 223
    1efc:	80 83       	st	Z, r24
		DDRC  = PORTC_DIR     ;
    1efe:	e4 e3       	ldi	r30, 0x34	; 52
    1f00:	f0 e0       	ldi	r31, 0x00	; 0
    1f02:	10 82       	st	Z, r1
		DDRD  = PORTD_DIR     ;
    1f04:	e1 e3       	ldi	r30, 0x31	; 49
    1f06:	f0 e0       	ldi	r31, 0x00	; 0
    1f08:	10 82       	st	Z, r1
		
		PORTA = PORTA_INITVAL ; 
    1f0a:	eb e3       	ldi	r30, 0x3B	; 59
    1f0c:	f0 e0       	ldi	r31, 0x00	; 0
    1f0e:	10 82       	st	Z, r1
		PORTB = PORTB_INITVAL ; 
    1f10:	e8 e3       	ldi	r30, 0x38	; 56
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	80 e4       	ldi	r24, 0x40	; 64
    1f16:	80 83       	st	Z, r24
		PORTC = PORTC_INITVAL ; 
    1f18:	e5 e3       	ldi	r30, 0x35	; 53
    1f1a:	f0 e0       	ldi	r31, 0x00	; 0
    1f1c:	10 82       	st	Z, r1
		PORTD = PORTD_INITVAL ; 
    1f1e:	e2 e3       	ldi	r30, 0x32	; 50
    1f20:	f0 e0       	ldi	r31, 0x00	; 0
    1f22:	84 e0       	ldi	r24, 0x04	; 4
    1f24:	80 83       	st	Z, r24
    1f26:	cf 91       	pop	r28
    1f28:	df 91       	pop	r29
    1f2a:	08 95       	ret

00001f2c <TIMER0_voidInit>:
#include "TIMER_Reg.h"

static void (*TIMER0_pvNotificationFunc)(void) = NULL ;

	void TIMER0_voidInit ( void )
	{
    1f2c:	df 93       	push	r29
    1f2e:	cf 93       	push	r28
    1f30:	cd b7       	in	r28, 0x3d	; 61
    1f32:	de b7       	in	r29, 0x3e	; 62
									/* Timer/Counter0 Output Compare Match Interrupt Enable */

			 SET_BIT(TIMSK,TIMSK_OCIE0) ;

		#elif TIMER_u8MODE == FAST_PWM_MODE
			SET_BIT (TCCR0,TCCR0_WGM00);
    1f34:	a3 e5       	ldi	r26, 0x53	; 83
    1f36:	b0 e0       	ldi	r27, 0x00	; 0
    1f38:	e3 e5       	ldi	r30, 0x53	; 83
    1f3a:	f0 e0       	ldi	r31, 0x00	; 0
    1f3c:	80 81       	ld	r24, Z
    1f3e:	80 64       	ori	r24, 0x40	; 64
    1f40:	8c 93       	st	X, r24
			SET_BIT (TCCR0,TCCR0_WGM01);
    1f42:	a3 e5       	ldi	r26, 0x53	; 83
    1f44:	b0 e0       	ldi	r27, 0x00	; 0
    1f46:	e3 e5       	ldi	r30, 0x53	; 83
    1f48:	f0 e0       	ldi	r31, 0x00	; 0
    1f4a:	80 81       	ld	r24, Z
    1f4c:	88 60       	ori	r24, 0x08	; 8
    1f4e:	8c 93       	st	X, r24

									/* CONFIGURE CLOCK SELECTION */

			TCCR0 &= PRESCALER_MASK ;
    1f50:	a3 e5       	ldi	r26, 0x53	; 83
    1f52:	b0 e0       	ldi	r27, 0x00	; 0
    1f54:	e3 e5       	ldi	r30, 0x53	; 83
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	80 81       	ld	r24, Z
    1f5a:	88 7f       	andi	r24, 0xF8	; 248
    1f5c:	8c 93       	st	X, r24
			TCCR0 |= TIMER_u8CLOCK ;
    1f5e:	a3 e5       	ldi	r26, 0x53	; 83
    1f60:	b0 e0       	ldi	r27, 0x00	; 0
    1f62:	e3 e5       	ldi	r30, 0x53	; 83
    1f64:	f0 e0       	ldi	r31, 0x00	; 0
    1f66:	80 81       	ld	r24, Z
    1f68:	81 60       	ori	r24, 0x01	; 1
    1f6a:	8c 93       	st	X, r24

									/* CONFIGURE CTC-Mode */

			TCCR0 &= CTC_MODE_MASK ;
    1f6c:	a3 e5       	ldi	r26, 0x53	; 83
    1f6e:	b0 e0       	ldi	r27, 0x00	; 0
    1f70:	e3 e5       	ldi	r30, 0x53	; 83
    1f72:	f0 e0       	ldi	r31, 0x00	; 0
    1f74:	80 81       	ld	r24, Z
    1f76:	8f 7c       	andi	r24, 0xCF	; 207
    1f78:	8c 93       	st	X, r24
			TCCR0 |= FAST_PWM_MODE_OPTION ;
    1f7a:	a3 e5       	ldi	r26, 0x53	; 83
    1f7c:	b0 e0       	ldi	r27, 0x00	; 0
    1f7e:	e3 e5       	ldi	r30, 0x53	; 83
    1f80:	f0 e0       	ldi	r31, 0x00	; 0
    1f82:	80 81       	ld	r24, Z
    1f84:	80 62       	ori	r24, 0x20	; 32
    1f86:	8c 93       	st	X, r24

		#else
			#error Wrong TIMER_u8MODE Configuration Value
		#endif

	}
    1f88:	cf 91       	pop	r28
    1f8a:	df 91       	pop	r29
    1f8c:	08 95       	ret

00001f8e <TIMER0_u8SetCallBack>:
	uint8 TIMER0_u8SetCallBack (  void(*copy_pvNotification)(void) )

		{
    1f8e:	df 93       	push	r29
    1f90:	cf 93       	push	r28
    1f92:	00 d0       	rcall	.+0      	; 0x1f94 <TIMER0_u8SetCallBack+0x6>
    1f94:	0f 92       	push	r0
    1f96:	cd b7       	in	r28, 0x3d	; 61
    1f98:	de b7       	in	r29, 0x3e	; 62
    1f9a:	9b 83       	std	Y+3, r25	; 0x03
    1f9c:	8a 83       	std	Y+2, r24	; 0x02
			uint8 Local_u8ErrorState = OK ;
    1f9e:	19 82       	std	Y+1, r1	; 0x01
			if (  copy_pvNotification != NULL  )
    1fa0:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa2:	9b 81       	ldd	r25, Y+3	; 0x03
    1fa4:	00 97       	sbiw	r24, 0x00	; 0
    1fa6:	39 f0       	breq	.+14     	; 0x1fb6 <TIMER0_u8SetCallBack+0x28>
			{
						/* CONVERT THE NOTIFICATION FUNCTION LOCAL VARIABLES INTO GLOBAL */

				TIMER0_pvNotificationFunc = copy_pvNotification ;
    1fa8:	8a 81       	ldd	r24, Y+2	; 0x02
    1faa:	9b 81       	ldd	r25, Y+3	; 0x03
    1fac:	90 93 82 00 	sts	0x0082, r25
    1fb0:	80 93 81 00 	sts	0x0081, r24
    1fb4:	02 c0       	rjmp	.+4      	; 0x1fba <TIMER0_u8SetCallBack+0x2c>
			}
			else
			{
				Local_u8ErrorState = NULL_PTR ;
    1fb6:	82 e0       	ldi	r24, 0x02	; 2
    1fb8:	89 83       	std	Y+1, r24	; 0x01
			}

			return Local_u8ErrorState ;
    1fba:	89 81       	ldd	r24, Y+1	; 0x01
		}
    1fbc:	0f 90       	pop	r0
    1fbe:	0f 90       	pop	r0
    1fc0:	0f 90       	pop	r0
    1fc2:	cf 91       	pop	r28
    1fc4:	df 91       	pop	r29
    1fc6:	08 95       	ret

00001fc8 <TIMER0_u8CounterFunction>:

	uint8 TIMER0_u8CounterFunction ( void )
	{
    1fc8:	df 93       	push	r29
    1fca:	cf 93       	push	r28
    1fcc:	00 d0       	rcall	.+0      	; 0x1fce <TIMER0_u8CounterFunction+0x6>
    1fce:	00 d0       	rcall	.+0      	; 0x1fd0 <TIMER0_u8CounterFunction+0x8>
    1fd0:	cd b7       	in	r28, 0x3d	; 61
    1fd2:	de b7       	in	r29, 0x3e	; 62

		uint32 Local_u32Iterator = 0 ;
    1fd4:	19 82       	std	Y+1, r1	; 0x01
    1fd6:	1a 82       	std	Y+2, r1	; 0x02
    1fd8:	1b 82       	std	Y+3, r1	; 0x03
    1fda:	1c 82       	std	Y+4, r1	; 0x04
							/* CONFIGURE CLOCK SELECTION */

		TCCR0 &= PRESCALER_MASK ;
    1fdc:	a3 e5       	ldi	r26, 0x53	; 83
    1fde:	b0 e0       	ldi	r27, 0x00	; 0
    1fe0:	e3 e5       	ldi	r30, 0x53	; 83
    1fe2:	f0 e0       	ldi	r31, 0x00	; 0
    1fe4:	80 81       	ld	r24, Z
    1fe6:	88 7f       	andi	r24, 0xF8	; 248
    1fe8:	8c 93       	st	X, r24
		TCCR0 |= NO_CLOCK_SOURCE ;			// STOP THE CLOCK
    1fea:	a3 e5       	ldi	r26, 0x53	; 83
    1fec:	b0 e0       	ldi	r27, 0x00	; 0
    1fee:	e3 e5       	ldi	r30, 0x53	; 83
    1ff0:	f0 e0       	ldi	r31, 0x00	; 0
    1ff2:	80 81       	ld	r24, Z
    1ff4:	8c 93       	st	X, r24
    1ff6:	0b c0       	rjmp	.+22     	; 0x200e <TIMER0_u8CounterFunction+0x46>
		while (Local_u32Iterator <= 200000)
		{
			Local_u32Iterator ++ ;
    1ff8:	89 81       	ldd	r24, Y+1	; 0x01
    1ffa:	9a 81       	ldd	r25, Y+2	; 0x02
    1ffc:	ab 81       	ldd	r26, Y+3	; 0x03
    1ffe:	bc 81       	ldd	r27, Y+4	; 0x04
    2000:	01 96       	adiw	r24, 0x01	; 1
    2002:	a1 1d       	adc	r26, r1
    2004:	b1 1d       	adc	r27, r1
    2006:	89 83       	std	Y+1, r24	; 0x01
    2008:	9a 83       	std	Y+2, r25	; 0x02
    200a:	ab 83       	std	Y+3, r26	; 0x03
    200c:	bc 83       	std	Y+4, r27	; 0x04
		uint32 Local_u32Iterator = 0 ;
							/* CONFIGURE CLOCK SELECTION */

		TCCR0 &= PRESCALER_MASK ;
		TCCR0 |= NO_CLOCK_SOURCE ;			// STOP THE CLOCK
		while (Local_u32Iterator <= 200000)
    200e:	89 81       	ldd	r24, Y+1	; 0x01
    2010:	9a 81       	ldd	r25, Y+2	; 0x02
    2012:	ab 81       	ldd	r26, Y+3	; 0x03
    2014:	bc 81       	ldd	r27, Y+4	; 0x04
    2016:	81 34       	cpi	r24, 0x41	; 65
    2018:	2d e0       	ldi	r18, 0x0D	; 13
    201a:	92 07       	cpc	r25, r18
    201c:	23 e0       	ldi	r18, 0x03	; 3
    201e:	a2 07       	cpc	r26, r18
    2020:	20 e0       	ldi	r18, 0x00	; 0
    2022:	b2 07       	cpc	r27, r18
    2024:	48 f3       	brcs	.-46     	; 0x1ff8 <TIMER0_u8CounterFunction+0x30>
		{
			Local_u32Iterator ++ ;
		}
		TCCR0 &= PRESCALER_MASK ;
    2026:	a3 e5       	ldi	r26, 0x53	; 83
    2028:	b0 e0       	ldi	r27, 0x00	; 0
    202a:	e3 e5       	ldi	r30, 0x53	; 83
    202c:	f0 e0       	ldi	r31, 0x00	; 0
    202e:	80 81       	ld	r24, Z
    2030:	88 7f       	andi	r24, 0xF8	; 248
    2032:	8c 93       	st	X, r24
		TCCR0 |= TIMER_u8CLOCK ;
    2034:	a3 e5       	ldi	r26, 0x53	; 83
    2036:	b0 e0       	ldi	r27, 0x00	; 0
    2038:	e3 e5       	ldi	r30, 0x53	; 83
    203a:	f0 e0       	ldi	r31, 0x00	; 0
    203c:	80 81       	ld	r24, Z
    203e:	81 60       	ori	r24, 0x01	; 1
    2040:	8c 93       	st	X, r24


		return TCNT0 ;
    2042:	e2 e5       	ldi	r30, 0x52	; 82
    2044:	f0 e0       	ldi	r31, 0x00	; 0
    2046:	80 81       	ld	r24, Z
	}
    2048:	0f 90       	pop	r0
    204a:	0f 90       	pop	r0
    204c:	0f 90       	pop	r0
    204e:	0f 90       	pop	r0
    2050:	cf 91       	pop	r28
    2052:	df 91       	pop	r29
    2054:	08 95       	ret

00002056 <__vector_10>:
												/* Timer/Counter0 Compare Match ISR */

	void __vector_10 ( void )			__attribute__((signal)) ;
	void __vector_10 ( void )
	{
    2056:	1f 92       	push	r1
    2058:	0f 92       	push	r0
    205a:	0f b6       	in	r0, 0x3f	; 63
    205c:	0f 92       	push	r0
    205e:	11 24       	eor	r1, r1
    2060:	2f 93       	push	r18
    2062:	3f 93       	push	r19
    2064:	4f 93       	push	r20
    2066:	5f 93       	push	r21
    2068:	6f 93       	push	r22
    206a:	7f 93       	push	r23
    206c:	8f 93       	push	r24
    206e:	9f 93       	push	r25
    2070:	af 93       	push	r26
    2072:	bf 93       	push	r27
    2074:	ef 93       	push	r30
    2076:	ff 93       	push	r31
    2078:	df 93       	push	r29
    207a:	cf 93       	push	r28
    207c:	cd b7       	in	r28, 0x3d	; 61
    207e:	de b7       	in	r29, 0x3e	; 62

			if ( TIMER0_pvNotificationFunc != NULL )
    2080:	80 91 81 00 	lds	r24, 0x0081
    2084:	90 91 82 00 	lds	r25, 0x0082
    2088:	00 97       	sbiw	r24, 0x00	; 0
    208a:	29 f0       	breq	.+10     	; 0x2096 <__vector_10+0x40>
			{
				TIMER0_pvNotificationFunc() ;
    208c:	e0 91 81 00 	lds	r30, 0x0081
    2090:	f0 91 82 00 	lds	r31, 0x0082
    2094:	09 95       	icall
			else
			{
				// DO NOTHING
			}

	}
    2096:	cf 91       	pop	r28
    2098:	df 91       	pop	r29
    209a:	ff 91       	pop	r31
    209c:	ef 91       	pop	r30
    209e:	bf 91       	pop	r27
    20a0:	af 91       	pop	r26
    20a2:	9f 91       	pop	r25
    20a4:	8f 91       	pop	r24
    20a6:	7f 91       	pop	r23
    20a8:	6f 91       	pop	r22
    20aa:	5f 91       	pop	r21
    20ac:	4f 91       	pop	r20
    20ae:	3f 91       	pop	r19
    20b0:	2f 91       	pop	r18
    20b2:	0f 90       	pop	r0
    20b4:	0f be       	out	0x3f, r0	; 63
    20b6:	0f 90       	pop	r0
    20b8:	1f 90       	pop	r1
    20ba:	18 95       	reti

000020bc <__vector_11>:

												/* Timer/Counter0 Overflow ISR */

	void __vector_11 ( void )			__attribute__((signal)) ;
	void __vector_11 ( void )
	{
    20bc:	1f 92       	push	r1
    20be:	0f 92       	push	r0
    20c0:	0f b6       	in	r0, 0x3f	; 63
    20c2:	0f 92       	push	r0
    20c4:	11 24       	eor	r1, r1
    20c6:	2f 93       	push	r18
    20c8:	3f 93       	push	r19
    20ca:	4f 93       	push	r20
    20cc:	5f 93       	push	r21
    20ce:	6f 93       	push	r22
    20d0:	7f 93       	push	r23
    20d2:	8f 93       	push	r24
    20d4:	9f 93       	push	r25
    20d6:	af 93       	push	r26
    20d8:	bf 93       	push	r27
    20da:	ef 93       	push	r30
    20dc:	ff 93       	push	r31
    20de:	df 93       	push	r29
    20e0:	cf 93       	push	r28
    20e2:	cd b7       	in	r28, 0x3d	; 61
    20e4:	de b7       	in	r29, 0x3e	; 62
			if ( TIMER0_pvNotificationFunc != NULL )
    20e6:	80 91 81 00 	lds	r24, 0x0081
    20ea:	90 91 82 00 	lds	r25, 0x0082
    20ee:	00 97       	sbiw	r24, 0x00	; 0
    20f0:	29 f0       	breq	.+10     	; 0x20fc <__vector_11+0x40>
			{
				TIMER0_pvNotificationFunc() ;
    20f2:	e0 91 81 00 	lds	r30, 0x0081
    20f6:	f0 91 82 00 	lds	r31, 0x0082
    20fa:	09 95       	icall
			else
			{
				// DO NOTHING
			}

	}
    20fc:	cf 91       	pop	r28
    20fe:	df 91       	pop	r29
    2100:	ff 91       	pop	r31
    2102:	ef 91       	pop	r30
    2104:	bf 91       	pop	r27
    2106:	af 91       	pop	r26
    2108:	9f 91       	pop	r25
    210a:	8f 91       	pop	r24
    210c:	7f 91       	pop	r23
    210e:	6f 91       	pop	r22
    2110:	5f 91       	pop	r21
    2112:	4f 91       	pop	r20
    2114:	3f 91       	pop	r19
    2116:	2f 91       	pop	r18
    2118:	0f 90       	pop	r0
    211a:	0f be       	out	0x3f, r0	; 63
    211c:	0f 90       	pop	r0
    211e:	1f 90       	pop	r1
    2120:	18 95       	reti

00002122 <main>:

static uint16 u16ChannelReading ;

											/* THIS CODE IS FOR LED INTENSITY CONTROL , DC MOTOR SPEED CONTROL & Buzzer Sound Tone */
	void main ()
	{
    2122:	df 93       	push	r29
    2124:	cf 93       	push	r28
    2126:	cd b7       	in	r28, 0x3d	; 61
    2128:	de b7       	in	r29, 0x3e	; 62

		PORT_voidInit() ;
    212a:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <PORT_voidInit>

		ADC_voidInit() ;
    212e:	0e 94 a3 05 	call	0xb46	; 0xb46 <ADC_voidInit>

		TIMER0_voidInit() ;
    2132:	0e 94 96 0f 	call	0x1f2c	; 0x1f2c <TIMER0_voidInit>

		CLCD_voidInit() ;
    2136:	0e 94 b8 08 	call	0x1170	; 0x1170 <CLCD_voidInit>

		voidSendString("Compare Value :");
    213a:	80 e6       	ldi	r24, 0x60	; 96
    213c:	90 e0       	ldi	r25, 0x00	; 0
    213e:	0e 94 52 09 	call	0x12a4	; 0x12a4 <voidSendString>

		while (1)
		{
			ADC_u8StartSingleConversionSynch(ADC0_SINGLE_ENDED , &u16ChannelReading ) ;
    2142:	23 e8       	ldi	r18, 0x83	; 131
    2144:	30 e0       	ldi	r19, 0x00	; 0
    2146:	80 e0       	ldi	r24, 0x00	; 0
    2148:	b9 01       	movw	r22, r18
    214a:	0e 94 d4 05 	call	0xba8	; 0xba8 <ADC_u8StartSingleConversionSynch>
			OCR0 = u16ChannelReading ;
    214e:	ec e5       	ldi	r30, 0x5C	; 92
    2150:	f0 e0       	ldi	r31, 0x00	; 0
    2152:	80 91 83 00 	lds	r24, 0x0083
    2156:	90 91 84 00 	lds	r25, 0x0084
    215a:	80 83       	st	Z, r24
			CLCD_voidGoToXY(7u,1u);
    215c:	87 e0       	ldi	r24, 0x07	; 7
    215e:	61 e0       	ldi	r22, 0x01	; 1
    2160:	0e 94 7f 0a 	call	0x14fe	; 0x14fe <CLCD_voidGoToXY>
			voidSendNumber(u16ChannelReading);
    2164:	80 91 83 00 	lds	r24, 0x0083
    2168:	90 91 84 00 	lds	r25, 0x0084
    216c:	cc 01       	movw	r24, r24
    216e:	a0 e0       	ldi	r26, 0x00	; 0
    2170:	b0 e0       	ldi	r27, 0x00	; 0
    2172:	bc 01       	movw	r22, r24
    2174:	cd 01       	movw	r24, r26
    2176:	0e 94 90 09 	call	0x1320	; 0x1320 <voidSendNumber>
    217a:	e3 cf       	rjmp	.-58     	; 0x2142 <main+0x20>

0000217c <__mulsi3>:
    217c:	62 9f       	mul	r22, r18
    217e:	d0 01       	movw	r26, r0
    2180:	73 9f       	mul	r23, r19
    2182:	f0 01       	movw	r30, r0
    2184:	82 9f       	mul	r24, r18
    2186:	e0 0d       	add	r30, r0
    2188:	f1 1d       	adc	r31, r1
    218a:	64 9f       	mul	r22, r20
    218c:	e0 0d       	add	r30, r0
    218e:	f1 1d       	adc	r31, r1
    2190:	92 9f       	mul	r25, r18
    2192:	f0 0d       	add	r31, r0
    2194:	83 9f       	mul	r24, r19
    2196:	f0 0d       	add	r31, r0
    2198:	74 9f       	mul	r23, r20
    219a:	f0 0d       	add	r31, r0
    219c:	65 9f       	mul	r22, r21
    219e:	f0 0d       	add	r31, r0
    21a0:	99 27       	eor	r25, r25
    21a2:	72 9f       	mul	r23, r18
    21a4:	b0 0d       	add	r27, r0
    21a6:	e1 1d       	adc	r30, r1
    21a8:	f9 1f       	adc	r31, r25
    21aa:	63 9f       	mul	r22, r19
    21ac:	b0 0d       	add	r27, r0
    21ae:	e1 1d       	adc	r30, r1
    21b0:	f9 1f       	adc	r31, r25
    21b2:	bd 01       	movw	r22, r26
    21b4:	cf 01       	movw	r24, r30
    21b6:	11 24       	eor	r1, r1
    21b8:	08 95       	ret

000021ba <__divmodsi4>:
    21ba:	97 fb       	bst	r25, 7
    21bc:	09 2e       	mov	r0, r25
    21be:	05 26       	eor	r0, r21
    21c0:	0e d0       	rcall	.+28     	; 0x21de <__divmodsi4_neg1>
    21c2:	57 fd       	sbrc	r21, 7
    21c4:	04 d0       	rcall	.+8      	; 0x21ce <__divmodsi4_neg2>
    21c6:	14 d0       	rcall	.+40     	; 0x21f0 <__udivmodsi4>
    21c8:	0a d0       	rcall	.+20     	; 0x21de <__divmodsi4_neg1>
    21ca:	00 1c       	adc	r0, r0
    21cc:	38 f4       	brcc	.+14     	; 0x21dc <__divmodsi4_exit>

000021ce <__divmodsi4_neg2>:
    21ce:	50 95       	com	r21
    21d0:	40 95       	com	r20
    21d2:	30 95       	com	r19
    21d4:	21 95       	neg	r18
    21d6:	3f 4f       	sbci	r19, 0xFF	; 255
    21d8:	4f 4f       	sbci	r20, 0xFF	; 255
    21da:	5f 4f       	sbci	r21, 0xFF	; 255

000021dc <__divmodsi4_exit>:
    21dc:	08 95       	ret

000021de <__divmodsi4_neg1>:
    21de:	f6 f7       	brtc	.-4      	; 0x21dc <__divmodsi4_exit>
    21e0:	90 95       	com	r25
    21e2:	80 95       	com	r24
    21e4:	70 95       	com	r23
    21e6:	61 95       	neg	r22
    21e8:	7f 4f       	sbci	r23, 0xFF	; 255
    21ea:	8f 4f       	sbci	r24, 0xFF	; 255
    21ec:	9f 4f       	sbci	r25, 0xFF	; 255
    21ee:	08 95       	ret

000021f0 <__udivmodsi4>:
    21f0:	a1 e2       	ldi	r26, 0x21	; 33
    21f2:	1a 2e       	mov	r1, r26
    21f4:	aa 1b       	sub	r26, r26
    21f6:	bb 1b       	sub	r27, r27
    21f8:	fd 01       	movw	r30, r26
    21fa:	0d c0       	rjmp	.+26     	; 0x2216 <__udivmodsi4_ep>

000021fc <__udivmodsi4_loop>:
    21fc:	aa 1f       	adc	r26, r26
    21fe:	bb 1f       	adc	r27, r27
    2200:	ee 1f       	adc	r30, r30
    2202:	ff 1f       	adc	r31, r31
    2204:	a2 17       	cp	r26, r18
    2206:	b3 07       	cpc	r27, r19
    2208:	e4 07       	cpc	r30, r20
    220a:	f5 07       	cpc	r31, r21
    220c:	20 f0       	brcs	.+8      	; 0x2216 <__udivmodsi4_ep>
    220e:	a2 1b       	sub	r26, r18
    2210:	b3 0b       	sbc	r27, r19
    2212:	e4 0b       	sbc	r30, r20
    2214:	f5 0b       	sbc	r31, r21

00002216 <__udivmodsi4_ep>:
    2216:	66 1f       	adc	r22, r22
    2218:	77 1f       	adc	r23, r23
    221a:	88 1f       	adc	r24, r24
    221c:	99 1f       	adc	r25, r25
    221e:	1a 94       	dec	r1
    2220:	69 f7       	brne	.-38     	; 0x21fc <__udivmodsi4_loop>
    2222:	60 95       	com	r22
    2224:	70 95       	com	r23
    2226:	80 95       	com	r24
    2228:	90 95       	com	r25
    222a:	9b 01       	movw	r18, r22
    222c:	ac 01       	movw	r20, r24
    222e:	bd 01       	movw	r22, r26
    2230:	cf 01       	movw	r24, r30
    2232:	08 95       	ret

00002234 <__prologue_saves__>:
    2234:	2f 92       	push	r2
    2236:	3f 92       	push	r3
    2238:	4f 92       	push	r4
    223a:	5f 92       	push	r5
    223c:	6f 92       	push	r6
    223e:	7f 92       	push	r7
    2240:	8f 92       	push	r8
    2242:	9f 92       	push	r9
    2244:	af 92       	push	r10
    2246:	bf 92       	push	r11
    2248:	cf 92       	push	r12
    224a:	df 92       	push	r13
    224c:	ef 92       	push	r14
    224e:	ff 92       	push	r15
    2250:	0f 93       	push	r16
    2252:	1f 93       	push	r17
    2254:	cf 93       	push	r28
    2256:	df 93       	push	r29
    2258:	cd b7       	in	r28, 0x3d	; 61
    225a:	de b7       	in	r29, 0x3e	; 62
    225c:	ca 1b       	sub	r28, r26
    225e:	db 0b       	sbc	r29, r27
    2260:	0f b6       	in	r0, 0x3f	; 63
    2262:	f8 94       	cli
    2264:	de bf       	out	0x3e, r29	; 62
    2266:	0f be       	out	0x3f, r0	; 63
    2268:	cd bf       	out	0x3d, r28	; 61
    226a:	09 94       	ijmp

0000226c <__epilogue_restores__>:
    226c:	2a 88       	ldd	r2, Y+18	; 0x12
    226e:	39 88       	ldd	r3, Y+17	; 0x11
    2270:	48 88       	ldd	r4, Y+16	; 0x10
    2272:	5f 84       	ldd	r5, Y+15	; 0x0f
    2274:	6e 84       	ldd	r6, Y+14	; 0x0e
    2276:	7d 84       	ldd	r7, Y+13	; 0x0d
    2278:	8c 84       	ldd	r8, Y+12	; 0x0c
    227a:	9b 84       	ldd	r9, Y+11	; 0x0b
    227c:	aa 84       	ldd	r10, Y+10	; 0x0a
    227e:	b9 84       	ldd	r11, Y+9	; 0x09
    2280:	c8 84       	ldd	r12, Y+8	; 0x08
    2282:	df 80       	ldd	r13, Y+7	; 0x07
    2284:	ee 80       	ldd	r14, Y+6	; 0x06
    2286:	fd 80       	ldd	r15, Y+5	; 0x05
    2288:	0c 81       	ldd	r16, Y+4	; 0x04
    228a:	1b 81       	ldd	r17, Y+3	; 0x03
    228c:	aa 81       	ldd	r26, Y+2	; 0x02
    228e:	b9 81       	ldd	r27, Y+1	; 0x01
    2290:	ce 0f       	add	r28, r30
    2292:	d1 1d       	adc	r29, r1
    2294:	0f b6       	in	r0, 0x3f	; 63
    2296:	f8 94       	cli
    2298:	de bf       	out	0x3e, r29	; 62
    229a:	0f be       	out	0x3f, r0	; 63
    229c:	cd bf       	out	0x3d, r28	; 61
    229e:	ed 01       	movw	r28, r26
    22a0:	08 95       	ret

000022a2 <_exit>:
    22a2:	f8 94       	cli

000022a4 <__stop_program>:
    22a4:	ff cf       	rjmp	.-2      	; 0x22a4 <__stop_program>
