<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\AD_DA_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 17 18:08:29 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2727</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3609</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_in_ad_1[0]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_in_ad_1_0_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>LTC2220_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.882</td>
<td>170.000
<td>0.000</td>
<td>2.941</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>LTC2220_PLL/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>5</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>4.762</td>
<td>210.000
<td>0.000</td>
<td>2.381</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in_ad_1[0]</td>
<td>100.000(MHz)</td>
<td>148.491(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>109.570(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>210.000(MHz)</td>
<td>210.277(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of LTC2220_PLL/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in_ad_1[0]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in_ad_1[0]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LTC2220_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LTC2220_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.006</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.028</td>
<td>4.738</td>
</tr>
<tr>
<td>2</td>
<td>0.033</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.021</td>
<td>4.719</td>
</tr>
<tr>
<td>3</td>
<td>0.049</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.051</td>
<td>4.671</td>
</tr>
<tr>
<td>4</td>
<td>0.052</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.038</td>
<td>4.682</td>
</tr>
<tr>
<td>5</td>
<td>0.130</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.028</td>
<td>4.614</td>
</tr>
<tr>
<td>6</td>
<td>0.160</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/DO[2]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_11_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.017</td>
<td>4.521</td>
</tr>
<tr>
<td>7</td>
<td>0.186</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_9_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>-0.026</td>
<td>4.538</td>
</tr>
<tr>
<td>8</td>
<td>0.186</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_10_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>-0.026</td>
<td>4.538</td>
</tr>
<tr>
<td>9</td>
<td>0.273</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.036</td>
<td>4.463</td>
</tr>
<tr>
<td>10</td>
<td>0.311</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.015</td>
<td>4.446</td>
</tr>
<tr>
<td>11</td>
<td>0.474</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>-0.026</td>
<td>4.250</td>
</tr>
<tr>
<td>12</td>
<td>0.474</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>-0.026</td>
<td>4.250</td>
</tr>
<tr>
<td>13</td>
<td>0.478</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.007</td>
<td>4.288</td>
</tr>
<tr>
<td>14</td>
<td>0.490</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/DO[4]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>-0.005</td>
<td>4.214</td>
</tr>
<tr>
<td>15</td>
<td>0.490</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/DO[0]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>-0.005</td>
<td>4.214</td>
</tr>
<tr>
<td>16</td>
<td>0.510</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.024</td>
<td>4.237</td>
</tr>
<tr>
<td>17</td>
<td>0.518</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.012</td>
<td>4.243</td>
</tr>
<tr>
<td>18</td>
<td>0.523</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/DO[8]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.002</td>
<td>4.173</td>
</tr>
<tr>
<td>19</td>
<td>0.523</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/DO[4]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.002</td>
<td>4.172</td>
</tr>
<tr>
<td>20</td>
<td>0.528</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/DO[3]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>-0.005</td>
<td>4.175</td>
</tr>
<tr>
<td>21</td>
<td>0.534</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.012</td>
<td>4.226</td>
</tr>
<tr>
<td>22</td>
<td>0.562</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/DO[8]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.002</td>
<td>4.134</td>
</tr>
<tr>
<td>23</td>
<td>0.606</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/DO[5]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>0.033</td>
<td>4.059</td>
</tr>
<tr>
<td>24</td>
<td>0.655</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/DO[0]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>-0.015</td>
<td>4.057</td>
</tr>
<tr>
<td>25</td>
<td>0.655</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/DO[1]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.762</td>
<td>-0.015</td>
<td>4.057</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.156</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.549</td>
<td>0.441</td>
</tr>
<tr>
<td>2</td>
<td>0.215</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s/ADB[6]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.249</td>
</tr>
<tr>
<td>3</td>
<td>0.224</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/ADA[10]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.256</td>
</tr>
<tr>
<td>4</td>
<td>0.227</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>-1.426</td>
<td>1.666</td>
</tr>
<tr>
<td>5</td>
<td>0.231</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/ADA[2]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.255</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/Q</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/D</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/D</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>gw_gao_inst_0/u_la0_top/word_count_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_8_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.281</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>18</td>
<td>0.281</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>19</td>
<td>0.281</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>20</td>
<td>0.281</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>21</td>
<td>0.287</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/D</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>22</td>
<td>0.309</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/ADA[5]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.333</td>
</tr>
<tr>
<td>23</td>
<td>0.310</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/ADA[13]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.342</td>
</tr>
<tr>
<td>24</td>
<td>0.311</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_13_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/ADB[13]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.340</td>
</tr>
<tr>
<td>25</td>
<td>0.312</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/ADA[2]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.332</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.573</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.417</td>
<td>3.496</td>
</tr>
<tr>
<td>2</td>
<td>1.817</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.439</td>
<td>3.275</td>
</tr>
<tr>
<td>3</td>
<td>1.817</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.439</td>
<td>3.275</td>
</tr>
<tr>
<td>4</td>
<td>1.817</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.439</td>
<td>3.275</td>
</tr>
<tr>
<td>5</td>
<td>1.832</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.437</td>
<td>3.258</td>
</tr>
<tr>
<td>6</td>
<td>2.028</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.432</td>
<td>3.056</td>
</tr>
<tr>
<td>7</td>
<td>2.220</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.446</td>
<td>2.879</td>
</tr>
<tr>
<td>8</td>
<td>2.220</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.446</td>
<td>2.879</td>
</tr>
<tr>
<td>9</td>
<td>2.220</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.446</td>
<td>2.879</td>
</tr>
<tr>
<td>10</td>
<td>2.222</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.448</td>
<td>2.879</td>
</tr>
<tr>
<td>11</td>
<td>2.222</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.448</td>
<td>2.879</td>
</tr>
<tr>
<td>12</td>
<td>2.222</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.448</td>
<td>2.879</td>
</tr>
<tr>
<td>13</td>
<td>2.298</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.416</td>
<td>2.770</td>
</tr>
<tr>
<td>14</td>
<td>2.335</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.422</td>
<td>2.740</td>
</tr>
<tr>
<td>15</td>
<td>2.335</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.422</td>
<td>2.740</td>
</tr>
<tr>
<td>16</td>
<td>2.335</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.422</td>
<td>2.740</td>
</tr>
<tr>
<td>17</td>
<td>2.455</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.439</td>
<td>2.636</td>
</tr>
<tr>
<td>18</td>
<td>2.494</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.410</td>
<td>2.569</td>
</tr>
<tr>
<td>19</td>
<td>2.510</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.427</td>
<td>2.569</td>
</tr>
<tr>
<td>20</td>
<td>2.765</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.441</td>
<td>2.329</td>
</tr>
<tr>
<td>21</td>
<td>2.765</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.441</td>
<td>2.329</td>
</tr>
<tr>
<td>22</td>
<td>3.039</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.422</td>
<td>2.035</td>
</tr>
<tr>
<td>23</td>
<td>3.039</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.422</td>
<td>2.035</td>
</tr>
<tr>
<td>24</td>
<td>3.039</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.422</td>
<td>2.035</td>
</tr>
<tr>
<td>25</td>
<td>3.039</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>5.000</td>
<td>-0.422</td>
<td>2.035</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.233</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-1.244</td>
<td>0.459</td>
</tr>
<tr>
<td>2</td>
<td>4.233</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-1.244</td>
<td>0.459</td>
</tr>
<tr>
<td>3</td>
<td>4.648</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-1.240</td>
<td>0.869</td>
</tr>
<tr>
<td>4</td>
<td>5.711</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.305</td>
<td>0.353</td>
</tr>
<tr>
<td>5</td>
<td>5.711</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.305</td>
<td>0.353</td>
</tr>
<tr>
<td>6</td>
<td>5.711</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.305</td>
<td>0.353</td>
</tr>
<tr>
<td>7</td>
<td>5.711</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.305</td>
<td>0.353</td>
</tr>
<tr>
<td>8</td>
<td>5.711</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.305</td>
<td>0.353</td>
</tr>
<tr>
<td>9</td>
<td>5.821</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.309</td>
<td>0.459</td>
</tr>
<tr>
<td>10</td>
<td>5.837</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.471</td>
</tr>
<tr>
<td>11</td>
<td>5.837</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.471</td>
</tr>
<tr>
<td>12</td>
<td>5.837</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.471</td>
</tr>
<tr>
<td>13</td>
<td>5.837</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.471</td>
</tr>
<tr>
<td>14</td>
<td>5.837</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.471</td>
</tr>
<tr>
<td>15</td>
<td>5.837</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.471</td>
</tr>
<tr>
<td>16</td>
<td>5.837</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.471</td>
</tr>
<tr>
<td>17</td>
<td>5.841</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.317</td>
<td>0.471</td>
</tr>
<tr>
<td>18</td>
<td>5.841</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.317</td>
<td>0.471</td>
</tr>
<tr>
<td>19</td>
<td>5.841</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.317</td>
<td>0.471</td>
</tr>
<tr>
<td>20</td>
<td>5.841</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.317</td>
<td>0.471</td>
</tr>
<tr>
<td>21</td>
<td>5.945</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.579</td>
</tr>
<tr>
<td>22</td>
<td>5.945</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.579</td>
</tr>
<tr>
<td>23</td>
<td>5.945</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.579</td>
</tr>
<tr>
<td>24</td>
<td>5.945</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.313</td>
<td>0.579</td>
</tr>
<tr>
<td>25</td>
<td>6.009</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>clk_in_ad_1[0]:[F]</td>
<td>clk_in_ad_1[0]:[R]</td>
<td>-5.000</td>
<td>0.309</td>
<td>0.647</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.768</td>
<td>0.232</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>-0.768</td>
<td>0.232</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s</td>
</tr>
<tr>
<td>3</td>
<td>-0.763</td>
<td>0.237</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>-0.657</td>
<td>0.343</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>-0.657</td>
<td>0.343</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s</td>
</tr>
<tr>
<td>6</td>
<td>-0.652</td>
<td>0.348</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>-0.026</td>
<td>0.224</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>-0.026</td>
<td>0.224</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>-0.026</td>
<td>0.224</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>-0.023</td>
<td>0.227</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.340</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C132[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/CLK</td>
</tr>
<tr>
<td>8.722</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C132[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/Q</td>
</tr>
<tr>
<td>9.990</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[1][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/I2</td>
</tr>
<tr>
<td>10.497</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C139[1][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/F</td>
</tr>
<tr>
<td>10.654</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[1][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/I2</td>
</tr>
<tr>
<td>10.942</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C139[1][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/F</td>
</tr>
<tr>
<td>11.537</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C140[3][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s23/I1</td>
</tr>
<tr>
<td>12.085</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C140[3][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s23/F</td>
</tr>
<tr>
<td>12.260</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C140[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s28/I3</td>
</tr>
<tr>
<td>12.839</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C140[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s28/F</td>
</tr>
<tr>
<td>12.839</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C140[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s25/I0</td>
</tr>
<tr>
<td>12.989</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C140[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s25/O</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C140[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s15/I1</td>
</tr>
<tr>
<td>13.075</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C140[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s15/O</td>
</tr>
<tr>
<td>13.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C140[2][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.074</td>
<td>3.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C140[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0/CLK</td>
</tr>
<tr>
<td>13.084</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C140[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.159, 45.567%; route: 2.196, 46.359%; tC2Q: 0.382, 8.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.889, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.323</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C134[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0/CLK</td>
</tr>
<tr>
<td>8.706</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C134[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0/Q</td>
</tr>
<tr>
<td>9.746</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24/I3</td>
</tr>
<tr>
<td>10.313</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C139[0][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24/F</td>
</tr>
<tr>
<td>10.491</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[3][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29/I2</td>
</tr>
<tr>
<td>10.947</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[3][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s22/I1</td>
</tr>
<tr>
<td>12.049</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C141[0][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s22/F</td>
</tr>
<tr>
<td>12.224</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s28/I0</td>
</tr>
<tr>
<td>12.803</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C141[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s28/F</td>
</tr>
<tr>
<td>12.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s25/I0</td>
</tr>
<tr>
<td>12.953</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C141[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s25/O</td>
</tr>
<tr>
<td>12.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s15/I1</td>
</tr>
<tr>
<td>13.039</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C141[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s15/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[2][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.064</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0/CLK</td>
</tr>
<tr>
<td>13.074</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.346, 49.722%; route: 1.990, 42.172%; tC2Q: 0.382, 8.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.061</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.340</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C132[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/CLK</td>
</tr>
<tr>
<td>8.722</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C132[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/Q</td>
</tr>
<tr>
<td>9.990</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[1][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/I2</td>
</tr>
<tr>
<td>10.497</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C139[1][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/F</td>
</tr>
<tr>
<td>10.654</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[1][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/I2</td>
</tr>
<tr>
<td>10.942</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C139[1][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/F</td>
</tr>
<tr>
<td>11.751</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C141[1][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s23/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C141[1][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s23/F</td>
</tr>
<tr>
<td>12.194</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C141[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s30/I3</td>
</tr>
<tr>
<td>12.772</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C141[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s30/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C141[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s27/I0</td>
</tr>
<tr>
<td>12.922</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C141[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s27/O</td>
</tr>
<tr>
<td>12.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s15/I1</td>
</tr>
<tr>
<td>13.009</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C141[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s15/O</td>
</tr>
<tr>
<td>13.011</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C141[2][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.051</td>
<td>3.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0/CLK</td>
</tr>
<tr>
<td>13.061</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.900, 40.674%; route: 2.389, 51.137%; tC2Q: 0.382, 8.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.866, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.340</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C132[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/CLK</td>
</tr>
<tr>
<td>8.722</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C132[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/Q</td>
</tr>
<tr>
<td>9.990</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[1][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/I2</td>
</tr>
<tr>
<td>10.497</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C139[1][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/F</td>
</tr>
<tr>
<td>10.654</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[1][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/I2</td>
</tr>
<tr>
<td>10.942</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C139[1][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[1][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s24/I1</td>
</tr>
<tr>
<td>12.030</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C141[1][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s24/F</td>
</tr>
<tr>
<td>12.205</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s38/I3</td>
</tr>
<tr>
<td>12.784</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s38/F</td>
</tr>
<tr>
<td>12.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s35/I0</td>
</tr>
<tr>
<td>12.934</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s35/O</td>
</tr>
<tr>
<td>12.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s15/I1</td>
</tr>
<tr>
<td>13.020</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s15/O</td>
</tr>
<tr>
<td>13.022</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.064</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/CLK</td>
</tr>
<tr>
<td>13.074</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C141[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.179, 46.530%; route: 2.121, 45.302%; tC2Q: 0.382, 8.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.323</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C134[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0/CLK</td>
</tr>
<tr>
<td>8.706</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C134[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0/Q</td>
</tr>
<tr>
<td>9.746</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24/I3</td>
</tr>
<tr>
<td>10.313</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C139[0][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24/F</td>
</tr>
<tr>
<td>10.491</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[3][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29/I2</td>
</tr>
<tr>
<td>10.947</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[3][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29/F</td>
</tr>
<tr>
<td>11.547</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s24/I2</td>
</tr>
<tr>
<td>12.126</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C141[0][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s24/F</td>
</tr>
<tr>
<td>12.131</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s30/I0</td>
</tr>
<tr>
<td>12.698</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s30/F</td>
</tr>
<tr>
<td>12.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s27/I0</td>
</tr>
<tr>
<td>12.848</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s27/O</td>
</tr>
<tr>
<td>12.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s15/I1</td>
</tr>
<tr>
<td>12.934</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s15/O</td>
</tr>
<tr>
<td>12.937</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.057</td>
<td>3.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0/CLK</td>
</tr>
<tr>
<td>13.067</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.406, 52.154%; route: 1.825, 39.556%; tC2Q: 0.382, 8.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.872, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[26]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/CLK</td>
</tr>
<tr>
<td>10.335</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[26]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/DO[2]</td>
</tr>
<tr>
<td>12.847</td>
<td>2.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C132[2][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.071</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C132[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_11_s0/CLK</td>
</tr>
<tr>
<td>13.007</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C132[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.511, 55.543%; tC2Q: 2.010, 44.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.886, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.302</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C129[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/CLK</td>
</tr>
<tr>
<td>8.685</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R52C129[0][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/Q</td>
</tr>
<tr>
<td>10.582</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1/I2</td>
</tr>
<tr>
<td>11.039</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C134[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1/F</td>
</tr>
<tr>
<td>11.044</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[3][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2/I3</td>
</tr>
<tr>
<td>11.500</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R43C134[3][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2/F</td>
</tr>
<tr>
<td>11.682</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[3][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n603_s1/I3</td>
</tr>
<tr>
<td>12.256</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C133[3][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n603_s1/F</td>
</tr>
<tr>
<td>12.261</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n604_s0/I1</td>
</tr>
<tr>
<td>12.840</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n604_s0/F</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.090</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_9_s0/CLK</td>
</tr>
<tr>
<td>13.026</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C133[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.065, 45.510%; route: 2.090, 46.061%; tC2Q: 0.382, 8.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.905, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.302</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C129[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/CLK</td>
</tr>
<tr>
<td>8.685</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R52C129[0][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/Q</td>
</tr>
<tr>
<td>10.582</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1/I2</td>
</tr>
<tr>
<td>11.039</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C134[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1/F</td>
</tr>
<tr>
<td>11.044</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[3][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2/I3</td>
</tr>
<tr>
<td>11.500</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R43C134[3][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2/F</td>
</tr>
<tr>
<td>11.682</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[3][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n603_s1/I3</td>
</tr>
<tr>
<td>12.256</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C133[3][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n603_s1/F</td>
</tr>
<tr>
<td>12.261</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[1][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n603_s0/I2</td>
</tr>
<tr>
<td>12.840</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C133[1][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n603_s0/F</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[1][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.090</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[1][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_10_s0/CLK</td>
</tr>
<tr>
<td>13.026</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C133[1][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.065, 45.510%; route: 2.090, 46.061%; tC2Q: 0.382, 8.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.905, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.340</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C132[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/CLK</td>
</tr>
<tr>
<td>8.722</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C132[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0/Q</td>
</tr>
<tr>
<td>9.990</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[1][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/I2</td>
</tr>
<tr>
<td>10.497</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C139[1][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/F</td>
</tr>
<tr>
<td>10.654</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[1][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/I2</td>
</tr>
<tr>
<td>10.942</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C139[1][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s23/I1</td>
</tr>
<tr>
<td>11.831</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C140[0][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s23/F</td>
</tr>
<tr>
<td>11.985</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s28/I3</td>
</tr>
<tr>
<td>12.564</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C140[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s28/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s25/I0</td>
</tr>
<tr>
<td>12.714</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C140[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s25/O</td>
</tr>
<tr>
<td>12.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s15/I1</td>
</tr>
<tr>
<td>12.800</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C140[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s15/O</td>
</tr>
<tr>
<td>12.802</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[2][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.066</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0/CLK</td>
</tr>
<tr>
<td>13.076</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C140[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.900, 42.577%; route: 2.180, 48.852%; tC2Q: 0.382, 8.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/CLK</td>
</tr>
<tr>
<td>8.707</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/Q</td>
</tr>
<tr>
<td>9.114</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25/I3</td>
</tr>
<tr>
<td>9.688</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C136[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22/I0</td>
</tr>
<tr>
<td>10.417</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R54C136[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22/F</td>
</tr>
<tr>
<td>11.959</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n542_s26/I3</td>
</tr>
<tr>
<td>12.532</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C138[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n542_s26/F</td>
</tr>
<tr>
<td>12.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n542_s24/I0</td>
</tr>
<tr>
<td>12.682</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C138[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n542_s24/O</td>
</tr>
<tr>
<td>12.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n542_s15/I0</td>
</tr>
<tr>
<td>12.769</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C138[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n542_s15/O</td>
</tr>
<tr>
<td>12.771</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[2][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.072</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0/CLK</td>
</tr>
<tr>
<td>13.082</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C138[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.962, 44.138%; route: 2.101, 47.259%; tC2Q: 0.382, 8.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.887, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.302</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C129[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/CLK</td>
</tr>
<tr>
<td>8.685</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R52C129[0][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/Q</td>
</tr>
<tr>
<td>10.582</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1/I2</td>
</tr>
<tr>
<td>11.039</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C134[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1/F</td>
</tr>
<tr>
<td>11.044</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[3][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2/I3</td>
</tr>
<tr>
<td>11.500</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R43C134[3][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2/F</td>
</tr>
<tr>
<td>11.510</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n606_s2/I2</td>
</tr>
<tr>
<td>12.089</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C134[0][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n606_s2/F</td>
</tr>
<tr>
<td>12.264</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[1][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n607_s0/I1</td>
</tr>
<tr>
<td>12.552</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C133[1][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n607_s0/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[1][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.090</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[1][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0/CLK</td>
</tr>
<tr>
<td>13.026</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C133[1][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.780, 41.882%; route: 2.088, 49.118%; tC2Q: 0.382, 9.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.905, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.302</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C129[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/CLK</td>
</tr>
<tr>
<td>8.685</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R52C129[0][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0/Q</td>
</tr>
<tr>
<td>10.582</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1/I2</td>
</tr>
<tr>
<td>11.039</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C134[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1/F</td>
</tr>
<tr>
<td>11.044</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[3][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2/I3</td>
</tr>
<tr>
<td>11.500</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R43C134[3][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2/F</td>
</tr>
<tr>
<td>11.510</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n606_s2/I2</td>
</tr>
<tr>
<td>12.089</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C134[0][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n606_s2/F</td>
</tr>
<tr>
<td>12.264</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n606_s0/I1</td>
</tr>
<tr>
<td>12.552</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n606_s0/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.090</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0/CLK</td>
</tr>
<tr>
<td>13.026</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C133[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.780, 41.882%; route: 2.088, 49.118%; tC2Q: 0.382, 9.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.905, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/CLK</td>
</tr>
<tr>
<td>8.707</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/Q</td>
</tr>
<tr>
<td>9.114</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25/I3</td>
</tr>
<tr>
<td>9.688</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C136[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22/I0</td>
</tr>
<tr>
<td>10.417</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R54C136[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22/F</td>
</tr>
<tr>
<td>11.795</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s32/I1</td>
</tr>
<tr>
<td>12.374</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C139[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s32/F</td>
</tr>
<tr>
<td>12.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s29/I0</td>
</tr>
<tr>
<td>12.524</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C139[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s29/O</td>
</tr>
<tr>
<td>12.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s15/I1</td>
</tr>
<tr>
<td>12.610</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C139[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s15/O</td>
</tr>
<tr>
<td>12.612</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[2][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.080</td>
<td>3.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0/CLK</td>
</tr>
<tr>
<td>13.090</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C139[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.967, 45.889%; route: 1.938, 45.190%; tC2Q: 0.382, 8.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.895, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[26]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/CLK</td>
</tr>
<tr>
<td>10.335</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[26]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/DO[4]</td>
</tr>
<tr>
<td>12.539</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C137[1][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.093</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C137[1][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0/CLK</td>
</tr>
<tr>
<td>13.029</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C137[1][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.204, 52.299%; tC2Q: 2.010, 47.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.908, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[26]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/CLK</td>
</tr>
<tr>
<td>10.335</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[26]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/DO[0]</td>
</tr>
<tr>
<td>12.539</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C137[1][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.093</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C137[1][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0/CLK</td>
</tr>
<tr>
<td>13.029</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C137[1][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.204, 52.299%; tC2Q: 2.010, 47.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.908, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/CLK</td>
</tr>
<tr>
<td>8.707</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/Q</td>
</tr>
<tr>
<td>9.114</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25/I3</td>
</tr>
<tr>
<td>9.688</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C136[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22/I0</td>
</tr>
<tr>
<td>10.267</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>53</td>
<td>R54C136[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22/F</td>
</tr>
<tr>
<td>11.816</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C141[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n541_s28/I1</td>
</tr>
<tr>
<td>12.324</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C141[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n541_s28/F</td>
</tr>
<tr>
<td>12.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n541_s25/I0</td>
</tr>
<tr>
<td>12.474</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C141[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n541_s25/O</td>
</tr>
<tr>
<td>12.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n541_s15/I1</td>
</tr>
<tr>
<td>12.560</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C141[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n541_s15/O</td>
</tr>
<tr>
<td>12.562</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[2][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.063</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0/CLK</td>
</tr>
<tr>
<td>13.073</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C141[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.746, 41.209%; route: 2.109, 49.764%; tC2Q: 0.382, 9.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/CLK</td>
</tr>
<tr>
<td>8.707</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/Q</td>
</tr>
<tr>
<td>9.114</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25/I3</td>
</tr>
<tr>
<td>9.688</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C136[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22/I0</td>
</tr>
<tr>
<td>10.417</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R54C136[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22/F</td>
</tr>
<tr>
<td>11.750</td>
<td>1.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n539_s28/I1</td>
</tr>
<tr>
<td>12.329</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n539_s28/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n539_s25/I0</td>
</tr>
<tr>
<td>12.479</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n539_s25/O</td>
</tr>
<tr>
<td>12.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n539_s15/I1</td>
</tr>
<tr>
<td>12.565</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n539_s15/O</td>
</tr>
<tr>
<td>12.567</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.075</td>
<td>3.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0/CLK</td>
</tr>
<tr>
<td>13.085</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C139[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.967, 46.376%; route: 1.893, 44.608%; tC2Q: 0.382, 9.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.890, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[26]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/CLK</td>
</tr>
<tr>
<td>10.335</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[26]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/DO[8]</td>
</tr>
<tr>
<td>12.498</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C140[0][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.085</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C140[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0/CLK</td>
</tr>
<tr>
<td>13.021</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C140[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 51.827%; tC2Q: 2.010, 48.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.316</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[25][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>10.326</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[25][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/DO[4]</td>
</tr>
<tr>
<td>12.488</td>
<td>2.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C137[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.076</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C137[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0/CLK</td>
</tr>
<tr>
<td>13.012</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C137[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.162, 51.827%; tC2Q: 2.010, 48.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[26]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/CLK</td>
</tr>
<tr>
<td>10.335</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[26]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/DO[3]</td>
</tr>
<tr>
<td>12.500</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C137[2][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.093</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C137[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0/CLK</td>
</tr>
<tr>
<td>13.029</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C137[2][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.165, 51.856%; tC2Q: 2.010, 48.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.908, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/CLK</td>
</tr>
<tr>
<td>8.707</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0/Q</td>
</tr>
<tr>
<td>9.114</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[3][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25/I3</td>
</tr>
<tr>
<td>9.688</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C136[3][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[2][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22/I0</td>
</tr>
<tr>
<td>10.417</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R54C136[2][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22/F</td>
</tr>
<tr>
<td>11.745</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n537_s30/I1</td>
</tr>
<tr>
<td>12.312</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n537_s30/F</td>
</tr>
<tr>
<td>12.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n537_s27/I0</td>
</tr>
<tr>
<td>12.462</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n537_s27/O</td>
</tr>
<tr>
<td>12.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n537_s15/I1</td>
</tr>
<tr>
<td>12.549</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][B]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n537_s15/O</td>
</tr>
<tr>
<td>12.551</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.075</td>
<td>3.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0/CLK</td>
</tr>
<tr>
<td>13.085</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C139[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.956, 46.288%; route: 1.888, 44.661%; tC2Q: 0.382, 9.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.890, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.316</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[25][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>10.326</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[25][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/DO[8]</td>
</tr>
<tr>
<td>12.450</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.076</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0/CLK</td>
</tr>
<tr>
<td>13.012</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 51.376%; tC2Q: 2.010, 48.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.316</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[25][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>10.326</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[25][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/DO[5]</td>
</tr>
<tr>
<td>12.375</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.045</td>
<td>3.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0/CLK</td>
</tr>
<tr>
<td>12.981</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C133[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 50.477%; tC2Q: 2.010, 49.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.860, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.316</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[25][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>10.326</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[25][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/DO[0]</td>
</tr>
<tr>
<td>12.373</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C137[0][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.093</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C137[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0/CLK</td>
</tr>
<tr>
<td>13.029</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C137[0][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.048, 50.462%; tC2Q: 2.010, 49.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.908, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.316</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[25][B]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>10.326</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[25][B]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/DO[1]</td>
</tr>
<tr>
<td>12.373</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C137[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>4.762</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.093</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C137[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0/CLK</td>
</tr>
<tr>
<td>13.029</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C137[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.048, 50.462%; tC2Q: 2.010, 49.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.908, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>52.113</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1/CLK</td>
</tr>
<tr>
<td>52.257</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R68C136[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1/Q</td>
</tr>
<tr>
<td>52.356</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1672_s1/I2</td>
</tr>
<tr>
<td>52.555</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C136[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1672_s1/F</td>
</tr>
<tr>
<td>52.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.662</td>
<td>2.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>53.697</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>53.710</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C136[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.961%; route: 1.438, 68.039%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.198, 44.898%; route: 0.099, 22.449%; tC2Q: 0.144, 32.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.892%; route: 2.311, 63.108%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.673</td>
<td>2.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R63C137[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_6_s0/Q</td>
</tr>
<tr>
<td>3.922</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.672</td>
<td>2.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s/CLKB</td>
</tr>
<tr>
<td>3.707</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 36.782%; route: 2.322, 63.218%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.105, 42.169%; tC2Q: 0.144, 57.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.792%; route: 2.321, 63.208%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.121</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>2.265</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R63C131[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/Q</td>
</tr>
<tr>
<td>2.377</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.115</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
<tr>
<td>2.152</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.856%; route: 1.445, 68.144%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 43.750%; tC2Q: 0.144, 56.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.931%; route: 1.440, 68.069%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.342</td>
<td>1.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.102</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.115</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.666, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.144%; route: 1.426, 67.856%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>2.276</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R60C131[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/Q</td>
</tr>
<tr>
<td>2.387</td>
<td>0.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.119</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/CLKA</td>
</tr>
<tr>
<td>2.156</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.680%; route: 1.457, 68.320%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.111, 43.529%; tC2Q: 0.144, 56.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.871%; route: 1.444, 68.129%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.872</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C130[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.013</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R45C130[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.019</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C130[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/n10_s2/I0</td>
</tr>
<tr>
<td>6.172</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C130[0][A]</td>
<td style=" background: #97FFFF;">AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/n10_s2/F</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C130[0][A]</td>
<td style=" font-weight:bold;">AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>PLL_B[3]</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.872</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C130[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>5.897</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C130[0][A]</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>2.247</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R67C135[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/Q</td>
</tr>
<tr>
<td>2.253</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/I1</td>
</tr>
<tr>
<td>2.405</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/F</td>
</tr>
<tr>
<td>2.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.113</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/CLK</td>
</tr>
<tr>
<td>2.254</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R67C137[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/Q</td>
</tr>
<tr>
<td>2.260</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C137[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1704_s3/I0</td>
</tr>
<tr>
<td>2.413</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C137[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1704_s3/F</td>
</tr>
<tr>
<td>2.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C137[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.113</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C137[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.961%; route: 1.438, 68.039%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.961%; route: 1.438, 68.039%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.131</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R61C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/Q</td>
</tr>
<tr>
<td>2.278</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n385_s1/I1</td>
</tr>
<tr>
<td>2.431</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C131[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n385_s1/F</td>
</tr>
<tr>
<td>2.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.131</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>2.156</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.706%; route: 1.455, 68.294%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.706%; route: 1.455, 68.294%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.667</td>
<td>2.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.808</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R65C136[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_2_s0/Q</td>
</tr>
<tr>
<td>3.814</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C136[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_2_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C136[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_2_s0/F</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C136[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.667</td>
<td>2.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.692</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C136[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 36.842%; route: 2.316, 63.158%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.842%; route: 2.316, 63.158%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.671</td>
<td>2.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>3.812</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R65C139[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_11_s0/Q</td>
</tr>
<tr>
<td>3.818</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C139[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_11_s0/I1</td>
</tr>
<tr>
<td>3.971</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C139[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_11_s0/F</td>
</tr>
<tr>
<td>3.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C139[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.671</td>
<td>2.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C139[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 36.802%; route: 2.320, 63.198%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.802%; route: 2.320, 63.198%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.687</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C141[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>3.828</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R59C141[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_2_s1/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C141[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n558_s2/I1</td>
</tr>
<tr>
<td>3.990</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C141[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n558_s2/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C141[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.687</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C141[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>3.712</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C141[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 36.647%; route: 2.336, 63.353%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.647%; route: 2.336, 63.353%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.667</td>
<td>2.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/CLK</td>
</tr>
<tr>
<td>3.808</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R65C136[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_1_s0/Q</td>
</tr>
<tr>
<td>3.817</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_1_s0/I2</td>
</tr>
<tr>
<td>3.970</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_1_s0/F</td>
</tr>
<tr>
<td>3.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C136[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.667</td>
<td>2.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/CLK</td>
</tr>
<tr>
<td>3.692</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 36.842%; route: 2.316, 63.158%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.842%; route: 2.316, 63.158%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.671</td>
<td>2.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.812</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R65C139[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_8_s0/Q</td>
</tr>
<tr>
<td>3.821</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C139[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_8_s0/I1</td>
</tr>
<tr>
<td>3.974</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C139[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_8_s0/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C139[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.671</td>
<td>2.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C139[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 36.802%; route: 2.320, 63.198%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.802%; route: 2.320, 63.198%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.678</td>
<td>2.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.819</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R62C137[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.828</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_2_s0/I1</td>
</tr>
<tr>
<td>3.981</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_2_s0/F</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.678</td>
<td>2.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.703</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C137[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 36.732%; route: 2.327, 63.268%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.732%; route: 2.327, 63.268%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>2.247</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R67C135[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
</tr>
<tr>
<td>2.256</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s2/I1</td>
</tr>
<tr>
<td>2.409</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s2/F</td>
</tr>
<tr>
<td>2.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>2.273</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R60C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
</tr>
<tr>
<td>2.285</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n389_s1/I1</td>
</tr>
<tr>
<td>2.438</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n389_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>2.157</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.680%; route: 1.457, 68.320%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.680%; route: 1.457, 68.320%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.136</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>2.277</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R60C132[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/Q</td>
</tr>
<tr>
<td>2.289</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n390_s1/I1</td>
</tr>
<tr>
<td>2.442</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n390_s1/F</td>
</tr>
<tr>
<td>2.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.136</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>2.161</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.621%; route: 1.461, 68.379%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.621%; route: 1.461, 68.379%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.135</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>2.276</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R61C132[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n387_s1/I1</td>
</tr>
<tr>
<td>2.441</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C132[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n387_s1/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C132[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.135</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>2.160</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.647%; route: 1.459, 68.353%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.647%; route: 1.459, 68.353%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.663</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.804</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R65C137[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_7_s0/Q</td>
</tr>
<tr>
<td>3.816</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C137[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_7_s0/I1</td>
</tr>
<tr>
<td>3.969</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C137[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_7_s0/F</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C137[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.663</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.688</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C137[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 36.882%; route: 2.312, 63.118%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.882%; route: 2.312, 63.118%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.109</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>2.253</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R67C136[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/Q</td>
</tr>
<tr>
<td>2.269</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1715_s1/I0</td>
</tr>
<tr>
<td>2.422</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1715_s1/F</td>
</tr>
<tr>
<td>2.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C136[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.109</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>2.135</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.022%; route: 1.434, 67.978%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.022%; route: 1.434, 67.978%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>2.276</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R60C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.119</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/CLKA</td>
</tr>
<tr>
<td>2.156</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.680%; route: 1.457, 68.320%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.871%; route: 1.444, 68.129%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.121</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>2.265</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R63C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.115</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
<tr>
<td>2.152</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.856%; route: 1.445, 68.144%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.931%; route: 1.440, 68.069%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.682</td>
<td>2.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.826</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R62C136[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_13_s0/Q</td>
</tr>
<tr>
<td>4.022</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.676</td>
<td>2.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/CLKB</td>
</tr>
<tr>
<td>3.711</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 36.692%; route: 2.331, 63.308%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 57.647%; tC2Q: 0.144, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.752%; route: 2.325, 63.248%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>2.276</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R60C131[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/Q</td>
</tr>
<tr>
<td>2.464</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.115</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
<tr>
<td>2.152</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.680%; route: 1.457, 68.320%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.188, 56.627%; tC2Q: 0.144, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.931%; route: 1.440, 68.069%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.647</td>
<td>3.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.568</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>14.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.054, 87.344%; tC2Q: 0.442, 12.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.940%; route: 3.886, 85.060%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.426</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C131[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.590</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>14.243</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.832, 86.489%; tC2Q: 0.442, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.869%; route: 3.908, 85.131%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.426</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.590</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>14.243</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.832, 86.489%; tC2Q: 0.442, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.869%; route: 3.908, 85.131%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.426</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C131[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.590</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>14.243</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.832, 86.489%; tC2Q: 0.442, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.869%; route: 3.908, 85.131%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.408</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.587</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>14.240</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.437</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 86.416%; tC2Q: 0.442, 13.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.877%; route: 3.905, 85.123%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.207</td>
<td>2.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.583</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>14.235</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.614, 85.521%; tC2Q: 0.442, 14.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.894%; route: 3.900, 85.106%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.030</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C132[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.597</td>
<td>3.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C132[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>14.249</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C132[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 84.629%; tC2Q: 0.442, 15.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.847%; route: 3.914, 85.153%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.030</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C132[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.597</td>
<td>3.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>14.249</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 84.629%; tC2Q: 0.442, 15.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.847%; route: 3.914, 85.153%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.030</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C132[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.597</td>
<td>3.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>14.249</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 84.629%; tC2Q: 0.442, 15.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.847%; route: 3.914, 85.153%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.030</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C132[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.599</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>14.252</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C132[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 84.629%; tC2Q: 0.442, 15.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.839%; route: 3.917, 85.161%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.030</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C132[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.599</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>14.252</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C132[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 84.629%; tC2Q: 0.442, 15.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.839%; route: 3.917, 85.161%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.030</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.599</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>14.252</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 84.629%; tC2Q: 0.442, 15.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.839%; route: 3.917, 85.161%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>2.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C133[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.567</td>
<td>3.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>14.219</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C133[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 84.025%; tC2Q: 0.442, 15.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.945%; route: 3.884, 85.055%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.573</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>14.226</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.298, 83.850%; tC2Q: 0.442, 16.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.924%; route: 3.891, 85.076%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.573</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>14.226</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.298, 83.850%; tC2Q: 0.442, 16.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.924%; route: 3.891, 85.076%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.573</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>14.226</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.298, 83.850%; tC2Q: 0.442, 16.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.924%; route: 3.891, 85.076%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.787</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C132[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.590</td>
<td>3.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>14.242</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C132[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.194, 83.215%; tC2Q: 0.442, 16.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.870%; route: 3.907, 85.130%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.720</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C133[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.561</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLK</td>
</tr>
<tr>
<td>14.213</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C133[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.126, 82.774%; tC2Q: 0.442, 17.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.964%; route: 3.878, 85.036%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.720</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C133[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.577</td>
<td>3.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>14.230</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.126, 82.774%; tC2Q: 0.442, 17.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.910%; route: 3.895, 85.090%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.480</td>
<td>1.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C133[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.592</td>
<td>3.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>14.244</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C133[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.441</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.886, 80.998%; tC2Q: 0.442, 19.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.863%; route: 3.909, 85.137%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.480</td>
<td>1.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C133[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.592</td>
<td>3.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>14.244</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C133[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.441</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.886, 80.998%; tC2Q: 0.442, 19.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.863%; route: 3.909, 85.137%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.186</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.573</td>
<td>3.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>14.225</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C137[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.592, 78.256%; tC2Q: 0.442, 21.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.925%; route: 3.890, 85.075%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.186</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C137[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.573</td>
<td>3.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C137[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>14.225</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C137[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.592, 78.256%; tC2Q: 0.442, 21.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.925%; route: 3.890, 85.075%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.186</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C137[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.573</td>
<td>3.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C137[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>14.225</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C137[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.592, 78.256%; tC2Q: 0.442, 21.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.925%; route: 3.890, 85.075%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>9.151</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.593</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.186</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>14.573</td>
<td>3.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>14.225</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C137[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 16.563%; route: 3.463, 83.437%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.592, 78.256%; tC2Q: 0.442, 21.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.925%; route: 3.890, 85.075%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>55.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>57.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.877</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.662</td>
<td>2.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>53.697</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>53.644</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C136[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.301, 65.577%; tC2Q: 0.158, 34.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.892%; route: 2.311, 63.108%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>55.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>57.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.877</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.662</td>
<td>2.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>53.697</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>53.644</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.301, 65.577%; tC2Q: 0.158, 34.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.892%; route: 2.311, 63.108%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>55.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>57.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>58.287</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C132[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.658</td>
<td>2.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C132[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>53.693</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>53.640</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C132[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 81.818%; tC2Q: 0.158, 18.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 36.933%; route: 2.307, 63.067%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.772</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.113</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>2.060</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C137[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.305</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 55.241%; tC2Q: 0.158, 44.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.961%; route: 1.438, 68.039%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.772</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.113</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>2.060</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C137[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.305</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 55.241%; tC2Q: 0.158, 44.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.961%; route: 1.438, 68.039%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.772</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.113</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/CLK</td>
</tr>
<tr>
<td>2.060</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C137[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.305</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 55.241%; tC2Q: 0.158, 44.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.961%; route: 1.438, 68.039%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.772</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.113</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>2.060</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C137[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.305</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 55.241%; tC2Q: 0.158, 44.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.961%; route: 1.438, 68.039%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.772</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.113</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>2.060</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C137[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.305</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 55.241%; tC2Q: 0.158, 44.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.961%; route: 1.438, 68.039%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.056</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.878</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.109</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>2.056</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.301, 65.577%; tC2Q: 0.158, 34.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.022%; route: 1.434, 67.978%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.102</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.049</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.144%; route: 1.426, 67.856%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.102</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.049</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.144%; route: 1.426, 67.856%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.102</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>2.049</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.144%; route: 1.426, 67.856%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.890</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.102</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>2.049</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 66.454%; tC2Q: 0.158, 33.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.144%; route: 1.426, 67.856%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.997</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C136[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 72.712%; tC2Q: 0.158, 27.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.997</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C136[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 72.712%; tC2Q: 0.158, 27.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.997</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 72.712%; tC2Q: 0.158, 27.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.997</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.105</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 72.712%; tC2Q: 0.158, 27.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.083%; route: 1.430, 67.917%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.056</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in_ad_1[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in_ad_1[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>7.418</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>68</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.066</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in_ad_1[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOR85[A]</td>
<td>clk_in_ad_1_0_ibuf/O</td>
</tr>
<tr>
<td>2.109</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>2.056</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.013%; route: 1.741, 71.987%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.489, 75.580%; tC2Q: 0.158, 24.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.022%; route: 1.434, 67.978%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.768</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.804</td>
<td>4.423</td>
<td>tCL</td>
<td>FF</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.557</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.768</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.325</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.804</td>
<td>4.423</td>
<td>tCL</td>
<td>FF</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.557</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.316</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.804</td>
<td>4.423</td>
<td>tCL</td>
<td>FF</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.553</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.657</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.804</td>
<td>4.423</td>
<td>tCL</td>
<td>FF</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.290</td>
<td>3.486</td>
<td>tNET</td>
<td>FF</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.633</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.657</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.804</td>
<td>4.423</td>
<td>tCL</td>
<td>FF</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.290</td>
<td>3.486</td>
<td>tNET</td>
<td>FF</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.633</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.652</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.804</td>
<td>4.423</td>
<td>tCL</td>
<td>FF</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.281</td>
<td>3.477</td>
<td>tNET</td>
<td>FF</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.185</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.629</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.349</td>
<td>3.926</td>
<td>tNET</td>
<td>RR</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.804</td>
<td>4.423</td>
<td>tCL</td>
<td>FF</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.573</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.349</td>
<td>3.926</td>
<td>tNET</td>
<td>RR</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.804</td>
<td>4.423</td>
<td>tCL</td>
<td>FF</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.573</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.347</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.804</td>
<td>4.423</td>
<td>tCL</td>
<td>FF</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.571</td>
<td>1.767</td>
<td>tNET</td>
<td>FF</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.423</td>
<td>4.423</td>
<td>tCL</td>
<td>RR</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.340</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.804</td>
<td>4.423</td>
<td>tCL</td>
<td>FF</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.566</td>
<td>1.762</td>
<td>tNET</td>
<td>FF</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>501</td>
<td>clk_out_p_da_1_d</td>
<td>0.006</td>
<td>4.029</td>
</tr>
<tr>
<td>259</td>
<td>control0[0]</td>
<td>0.745</td>
<td>5.848</td>
</tr>
<tr>
<td>153</td>
<td>clk_in_ad_1_d[0]</td>
<td>3.266</td>
<td>4.328</td>
</tr>
<tr>
<td>68</td>
<td>rst_ao</td>
<td>1.573</td>
<td>3.209</td>
</tr>
<tr>
<td>54</td>
<td>addr_dx_sin[25]</td>
<td>0.723</td>
<td>1.471</td>
</tr>
<tr>
<td>53</td>
<td>n530_34</td>
<td>0.158</td>
<td>1.836</td>
</tr>
<tr>
<td>46</td>
<td>n20_3</td>
<td>45.117</td>
<td>2.070</td>
</tr>
<tr>
<td>37</td>
<td>module_state[1]</td>
<td>42.705</td>
<td>1.264</td>
</tr>
<tr>
<td>37</td>
<td>op_reg_en</td>
<td>42.984</td>
<td>0.892</td>
</tr>
<tr>
<td>33</td>
<td>capture_mem_wr</td>
<td>5.585</td>
<td>3.928</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R65C136</td>
<td>65.28%</td>
</tr>
<tr>
<td>R63C135</td>
<td>63.89%</td>
</tr>
<tr>
<td>R65C134</td>
<td>63.89%</td>
</tr>
<tr>
<td>R62C135</td>
<td>62.50%</td>
</tr>
<tr>
<td>R63C137</td>
<td>62.50%</td>
</tr>
<tr>
<td>R62C136</td>
<td>61.11%</td>
</tr>
<tr>
<td>R66C134</td>
<td>59.72%</td>
</tr>
<tr>
<td>R65C133</td>
<td>58.33%</td>
</tr>
<tr>
<td>R63C131</td>
<td>58.33%</td>
</tr>
<tr>
<td>R60C136</td>
<td>58.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
