
---------- Begin Simulation Statistics ----------
final_tick                                57637769500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198333                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491040                       # Number of bytes of host memory used
host_op_rate                                   346739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    95.63                       # Real time elapsed on the host
host_tick_rate                              602738444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18965909                       # Number of instructions simulated
sim_ops                                      33157450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057638                       # Number of seconds simulated
sim_ticks                                 57637769500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               87                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     87                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.527553                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920440                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871003                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365556                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295813                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28458                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       95305569                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086749                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313321                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          266                       # TLB misses on write requests
system.cpu0.numCycles                       115275539                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19969970                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               90                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              283                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                13                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            100                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              87                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    283                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    8965908                       # Number of instructions committed
system.cpu1.committedOps                     18648082                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.857096                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5023281                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2203924                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        31157                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1329741                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          527                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       79259008                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.077778                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4728007                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          622                       # TLB misses on write requests
system.cpu1.numCycles                       115275537                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             595629      3.19%      3.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14508218     77.80%     80.99% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  1930      0.01%     81.00% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 141161      0.76%     81.76% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                22105      0.12%     81.88% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.88% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.89% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.89% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 21932      0.12%     82.01% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.01% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 76073      0.41%     82.42% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  5748      0.03%     82.45% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 82438      0.44%     82.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                77440      0.42%     83.30% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.30% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                5414      0.03%     83.33% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.33% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.33% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1367      0.01%     83.34% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.34% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.34% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             7249      0.04%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.38% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1700991      9.12%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1214015      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           136781      0.73%     99.75% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           47413      0.25%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18648082                       # Class of committed instruction
system.cpu1.tickCycles                       36016529                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1365143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2731328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2277397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        36451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4554860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          36451                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             427201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       947276                       # Transaction distribution
system.membus.trans_dist::CleanEvict           417867                       # Transaction distribution
system.membus.trans_dist::ReadExReq            938984                       # Transaction distribution
system.membus.trans_dist::ReadExResp           938984                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        427201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4097513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4097513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4097513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    148061504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    148061504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               148061504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1366185                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1366185    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1366185                       # Request fanout histogram
system.membus.reqLayer4.occupancy          6942019000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              12.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7211913250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302157                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302157                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302157                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302157                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11097                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11097                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11097                       # number of overall misses
system.cpu0.icache.overall_misses::total        11097                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    273861500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    273861500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    273861500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    273861500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313254                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313254                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313254                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313254                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004797                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004797                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004797                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004797                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24678.877174                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24678.877174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24678.877174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24678.877174                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11081                       # number of writebacks
system.cpu0.icache.writebacks::total            11081                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11097                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11097                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11097                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11097                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    262764500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    262764500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    262764500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    262764500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004797                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004797                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004797                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004797                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23678.877174                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23678.877174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23678.877174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23678.877174                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11081                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302157                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302157                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11097                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11097                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    273861500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    273861500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004797                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004797                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24678.877174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24678.877174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11097                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11097                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    262764500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    262764500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004797                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004797                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23678.877174                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23678.877174                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999763                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313254                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11097                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.457601                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999763                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517129                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517129                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320145                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320145                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320145                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320145                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465697                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465697                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465697                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465697                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  98972678500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  98972678500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  98972678500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  98972678500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166825                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166825                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166825                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166825                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67526.015609                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67526.015609                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67526.015609                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67526.015609                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       913465                       # number of writebacks
system.cpu0.dcache.writebacks::total           913465                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546113                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546113                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546113                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546113                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919584                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919584                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919584                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919584                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  78263720000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  78263720000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  78263720000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  78263720000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104667                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104667                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104667                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104667                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85107.744371                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85107.744371                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85107.744371                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85107.744371                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919567                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495634                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495634                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9376                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9376                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    330935500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    330935500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006230                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006230                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35296.021758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35296.021758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9044                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9044                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    307498000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    307498000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34000.221141                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34000.221141                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824511                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824511                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456321                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456321                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  98641743000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  98641743000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200021                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200021                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67733.516855                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67733.516855                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  77956222000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  77956222000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85615.373295                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85615.373295                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999778                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239728                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919583                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960287                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999778                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206319                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206319                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3736337                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3736337                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3736337                       # number of overall hits
system.cpu1.icache.overall_hits::total        3736337                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       991511                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        991511                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       991511                       # number of overall misses
system.cpu1.icache.overall_misses::total       991511                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  36400704500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  36400704500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  36400704500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  36400704500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4727848                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4727848                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4727848                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4727848                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.209717                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.209717                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.209717                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.209717                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36712.355687                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36712.355687                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36712.355687                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36712.355687                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       991495                       # number of writebacks
system.cpu1.icache.writebacks::total           991495                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       991511                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       991511                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       991511                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       991511                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  35409193500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  35409193500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  35409193500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  35409193500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.209717                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.209717                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.209717                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.209717                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35712.355687                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35712.355687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35712.355687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35712.355687                       # average overall mshr miss latency
system.cpu1.icache.replacements                991495                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3736337                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3736337                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       991511                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       991511                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  36400704500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  36400704500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4727848                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4727848                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.209717                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.209717                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36712.355687                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36712.355687                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       991511                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       991511                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  35409193500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  35409193500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.209717                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.209717                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35712.355687                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35712.355687                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999752                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4727848                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           991511                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.768326                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999752                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38814295                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38814295                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2960448                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2960448                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2961429                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2961429                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       426887                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        426887                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       427960                       # number of overall misses
system.cpu1.dcache.overall_misses::total       427960                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  19942580000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19942580000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  19942580000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19942580000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3387335                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3387335                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3389389                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3389389                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.126024                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.126024                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.126265                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.126265                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 46716.297287                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46716.297287                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 46599.168147                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46599.168147                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       163258                       # number of writebacks
system.cpu1.dcache.writebacks::total           163258                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        72654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        72654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        72654                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        72654                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       354233                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       354233                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       355271                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       355271                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  16504619500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  16504619500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  16590797500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16590797500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104576                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104576                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104819                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104819                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 46592.552077                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46592.552077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 46698.991756                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46698.991756                       # average overall mshr miss latency
system.cpu1.dcache.replacements                355254                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1852487                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1852487                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       272614                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       272614                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  13938114500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13938114500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2125101                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2125101                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.128283                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.128283                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 51127.654853                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51127.654853                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        11651                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11651                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       260963                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       260963                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  13002036000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13002036000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.122800                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.122800                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 49823.292957                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 49823.292957                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1107961                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1107961                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       154273                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       154273                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   6004465500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6004465500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1262234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1262234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.122222                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.122222                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 38921.039326                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38921.039326                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        61003                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        61003                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        93270                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        93270                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3502583500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3502583500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 37553.162861                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37553.162861                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          981                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          981                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1073                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1073                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.522395                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.522395                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     86178000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     86178000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 83023.121387                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 83023.121387                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999768                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3316699                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           355270                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.335714                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999768                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         27470382                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        27470382                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9334                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7738                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              684856                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              209348                       # number of demand (read+write) hits
system.l2.demand_hits::total                   911276                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9334                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7738                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             684856                       # number of overall hits
system.l2.overall_hits::.cpu1.data             209348                       # number of overall hits
system.l2.overall_hits::total                  911276                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1763                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911846                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            306655                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            145923                       # number of demand (read+write) misses
system.l2.demand_misses::total                1366187                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1763                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911846                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           306655                       # number of overall misses
system.l2.overall_misses::.cpu1.data           145923                       # number of overall misses
system.l2.overall_misses::total               1366187                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    143030000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  76780396500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  26531216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  13807159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     117261802000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    143030000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  76780396500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  26531216500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  13807159000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    117261802000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11097                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          991511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          355271                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2277463                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11097                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         991511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         355271                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2277463                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.158872                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.309280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.410737                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.599872                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.158872                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.309280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.410737                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.599872                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81128.757799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84203.249781                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86518.127864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94619.484249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85831.443280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81128.757799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84203.249781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86518.127864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94619.484249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85831.443280                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              947276                       # number of writebacks
system.l2.writebacks::total                    947276                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       306655                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       145923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1366187                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       306655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       145923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1366187                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    125400000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  67661946500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  23464666500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  12347939000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 103599952000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    125400000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  67661946500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  23464666500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  12347939000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 103599952000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.158872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.309280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.410737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.599872                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.158872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.309280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.410737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.599872                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71128.757799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74203.260748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76518.127864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84619.552778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75831.457919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71128.757799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74203.260748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76518.127864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84619.552778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75831.457919                       # average overall mshr miss latency
system.l2.replacements                        1375378                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1076723                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1076723                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1076723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1076723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1002576                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1002576                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1002576                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1002576                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        26216                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         26216                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            63451                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64856                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          29850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              938985                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76554947000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2671879500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   79226826500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        93301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1003841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.319932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.935392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84206.357692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89510.201005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84374.964989                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         938985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67463607000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2373379500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  69836986500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.319932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.935392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74206.368691                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79510.201005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74374.975639                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9334                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        684856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             694190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       306655                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           308418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    143030000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  26531216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  26674246500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       991511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1002608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.158872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.309280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.307616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81128.757799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86518.127864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86487.320779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1763                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       306655                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       308418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    125400000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  23464666500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23590066500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.158872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.309280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.307616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71128.757799                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76518.127864                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76487.320779                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       145897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            152230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       116073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          118784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    225449500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  11135279500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11360729000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       261970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        271014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.299757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.443077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.438295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83161.010697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 95933.416901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95641.913052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2711                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       116073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       118784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    198339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   9974559500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10172899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.299757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.443077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.438295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73161.010697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85933.503054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85641.997239                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.422283                       # Cycle average of tags in use
system.l2.tags.total_refs                     4528642                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1376402                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.290203                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      83.844261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.870773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      807.960545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       83.901642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       44.845063                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.789024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.081935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.043794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999436                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          668                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37815282                       # Number of tag accesses
system.l2.tags.data_accesses                 37815282                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        112832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58358080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      19625920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       9339008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           87435840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       112832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     19625920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19738752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     60625664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60625664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         306655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         145922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1366185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       947276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             947276                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1957605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1012497196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        340504502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        162029310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1516988613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1957605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    340504502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        342462107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1051839176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1051839176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1051839176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1957605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1012497196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       340504502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       162029310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2568827789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    947213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    306655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    144665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000270174750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        58987                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        58987                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3495687                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             889595                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1366185                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     947276                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1366185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   947276                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1306                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    63                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             78318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            102909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            122378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             83945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            115019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            114362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             90467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            71976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            72319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            82845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            82747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             57850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             63157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             59216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             59278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            60123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58741                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21637582500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6824395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             47229063750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15853.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34603.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1102411                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  853510                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1366185                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               947276                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  695415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  507413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  148717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  60217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  63509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  62925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       356145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    415.475000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.084169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.684566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       125143     35.14%     35.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        62819     17.64%     52.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27141      7.62%     60.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15369      4.32%     64.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11514      3.23%     67.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10230      2.87%     70.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9327      2.62%     73.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8392      2.36%     75.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        86210     24.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       356145                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        58987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.138590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.664930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.411516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          58923     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           34      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           13      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         58987                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        58987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.057674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.053046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.409716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57598     97.65%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              414      0.70%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              210      0.36%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              515      0.87%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              228      0.39%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         58987                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               87352256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60620416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                87435840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60625664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1515.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1051.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1516.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1051.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57637731000                       # Total gap between requests
system.mem_ctrls.avgGap                      24914.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       112832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58354944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     19625920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      9258560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     60620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1957605.247024696320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1012442787.190090775490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 340504502.000203192234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 160633558.174037247896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1051748124.985995531082                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       306655                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       145922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       947276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     53050500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30057369750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  10813318250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   6305325250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1446863053750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30091.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32963.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35262.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43210.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1527393.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1202333160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            639043845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4625391960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2460875040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4549565280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25645746090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        536485920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39659441295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        688.080778                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1135041000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1924520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54578208500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1340592120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            712526430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5119844100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2483477640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4549565280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25869175260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        348335040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40423515870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        701.337269                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    664257750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1924520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55048991750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1273621                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2023999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1002576                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          626200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1003841                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1003840                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1002608                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       271014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2974517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1065795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6832321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1419392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117315072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    126912384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     33185792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              278832640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1375378                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60625664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3652841                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009979                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3616390     99.00%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36451      1.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3652841                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4356729000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         532976856                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1487291949                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1383620491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16652486                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57637769500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
