// Seed: 420742898
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input tri id_2,
    output uwire id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    output tri1 id_12,
    output supply1 id_13,
    input tri1 id_14,
    output tri id_15,
    output wand id_16,
    output supply0 id_17,
    output uwire id_18,
    output tri id_19
);
  wire id_21;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    input wire id_7,
    input wor id_8,
    output wor id_9,
    input uwire id_10,
    output supply1 id_11,
    output tri1 id_12,
    output wor id_13,
    output tri0 id_14,
    output uwire id_15,
    input tri id_16,
    output wor id_17,
    input wire id_18,
    input wire id_19,
    input wire id_20
);
  assign id_13 = 1'b0;
  module_0(
      id_17,
      id_1,
      id_7,
      id_9,
      id_3,
      id_18,
      id_6,
      id_12,
      id_0,
      id_16,
      id_16,
      id_20,
      id_9,
      id_4,
      id_0,
      id_17,
      id_11,
      id_4,
      id_4,
      id_9
  );
endmodule
