#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d3a6c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d3a850 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d2d2d0 .functor NOT 1, L_0x1d87fe0, C4<0>, C4<0>, C4<0>;
L_0x1d87dc0 .functor XOR 2, L_0x1d87c60, L_0x1d87d20, C4<00>, C4<00>;
L_0x1d87ed0 .functor XOR 2, L_0x1d87dc0, L_0x1d87e30, C4<00>, C4<00>;
v0x1d83980_0 .net *"_ivl_10", 1 0, L_0x1d87e30;  1 drivers
v0x1d83a80_0 .net *"_ivl_12", 1 0, L_0x1d87ed0;  1 drivers
v0x1d83b60_0 .net *"_ivl_2", 1 0, L_0x1d86d40;  1 drivers
v0x1d83c20_0 .net *"_ivl_4", 1 0, L_0x1d87c60;  1 drivers
v0x1d83d00_0 .net *"_ivl_6", 1 0, L_0x1d87d20;  1 drivers
v0x1d83e30_0 .net *"_ivl_8", 1 0, L_0x1d87dc0;  1 drivers
v0x1d83f10_0 .net "a", 0 0, v0x1d80b90_0;  1 drivers
v0x1d83fb0_0 .net "b", 0 0, v0x1d80c30_0;  1 drivers
v0x1d84050_0 .net "c", 0 0, v0x1d80cd0_0;  1 drivers
v0x1d840f0_0 .var "clk", 0 0;
v0x1d84190_0 .net "d", 0 0, v0x1d80e10_0;  1 drivers
v0x1d84230_0 .net "out_pos_dut", 0 0, L_0x1d879e0;  1 drivers
v0x1d842d0_0 .net "out_pos_ref", 0 0, L_0x1d85800;  1 drivers
v0x1d84370_0 .net "out_sop_dut", 0 0, L_0x1d86760;  1 drivers
v0x1d84410_0 .net "out_sop_ref", 0 0, L_0x1d5b340;  1 drivers
v0x1d844b0_0 .var/2u "stats1", 223 0;
v0x1d84550_0 .var/2u "strobe", 0 0;
v0x1d845f0_0 .net "tb_match", 0 0, L_0x1d87fe0;  1 drivers
v0x1d846c0_0 .net "tb_mismatch", 0 0, L_0x1d2d2d0;  1 drivers
v0x1d84760_0 .net "wavedrom_enable", 0 0, v0x1d810e0_0;  1 drivers
v0x1d84830_0 .net "wavedrom_title", 511 0, v0x1d81180_0;  1 drivers
L_0x1d86d40 .concat [ 1 1 0 0], L_0x1d85800, L_0x1d5b340;
L_0x1d87c60 .concat [ 1 1 0 0], L_0x1d85800, L_0x1d5b340;
L_0x1d87d20 .concat [ 1 1 0 0], L_0x1d879e0, L_0x1d86760;
L_0x1d87e30 .concat [ 1 1 0 0], L_0x1d85800, L_0x1d5b340;
L_0x1d87fe0 .cmp/eeq 2, L_0x1d86d40, L_0x1d87ed0;
S_0x1d3a9e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d3a850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d2d6b0 .functor AND 1, v0x1d80cd0_0, v0x1d80e10_0, C4<1>, C4<1>;
L_0x1d2da90 .functor NOT 1, v0x1d80b90_0, C4<0>, C4<0>, C4<0>;
L_0x1d2de70 .functor NOT 1, v0x1d80c30_0, C4<0>, C4<0>, C4<0>;
L_0x1d2e0f0 .functor AND 1, L_0x1d2da90, L_0x1d2de70, C4<1>, C4<1>;
L_0x1d452d0 .functor AND 1, L_0x1d2e0f0, v0x1d80cd0_0, C4<1>, C4<1>;
L_0x1d5b340 .functor OR 1, L_0x1d2d6b0, L_0x1d452d0, C4<0>, C4<0>;
L_0x1d84c80 .functor NOT 1, v0x1d80c30_0, C4<0>, C4<0>, C4<0>;
L_0x1d84cf0 .functor OR 1, L_0x1d84c80, v0x1d80e10_0, C4<0>, C4<0>;
L_0x1d84e00 .functor AND 1, v0x1d80cd0_0, L_0x1d84cf0, C4<1>, C4<1>;
L_0x1d84ec0 .functor NOT 1, v0x1d80b90_0, C4<0>, C4<0>, C4<0>;
L_0x1d84f90 .functor OR 1, L_0x1d84ec0, v0x1d80c30_0, C4<0>, C4<0>;
L_0x1d85000 .functor AND 1, L_0x1d84e00, L_0x1d84f90, C4<1>, C4<1>;
L_0x1d85180 .functor NOT 1, v0x1d80c30_0, C4<0>, C4<0>, C4<0>;
L_0x1d851f0 .functor OR 1, L_0x1d85180, v0x1d80e10_0, C4<0>, C4<0>;
L_0x1d85110 .functor AND 1, v0x1d80cd0_0, L_0x1d851f0, C4<1>, C4<1>;
L_0x1d85380 .functor NOT 1, v0x1d80b90_0, C4<0>, C4<0>, C4<0>;
L_0x1d85480 .functor OR 1, L_0x1d85380, v0x1d80e10_0, C4<0>, C4<0>;
L_0x1d85540 .functor AND 1, L_0x1d85110, L_0x1d85480, C4<1>, C4<1>;
L_0x1d856f0 .functor XNOR 1, L_0x1d85000, L_0x1d85540, C4<0>, C4<0>;
v0x1d2cc00_0 .net *"_ivl_0", 0 0, L_0x1d2d6b0;  1 drivers
v0x1d2d000_0 .net *"_ivl_12", 0 0, L_0x1d84c80;  1 drivers
v0x1d2d3e0_0 .net *"_ivl_14", 0 0, L_0x1d84cf0;  1 drivers
v0x1d2d7c0_0 .net *"_ivl_16", 0 0, L_0x1d84e00;  1 drivers
v0x1d2dba0_0 .net *"_ivl_18", 0 0, L_0x1d84ec0;  1 drivers
v0x1d2df80_0 .net *"_ivl_2", 0 0, L_0x1d2da90;  1 drivers
v0x1d2e200_0 .net *"_ivl_20", 0 0, L_0x1d84f90;  1 drivers
v0x1d7f100_0 .net *"_ivl_24", 0 0, L_0x1d85180;  1 drivers
v0x1d7f1e0_0 .net *"_ivl_26", 0 0, L_0x1d851f0;  1 drivers
v0x1d7f2c0_0 .net *"_ivl_28", 0 0, L_0x1d85110;  1 drivers
v0x1d7f3a0_0 .net *"_ivl_30", 0 0, L_0x1d85380;  1 drivers
v0x1d7f480_0 .net *"_ivl_32", 0 0, L_0x1d85480;  1 drivers
v0x1d7f560_0 .net *"_ivl_36", 0 0, L_0x1d856f0;  1 drivers
L_0x7f8053088018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d7f620_0 .net *"_ivl_38", 0 0, L_0x7f8053088018;  1 drivers
v0x1d7f700_0 .net *"_ivl_4", 0 0, L_0x1d2de70;  1 drivers
v0x1d7f7e0_0 .net *"_ivl_6", 0 0, L_0x1d2e0f0;  1 drivers
v0x1d7f8c0_0 .net *"_ivl_8", 0 0, L_0x1d452d0;  1 drivers
v0x1d7f9a0_0 .net "a", 0 0, v0x1d80b90_0;  alias, 1 drivers
v0x1d7fa60_0 .net "b", 0 0, v0x1d80c30_0;  alias, 1 drivers
v0x1d7fb20_0 .net "c", 0 0, v0x1d80cd0_0;  alias, 1 drivers
v0x1d7fbe0_0 .net "d", 0 0, v0x1d80e10_0;  alias, 1 drivers
v0x1d7fca0_0 .net "out_pos", 0 0, L_0x1d85800;  alias, 1 drivers
v0x1d7fd60_0 .net "out_sop", 0 0, L_0x1d5b340;  alias, 1 drivers
v0x1d7fe20_0 .net "pos0", 0 0, L_0x1d85000;  1 drivers
v0x1d7fee0_0 .net "pos1", 0 0, L_0x1d85540;  1 drivers
L_0x1d85800 .functor MUXZ 1, L_0x7f8053088018, L_0x1d85000, L_0x1d856f0, C4<>;
S_0x1d80060 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d3a850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d80b90_0 .var "a", 0 0;
v0x1d80c30_0 .var "b", 0 0;
v0x1d80cd0_0 .var "c", 0 0;
v0x1d80d70_0 .net "clk", 0 0, v0x1d840f0_0;  1 drivers
v0x1d80e10_0 .var "d", 0 0;
v0x1d80f00_0 .var/2u "fail", 0 0;
v0x1d80fa0_0 .var/2u "fail1", 0 0;
v0x1d81040_0 .net "tb_match", 0 0, L_0x1d87fe0;  alias, 1 drivers
v0x1d810e0_0 .var "wavedrom_enable", 0 0;
v0x1d81180_0 .var "wavedrom_title", 511 0;
E_0x1d39030/0 .event negedge, v0x1d80d70_0;
E_0x1d39030/1 .event posedge, v0x1d80d70_0;
E_0x1d39030 .event/or E_0x1d39030/0, E_0x1d39030/1;
S_0x1d80390 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d80060;
 .timescale -12 -12;
v0x1d805d0_0 .var/2s "i", 31 0;
E_0x1d38ed0 .event posedge, v0x1d80d70_0;
S_0x1d806d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d80060;
 .timescale -12 -12;
v0x1d808d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d809b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d80060;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d81360 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d3a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d859b0 .functor NOT 1, v0x1d80b90_0, C4<0>, C4<0>, C4<0>;
L_0x1d85a40 .functor NOT 1, v0x1d80c30_0, C4<0>, C4<0>, C4<0>;
L_0x1d85be0 .functor AND 1, L_0x1d859b0, L_0x1d85a40, C4<1>, C4<1>;
L_0x1d85cf0 .functor NOT 1, v0x1d80cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1d85ea0 .functor AND 1, L_0x1d85be0, L_0x1d85cf0, C4<1>, C4<1>;
L_0x1d85fb0 .functor AND 1, L_0x1d85ea0, v0x1d80e10_0, C4<1>, C4<1>;
L_0x1d861c0 .functor AND 1, v0x1d80b90_0, v0x1d80c30_0, C4<1>, C4<1>;
L_0x1d86340 .functor NOT 1, v0x1d80cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1d86400 .functor AND 1, L_0x1d861c0, L_0x1d86340, C4<1>, C4<1>;
L_0x1d86510 .functor AND 1, L_0x1d86400, v0x1d80e10_0, C4<1>, C4<1>;
L_0x1d86630 .functor OR 1, L_0x1d85fb0, L_0x1d86510, C4<0>, C4<0>;
L_0x1d866f0 .functor AND 1, v0x1d80b90_0, v0x1d80c30_0, C4<1>, C4<1>;
L_0x1d867d0 .functor AND 1, L_0x1d866f0, v0x1d80cd0_0, C4<1>, C4<1>;
L_0x1d86890 .functor AND 1, L_0x1d867d0, v0x1d80e10_0, C4<1>, C4<1>;
L_0x1d86760 .functor OR 1, L_0x1d86630, L_0x1d86890, C4<0>, C4<0>;
L_0x1d86ac0 .functor NOT 1, v0x1d80b90_0, C4<0>, C4<0>, C4<0>;
L_0x1d86bc0 .functor NOT 1, v0x1d80c30_0, C4<0>, C4<0>, C4<0>;
L_0x1d86c30 .functor OR 1, L_0x1d86ac0, L_0x1d86bc0, C4<0>, C4<0>;
L_0x1d86de0 .functor NOT 1, v0x1d80cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1d86e50 .functor OR 1, L_0x1d86c30, L_0x1d86de0, C4<0>, C4<0>;
L_0x1d87010 .functor OR 1, L_0x1d86e50, v0x1d80e10_0, C4<0>, C4<0>;
L_0x1d870d0 .functor OR 1, v0x1d80b90_0, v0x1d80c30_0, C4<0>, C4<0>;
L_0x1d87200 .functor NOT 1, v0x1d80cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1d87270 .functor OR 1, L_0x1d870d0, L_0x1d87200, C4<0>, C4<0>;
L_0x1d87450 .functor OR 1, L_0x1d87270, v0x1d80e10_0, C4<0>, C4<0>;
L_0x1d87510 .functor AND 1, L_0x1d87010, L_0x1d87450, C4<1>, C4<1>;
L_0x1d87700 .functor OR 1, v0x1d80b90_0, v0x1d80c30_0, C4<0>, C4<0>;
L_0x1d87770 .functor OR 1, L_0x1d87700, v0x1d80cd0_0, C4<0>, C4<0>;
L_0x1d87920 .functor OR 1, L_0x1d87770, v0x1d80e10_0, C4<0>, C4<0>;
L_0x1d879e0 .functor AND 1, L_0x1d87510, L_0x1d87920, C4<1>, C4<1>;
v0x1d81520_0 .net *"_ivl_0", 0 0, L_0x1d859b0;  1 drivers
v0x1d81600_0 .net *"_ivl_10", 0 0, L_0x1d85fb0;  1 drivers
v0x1d816e0_0 .net *"_ivl_12", 0 0, L_0x1d861c0;  1 drivers
v0x1d817d0_0 .net *"_ivl_14", 0 0, L_0x1d86340;  1 drivers
v0x1d818b0_0 .net *"_ivl_16", 0 0, L_0x1d86400;  1 drivers
v0x1d819e0_0 .net *"_ivl_18", 0 0, L_0x1d86510;  1 drivers
v0x1d81ac0_0 .net *"_ivl_2", 0 0, L_0x1d85a40;  1 drivers
v0x1d81ba0_0 .net *"_ivl_20", 0 0, L_0x1d86630;  1 drivers
v0x1d81c80_0 .net *"_ivl_22", 0 0, L_0x1d866f0;  1 drivers
v0x1d81df0_0 .net *"_ivl_24", 0 0, L_0x1d867d0;  1 drivers
v0x1d81ed0_0 .net *"_ivl_26", 0 0, L_0x1d86890;  1 drivers
v0x1d81fb0_0 .net *"_ivl_30", 0 0, L_0x1d86ac0;  1 drivers
v0x1d82090_0 .net *"_ivl_32", 0 0, L_0x1d86bc0;  1 drivers
v0x1d82170_0 .net *"_ivl_34", 0 0, L_0x1d86c30;  1 drivers
v0x1d82250_0 .net *"_ivl_36", 0 0, L_0x1d86de0;  1 drivers
v0x1d82330_0 .net *"_ivl_38", 0 0, L_0x1d86e50;  1 drivers
v0x1d82410_0 .net *"_ivl_4", 0 0, L_0x1d85be0;  1 drivers
v0x1d82600_0 .net *"_ivl_40", 0 0, L_0x1d87010;  1 drivers
v0x1d826e0_0 .net *"_ivl_42", 0 0, L_0x1d870d0;  1 drivers
v0x1d827c0_0 .net *"_ivl_44", 0 0, L_0x1d87200;  1 drivers
v0x1d828a0_0 .net *"_ivl_46", 0 0, L_0x1d87270;  1 drivers
v0x1d82980_0 .net *"_ivl_48", 0 0, L_0x1d87450;  1 drivers
v0x1d82a60_0 .net *"_ivl_50", 0 0, L_0x1d87510;  1 drivers
v0x1d82b40_0 .net *"_ivl_52", 0 0, L_0x1d87700;  1 drivers
v0x1d82c20_0 .net *"_ivl_54", 0 0, L_0x1d87770;  1 drivers
v0x1d82d00_0 .net *"_ivl_56", 0 0, L_0x1d87920;  1 drivers
v0x1d82de0_0 .net *"_ivl_6", 0 0, L_0x1d85cf0;  1 drivers
v0x1d82ec0_0 .net *"_ivl_8", 0 0, L_0x1d85ea0;  1 drivers
v0x1d82fa0_0 .net "a", 0 0, v0x1d80b90_0;  alias, 1 drivers
v0x1d83040_0 .net "b", 0 0, v0x1d80c30_0;  alias, 1 drivers
v0x1d83130_0 .net "c", 0 0, v0x1d80cd0_0;  alias, 1 drivers
v0x1d83220_0 .net "d", 0 0, v0x1d80e10_0;  alias, 1 drivers
v0x1d83310_0 .net "out_pos", 0 0, L_0x1d879e0;  alias, 1 drivers
v0x1d835e0_0 .net "out_sop", 0 0, L_0x1d86760;  alias, 1 drivers
S_0x1d83760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d3a850;
 .timescale -12 -12;
E_0x1d229f0 .event anyedge, v0x1d84550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d84550_0;
    %nor/r;
    %assign/vec4 v0x1d84550_0, 0;
    %wait E_0x1d229f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d80060;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d80f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d80fa0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d80060;
T_4 ;
    %wait E_0x1d39030;
    %load/vec4 v0x1d81040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d80f00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d80060;
T_5 ;
    %wait E_0x1d38ed0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %wait E_0x1d38ed0;
    %load/vec4 v0x1d80f00_0;
    %store/vec4 v0x1d80fa0_0, 0, 1;
    %fork t_1, S_0x1d80390;
    %jmp t_0;
    .scope S_0x1d80390;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d805d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d805d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d38ed0;
    %load/vec4 v0x1d805d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d805d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d805d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d80060;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d39030;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d80c30_0, 0;
    %assign/vec4 v0x1d80b90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d80f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d80fa0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d3a850;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d840f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d84550_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d3a850;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d840f0_0;
    %inv;
    %store/vec4 v0x1d840f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d3a850;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d80d70_0, v0x1d846c0_0, v0x1d83f10_0, v0x1d83fb0_0, v0x1d84050_0, v0x1d84190_0, v0x1d84410_0, v0x1d84370_0, v0x1d842d0_0, v0x1d84230_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d3a850;
T_9 ;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d3a850;
T_10 ;
    %wait E_0x1d39030;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d844b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d844b0_0, 4, 32;
    %load/vec4 v0x1d845f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d844b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d844b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d844b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d84410_0;
    %load/vec4 v0x1d84410_0;
    %load/vec4 v0x1d84370_0;
    %xor;
    %load/vec4 v0x1d84410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d844b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d844b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d842d0_0;
    %load/vec4 v0x1d842d0_0;
    %load/vec4 v0x1d84230_0;
    %xor;
    %load/vec4 v0x1d842d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d844b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d844b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d844b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter1/response3/top_module.sv";
