{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423822004014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423822004014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 05:06:43 2015 " "Processing started: Fri Feb 13 05:06:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423822004014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423822004014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_on_chip -c router_on_chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_on_chip -c router_on_chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423822004014 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423822004414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_on_chip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file router_on_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router_on_chip-rtl " "Found design unit 1: router_on_chip-rtl" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005014 ""} { "Info" "ISGN_ENTITY_NAME" "1 router_on_chip " "Found entity 1: router_on_chip" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "destination_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file destination_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 destination_decoder-rtl " "Found design unit 1: destination_decoder-rtl" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005018 ""} { "Info" "ISGN_ENTITY_NAME" "1 destination_decoder " "Found entity 1: destination_decoder" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_parameters.vhd 1 0 " "Found 1 design units, including 0 entities, in source file router_parameters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router_parameters " "Found design unit 1: router_parameters" {  } { { "router_parameters.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_parameters.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "std_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file std_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STD_FIFO-Behavioral " "Found design unit 1: STD_FIFO-Behavioral" {  } { { "STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/STD_FIFO.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005026 ""} { "Info" "ISGN_ENTITY_NAME" "1 STD_FIFO " "Found entity 1: STD_FIFO" {  } { { "STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/STD_FIFO.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_std_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_std_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_STD_FIFO-behavior " "Found design unit 1: TB_STD_FIFO-behavior" {  } { { "TB_STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/TB_STD_FIFO.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005034 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_STD_FIFO " "Found entity 1: TB_STD_FIFO" {  } { { "TB_STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/TB_STD_FIFO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FIFO-rtl " "Found design unit 1: out_FIFO-rtl" {  } { { "out_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005038 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FIFO " "Found entity 1: out_FIFO" {  } { { "out_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/reg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005038 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FIFO-rtl " "Found design unit 1: in_FIFO-rtl" {  } { { "in_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005042 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FIFO " "Found entity 1: in_FIFO" {  } { { "in_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fifo_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FIFO_FSM-rtl " "Found design unit 1: in_FIFO_FSM-rtl" {  } { { "in_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO_FSM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005046 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FIFO_FSM " "Found entity 1: in_FIFO_FSM" {  } { { "in_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO_FSM.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fifo_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FIFO_FSM-rtl " "Found design unit 1: out_FIFO_FSM-rtl" {  } { { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005050 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FIFO_FSM " "Found entity 1: out_FIFO_FSM" {  } { { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 source_mux-rtl " "Found design unit 1: source_mux-rtl" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005054 ""} { "Info" "ISGN_ENTITY_NAME" "1 source_mux " "Found entity 1: source_mux" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822005054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822005054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_on_chip " "Elaborating entity \"router_on_chip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423822005090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_FIFO in_FIFO:\\in_FIFO_gen:0:in_FIFO_X " "Elaborating entity \"in_FIFO\" for hierarchy \"in_FIFO:\\in_FIFO_gen:0:in_FIFO_X\"" {  } { { "router_on_chip.vhd" "\\in_FIFO_gen:0:in_FIFO_X" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg in_FIFO:\\in_FIFO_gen:0:in_FIFO_X\|reg:packet_buffer " "Elaborating entity \"reg\" for hierarchy \"in_FIFO:\\in_FIFO_gen:0:in_FIFO_X\|reg:packet_buffer\"" {  } { { "in_FIFO.vhd" "packet_buffer" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STD_FIFO in_FIFO:\\in_FIFO_gen:0:in_FIFO_X\|STD_FIFO:queue " "Elaborating entity \"STD_FIFO\" for hierarchy \"in_FIFO:\\in_FIFO_gen:0:in_FIFO_X\|STD_FIFO:queue\"" {  } { { "in_FIFO.vhd" "queue" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "destination_decoder in_FIFO:\\in_FIFO_gen:0:in_FIFO_X\|destination_decoder:dest_decode " "Elaborating entity \"destination_decoder\" for hierarchy \"in_FIFO:\\in_FIFO_gen:0:in_FIFO_X\|destination_decoder:dest_decode\"" {  } { { "in_FIFO.vhd" "dest_decode" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005270 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destination_internal destination_decoder.vhd(119) " "VHDL Process Statement warning at destination_decoder.vhd(119): signal \"destination_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005270 "|router_on_chip|in_FIFO:in_FIFO_gen:0:in_FIFO_X|destination_decoder:dest_decode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destination_internal destination_decoder.vhd(126) " "VHDL Process Statement warning at destination_decoder.vhd(126): signal \"destination_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005270 "|router_on_chip|in_FIFO:in_FIFO_gen:0:in_FIFO_X|destination_decoder:dest_decode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destination_internal destination_decoder.vhd(133) " "VHDL Process Statement warning at destination_decoder.vhd(133): signal \"destination_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005270 "|router_on_chip|in_FIFO:in_FIFO_gen:0:in_FIFO_X|destination_decoder:dest_decode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destination_internal destination_decoder.vhd(140) " "VHDL Process Statement warning at destination_decoder.vhd(140): signal \"destination_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005270 "|router_on_chip|in_FIFO:in_FIFO_gen:0:in_FIFO_X|destination_decoder:dest_decode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destination_internal destination_decoder.vhd(147) " "VHDL Process Statement warning at destination_decoder.vhd(147): signal \"destination_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005270 "|router_on_chip|in_FIFO:in_FIFO_gen:0:in_FIFO_X|destination_decoder:dest_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_FIFO_FSM in_FIFO:\\in_FIFO_gen:0:in_FIFO_X\|in_FIFO_FSM:fsm " "Elaborating entity \"in_FIFO_FSM\" for hierarchy \"in_FIFO:\\in_FIFO_gen:0:in_FIFO_X\|in_FIFO_FSM:fsm\"" {  } { { "in_FIFO.vhd" "fsm" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005270 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_full in_FIFO_FSM.vhd(95) " "VHDL Process Statement warning at in_FIFO_FSM.vhd(95): signal \"queue_full\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "in_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO_FSM.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005274 "|router_on_chip|in_FIFO:in_FIFO_gen:0:in_FIFO_X|in_FIFO_FSM:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_FIFO in_FIFO:\\in_FIFO_gen:1:in_FIFO_X " "Elaborating entity \"in_FIFO\" for hierarchy \"in_FIFO:\\in_FIFO_gen:1:in_FIFO_X\"" {  } { { "router_on_chip.vhd" "\\in_FIFO_gen:1:in_FIFO_X" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_FIFO in_FIFO:\\in_FIFO_gen:2:in_FIFO_X " "Elaborating entity \"in_FIFO\" for hierarchy \"in_FIFO:\\in_FIFO_gen:2:in_FIFO_X\"" {  } { { "router_on_chip.vhd" "\\in_FIFO_gen:2:in_FIFO_X" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_FIFO in_FIFO:\\in_FIFO_gen:3:in_FIFO_X " "Elaborating entity \"in_FIFO\" for hierarchy \"in_FIFO:\\in_FIFO_gen:3:in_FIFO_X\"" {  } { { "router_on_chip.vhd" "\\in_FIFO_gen:3:in_FIFO_X" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_FIFO out_FIFO:\\out_FIFO_gen:0:out_FIFO_X " "Elaborating entity \"out_FIFO\" for hierarchy \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\"" {  } { { "router_on_chip.vhd" "\\out_FIFO_gen:0:out_FIFO_X" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_FIFO_FSM out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|out_FIFO_FSM:FSM " "Elaborating entity \"out_FIFO_FSM\" for hierarchy \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|out_FIFO_FSM:FSM\"" {  } { { "out_FIFO.vhd" "FSM" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "source_mux out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux " "Elaborating entity \"source_mux\" for hierarchy \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\"" {  } { { "out_FIFO.vhd" "src_mux" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005330 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writedata_outof_N source_mux.vhd(93) " "VHDL Process Statement warning at source_mux.vhd(93): signal \"writedata_outof_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005334 "|out_FIFO|source_mux:src_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writedata_outof_S source_mux.vhd(95) " "VHDL Process Statement warning at source_mux.vhd(95): signal \"writedata_outof_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005338 "|out_FIFO|source_mux:src_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writedata_outof_W source_mux.vhd(97) " "VHDL Process Statement warning at source_mux.vhd(97): signal \"writedata_outof_W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005342 "|out_FIFO|source_mux:src_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writedata_outof_E source_mux.vhd(99) " "VHDL Process Statement warning at source_mux.vhd(99): signal \"writedata_outof_E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005342 "|out_FIFO|source_mux:src_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writedata_outof_LOCAL source_mux.vhd(101) " "VHDL Process Statement warning at source_mux.vhd(101): signal \"writedata_outof_LOCAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1423822005342 "|out_FIFO|source_mux:src_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_FIFO out_FIFO:\\out_FIFO_gen:1:out_FIFO_X " "Elaborating entity \"out_FIFO\" for hierarchy \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\"" {  } { { "router_on_chip.vhd" "\\out_FIFO_gen:1:out_FIFO_X" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_FIFO out_FIFO:\\out_FIFO_gen:2:out_FIFO_X " "Elaborating entity \"out_FIFO\" for hierarchy \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\"" {  } { { "router_on_chip.vhd" "\\out_FIFO_gen:2:out_FIFO_X" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_FIFO out_FIFO:\\out_FIFO_gen:3:out_FIFO_X " "Elaborating entity \"out_FIFO\" for hierarchy \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\"" {  } { { "router_on_chip.vhd" "\\out_FIFO_gen:3:out_FIFO_X" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423822005362 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[0\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[0\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[1\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[1\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[2\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[2\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[3\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[3\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[4\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[4\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[5\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[5\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[6\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[6\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[7\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[7\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[8\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[8\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[9\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[9\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[10\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[10\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[11\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[11\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[12\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[12\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[13\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[13\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[14\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[14\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[15\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[15\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[16\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[16\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[17\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[17\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[18\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[18\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[19\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[19\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[20\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[20\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[21\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[21\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[22\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[22\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[23\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[23\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[24\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[24\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[25\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[25\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[26\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[26\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[27\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[27\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[28\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[28\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[29\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[29\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[30\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[30\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[31\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[31\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[32\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[32\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[33\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[33\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[34\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[34\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[35\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[35\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[36\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[36\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[37\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[37\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[38\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[38\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[39\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[39\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[40\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[40\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[41\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[41\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[42\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[42\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[43\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[43\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[44\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[44\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[45\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[45\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[46\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[46\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[47\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[47\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[48\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[48\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[49\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[49\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[50\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[50\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[51\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[51\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[52\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[52\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[53\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[53\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[54\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[54\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[55\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[55\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[56\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[56\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[57\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[57\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[58\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[58\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[59\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[59\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[60\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[60\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[61\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[61\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[62\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[62\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[63\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:4:out_FIFO_X\|source_mux:src_mux\|writedata\[63\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[0\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[0\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[1\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[1\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[2\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[2\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[3\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[3\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[4\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[4\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[5\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[5\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[6\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[6\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[7\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[7\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[8\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[8\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[9\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[9\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[10\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[10\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[11\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[11\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[12\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[12\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[13\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[13\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[14\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[14\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[15\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[15\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[16\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[16\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[17\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[17\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[18\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[18\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[19\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[19\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[20\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[20\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[21\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[21\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[22\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[22\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[23\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[23\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[24\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[24\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[25\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[25\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[26\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[26\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[27\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[27\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[28\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[28\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[29\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[29\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[30\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[30\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[31\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[31\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[32\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[32\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[33\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[33\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[34\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[34\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[35\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[35\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[36\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[36\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[37\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[37\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[38\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[38\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[39\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[39\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[40\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[40\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[41\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[41\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[42\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[42\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[43\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[43\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[44\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[44\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[45\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[45\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[46\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[46\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[47\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[47\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[48\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[48\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[49\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[49\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[50\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[50\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[51\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[51\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[52\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[52\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[53\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[53\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[54\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[54\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[55\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[55\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[56\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[56\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[57\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[57\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[58\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[58\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[59\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[59\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[60\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[60\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[61\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[61\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[62\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[62\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[63\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:3:out_FIFO_X\|source_mux:src_mux\|writedata\[63\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[0\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[0\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[1\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[1\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[2\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[2\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[3\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[3\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[4\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[4\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[5\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[5\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[6\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[6\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[7\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[7\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[8\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[8\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[9\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[9\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[10\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[10\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[11\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[11\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[12\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[12\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[13\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[13\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[14\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[14\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[15\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[15\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[16\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[16\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[17\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[17\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[18\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[18\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[19\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[19\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[20\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[20\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[21\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[21\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[22\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[22\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[23\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[23\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[24\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[24\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[25\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[25\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[26\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[26\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[27\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[27\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[28\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[28\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[29\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[29\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[30\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[30\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[31\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[31\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[32\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[32\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[33\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[33\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[34\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[34\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[35\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[35\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[36\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[36\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[37\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[37\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[38\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[38\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[39\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[39\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[40\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[40\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[41\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[41\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[42\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[42\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[43\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[43\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[44\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[44\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[45\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[45\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[46\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[46\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[47\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[47\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[48\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[48\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[49\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[49\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[50\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[50\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[51\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[51\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[52\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[52\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[53\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[53\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[54\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[54\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[55\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[55\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[56\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[56\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[57\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[57\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[58\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[58\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[59\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[59\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[60\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[60\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[61\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[61\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[62\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[62\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[63\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:2:out_FIFO_X\|source_mux:src_mux\|writedata\[63\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[0\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[0\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[1\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[1\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[2\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[2\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[3\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[3\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[4\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[4\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[5\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[5\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[6\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[6\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[7\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[7\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[8\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[8\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[9\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[9\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[10\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[10\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[11\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[11\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[12\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[12\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[13\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[13\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[14\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[14\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[15\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[15\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[16\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[16\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[17\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[17\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[18\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[18\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[19\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[19\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[20\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[20\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[21\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[21\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[22\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[22\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[23\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[23\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[24\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[24\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[25\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[25\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[26\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[26\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[27\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[27\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[28\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[28\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[29\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[29\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[30\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[30\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[31\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[31\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[32\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[32\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[33\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[33\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[34\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[34\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[35\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[35\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[36\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[36\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[37\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[37\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[38\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[38\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[39\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[39\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[40\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[40\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[41\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[41\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[42\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[42\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[43\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[43\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[44\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[44\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[45\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[45\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[46\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[46\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[47\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[47\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[48\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[48\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[49\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[49\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[50\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[50\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[51\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[51\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[52\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[52\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[53\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[53\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[54\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[54\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[55\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[55\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[56\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[56\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[57\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[57\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[58\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[58\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[59\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[59\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[60\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[60\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[61\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[61\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[62\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[62\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[63\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:1:out_FIFO_X\|source_mux:src_mux\|writedata\[63\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[0\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[0\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[1\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[1\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[2\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[2\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[3\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[3\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[4\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[4\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[5\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[5\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[6\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[6\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[7\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[7\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[8\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[8\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[9\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[9\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[10\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[10\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[11\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[11\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[12\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[12\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[13\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[13\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[14\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[14\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[15\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[15\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[16\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[16\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[17\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[17\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[18\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[18\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[19\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[19\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[20\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[20\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[21\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[21\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[22\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[22\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[23\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[23\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[24\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[24\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[25\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[25\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[26\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[26\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[27\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[27\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[28\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[28\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[29\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[29\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[30\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[30\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[31\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[31\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[32\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[32\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[33\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[33\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[34\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[34\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[35\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[35\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[36\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[36\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[37\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[37\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[38\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[38\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[39\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[39\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[40\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[40\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[41\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[41\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[42\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[42\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[43\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[43\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[44\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[44\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[45\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[45\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[46\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[46\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[47\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[47\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[48\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[48\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[49\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[49\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[50\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[50\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[51\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[51\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[52\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[52\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[53\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[53\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[54\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[54\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[55\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[55\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[56\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[56\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[57\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[57\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[58\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[58\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[59\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[59\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[60\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[60\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[61\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[61\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[62\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[62\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[63\] " "Converted tri-state buffer \"out_FIFO:\\out_FIFO_gen:0:out_FIFO_X\|source_mux:src_mux\|writedata\[63\]\" feeding internal logic into a wire" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423822007150 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1423822007150 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 64 -1 0 } } { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 32 -1 0 } } { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 33 -1 0 } } { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 34 -1 0 } } { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 35 -1 0 } } { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1423822013738 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1423822013738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423822017246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423822021470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423822021470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6627 " "Implemented 6627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "332 " "Implemented 332 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423822022526 ""} { "Info" "ICUT_CUT_TM_OPINS" "330 " "Implemented 330 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423822022526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5965 " "Implemented 5965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423822022526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423822022526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 333 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 333 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423822022610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 05:07:02 2015 " "Processing ended: Fri Feb 13 05:07:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423822022610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423822022610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423822022610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423822022610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423822045883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423822045883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 05:07:25 2015 " "Processing started: Fri Feb 13 05:07:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423822045883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1423822045883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp router_on_chip -c router_on_chip --netlist_type=sgate " "Command: quartus_npp router_on_chip -c router_on_chip --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1423822045883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423822047475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 05:07:27 2015 " "Processing ended: Fri Feb 13 05:07:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423822047475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423822047475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423822047475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1423822047475 ""}
