$comment
	File created using the following command:
		vcd file mejia_inst_mem_Nov6.msim.vcd -direction
$end
$date
	Tue Nov 10 19:07:06 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mejia_inst_mem_nov6_vhd_vec_tst $end
$var wire 1 ! address [4] $end
$var wire 1 " address [3] $end
$var wire 1 # address [2] $end
$var wire 1 $ address [1] $end
$var wire 1 % address [0] $end
$var wire 1 & clock $end
$var wire 1 ' data [31] $end
$var wire 1 ( data [30] $end
$var wire 1 ) data [29] $end
$var wire 1 * data [28] $end
$var wire 1 + data [27] $end
$var wire 1 , data [26] $end
$var wire 1 - data [25] $end
$var wire 1 . data [24] $end
$var wire 1 / data [23] $end
$var wire 1 0 data [22] $end
$var wire 1 1 data [21] $end
$var wire 1 2 data [20] $end
$var wire 1 3 data [19] $end
$var wire 1 4 data [18] $end
$var wire 1 5 data [17] $end
$var wire 1 6 data [16] $end
$var wire 1 7 data [15] $end
$var wire 1 8 data [14] $end
$var wire 1 9 data [13] $end
$var wire 1 : data [12] $end
$var wire 1 ; data [11] $end
$var wire 1 < data [10] $end
$var wire 1 = data [9] $end
$var wire 1 > data [8] $end
$var wire 1 ? data [7] $end
$var wire 1 @ data [6] $end
$var wire 1 A data [5] $end
$var wire 1 B data [4] $end
$var wire 1 C data [3] $end
$var wire 1 D data [2] $end
$var wire 1 E data [1] $end
$var wire 1 F data [0] $end
$var wire 1 G q [31] $end
$var wire 1 H q [30] $end
$var wire 1 I q [29] $end
$var wire 1 J q [28] $end
$var wire 1 K q [27] $end
$var wire 1 L q [26] $end
$var wire 1 M q [25] $end
$var wire 1 N q [24] $end
$var wire 1 O q [23] $end
$var wire 1 P q [22] $end
$var wire 1 Q q [21] $end
$var wire 1 R q [20] $end
$var wire 1 S q [19] $end
$var wire 1 T q [18] $end
$var wire 1 U q [17] $end
$var wire 1 V q [16] $end
$var wire 1 W q [15] $end
$var wire 1 X q [14] $end
$var wire 1 Y q [13] $end
$var wire 1 Z q [12] $end
$var wire 1 [ q [11] $end
$var wire 1 \ q [10] $end
$var wire 1 ] q [9] $end
$var wire 1 ^ q [8] $end
$var wire 1 _ q [7] $end
$var wire 1 ` q [6] $end
$var wire 1 a q [5] $end
$var wire 1 b q [4] $end
$var wire 1 c q [3] $end
$var wire 1 d q [2] $end
$var wire 1 e q [1] $end
$var wire 1 f q [0] $end
$var wire 1 g wren $end

$scope module i1 $end
$var wire 1 h gnd $end
$var wire 1 i vcc $end
$var wire 1 j unknown $end
$var wire 1 k devoe $end
$var wire 1 l devclrn $end
$var wire 1 m devpor $end
$var wire 1 n ww_devoe $end
$var wire 1 o ww_devclrn $end
$var wire 1 p ww_devpor $end
$var wire 1 q ww_address [4] $end
$var wire 1 r ww_address [3] $end
$var wire 1 s ww_address [2] $end
$var wire 1 t ww_address [1] $end
$var wire 1 u ww_address [0] $end
$var wire 1 v ww_clock $end
$var wire 1 w ww_data [31] $end
$var wire 1 x ww_data [30] $end
$var wire 1 y ww_data [29] $end
$var wire 1 z ww_data [28] $end
$var wire 1 { ww_data [27] $end
$var wire 1 | ww_data [26] $end
$var wire 1 } ww_data [25] $end
$var wire 1 ~ ww_data [24] $end
$var wire 1 !! ww_data [23] $end
$var wire 1 "! ww_data [22] $end
$var wire 1 #! ww_data [21] $end
$var wire 1 $! ww_data [20] $end
$var wire 1 %! ww_data [19] $end
$var wire 1 &! ww_data [18] $end
$var wire 1 '! ww_data [17] $end
$var wire 1 (! ww_data [16] $end
$var wire 1 )! ww_data [15] $end
$var wire 1 *! ww_data [14] $end
$var wire 1 +! ww_data [13] $end
$var wire 1 ,! ww_data [12] $end
$var wire 1 -! ww_data [11] $end
$var wire 1 .! ww_data [10] $end
$var wire 1 /! ww_data [9] $end
$var wire 1 0! ww_data [8] $end
$var wire 1 1! ww_data [7] $end
$var wire 1 2! ww_data [6] $end
$var wire 1 3! ww_data [5] $end
$var wire 1 4! ww_data [4] $end
$var wire 1 5! ww_data [3] $end
$var wire 1 6! ww_data [2] $end
$var wire 1 7! ww_data [1] $end
$var wire 1 8! ww_data [0] $end
$var wire 1 9! ww_wren $end
$var wire 1 :! ww_q [31] $end
$var wire 1 ;! ww_q [30] $end
$var wire 1 <! ww_q [29] $end
$var wire 1 =! ww_q [28] $end
$var wire 1 >! ww_q [27] $end
$var wire 1 ?! ww_q [26] $end
$var wire 1 @! ww_q [25] $end
$var wire 1 A! ww_q [24] $end
$var wire 1 B! ww_q [23] $end
$var wire 1 C! ww_q [22] $end
$var wire 1 D! ww_q [21] $end
$var wire 1 E! ww_q [20] $end
$var wire 1 F! ww_q [19] $end
$var wire 1 G! ww_q [18] $end
$var wire 1 H! ww_q [17] $end
$var wire 1 I! ww_q [16] $end
$var wire 1 J! ww_q [15] $end
$var wire 1 K! ww_q [14] $end
$var wire 1 L! ww_q [13] $end
$var wire 1 M! ww_q [12] $end
$var wire 1 N! ww_q [11] $end
$var wire 1 O! ww_q [10] $end
$var wire 1 P! ww_q [9] $end
$var wire 1 Q! ww_q [8] $end
$var wire 1 R! ww_q [7] $end
$var wire 1 S! ww_q [6] $end
$var wire 1 T! ww_q [5] $end
$var wire 1 U! ww_q [4] $end
$var wire 1 V! ww_q [3] $end
$var wire 1 W! ww_q [2] $end
$var wire 1 X! ww_q [1] $end
$var wire 1 Y! ww_q [0] $end
$var wire 1 Z! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 [! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 \! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 ]! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 ^! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 _! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 `! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 a! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 b! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 c! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 d! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 e! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 f! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 g! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 h! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 i! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 j! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 k! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 l! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 m! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 n! \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 o! \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 p! \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 q! \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 r! \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 s! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 t! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 u! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 v! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 w! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 x! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 y! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 z! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 {! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 |! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 }! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 ~! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 !" \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 "" \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 #" \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 $" \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 %" \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 &" \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 '" \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 (" \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 )" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [19] $end
$var wire 1 *" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [18] $end
$var wire 1 +" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [17] $end
$var wire 1 ," \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [16] $end
$var wire 1 -" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [15] $end
$var wire 1 ." \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [14] $end
$var wire 1 /" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [13] $end
$var wire 1 0" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [12] $end
$var wire 1 1" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [11] $end
$var wire 1 2" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [10] $end
$var wire 1 3" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [9] $end
$var wire 1 4" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [8] $end
$var wire 1 5" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [7] $end
$var wire 1 6" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [6] $end
$var wire 1 7" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [5] $end
$var wire 1 8" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [4] $end
$var wire 1 9" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [3] $end
$var wire 1 :" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [2] $end
$var wire 1 ;" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [1] $end
$var wire 1 <" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 =" \altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 >" \altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 ?" \altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 @" \altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 A" \altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 B" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [19] $end
$var wire 1 C" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [18] $end
$var wire 1 D" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [17] $end
$var wire 1 E" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [16] $end
$var wire 1 F" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [15] $end
$var wire 1 G" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [14] $end
$var wire 1 H" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [13] $end
$var wire 1 I" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [12] $end
$var wire 1 J" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [11] $end
$var wire 1 K" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [10] $end
$var wire 1 L" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [9] $end
$var wire 1 M" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [8] $end
$var wire 1 N" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [7] $end
$var wire 1 O" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [6] $end
$var wire 1 P" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [5] $end
$var wire 1 Q" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [4] $end
$var wire 1 R" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [3] $end
$var wire 1 S" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [2] $end
$var wire 1 T" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [1] $end
$var wire 1 U" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [0] $end
$var wire 1 V" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 W" \wren~input_o\ $end
$var wire 1 X" \clock~input_o\ $end
$var wire 1 Y" \clock~inputCLKENA0_outclk\ $end
$var wire 1 Z" \data[0]~input_o\ $end
$var wire 1 [" \address[0]~input_o\ $end
$var wire 1 \" \address[1]~input_o\ $end
$var wire 1 ]" \address[2]~input_o\ $end
$var wire 1 ^" \address[3]~input_o\ $end
$var wire 1 _" \address[4]~input_o\ $end
$var wire 1 `" \data[1]~input_o\ $end
$var wire 1 a" \data[2]~input_o\ $end
$var wire 1 b" \data[3]~input_o\ $end
$var wire 1 c" \data[4]~input_o\ $end
$var wire 1 d" \data[5]~input_o\ $end
$var wire 1 e" \data[6]~input_o\ $end
$var wire 1 f" \data[7]~input_o\ $end
$var wire 1 g" \data[8]~input_o\ $end
$var wire 1 h" \data[9]~input_o\ $end
$var wire 1 i" \data[10]~input_o\ $end
$var wire 1 j" \data[11]~input_o\ $end
$var wire 1 k" \data[12]~input_o\ $end
$var wire 1 l" \data[13]~input_o\ $end
$var wire 1 m" \data[14]~input_o\ $end
$var wire 1 n" \data[15]~input_o\ $end
$var wire 1 o" \data[16]~input_o\ $end
$var wire 1 p" \data[17]~input_o\ $end
$var wire 1 q" \data[18]~input_o\ $end
$var wire 1 r" \data[19]~input_o\ $end
$var wire 1 s" \data[20]~input_o\ $end
$var wire 1 t" \data[21]~input_o\ $end
$var wire 1 u" \data[22]~input_o\ $end
$var wire 1 v" \data[23]~input_o\ $end
$var wire 1 w" \data[24]~input_o\ $end
$var wire 1 x" \data[25]~input_o\ $end
$var wire 1 y" \data[26]~input_o\ $end
$var wire 1 z" \data[27]~input_o\ $end
$var wire 1 {" \data[28]~input_o\ $end
$var wire 1 |" \data[29]~input_o\ $end
$var wire 1 }" \data[30]~input_o\ $end
$var wire 1 ~" \data[31]~input_o\ $end
$var wire 1 !# \altsyncram_component|auto_generated|q_a\ [31] $end
$var wire 1 "# \altsyncram_component|auto_generated|q_a\ [30] $end
$var wire 1 ## \altsyncram_component|auto_generated|q_a\ [29] $end
$var wire 1 $# \altsyncram_component|auto_generated|q_a\ [28] $end
$var wire 1 %# \altsyncram_component|auto_generated|q_a\ [27] $end
$var wire 1 &# \altsyncram_component|auto_generated|q_a\ [26] $end
$var wire 1 '# \altsyncram_component|auto_generated|q_a\ [25] $end
$var wire 1 (# \altsyncram_component|auto_generated|q_a\ [24] $end
$var wire 1 )# \altsyncram_component|auto_generated|q_a\ [23] $end
$var wire 1 *# \altsyncram_component|auto_generated|q_a\ [22] $end
$var wire 1 +# \altsyncram_component|auto_generated|q_a\ [21] $end
$var wire 1 ,# \altsyncram_component|auto_generated|q_a\ [20] $end
$var wire 1 -# \altsyncram_component|auto_generated|q_a\ [19] $end
$var wire 1 .# \altsyncram_component|auto_generated|q_a\ [18] $end
$var wire 1 /# \altsyncram_component|auto_generated|q_a\ [17] $end
$var wire 1 0# \altsyncram_component|auto_generated|q_a\ [16] $end
$var wire 1 1# \altsyncram_component|auto_generated|q_a\ [15] $end
$var wire 1 2# \altsyncram_component|auto_generated|q_a\ [14] $end
$var wire 1 3# \altsyncram_component|auto_generated|q_a\ [13] $end
$var wire 1 4# \altsyncram_component|auto_generated|q_a\ [12] $end
$var wire 1 5# \altsyncram_component|auto_generated|q_a\ [11] $end
$var wire 1 6# \altsyncram_component|auto_generated|q_a\ [10] $end
$var wire 1 7# \altsyncram_component|auto_generated|q_a\ [9] $end
$var wire 1 8# \altsyncram_component|auto_generated|q_a\ [8] $end
$var wire 1 9# \altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 :# \altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 ;# \altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 <# \altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 =# \altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 ># \altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 ?# \altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 @# \altsyncram_component|auto_generated|q_a\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0g
0h
1i
xj
1k
1l
1m
1n
1o
1p
0v
09!
xV"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!
0"
0#
0$
0%
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0q
0r
0s
0t
0u
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
$end
#5000
1&
1v
1X"
1Y"
#10000
0&
1%
0v
1u
1["
0X"
0Y"
1A"
1r!
#15000
1&
1v
1X"
1Y"
1J"
1O"
1Q"
1S"
1{!
1#"
1)#
1.#
10#
12#
15#
1;#
1T!
1N!
1K!
1I!
1G!
1B!
1a
1[
1X
1V
1T
1O
#20000
0&
0%
1$
0v
0u
1t
1\"
0["
0X"
0Y"
0A"
1@"
0r!
1q!
#25000
1&
1v
1X"
1Y"
0S"
1T"
0{!
1&"
02#
13#
05#
1>#
1W!
0N!
1L!
0K!
1d
0[
1Y
0X
#30000
0&
1%
0v
1u
1["
0X"
0Y"
1A"
1r!
#35000
1&
1v
1X"
1Y"
0J"
1K"
1U"
1{!
1("
0)#
1*#
14#
15#
1@#
1Y!
1N!
1M!
1C!
0B!
1f
1[
1Z
1P
0O
#40000
0&
0%
0$
1#
0v
0u
0t
1s
1]"
0\"
0["
0X"
0Y"
0A"
0@"
1?"
0r!
0q!
1p!
#45000
1&
1v
1X"
1Y"
1B"
1F"
1G"
1I"
0K"
1M"
0O"
0T"
0U"
0{!
0#"
1%"
0&"
0("
1!#
1%#
1&#
1(#
0*#
1,#
0.#
03#
04#
05#
0;#
1=#
0>#
0@#
0Y!
0W!
1V!
0T!
0N!
0M!
0L!
0G!
1E!
0C!
1A!
1?!
1>!
1:!
0f
0d
1c
0a
0[
0Z
0Y
0T
1R
0P
1N
1L
1K
1G
#50000
0&
1%
0v
1u
1["
0X"
0Y"
1A"
1r!
#55000
1&
1v
1X"
1Y"
0B"
1D"
1E"
0F"
0G"
1N"
1O"
0Q"
1$"
0%"
1&"
1("
0!#
1##
1$#
0%#
0&#
1-#
1.#
00#
1<#
0=#
1>#
1@#
1Y!
1W!
0V!
1U!
0I!
1G!
1F!
0?!
0>!
1=!
1<!
0:!
1f
1d
0c
1b
0V
1T
1S
0L
0K
1J
1I
0G
#60000
0&
0%
1$
0v
0u
1t
1\"
0["
0X"
0Y"
0A"
1@"
0r!
1q!
#65000
1&
1v
1X"
1Y"
0D"
0E"
0I"
0M"
0N"
0O"
0$"
0&"
0("
0##
0$#
0(#
0,#
0-#
0.#
0<#
0>#
0@#
0Y!
0W!
0U!
0G!
0F!
0E!
0A!
0=!
0<!
0f
0d
0b
0T
0S
0R
0N
0J
0I
#70000
