{"vcs1":{"timestamp_begin":1681693452.645391125, "rt":0.96, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1681693453.642346952, "rt":1.20, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681693454.865830850, "rt":0.91, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681693452.353476497}
{"VCS_COMP_START_TIME": 1681693452.353476497}
{"VCS_COMP_END_TIME": 1681693456.553684930}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340692}}
{"stitch_vcselab": {"peak_mem": 222604}}
