v 20060123 1
C 9800 68000 1 0 0 hole-1.sym
{
T 8400 68600 5 10 1 1 0 0 1
label=From AUI interface (TX)
T 9200 68200 5 10 1 1 0 0 1
refdes=J3
T 9800 68000 5 10 0 0 0 0 1
package=no
}
L 10000 68500 8800 68500 3 0 0 0 -1 -1
L 10000 68100 8800 68100 3 0 0 0 -1 -1
C 9900 67100 1 0 0 gnd-1.sym
N 10000 68300 10500 68300 4
C 10500 68100 1 0 0 capacitor-1.sym
{
T 10800 67900 5 10 1 1 0 0 1
refdes=C3
T 10800 67700 5 10 1 1 0 0 1
value=10n
T 10500 68100 5 10 0 0 0 0 1
package=ceramic 50V
}
C 10600 67400 1 90 0 resistor-2.sym
{
T 10300 68000 5 10 1 1 180 0 1
refdes=R1
T 10100 67700 5 10 1 1 0 0 1
value=82
T 10600 67400 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 10400 67100 1 0 0 gnd-1.sym
N 10000 67400 10000 68000 4
C 25200 63000 1 270 0 led-1.sym
{
T 24700 62600 5 10 1 1 0 0 1
refdes=LED1
T 24100 62300 5 10 1 1 0 0 1
device=HSDL4230
}
T 8400 67900 9 10 1 0 0 0 1
75R impedance
T 8600 67700 9 10 1 0 0 0 1
700mV pp
C 14000 70100 1 90 0 capacitor-1.sym
{
T 13500 70600 5 10 1 1 180 0 1
refdes=C10
T 13600 70400 5 10 1 1 180 0 1
value=100n
T 14000 70100 5 10 0 0 0 0 1
package=ceramic 50V
}
C 13700 69800 1 0 0 gnd-1.sym
C 12900 67300 1 270 0 resistor-2.sym
{
T 13400 67200 5 10 1 1 180 0 1
refdes=R2
T 13200 66800 5 10 1 1 0 0 1
value=27
T 12900 67300 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 13500 65500 1 90 0 capacitor-1.sym
{
T 13100 66100 5 10 1 1 180 0 1
refdes=C5
T 13100 65800 5 10 1 1 180 0 1
value=1n
T 13500 65500 5 10 0 0 0 0 1
package=ceramic 50V
}
C 11800 69800 1 0 0 gnd-1.sym
C 14100 71000 1 270 0 capacitor-2.sym
{
T 14400 70300 5 10 1 1 0 0 1
refdes=C11
T 14400 70100 5 10 1 1 0 0 1
value=470u/16V
}
C 14200 69800 1 0 0 gnd-1.sym
C 8800 70900 1 0 0 in-1.sym
{
T 9300 70700 5 10 1 1 0 0 1
refdes=J1
T 8800 70900 5 10 0 0 0 0 1
package=no
}
C 9400 69300 1 180 0 out-1.sym
{
T 9500 69500 5 10 1 1 180 0 1
refdes=J2
T 9400 69300 5 10 0 0 0 0 1
package=no
}
L 10900 75100 11000 75100 3 0 0 0 -1 -1
L 11000 75100 11000 74100 3 0 0 0 -1 -1
L 11000 74100 11100 74100 3 0 0 0 -1 -1
L 11100 74100 11100 75100 3 0 0 0 -1 -1
L 11100 75100 11200 75100 3 0 0 0 -1 -1
L 11200 75100 11200 74100 3 0 0 0 -1 -1
L 11200 74100 11400 74100 3 0 0 0 -1 -1
L 11400 74100 11400 75100 3 0 0 0 -1 -1
L 11400 75100 11500 75100 3 0 0 0 -1 -1
L 11500 74100 11500 75100 3 0 0 0 -1 -1
L 11500 74100 11600 74100 3 0 0 0 -1 -1
L 11600 74100 11600 75100 3 0 0 0 -1 -1
L 11600 75100 11800 75100 3 0 0 0 -1 -1
L 11800 74100 11800 75100 3 0 0 0 -1 -1
L 11800 74100 11900 74100 3 0 0 0 -1 -1
L 11900 74100 11900 75100 3 0 0 0 -1 -1
L 11900 75100 12600 75100 3 0 0 0 -1 -1
L 12600 75100 12600 74100 3 0 0 0 -1 -1
L 12600 74100 13000 74100 3 0 0 0 -1 -1
L 13000 74100 13000 75100 3 0 0 0 -1 -1
L 13000 75100 14000 75100 3 0 0 0 -1 -1
L 14000 74100 14000 75100 3 0 0 0 -1 -1
L 14000 74100 15000 74100 3 0 0 0 -1 -1
L 15000 74100 15000 75100 3 0 0 0 -1 -1
L 10900 75100 10900 74100 3 0 0 0 -1 -1
B 10100 73900 5200 1500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
N 10800 74600 15200 74600 4
L 15200 74600 15100 74700 3 0 0 0 -1 -1
L 15200 74600 15100 74500 3 0 0 0 -1 -1
L 13000 74400 14000 74400 3 0 0 0 -1 -1
L 14000 74400 13800 74500 3 0 0 0 -1 -1
L 14000 74400 13800 74300 3 0 0 0 -1 -1
L 13000 74400 13200 74500 3 0 0 0 -1 -1
L 13000 74400 13200 74300 3 0 0 0 -1 -1
T 13300 74100 9 10 1 0 0 0 1
500ns
T 10200 75000 9 7 1 0 0 0 1
+350mV
T 10200 74100 9 7 1 0 0 0 1
-350mV
N 10800 74000 10800 75300 4
L 10800 75300 10700 75200 3 0 0 0 -1 -1
L 10800 75300 10900 75200 3 0 0 0 -1 -1
L 10800 75100 10700 75100 3 0 0 0 -1 -1
L 10800 74100 10700 74100 3 0 0 0 -1 -1
L 11700 74300 12000 74300 3 0 0 0 -1 -1
L 11800 74300 11700 74400 3 0 0 0 -1 -1
L 11800 74300 11700 74200 3 0 0 0 -1 -1
L 11900 74300 12000 74400 3 0 0 0 -1 -1
L 11900 74300 12000 74200 3 0 0 0 -1 -1
T 12100 74300 9 7 1 0 0 0 1
50ns
T 10300 74600 9 10 1 0 0 0 1
P1
C 12100 70100 1 90 0 diode-1.sym
{
T 12400 70700 5 10 1 1 180 0 1
refdes=D1
T 12100 70200 5 10 1 1 0 0 1
device=1N5408
}
C 13200 65200 1 0 0 gnd-1.sym
C 9900 68900 1 0 0 gnd-1.sym
N 10000 69200 9400 69200 4
C 13000 62700 1 0 0 npn-3.sym
{
T 13900 63200 5 10 1 1 0 0 1
refdes=Q2
T 13800 63000 5 10 1 1 0 0 1
device=2N3904
}
C 12500 62700 1 0 1 npn-3.sym
{
T 11500 63200 5 10 1 1 0 6 1
refdes=Q1
T 11600 63000 5 10 1 1 0 6 1
device=2N3904
}
C 12400 64900 1 270 0 resistor-2.sym
{
T 12300 64700 5 10 1 1 180 0 1
refdes=R3
T 12100 64300 5 10 1 1 0 0 1
value=1k
T 12400 64900 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 12000 61500 1 90 0 resistor-2.sym
{
T 11700 62100 5 10 1 1 180 0 1
refdes=R5
T 11500 61800 5 10 1 1 0 0 1
value=1k
T 12000 61500 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 11800 61200 1 0 0 gnd-1.sym
C 13900 63700 1 90 0 resistor-2.sym
{
T 13600 64200 5 10 1 1 180 0 1
refdes=R6
T 13300 63900 5 10 1 1 0 0 1
value=820
T 13900 63700 5 10 0 0 0 0 1
package=250mW pref. metallic
}
N 11900 66400 13800 66400 4
N 11900 63700 11900 66400 4
N 13600 63700 15100 63700 4
C 15100 63500 1 0 0 capacitor-1.sym
{
T 15400 64200 5 10 1 1 0 0 1
refdes=C16
T 15400 64000 5 10 1 1 0 0 1
value=10n
T 15100 63500 5 10 0 0 0 0 1
package=ceramic 50V
}
C 17500 70400 1 90 0 capacitor-1.sym
{
T 17200 70700 5 10 1 1 180 0 1
refdes=C18
T 17200 70500 5 10 1 1 180 0 1
value=100n
T 17500 70400 5 10 0 0 0 0 1
package=ceramic 50V
}
C 17200 70100 1 0 0 gnd-1.sym
C 16200 61700 1 90 0 resistor-2.sym
{
T 15700 62400 5 10 1 1 180 0 1
refdes=R9
T 15500 62100 5 10 1 1 0 0 1
value=39k
T 16200 61700 5 10 0 0 0 0 1
package=250mW pref. metallic
}
N 20600 61900 20600 67300 4
N 22100 61900 22100 68300 4
N 22100 61900 20600 61900 4
C 17700 70100 1 0 0 gnd-1.sym
C 17700 62200 1 0 0 capacitor-1.sym
{
T 18000 62900 5 10 1 1 0 0 1
refdes=C30
T 18000 62700 5 10 1 1 0 0 1
value=10n
T 17700 62200 5 10 0 0 0 0 1
package=ceramic 50V
}
C 18900 62400 1 90 0 resistor-2.sym
{
T 19000 63000 5 10 1 1 180 6 1
refdes=R11
T 19000 62700 5 10 1 1 0 0 1
value=100k
T 18900 62400 5 10 0 0 0 0 1
package=250mW pref. metallic
}
N 18600 62400 19500 62400 4
T 7000 59900 9 10 1 0 0 0 1
Lead CON1 and CON12V/CONGND cables in several turns through a ferrite bead,
T 7000 60200 9 10 1 0 0 0 1
The shielding lid must have many contact flaps.
N 23400 62900 23400 69100 4
N 23400 62900 22100 62900 4
N 22300 68900 21000 68900 4
N 17700 60200 17700 63100 4
N 16600 60200 16600 63700 4
C 13100 64000 1 90 0 resistor-2.sym
{
T 13200 64600 5 10 1 1 0 0 1
refdes=R4
T 13300 64500 5 10 1 1 180 0 1
value=1k
T 13100 64000 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 13800 61500 1 90 0 capacitor-1.sym
{
T 13900 61800 5 10 1 1 0 0 1
refdes=C7
T 13900 61600 5 10 1 1 0 0 1
value=100n
T 13800 61500 5 10 0 0 0 0 1
package=ceramic 50V
}
C 12900 61200 1 0 0 gnd-1.sym
C 16200 60800 1 90 0 resistor-2.sym
{
T 15700 61500 5 10 1 1 180 0 1
refdes=R10
T 15500 61200 5 10 1 1 0 0 1
value=47k
T 16200 60800 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 16000 60500 1 0 0 gnd-1.sym
C 10900 70900 1 0 0 coil-2.sym
{
T 11100 71200 5 10 1 1 0 0 1
refdes=L1
T 11500 71200 5 10 1 1 0 0 1
value=10 turns on 8mm diameter
T 10900 70900 5 10 0 0 0 0 1
package=custom
}
N 9400 71000 10900 71000 4
N 11900 71000 14300 71000 4
C 11100 70100 1 90 0 capacitor-1.sym
{
T 11200 70800 5 10 1 1 180 0 1
refdes=C2
T 11400 70400 5 10 1 1 180 0 1
value=100n
T 11100 70100 5 10 0 0 0 0 1
package=ceramic 50V
}
C 10800 69800 1 0 0 gnd-1.sym
C 23500 62100 1 270 0 resistor-2.sym
{
T 23300 61900 5 10 1 1 180 0 1
refdes=R17
T 23000 61500 5 10 1 1 0 0 1
value=6.8
T 23500 62100 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 15200 71100 1 180 0 resistor-2.sym
{
T 14600 71400 5 10 1 1 0 0 1
refdes=R7
T 14800 71300 5 10 1 1 180 0 1
value=6.8
T 15200 71100 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 15100 72100 1 90 0 capacitor-1.sym
{
T 14700 72600 5 10 1 1 180 0 1
refdes=C9
T 14700 72400 5 10 1 1 180 0 1
value=10n
T 15100 72100 5 10 0 0 0 0 1
package=ceramic 50V
}
C 14800 71800 1 0 0 gnd-1.sym
C 10300 70100 1 90 0 capacitor-1.sym
{
T 10400 70800 5 10 1 1 180 0 1
refdes=C1
T 9900 70400 5 10 1 1 180 0 1
value=1n
T 10300 70100 5 10 0 0 0 0 1
package=ceramic 50V
}
C 10000 69800 1 0 0 gnd-1.sym
C 13200 61500 1 90 0 capacitor-1.sym
{
T 12700 62000 5 10 1 1 180 0 1
refdes=C6
T 12700 61800 5 10 1 1 180 0 1
value=1n
T 13200 61500 5 10 0 0 0 0 1
package=ceramic 50V
}
C 13500 61200 1 0 0 gnd-1.sym
N 11400 64000 11400 68300 4
N 12500 63200 12500 64000 4
N 14000 62400 13000 62400 4
N 11900 62700 11900 62400 4
N 13000 62400 13000 64000 4
N 16600 61700 16100 61700 4
N 13800 64600 13800 66400 4
C 12400 65500 1 90 0 capacitor-1.sym
{
T 12700 66100 5 10 1 1 180 0 1
refdes=C4
T 12700 65800 5 10 1 1 180 0 1
value=100n
T 12400 65500 5 10 0 0 0 0 1
package=ceramic 50V
}
C 12100 65200 1 0 0 gnd-1.sym
C 13800 72100 1 90 0 capacitor-1.sym
{
T 13800 72600 5 10 1 1 180 6 1
refdes=C8
T 13800 72400 5 10 1 1 180 6 1
value=100n
T 13800 72100 5 10 0 0 0 0 1
package=ceramic 50V
}
C 13500 71800 1 0 0 gnd-1.sym
C 17600 71300 1 270 0 capacitor-2.sym
{
T 18000 70600 5 10 1 1 0 0 1
refdes=C19
T 18000 70300 5 10 1 1 0 0 1
value=100u/10V
}
B 4700 72000 2600 2700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4800 74500 9 10 1 0 0 0 1
P1
T 4800 74200 9 10 1 0 0 0 1
P2
T 4800 73900 9 10 1 0 0 0 1
P3
L 5100 75100 5100 72000 3 0 0 0 -1 -1
L 4700 74400 7300 74400 3 0 0 0 -1 -1
L 4700 74100 7300 74100 3 0 0 0 -1 -1
T 5200 74500 9 10 1 0 0 0 1
700mVpp
T 5200 74200 9 10 1 0 0 0 1
700mVpp
T 5200 73900 9 10 1 0 0 0 1
<100mVpp
T 5400 74800 9 10 1 0 0 0 1
AC
T 6500 74800 9 10 1 0 0 0 1
DC
L 7300 75100 5100 75100 3 0 0 0 -1 -1
L 6200 75100 6200 72000 3 0 0 0 -1 -1
T 4800 73600 9 10 1 0 0 0 1
P4
L 4700 73800 7300 73800 3 0 0 0 -1 -1
T 5500 73600 9 10 1 0 0 0 1
0V
L 4700 73500 7300 73500 3 0 0 0 -1 -1
T 6600 74500 9 10 1 0 0 0 1
0V
T 6400 74200 9 10 1 0 0 0 1
P7+0.8V
T 4800 73300 9 10 1 0 0 0 1
P5
T 5300 73300 9 10 1 0 0 0 1
4.2Vpp
T 6500 73300 9 10 1 0 0 0 1
9.9V
L 4700 73200 7300 73200 3 0 0 0 -1 -1
T 4800 73000 9 10 1 0 0 0 1
P6
T 4800 75200 9 10 1 0 0 0 1
With signal at CON1
L 7300 75400 4700 75400 3 0 0 0 -1 -1
L 4700 75400 4700 74700 3 0 0 0 -1 -1
T 6300 73000 9 10 1 0 0 0 1
P7/2+0.5V
T 5300 73000 9 10 1 0 0 0 1
2.5Vpp
L 7300 74700 7300 75400 3 0 0 0 -1 -1
B 7400 72000 2600 2700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 7800 75100 7800 72000 3 0 0 0 -1 -1
L 7400 74400 10000 74400 3 0 0 0 -1 -1
L 7400 74100 10000 74100 3 0 0 0 -1 -1
L 10000 75100 7800 75100 3 0 0 0 -1 -1
L 8900 75100 8900 72000 3 0 0 0 -1 -1
L 7400 73800 10000 73800 3 0 0 0 -1 -1
L 7400 73500 10000 73500 3 0 0 0 -1 -1
L 7400 73200 10000 73200 3 0 0 0 -1 -1
L 10000 75400 7400 75400 3 0 0 0 -1 -1
L 7400 75400 7400 74700 3 0 0 0 -1 -1
L 10000 74700 10000 75400 3 0 0 0 -1 -1
T 7500 74500 9 10 1 0 0 0 1
P1
T 7500 74200 9 10 1 0 0 0 1
P2
T 7500 73900 9 10 1 0 0 0 1
P3
T 8400 74500 9 10 1 0 0 0 1
0V
T 8400 74200 9 10 1 0 0 0 1
0V
T 8400 73900 9 10 1 0 0 0 1
0V
T 8100 74800 9 10 1 0 0 0 1
AC
T 9100 74800 9 10 1 0 0 0 1
DC
T 7500 73600 9 10 1 0 0 0 1
P4
T 9300 74500 9 10 1 0 0 0 1
0V
T 7500 73300 9 10 1 0 0 0 1
P5
T 8400 73300 9 10 1 0 0 0 1
0V
T 9200 73300 9 10 1 0 0 0 1
undef.
T 7500 73000 9 10 1 0 0 0 1
P6
T 7500 75200 9 10 1 0 0 0 1
Without signal at CON1
T 9000 73000 9 10 1 0 0 0 1
P7-0.05V
T 8200 73000 9 10 1 0 0 0 1
2.5Vpp
T 4800 72700 9 10 1 0 0 0 1
P7
T 5300 72700 9 10 1 0 0 0 1
<0.15V
T 6500 72700 9 10 1 0 0 0 1
3-6V
L 4700 72900 7300 72900 3 0 0 0 -1 -1
T 7500 72700 9 10 1 0 0 0 1
P7
T 8400 72700 9 10 1 0 0 0 1
0V
T 9200 72700 9 10 1 0 0 0 1
6.3V
L 7400 72900 10000 72900 3 0 0 0 -1 -1
T 7000 59700 9 10 1 0 0 0 1
ring, pot or around a ferrite stick.
A 4900 60500 92 270 180 3 0 0 0 -1 -1
L 4900 60900 4900 60100 3 0 0 0 -1 -1
L 4900 60900 6400 60900 3 0 0 0 -1 -1
L 6400 60900 6400 60100 3 0 0 0 -1 -1
L 6400 60100 4900 60100 3 0 0 0 -1 -1
L 5000 60100 5000 59900 3 0 0 0 -1 -1
L 5000 59900 5100 59900 3 0 0 0 -1 -1
L 5100 59900 5100 60100 3 0 0 0 -1 -1
L 5200 60100 5200 59900 3 0 0 0 -1 -1
L 5200 59900 5300 59900 3 0 0 0 -1 -1
L 5300 59900 5300 60100 3 0 0 0 -1 -1
L 5400 60100 5400 59900 3 0 0 0 -1 -1
L 5400 59900 5500 59900 3 0 0 0 -1 -1
L 5500 59900 5500 60100 3 0 0 0 -1 -1
L 5600 60100 5600 59900 3 0 0 0 -1 -1
L 5600 59900 5700 59900 3 0 0 0 -1 -1
L 5700 59900 5700 60100 3 0 0 0 -1 -1
L 5800 60100 5800 59900 3 0 0 0 -1 -1
L 5800 59900 5900 59900 3 0 0 0 -1 -1
L 5900 59900 5900 60100 3 0 0 0 -1 -1
L 6000 60100 6000 59900 3 0 0 0 -1 -1
L 6000 59900 6100 59900 3 0 0 0 -1 -1
L 6100 59900 6100 60100 3 0 0 0 -1 -1
L 6200 60100 6200 59900 3 0 0 0 -1 -1
L 6200 59900 6300 59900 3 0 0 0 -1 -1
L 6300 59900 6300 60100 3 0 0 0 -1 -1
L 6300 60900 6300 61100 3 0 0 0 -1 -1
L 6300 61100 6200 61100 3 0 0 0 -1 -1
L 6200 61100 6200 60900 3 0 0 0 -1 -1
L 6100 60900 6100 61100 3 0 0 0 -1 -1
L 6100 61100 6000 61100 3 0 0 0 -1 -1
L 6000 61100 6000 60900 3 0 0 0 -1 -1
L 5900 60900 5900 61100 3 0 0 0 -1 -1
L 5900 61100 5800 61100 3 0 0 0 -1 -1
L 5800 61100 5800 60900 3 0 0 0 -1 -1
L 5700 60900 5700 61100 3 0 0 0 -1 -1
L 5700 61100 5600 61100 3 0 0 0 -1 -1
L 5600 61100 5600 60900 3 0 0 0 -1 -1
L 5500 60900 5500 61100 3 0 0 0 -1 -1
L 5500 61100 5400 61100 3 0 0 0 -1 -1
L 5400 61100 5400 60900 3 0 0 0 -1 -1
L 5300 60900 5300 61100 3 0 0 0 -1 -1
L 5300 61100 5200 61100 3 0 0 0 -1 -1
L 5200 61100 5200 60900 3 0 0 0 -1 -1
L 5100 60900 5100 61100 3 0 0 0 -1 -1
L 5100 61100 5000 61100 3 0 0 0 -1 -1
L 5000 61100 5000 60900 3 0 0 0 -1 -1
T 5300 60400 9 10 1 0 0 0 1
74AC??
T 5000 59700 9 10 1 0 0 0 1
1
T 6200 59700 9 10 1 0 0 0 1
7
T 4900 61200 9 10 1 0 0 0 1
14
T 6200 61200 9 10 1 0 0 0 1
8
L 21463 73905 22137 73905 3 0 0 0 -1 -1
L 21800 74100 21000 73900 3 0 0 0 -1 -1
L 21500 74100 20700 73900 3 0 0 0 -1 -1
L 22100 74100 21300 73900 3 0 0 0 -1 -1
A 21800 74100 389 330 240 3 0 0 0 -1 -1
A 22400 74300 389 330 137 3 0 0 0 -1 -1
L 22140 73901 22735 74105 3 0 0 0 -1 -1
L 21706 74475 22301 74679 3 0 0 0 -1 -1
T 21000 73700 9 10 1 0 0 0 1
B
T 20700 73700 9 10 1 0 0 0 1
C
T 21300 73700 9 10 1 0 0 0 1
E
T 21700 74800 9 10 1 0 0 0 1
2N2222
C 25500 69300 1 180 0 resistor-2.sym
{
T 25000 69400 5 10 1 1 0 0 1
refdes=R12
T 25200 69000 5 10 1 1 180 0 1
value=27k
T 25500 69300 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 25500 68600 1 180 0 resistor-2.sym
{
T 25000 68700 5 10 1 1 0 0 1
refdes=R13
T 25200 68300 5 10 1 1 180 0 1
value=33k
T 25500 68600 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 25500 67900 1 180 0 resistor-2.sym
{
T 25000 68000 5 10 1 1 0 0 1
refdes=R14
T 25200 67600 5 10 1 1 180 0 1
value=47k
T 25500 67900 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 25500 67200 1 180 0 resistor-2.sym
{
T 25000 67300 5 10 1 1 0 0 1
refdes=R15
T 25200 66900 5 10 1 1 180 0 1
value=56k
T 25500 67200 5 10 0 0 0 0 1
package=250mW pref. metallic
}
T 24600 66500 9 10 1 0 0 0 1
For tuning
T 24900 66300 9 10 1 0 0 0 1
R9
B 24500 66200 1100 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 5700 63000 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 5700 63400 4800 63400 3 0 0 0 -1 -1
L 4800 63400 4800 63300 3 0 0 0 -1 -1
L 4800 63300 5700 63300 3 0 0 0 -1 -1
L 5600 63400 5700 63400 3 0 0 0 -1 -1
L 8000 63300 7100 63300 3 0 0 0 -1 -1
L 7100 63400 8000 63400 3 0 0 0 -1 -1
L 8000 63400 8000 63300 3 0 0 0 -1 -1
L 5800 63700 5800 63000 3 0 0 0 -1 -1
L 5900 63700 5900 63000 3 0 0 0 -1 -1
L 6000 63700 6000 63000 3 0 0 0 -1 -1
T 6200 63900 9 10 1 0 0 0 1
DIODE
T 19400 73500 9 10 1 0 0 0 1
Match gains of both transistors to get better performance
T 21700 75000 9 10 1 0 0 0 1
2N3904
L 5763 64705 6437 64705 3 0 0 0 -1 -1
L 6100 64900 5300 64700 3 0 0 0 -1 -1
L 5800 64900 5000 64700 3 0 0 0 -1 -1
L 6400 64900 5600 64700 3 0 0 0 -1 -1
A 6100 64900 389 330 240 3 0 0 0 -1 -1
A 6700 65100 389 330 137 3 0 0 0 -1 -1
L 6440 64701 7035 64905 3 0 0 0 -1 -1
L 6006 65275 6601 65479 3 0 0 0 -1 -1
T 5300 64500 9 10 1 0 0 0 1
B
T 5000 64500 9 10 1 0 0 0 1
E
T 5600 64500 9 10 1 0 0 0 1
C
T 6300 65600 9 10 1 0 0 0 1
BC547
C 16700 72400 1 90 1 npn-3.sym
{
T 16000 71500 5 10 1 1 180 6 1
refdes=Q3
T 15900 71300 5 10 1 1 180 6 1
device=BC547
}
C 16700 71300 1 0 0 npn-3.sym
{
T 17700 71900 5 10 1 1 0 0 1
refdes=Q4
T 17600 71700 5 10 1 1 0 0 1
device=BD139
}
C 22600 71800 1 0 1 npn-3.sym
{
T 22600 72600 5 10 1 1 0 6 1
refdes=Q5
T 22900 72900 5 10 1 1 0 6 1
device=BC547
}
C 26300 72400 1 180 0 resistor-2.sym
{
T 25700 72700 5 10 1 1 0 0 1
refdes=R18
T 25700 72500 5 10 1 1 0 0 1
value=330
T 26300 72400 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 16200 72900 1 180 0 resistor-2.sym
{
T 15500 72500 5 10 1 1 0 0 1
refdes=R8
T 15700 72400 5 10 1 1 180 0 1
value=10k
T 16200 72900 5 10 0 0 0 0 1
package=250mW pref. metallic
}
N 15200 72800 15300 72800 4
C 23500 60900 1 0 0 gnd-1.sym
C 24500 61200 1 90 0 capacitor-1.sym
{
T 24100 61900 5 10 1 1 180 0 1
refdes=C35
T 24100 61500 5 10 1 1 180 0 1
value=1n
T 24500 61200 5 10 0 0 0 0 1
package=ceramic 50V
}
C 25200 61200 1 90 0 capacitor-1.sym
{
T 25100 61800 5 10 1 1 0 0 1
refdes=C36
T 25100 61300 5 10 1 1 0 0 1
value=100n
T 25200 61200 5 10 0 0 0 0 1
package=ceramic 50V
}
T 5300 66200 9 10 1 0 0 0 1
C
T 5000 66200 9 10 1 0 0 0 1
E
T 5600 66200 9 10 1 0 0 0 1
B
T 5100 68600 9 10 1 0 0 0 1
BD139
B 5000 67300 800 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 5400 68000 199 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 5512 67829 5559 67775 3 0 0 0 -1 -1
L 5200 67300 5200 66500 3 0 0 0 -1 -1
L 5400 67300 5400 66500 3 0 0 0 -1 -1
L 5600 67300 5600 66500 3 0 0 0 -1 -1
L 9750 60800 9850 60800 3 0 0 0 -1 -1
L 9850 60800 9850 62900 3 0 0 0 -1 -1
L 9750 60800 9750 62900 3 0 0 0 -1 -1
L 9050 61400 9150 61400 3 0 0 0 -1 -1
L 9150 61400 9150 62900 3 0 0 0 -1 -1
L 9050 61400 9050 62900 3 0 0 0 -1 -1
L 8850 62900 10200 62900 3 0 0 0 -1 -1
L 8850 62900 8850 63100 3 0 0 0 -1 -1
L 8850 63100 10200 63100 3 0 0 0 -1 -1
L 10200 63100 10200 62900 3 0 0 0 -1 -1
L 10050 63100 10050 64400 3 0 0 0 -1 -1
L 8850 63100 8850 64450 3 0 0 0 -1 -1
A 9450 64400 597 0 180 3 0 0 0 -1 -1
L 9100 63750 9100 62200 3 0 0 0 -1 -1
L 9800 63750 9800 62200 3 0 0 0 -1 -1
L 9100 63750 9300 63750 3 0 0 0 -1 -1
L 9300 64150 9300 63350 3 0 0 0 -1 -1
L 9300 63750 9700 64150 3 0 0 0 -1 -1
L 9700 64150 9700 63350 3 0 0 0 -1 -1
L 9700 63350 9300 63750 3 0 0 0 -1 -1
L 9800 63750 9700 63750 3 0 0 0 -1 -1
L 9400 64300 9200 64800 3 0 0 0 -1 -1
L 9200 64800 9200 64500 3 0 0 0 -1 -1
L 9200 64800 9400 64600 3 0 0 0 -1 -1
L 9700 64400 9500 64900 3 0 0 0 -1 -1
L 9500 64900 9500 64600 3 0 0 0 -1 -1
L 9500 64900 9700 64700 3 0 0 0 -1 -1
T 9300 62550 9 10 1 0 0 0 1
LED
T 9200 61550 9 10 1 0 0 0 1
C
T 9600 61050 9 10 1 0 0 0 1
A
T 8400 60850 9 10 1 0 0 0 2
HSDL4220
HSDL4230
T 21150 59750 9 10 1 0 0 0 1
Licenced under GFDL
T 21050 59450 9 10 1 0 0 0 1
1
T 22750 59450 9 10 1 0 0 0 1
1
T 23100 60300 9 20 1 0 0 0 1
Ronja Nebulus
C 20900 71900 1 90 0 zener-4.sym
{
T 21100 72200 5 10 1 1 0 0 1
refdes=D2
T 20900 72000 5 10 1 1 0 0 1
value=7.5V
T 20900 71900 5 10 0 1 0 0 1
device=ZENER
}
C 20600 71600 1 0 0 gnd-1.sym
C 25600 62100 1 270 0 capacitor-2.sym
{
T 26100 61800 5 10 1 1 0 0 1
refdes=C37
T 26100 61600 5 10 1 1 0 0 1
value=10u/10V
}
N 23600 61200 25800 61200 4
C 23900 64000 1 270 0 resistor-2.sym
{
T 23800 63800 5 10 1 1 180 0 1
refdes=R16
T 23500 63400 5 10 1 1 0 0 1
value=27
T 23900 64000 5 10 0 0 0 0 1
package=250mW pref. metallic
}
C 24900 63100 1 90 0 capacitor-1.sym
{
T 24600 63800 5 10 1 1 180 0 1
refdes=C32
T 24600 63400 5 10 1 1 180 0 1
value=1n
T 24900 63100 5 10 0 0 0 0 1
package=ceramic 50V
}
C 25400 63100 1 90 0 capacitor-1.sym
{
T 25300 63700 5 10 1 1 0 0 1
refdes=C33
T 25300 63300 5 10 1 1 0 0 1
value=100n
T 25400 63100 5 10 0 0 0 0 1
package=ceramic 50V
}
C 26500 64000 1 270 0 capacitor-2.sym
{
T 26500 63400 5 10 1 1 0 6 1
refdes=C34
T 26600 63200 5 10 1 1 0 6 1
value=10u/10V
}
N 24000 63100 26700 63100 4
N 23400 64000 26700 64000 4
N 27000 62100 27000 72300 4
N 26300 72300 27000 72300 4
T 25450 59750 9 10 1 0 0 0 1
20061011
T 25450 59450 9 10 1 0 0 0 1
Brain, Clock
C 23100 71400 1 90 0 capacitor-1.sym
{
T 22800 71700 5 10 1 1 180 0 1
refdes=C31
T 22800 71500 5 10 1 1 180 0 1
value=100n
T 23100 71400 5 10 0 0 0 0 1
package=ceramic 50V
}
C 22800 71100 1 0 0 gnd-1.sym
N 15200 71000 15200 73000 4
N 16200 72800 22000 72800 4
C 21900 71500 1 0 0 gnd-1.sym
N 22600 72300 25400 72300 4
N 23600 62100 27000 62100 4
B 6800 59500 7600 1000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 4700 64200 2800 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 4700 66000 1400 2800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 4700 61500 3400 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 4700 59500 2000 1900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 8200 60600 2200 4500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 19300 73300 5200 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 25663 74005 26337 74005 3 0 0 0 -1 -1
L 26000 74200 25200 74000 3 0 0 0 -1 -1
L 25700 74200 24900 74000 3 0 0 0 -1 -1
L 26300 74200 25500 74000 3 0 0 0 -1 -1
A 26000 74200 389 330 240 3 0 0 0 -1 -1
A 26600 74400 389 330 137 3 0 0 0 -1 -1
L 26340 74001 26935 74205 3 0 0 0 -1 -1
L 25906 74575 26501 74779 3 0 0 0 -1 -1
B 24600 73300 2700 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 25000 73800 9 10 1 0 0 0 1
GND
T 24700 73800 9 10 1 0 0 0 1
IN
T 25600 73800 9 10 1 0 0 0 1
OUT
T 25900 74900 9 10 1 0 0 0 1
LM78L05
N 16200 72400 16200 72800 4
C 14600 68300 1 90 0 capacitor-1.sym
{
T 14100 68600 5 10 1 1 180 0 1
value=100n
T 13800 68700 5 10 1 1 0 0 1
refdes=C12
T 14600 68300 5 10 0 0 0 0 1
package=ceramic 50V
}
C 14300 68000 1 0 0 gnd-1.sym
C 15200 68300 1 90 0 capacitor-1.sym
{
T 15600 68600 5 10 1 1 180 0 1
value=100n
T 15300 68700 5 10 1 1 0 0 1
refdes=C13
T 15200 68300 5 10 0 0 0 0 1
package=ceramic 50V
}
C 14900 68000 1 0 0 gnd-1.sym
C 16700 65500 1 90 0 capacitor-1.sym
{
T 16600 65500 5 10 1 1 180 6 1
value=22n
T 16600 65600 5 10 1 1 0 0 1
refdes=C27
T 16700 65500 5 10 0 0 0 0 1
package=ceramic 50V
}
C 16400 65200 1 0 0 gnd-1.sym
C 17800 65500 1 90 0 capacitor-1.sym
{
T 17500 65600 5 10 1 1 180 0 1
value=22n
T 17500 65700 5 10 1 1 0 6 1
refdes=C28
T 17800 65500 5 10 0 0 0 0 1
package=ceramic 50V
}
C 17500 65200 1 0 0 gnd-1.sym
C 15100 66900 1 90 0 capacitor-1.sym
{
T 15600 67300 5 10 1 1 180 0 1
value=100n
T 15200 67400 5 10 1 1 0 0 1
refdes=C15
T 15100 66900 5 10 0 0 0 0 1
package=ceramic 50V
}
C 14800 66600 1 0 0 gnd-1.sym
C 14600 66900 1 90 0 capacitor-1.sym
{
T 14200 67300 5 10 1 1 180 0 1
value=100n
T 14200 67400 5 10 1 1 0 6 1
refdes=C14
T 14600 66900 5 10 0 0 0 0 1
package=ceramic 50V
}
C 14300 66600 1 0 0 gnd-1.sym
N 14400 67800 18800 67800 4
N 13000 67300 13000 71000 4
C 19000 68700 1 270 1 capacitor-1.sym
{
T 19300 68800 5 10 1 1 180 6 1
value=1n
T 19300 68900 5 10 1 1 0 0 1
refdes=C23
T 19000 68700 5 10 0 0 0 0 1
package=ceramic 50V
}
C 19000 66900 1 90 0 capacitor-1.sym
{
T 18700 67000 5 10 1 1 180 0 1
value=22n
T 18700 67100 5 10 1 1 0 6 1
refdes=C26
T 19000 66900 5 10 0 0 0 0 1
package=ceramic 50V
}
C 18700 66600 1 0 0 gnd-1.sym
C 19100 68400 1 0 0 gnd-1.sym
C 18300 68700 1 90 0 capacitor-1.sym
{
T 18400 69100 5 10 1 1 180 6 1
value=1n
T 18400 69200 5 10 1 1 0 0 1
refdes=C22
T 18300 68700 5 10 0 0 0 0 1
package=ceramic 50V
}
C 17800 68700 1 90 0 capacitor-1.sym
{
T 17500 69000 5 10 1 1 180 0 1
value=1n
T 17600 69300 5 10 1 1 0 6 1
refdes=C21
T 17800 68700 5 10 0 0 0 0 1
package=ceramic 50V
}
C 16800 68700 1 90 0 capacitor-1.sym
{
T 16700 69000 5 10 1 1 180 6 1
value=1n
T 16700 69300 5 10 1 1 0 0 1
refdes=C20
T 16800 68700 5 10 0 0 0 0 1
package=ceramic 50V
}
C 16500 68400 1 0 0 gnd-1.sym
C 17500 68400 1 0 0 gnd-1.sym
C 18000 68400 1 0 0 gnd-1.sym
C 17800 66900 1 90 0 capacitor-1.sym
{
T 17700 67000 5 10 1 1 180 6 1
value=22n
T 17700 67100 5 10 1 1 0 0 1
refdes=C25
T 17800 66900 5 10 0 0 0 0 1
package=ceramic 50V
}
C 17500 66600 1 0 0 gnd-1.sym
C 17300 66900 1 90 0 capacitor-1.sym
{
T 16900 67300 5 10 1 1 180 0 1
value=22n
T 16900 67400 5 10 1 1 0 6 1
refdes=C24
T 17300 66900 5 10 0 0 0 0 1
package=ceramic 50V
}
C 17000 66600 1 0 0 gnd-1.sym
C 18400 65500 1 90 0 capacitor-1.sym
{
T 18300 65600 5 10 1 1 180 6 1
value=22n
T 18300 65700 5 10 1 1 0 0 1
refdes=C29
T 18400 65500 5 10 0 0 0 0 1
package=ceramic 50V
}
C 18100 65200 1 0 0 gnd-1.sym
N 14400 69200 16100 69200 4
N 16100 67800 16100 69600 4
N 16100 69600 19200 69600 4
N 21000 61100 21000 68900 4
N 21000 61100 19500 61100 4
N 19500 61100 19500 67300 4
N 16600 63700 16000 63700 4
N 16100 62600 16100 67800 4
N 16700 71800 16700 70900 4
C 16300 70000 1 90 0 capacitor-1.sym
{
T 16200 70300 5 10 1 1 180 6 1
refdes=C17
T 16200 70100 5 10 1 1 180 6 1
value=100n
T 16300 70000 5 10 0 0 0 0 1
package=ceramic 50V
}
C 16000 69700 1 0 0 gnd-1.sym
N 15800 70900 16700 70900 4
N 17300 71300 19200 71300 4
N 15800 64900 15800 70900 4
N 15800 64900 12500 64900 4
N 15200 71800 15700 71800 4
N 13600 73000 17300 73000 4
N 17300 73000 17300 72300 4
N 25400 63000 25400 63100 4
C 4400 59200 0 0 0 title-bordered-A2.sym
L 5550 67866 5603 67813 3 0 0 0 -1 -1
L 5603 67813 5559 67774 3 0 0 0 -1 -1
L 5289 67831 5242 67777 3 0 0 0 -1 -1
L 5251 67868 5198 67815 3 0 0 0 -1 -1
L 5198 67815 5242 67776 3 0 0 0 -1 -1
L 5374 68198 5374 68269 3 0 0 0 -1 -1
L 5374 68270 5424 68270 3 0 0 0 -1 -1
L 5424 68270 5424 68198 3 0 0 0 -1 -1
N 16100 66400 18800 66400 4
N 18800 63300 18800 66400 4
N 10500 68300 10500 69100 4
T 10400 69300 9 10 1 0 0 0 1
P1
N 10900 64000 12500 64000 4
T 10500 63900 9 10 1 0 0 0 1
P2
N 22300 63700 22300 69100 4
C 19600 69900 1 0 0 74power-1.sym
{
T 19900 70800 5 10 1 1 0 0 1
refdes=U1
T 19900 69900 5 10 1 1 0 0 1
device=74AC04
T 19600 69900 5 10 0 0 0 0 1
package=DIL
}
C 20700 69900 1 0 0 74power-1.sym
{
T 21000 70800 5 10 1 1 0 0 1
refdes=U2
T 21000 69900 5 10 1 1 0 0 1
device=74AC04
T 20700 69900 5 10 0 0 0 0 1
package=DIL
}
C 21800 69900 1 0 0 74power-1.sym
{
T 22100 70800 5 10 1 1 0 0 1
refdes=U3
T 22100 69900 5 10 1 1 0 0 1
device=74AC04
T 21800 69900 5 10 0 0 0 0 1
package=DIL
}
C 19700 69500 1 0 0 gnd-1.sym
C 20800 69500 1 0 0 gnd-1.sym
C 21900 69500 1 0 0 gnd-1.sym
N 19200 71000 22000 71000 4
C 19500 66800 1 0 0 7404-4.sym
{
T 19800 66800 5 10 1 1 0 0 1
device=74AC04
T 19800 67700 5 10 1 1 0 0 1
refdes=U1
T 19500 66800 5 10 0 0 0 0 1
slot=2
T 19500 66800 5 10 0 0 0 0 1
package=DIL
}
C 16600 62600 1 0 0 7404-4.sym
{
T 16900 62600 5 10 1 1 0 0 1
device=74AC04
T 16900 63500 5 10 1 1 0 0 1
refdes=U1
T 16600 62600 5 10 0 0 0 0 1
package=DIL
}
C 16600 59700 1 0 0 7404-4.sym
{
T 16900 59700 5 10 1 1 0 0 1
device=74AC04
T 16900 60600 5 10 1 1 0 0 1
refdes=U3
T 16600 59700 5 10 0 0 0 0 1
package=DIL
}
C 16600 61200 1 0 0 7404-4.sym
{
T 16900 61200 5 10 1 1 0 0 1
device=74AC04
T 16900 62100 5 10 1 1 0 0 1
refdes=U2
T 16600 61200 5 10 0 0 0 0 1
package=DIL
}
C 19500 61400 1 0 0 7404-4.sym
{
T 19800 61400 5 10 1 1 0 0 1
device=74AC04
T 19800 62300 5 10 1 1 0 0 1
refdes=U1
T 19500 61400 5 10 0 0 0 0 1
slot=6
T 19500 61400 5 10 0 0 0 0 1
package=DIL
}
C 19500 64100 1 0 0 7404-4.sym
{
T 19800 64100 5 10 1 1 0 0 1
device=74AC04
T 19800 65000 5 10 1 1 0 0 1
refdes=U1
T 19500 64100 5 10 0 0 0 0 1
slot=4
T 19500 64100 5 10 0 0 0 0 1
package=DIL
}
C 19500 62700 1 0 0 7404-4.sym
{
T 19800 62700 5 10 1 1 0 0 1
device=74AC04
T 19800 63600 5 10 1 1 0 0 1
refdes=U1
T 19500 62700 5 10 0 0 0 0 1
slot=5
T 19500 62700 5 10 0 0 0 0 1
package=DIL
}
C 19500 65400 1 0 0 7404-4.sym
{
T 19800 65400 5 10 1 1 0 0 1
device=74AC04
T 19800 66300 5 10 1 1 0 0 1
refdes=U1
T 19500 65400 5 10 0 0 0 0 1
slot=3
T 19500 65400 5 10 0 0 0 0 1
package=DIL
}
C 21000 67800 1 0 0 7404-4.sym
{
T 21300 67800 5 10 1 1 0 0 1
device=74AC04
T 21300 68700 5 10 1 1 0 0 1
refdes=U2
T 21000 67800 5 10 0 0 0 0 1
slot=2
T 21000 67800 5 10 0 0 0 0 1
package=DIL
}
C 21000 66400 1 0 0 7404-4.sym
{
T 21300 66400 5 10 1 1 0 0 1
device=74AC04
T 21000 66400 5 10 0 0 0 0 1
slot=3
T 21300 67300 5 10 1 1 0 0 1
refdes=U2
T 21000 66400 5 10 0 0 0 0 1
package=DIL
}
C 21000 65100 1 0 0 7404-4.sym
{
T 21300 65100 5 10 1 1 0 0 1
device=74AC04
T 21000 65100 5 10 0 0 0 0 1
slot=4
T 21300 66000 5 10 1 1 0 0 1
refdes=U2
T 21000 65100 5 10 0 0 0 0 1
package=DIL
}
C 21000 63700 1 0 0 7404-4.sym
{
T 21300 63700 5 10 1 1 0 0 1
device=74AC04
T 21000 63700 5 10 0 0 0 0 1
slot=5
T 21300 64600 5 10 1 1 0 0 1
refdes=U2
T 21000 63700 5 10 0 0 0 0 1
package=DIL
}
C 21000 62400 1 0 0 7404-4.sym
{
T 21300 62400 5 10 1 1 0 0 1
device=74AC04
T 21000 62400 5 10 0 0 0 0 1
slot=6
T 21300 63300 5 10 1 1 0 0 1
refdes=U2
T 21000 62400 5 10 0 0 0 0 1
package=DIL
}
C 22300 68600 1 0 0 7404-4.sym
{
T 22600 68600 5 10 1 1 0 0 1
device=74AC04
T 22300 68600 5 10 0 0 0 0 1
slot=2
T 22600 69500 5 10 1 1 0 0 1
refdes=U3
T 22300 68600 5 10 0 0 0 0 1
package=DIL
}
C 22300 67200 1 0 0 7404-4.sym
{
T 22600 67200 5 10 1 1 0 0 1
device=74AC04
T 22300 67200 5 10 0 0 0 0 1
slot=3
T 22600 68100 5 10 1 1 0 0 1
refdes=U3
T 22300 67200 5 10 0 0 0 0 1
package=DIL
}
C 22300 65900 1 0 0 7404-4.sym
{
T 22600 65900 5 10 1 1 0 0 1
device=74AC04
T 22300 65900 5 10 0 0 0 0 1
slot=4
T 22600 66800 5 10 1 1 0 0 1
refdes=U3
T 22300 65900 5 10 0 0 0 0 1
package=DIL
}
C 22300 64500 1 0 0 7404-4.sym
{
T 22600 64500 5 10 1 1 0 0 1
device=74AC04
T 22300 64500 5 10 0 0 0 0 1
slot=5
T 22600 65400 5 10 1 1 0 0 1
refdes=U3
T 22300 64500 5 10 0 0 0 0 1
package=DIL
}
C 22300 63200 1 0 0 7404-4.sym
{
T 22600 63200 5 10 1 1 0 0 1
device=74AC04
T 22300 63200 5 10 0 0 0 0 1
slot=6
T 22600 64100 5 10 1 1 0 0 1
refdes=U3
T 22300 63200 5 10 0 0 0 0 1
package=DIL
}
N 19200 69600 19200 72000 4
N 15100 63700 15100 63100 4
T 15000 62900 9 10 1 0 0 0 1
P5
N 23400 65000 24100 65000 4
T 24300 64900 9 10 1 0 0 0 1
P8
N 18900 62400 18900 61600 4
T 18800 61400 9 10 1 0 0 0 1
P6
N 10800 62700 13600 62700 4
T 10700 62500 9 10 1 0 0 0 1
P3
T 14100 62400 9 10 1 0 0 0 1
P4
T 19100 72200 9 10 1 0 0 0 1
P7
N 24500 72300 24500 71900 4
T 24400 71700 9 10 1 0 0 0 1
P9
L 4700 72600 7300 72600 3 0 0 0 -1 -1
L 7400 72600 10000 72600 3 0 0 0 -1 -1
T 4800 72400 9 10 1 0 0 0 1
P8
T 5300 72400 9 10 1 0 0 0 1
1.8V
T 6500 72400 9 10 1 0 0 0 1
3.2V
T 7500 72400 9 10 1 0 0 0 1
P8
T 8400 72400 9 10 1 0 0 0 1
0V
T 9200 72400 9 10 1 0 0 0 1
0V
T 4700 71400 9 10 1 0 0 0 2
AC values to be ignored by ordinary user - they are for oscilloscope.
They are so fast that multimeter doesn't show them.
T 9100 74200 9 10 1 0 0 0 1
P7+0.8V
T 6600 73900 9 10 1 0 0 0 1
P7
T 9100 73900 9 10 1 0 0 0 1
P7
T 9100 73600 9 10 1 0 0 0 1
P7+0.8V
T 6400 73600 9 10 1 0 0 0 1
P7+0.8V
L 4700 72300 7300 72300 3 0 0 0 -1 -1
L 7400 72300 10000 72300 3 0 0 0 -1 -1
T 7500 72100 9 10 1 0 0 0 1
P9
T 4800 72100 9 10 1 0 0 0 1
P9
T 6500 72100 9 10 1 0 0 0 1
0.6V
T 9200 72100 9 10 1 0 0 0 1
0.6V
T 5500 72100 9 10 1 0 0 0 1
0V
T 8400 72100 9 10 1 0 0 0 1
0V
T 8400 73600 9 10 1 0 0 0 1
0V
L 6600 61700 6600 62100 3 0 0 0 -1 -1
L 6600 61700 6300 61900 3 0 0 0 -1 -1
T 2700 65600 5 10 0 0 0 0 1
device=DIODE
L 6300 61900 6600 62100 3 0 0 0 -1 -1
L 6300 61700 6300 62100 3 0 0 0 -1 -1
P 6900 61900 6700 61900 1 0 0
{
T 6800 61850 5 8 0 1 180 0 1
pinnumber=1
T 6800 61850 5 8 0 0 180 0 1
pinseq=1
}
P 6000 61900 6200 61900 1 0 0
{
T 6200 61850 5 8 0 1 180 0 1
pinnumber=2
T 6200 61850 5 8 0 0 180 0 1
pinseq=2
}
L 6200 61900 6300 61900 3 0 0 0 -1 -1
L 6600 61900 6700 61900 3 0 0 0 -1 -1
L 6300 61700 6400 61700 3 0 0 0 -1 -1
L 6600 62400 6600 62800 3 0 0 0 -1 -1
L 6600 62400 6300 62600 3 0 0 0 -1 -1
T 1500 65500 5 10 0 0 0 0 1
device=DIODE
L 6300 62600 6600 62800 3 0 0 0 -1 -1
L 6300 62400 6300 62800 3 0 0 0 -1 -1
P 6900 62600 6700 62600 1 0 0
{
T 6800 62550 5 8 0 1 180 0 1
pinnumber=1
T 6800 62550 5 8 0 0 180 0 1
pinseq=1
}
P 6000 62600 6200 62600 1 0 0
{
T 6200 62550 5 8 0 1 180 0 1
pinnumber=2
T 6200 62550 5 8 0 0 180 0 1
pinseq=2
}
L 6200 62600 6300 62600 3 0 0 0 -1 -1
L 6600 62600 6700 62600 3 0 0 0 -1 -1
