
out/TestI2C.elf:     file format elf32-littlearm


Disassembly of section .text:

080001e4 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80001e4:	2100      	movs	r1, #0
  b     LoopCopyDataInit
 80001e6:	e003      	b.n	80001f0 <LoopCopyDataInit>

080001e8 <CopyDataInit>:

CopyDataInit:
  ldr   r3, =_sidata
 80001e8:	4b0a      	ldr	r3, [pc, #40]	; (8000214 <LoopFillZerobss+0x10>)
  ldr   r3, [r3, r1]
 80001ea:	585b      	ldr	r3, [r3, r1]
  str   r3, [r0, r1]
 80001ec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80001ee:	3104      	adds	r1, #4

080001f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr   r0, =_sdata
 80001f0:	4809      	ldr	r0, [pc, #36]	; (8000218 <LoopFillZerobss+0x14>)
  ldr   r3, =_edata
 80001f2:	4b0a      	ldr	r3, [pc, #40]	; (800021c <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 80001f4:	1842      	adds	r2, r0, r1
  cmp   r2, r3
 80001f6:	429a      	cmp	r2, r3
  bcc   CopyDataInit
 80001f8:	d3f6      	bcc.n	80001e8 <CopyDataInit>
  ldr   r2, =_sbss
 80001fa:	4a09      	ldr	r2, [pc, #36]	; (8000220 <LoopFillZerobss+0x1c>)
  b     LoopFillZerobss
 80001fc:	e002      	b.n	8000204 <LoopFillZerobss>

080001fe <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80001fe:	2300      	movs	r3, #0
  str   r3, [r2], #4
 8000200:	f842 3b04 	str.w	r3, [r2], #4

08000204 <LoopFillZerobss>:

LoopFillZerobss:
  ldr   r3, = _ebss
 8000204:	4b07      	ldr	r3, [pc, #28]	; (8000224 <LoopFillZerobss+0x20>)
  cmp   r2, r3
 8000206:	429a      	cmp	r2, r3
  bcc   FillZerobss
 8000208:	d3f9      	bcc.n	80001fe <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800020a:	f000 f837 	bl	800027c <SystemInit>
/* Call the application's entry point.*/
  bl    main
 800020e:	f001 f96f 	bl	80014f0 <main>
  bx    lr
 8000212:	4770      	bx	lr
 8000214:	08001cac 	.word	0x08001cac
 8000218:	20000000 	.word	0x20000000
 800021c:	20000014 	.word	0x20000014
 8000220:	20000014 	.word	0x20000014
 8000224:	20000014 	.word	0x20000014

08000228 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000228:	e7fe      	b.n	8000228 <ADC1_2_IRQHandler>
	...

0800022c <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800022c:	b480      	push	{r7}
 800022e:	af00      	add	r7, sp, #0
}
 8000230:	46bd      	mov	sp, r7
 8000232:	bc80      	pop	{r7}
 8000234:	4770      	bx	lr
 8000236:	bf00      	nop

08000238 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 800023c:	e7fe      	b.n	800023c <HardFault_Handler+0x4>
 800023e:	bf00      	nop

08000240 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000244:	e7fe      	b.n	8000244 <MemManage_Handler+0x4>
 8000246:	bf00      	nop

08000248 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 800024c:	e7fe      	b.n	800024c <BusFault_Handler+0x4>
 800024e:	bf00      	nop

08000250 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000250:	b480      	push	{r7}
 8000252:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000254:	e7fe      	b.n	8000254 <UsageFault_Handler+0x4>
 8000256:	bf00      	nop

08000258 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
}
 800025c:	46bd      	mov	sp, r7
 800025e:	bc80      	pop	{r7}
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop

08000264 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000264:	b480      	push	{r7}
 8000266:	af00      	add	r7, sp, #0
}
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
}
 8000274:	46bd      	mov	sp, r7
 8000276:	bc80      	pop	{r7}
 8000278:	4770      	bx	lr
 800027a:	bf00      	nop

0800027c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000280:	4b1a      	ldr	r3, [pc, #104]	; (80002ec <SystemInit+0x70>)
 8000282:	4a1a      	ldr	r2, [pc, #104]	; (80002ec <SystemInit+0x70>)
 8000284:	6812      	ldr	r2, [r2, #0]
 8000286:	f042 0201 	orr.w	r2, r2, #1
 800028a:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
 800028c:	4a17      	ldr	r2, [pc, #92]	; (80002ec <SystemInit+0x70>)
 800028e:	4b17      	ldr	r3, [pc, #92]	; (80002ec <SystemInit+0x70>)
 8000290:	6859      	ldr	r1, [r3, #4]
 8000292:	4b17      	ldr	r3, [pc, #92]	; (80002f0 <SystemInit+0x74>)
 8000294:	ea01 0303 	and.w	r3, r1, r3
 8000298:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800029a:	4a14      	ldr	r2, [pc, #80]	; (80002ec <SystemInit+0x70>)
 800029c:	4b13      	ldr	r3, [pc, #76]	; (80002ec <SystemInit+0x70>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80002a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80002a8:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002aa:	4b10      	ldr	r3, [pc, #64]	; (80002ec <SystemInit+0x70>)
 80002ac:	4a0f      	ldr	r2, [pc, #60]	; (80002ec <SystemInit+0x70>)
 80002ae:	6812      	ldr	r2, [r2, #0]
 80002b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80002b4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80002b6:	4b0d      	ldr	r3, [pc, #52]	; (80002ec <SystemInit+0x70>)
 80002b8:	4a0c      	ldr	r2, [pc, #48]	; (80002ec <SystemInit+0x70>)
 80002ba:	6852      	ldr	r2, [r2, #4]
 80002bc:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80002c0:	605a      	str	r2, [r3, #4]

#ifdef STM32F10X_CL
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEBFFFFFF;
 80002c2:	4b0a      	ldr	r3, [pc, #40]	; (80002ec <SystemInit+0x70>)
 80002c4:	4a09      	ldr	r2, [pc, #36]	; (80002ec <SystemInit+0x70>)
 80002c6:	6812      	ldr	r2, [r2, #0]
 80002c8:	f022 52a0 	bic.w	r2, r2, #335544320	; 0x14000000
 80002cc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000;
 80002ce:	4b07      	ldr	r3, [pc, #28]	; (80002ec <SystemInit+0x70>)
 80002d0:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 80002d4:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
 80002d6:	4b05      	ldr	r3, [pc, #20]	; (80002ec <SystemInit+0x70>)
 80002d8:	f04f 0200 	mov.w	r2, #0
 80002dc:	62da      	str	r2, [r3, #44]	; 0x2c
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 80002de:	f000 f80b 	bl	80002f8 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80002e2:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <SystemInit+0x78>)
 80002e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80002e8:	609a      	str	r2, [r3, #8]
#endif 
}
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	40021000 	.word	0x40021000
 80002f0:	f0ff0000 	.word	0xf0ff0000
 80002f4:	e000ed00 	.word	0xe000ed00

080002f8 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 80002fc:	f000 f802 	bl	8000304 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop

08000304 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800030a:	f04f 0300 	mov.w	r3, #0
 800030e:	607b      	str	r3, [r7, #4]
 8000310:	f04f 0300 	mov.w	r3, #0
 8000314:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000316:	4b49      	ldr	r3, [pc, #292]	; (800043c <SetSysClockTo72+0x138>)
 8000318:	4a48      	ldr	r2, [pc, #288]	; (800043c <SetSysClockTo72+0x138>)
 800031a:	6812      	ldr	r2, [r2, #0]
 800031c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000320:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000322:	4b46      	ldr	r3, [pc, #280]	; (800043c <SetSysClockTo72+0x138>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800032a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	f103 0301 	add.w	r3, r3, #1
 8000332:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000334:	683b      	ldr	r3, [r7, #0]
 8000336:	2b00      	cmp	r3, #0
 8000338:	d103      	bne.n	8000342 <SetSysClockTo72+0x3e>
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000340:	d1ef      	bne.n	8000322 <SetSysClockTo72+0x1e>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000342:	4b3e      	ldr	r3, [pc, #248]	; (800043c <SetSysClockTo72+0x138>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800034a:	2b00      	cmp	r3, #0
 800034c:	d003      	beq.n	8000356 <SetSysClockTo72+0x52>
  {
    HSEStatus = (uint32_t)0x01;
 800034e:	f04f 0301 	mov.w	r3, #1
 8000352:	603b      	str	r3, [r7, #0]
 8000354:	e002      	b.n	800035c <SetSysClockTo72+0x58>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000356:	f04f 0300 	mov.w	r3, #0
 800035a:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800035c:	683b      	ldr	r3, [r7, #0]
 800035e:	2b01      	cmp	r3, #1
 8000360:	d167      	bne.n	8000432 <SetSysClockTo72+0x12e>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000362:	4b37      	ldr	r3, [pc, #220]	; (8000440 <SetSysClockTo72+0x13c>)
 8000364:	4a36      	ldr	r2, [pc, #216]	; (8000440 <SetSysClockTo72+0x13c>)
 8000366:	6812      	ldr	r2, [r2, #0]
 8000368:	f042 0210 	orr.w	r2, r2, #16
 800036c:	601a      	str	r2, [r3, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 800036e:	4b34      	ldr	r3, [pc, #208]	; (8000440 <SetSysClockTo72+0x13c>)
 8000370:	4a33      	ldr	r2, [pc, #204]	; (8000440 <SetSysClockTo72+0x13c>)
 8000372:	6812      	ldr	r2, [r2, #0]
 8000374:	f022 0203 	bic.w	r2, r2, #3
 8000378:	601a      	str	r2, [r3, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 800037a:	4b31      	ldr	r3, [pc, #196]	; (8000440 <SetSysClockTo72+0x13c>)
 800037c:	4a30      	ldr	r2, [pc, #192]	; (8000440 <SetSysClockTo72+0x13c>)
 800037e:	6812      	ldr	r2, [r2, #0]
 8000380:	f042 0202 	orr.w	r2, r2, #2
 8000384:	601a      	str	r2, [r3, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000386:	4b2d      	ldr	r3, [pc, #180]	; (800043c <SetSysClockTo72+0x138>)
 8000388:	4a2c      	ldr	r2, [pc, #176]	; (800043c <SetSysClockTo72+0x138>)
 800038a:	6852      	ldr	r2, [r2, #4]
 800038c:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800038e:	4b2b      	ldr	r3, [pc, #172]	; (800043c <SetSysClockTo72+0x138>)
 8000390:	4a2a      	ldr	r2, [pc, #168]	; (800043c <SetSysClockTo72+0x138>)
 8000392:	6852      	ldr	r2, [r2, #4]
 8000394:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000396:	4b29      	ldr	r3, [pc, #164]	; (800043c <SetSysClockTo72+0x138>)
 8000398:	4a28      	ldr	r2, [pc, #160]	; (800043c <SetSysClockTo72+0x138>)
 800039a:	6852      	ldr	r2, [r2, #4]
 800039c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80003a0:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_CL
    /* Configure PLLs ------------------------------------------------------*/
    /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
    /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
        
    RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 80003a2:	4a26      	ldr	r2, [pc, #152]	; (800043c <SetSysClockTo72+0x138>)
 80003a4:	4b25      	ldr	r3, [pc, #148]	; (800043c <SetSysClockTo72+0x138>)
 80003a6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80003a8:	4b26      	ldr	r3, [pc, #152]	; (8000444 <SetSysClockTo72+0x140>)
 80003aa:	ea01 0303 	and.w	r3, r1, r3
 80003ae:	62d3      	str	r3, [r2, #44]	; 0x2c
                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
    RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 80003b0:	4a22      	ldr	r2, [pc, #136]	; (800043c <SetSysClockTo72+0x138>)
 80003b2:	4b22      	ldr	r3, [pc, #136]	; (800043c <SetSysClockTo72+0x138>)
 80003b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003b6:	f443 3382 	orr.w	r3, r3, #66560	; 0x10400
 80003ba:	f443 7311 	orr.w	r3, r3, #580	; 0x244
 80003be:	62d3      	str	r3, [r2, #44]	; 0x2c
                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
  
    /* Enable PLL2 */
    RCC->CR |= RCC_CR_PLL2ON;
 80003c0:	4b1e      	ldr	r3, [pc, #120]	; (800043c <SetSysClockTo72+0x138>)
 80003c2:	4a1e      	ldr	r2, [pc, #120]	; (800043c <SetSysClockTo72+0x138>)
 80003c4:	6812      	ldr	r2, [r2, #0]
 80003c6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80003ca:	601a      	str	r2, [r3, #0]
    /* Wait till PLL2 is ready */
    while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 80003cc:	bf00      	nop
 80003ce:	4b1b      	ldr	r3, [pc, #108]	; (800043c <SetSysClockTo72+0x138>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d0f9      	beq.n	80003ce <SetSysClockTo72+0xca>
    {
    }
    
   
    /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 80003da:	4b18      	ldr	r3, [pc, #96]	; (800043c <SetSysClockTo72+0x138>)
 80003dc:	4a17      	ldr	r2, [pc, #92]	; (800043c <SetSysClockTo72+0x138>)
 80003de:	6852      	ldr	r2, [r2, #4]
 80003e0:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80003e4:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 80003e6:	4b15      	ldr	r3, [pc, #84]	; (800043c <SetSysClockTo72+0x138>)
 80003e8:	4a14      	ldr	r2, [pc, #80]	; (800043c <SetSysClockTo72+0x138>)
 80003ea:	6852      	ldr	r2, [r2, #4]
 80003ec:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 80003f0:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80003f2:	4b12      	ldr	r3, [pc, #72]	; (800043c <SetSysClockTo72+0x138>)
 80003f4:	4a11      	ldr	r2, [pc, #68]	; (800043c <SetSysClockTo72+0x138>)
 80003f6:	6812      	ldr	r2, [r2, #0]
 80003f8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80003fc:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80003fe:	bf00      	nop
 8000400:	4b0e      	ldr	r3, [pc, #56]	; (800043c <SetSysClockTo72+0x138>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000408:	2b00      	cmp	r3, #0
 800040a:	d0f9      	beq.n	8000400 <SetSysClockTo72+0xfc>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800040c:	4b0b      	ldr	r3, [pc, #44]	; (800043c <SetSysClockTo72+0x138>)
 800040e:	4a0b      	ldr	r2, [pc, #44]	; (800043c <SetSysClockTo72+0x138>)
 8000410:	6852      	ldr	r2, [r2, #4]
 8000412:	f022 0203 	bic.w	r2, r2, #3
 8000416:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000418:	4b08      	ldr	r3, [pc, #32]	; (800043c <SetSysClockTo72+0x138>)
 800041a:	4a08      	ldr	r2, [pc, #32]	; (800043c <SetSysClockTo72+0x138>)
 800041c:	6852      	ldr	r2, [r2, #4]
 800041e:	f042 0202 	orr.w	r2, r2, #2
 8000422:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000424:	bf00      	nop
 8000426:	4b05      	ldr	r3, [pc, #20]	; (800043c <SetSysClockTo72+0x138>)
 8000428:	685b      	ldr	r3, [r3, #4]
 800042a:	f003 030c 	and.w	r3, r3, #12
 800042e:	2b08      	cmp	r3, #8
 8000430:	d1f9      	bne.n	8000426 <SetSysClockTo72+0x122>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000432:	f107 070c 	add.w	r7, r7, #12
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr
 800043c:	40021000 	.word	0x40021000
 8000440:	40022000 	.word	0x40022000
 8000444:	fffef000 	.word	0xfffef000

08000448 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000448:	b480      	push	{r7}
 800044a:	b087      	sub	sp, #28
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000450:	f04f 0300 	mov.w	r3, #0
 8000454:	617b      	str	r3, [r7, #20]
 8000456:	f04f 0300 	mov.w	r3, #0
 800045a:	613b      	str	r3, [r7, #16]
 800045c:	f04f 030f 	mov.w	r3, #15
 8000460:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	78db      	ldrb	r3, [r3, #3]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d03f      	beq.n	80004ea <NVIC_Init+0xa2>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800046a:	4b2b      	ldr	r3, [pc, #172]	; (8000518 <NVIC_Init+0xd0>)
 800046c:	68db      	ldr	r3, [r3, #12]
 800046e:	ea6f 0303 	mvn.w	r3, r3
 8000472:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000476:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800047a:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800047c:	697b      	ldr	r3, [r7, #20]
 800047e:	f1c3 0304 	rsb	r3, r3, #4
 8000482:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000484:	697b      	ldr	r3, [r7, #20]
 8000486:	68fa      	ldr	r2, [r7, #12]
 8000488:	fa22 f303 	lsr.w	r3, r2, r3
 800048c:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	785b      	ldrb	r3, [r3, #1]
 8000492:	461a      	mov	r2, r3
 8000494:	693b      	ldr	r3, [r7, #16]
 8000496:	fa02 f303 	lsl.w	r3, r2, r3
 800049a:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	789b      	ldrb	r3, [r3, #2]
 80004a0:	461a      	mov	r2, r3
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	ea02 0303 	and.w	r3, r2, r3
 80004a8:	697a      	ldr	r2, [r7, #20]
 80004aa:	ea42 0303 	orr.w	r3, r2, r3
 80004ae:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80004b0:	697b      	ldr	r3, [r7, #20]
 80004b2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80004b6:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80004b8:	4918      	ldr	r1, [pc, #96]	; (800051c <NVIC_Init+0xd4>)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	697a      	ldr	r2, [r7, #20]
 80004c0:	b2d2      	uxtb	r2, r2
 80004c2:	18cb      	adds	r3, r1, r3
 80004c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80004c8:	4b14      	ldr	r3, [pc, #80]	; (800051c <NVIC_Init+0xd4>)
 80004ca:	687a      	ldr	r2, [r7, #4]
 80004cc:	7812      	ldrb	r2, [r2, #0]
 80004ce:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80004d2:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80004d4:	6879      	ldr	r1, [r7, #4]
 80004d6:	7809      	ldrb	r1, [r1, #0]
 80004d8:	f001 011f 	and.w	r1, r1, #31
 80004dc:	f04f 0001 	mov.w	r0, #1
 80004e0:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80004e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80004e8:	e011      	b.n	800050e <NVIC_Init+0xc6>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80004ea:	4b0c      	ldr	r3, [pc, #48]	; (800051c <NVIC_Init+0xd4>)
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	7812      	ldrb	r2, [r2, #0]
 80004f0:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80004f4:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80004f6:	6879      	ldr	r1, [r7, #4]
 80004f8:	7809      	ldrb	r1, [r1, #0]
 80004fa:	f001 011f 	and.w	r1, r1, #31
 80004fe:	f04f 0001 	mov.w	r0, #1
 8000502:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000506:	f102 0220 	add.w	r2, r2, #32
 800050a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800050e:	f107 071c 	add.w	r7, r7, #28
 8000512:	46bd      	mov	sp, r7
 8000514:	bc80      	pop	{r7}
 8000516:	4770      	bx	lr
 8000518:	e000ed00 	.word	0xe000ed00
 800051c:	e000e100 	.word	0xe000e100

08000520 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000520:	b480      	push	{r7}
 8000522:	b089      	sub	sp, #36	; 0x24
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800052a:	f04f 0300 	mov.w	r3, #0
 800052e:	61fb      	str	r3, [r7, #28]
 8000530:	f04f 0300 	mov.w	r3, #0
 8000534:	613b      	str	r3, [r7, #16]
 8000536:	f04f 0300 	mov.w	r3, #0
 800053a:	61bb      	str	r3, [r7, #24]
 800053c:	f04f 0300 	mov.w	r3, #0
 8000540:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000542:	f04f 0300 	mov.w	r3, #0
 8000546:	617b      	str	r3, [r7, #20]
 8000548:	f04f 0300 	mov.w	r3, #0
 800054c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800054e:	683b      	ldr	r3, [r7, #0]
 8000550:	78db      	ldrb	r3, [r3, #3]
 8000552:	f003 030f 	and.w	r3, r3, #15
 8000556:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	78db      	ldrb	r3, [r3, #3]
 800055c:	f003 0310 	and.w	r3, r3, #16
 8000560:	2b00      	cmp	r3, #0
 8000562:	d005      	beq.n	8000570 <GPIO_Init+0x50>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	789b      	ldrb	r3, [r3, #2]
 8000568:	69fa      	ldr	r2, [r7, #28]
 800056a:	ea42 0303 	orr.w	r3, r2, r3
 800056e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	881b      	ldrh	r3, [r3, #0]
 8000574:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8000578:	2b00      	cmp	r3, #0
 800057a:	d051      	beq.n	8000620 <GPIO_Init+0x100>
  {
    tmpreg = GPIOx->CRL;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	61bb      	str	r3, [r7, #24]
 8000588:	e044      	b.n	8000614 <GPIO_Init+0xf4>
    {
      pos = ((uint32_t)0x01) << pinpos;
 800058a:	69bb      	ldr	r3, [r7, #24]
 800058c:	f04f 0201 	mov.w	r2, #1
 8000590:	fa02 f303 	lsl.w	r3, r2, r3
 8000594:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	881b      	ldrh	r3, [r3, #0]
 800059a:	461a      	mov	r2, r3
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	ea02 0303 	and.w	r3, r2, r3
 80005a2:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	429a      	cmp	r2, r3
 80005aa:	d12f      	bne.n	800060c <GPIO_Init+0xec>
      {
        pos = pinpos << 2;
 80005ac:	69bb      	ldr	r3, [r7, #24]
 80005ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80005b2:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	f04f 020f 	mov.w	r2, #15
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	ea6f 0303 	mvn.w	r3, r3
 80005c6:	697a      	ldr	r2, [r7, #20]
 80005c8:	ea02 0303 	and.w	r3, r2, r3
 80005cc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	69fa      	ldr	r2, [r7, #28]
 80005d2:	fa02 f303 	lsl.w	r3, r2, r3
 80005d6:	697a      	ldr	r2, [r7, #20]
 80005d8:	ea42 0303 	orr.w	r3, r2, r3
 80005dc:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	78db      	ldrb	r3, [r3, #3]
 80005e2:	2b28      	cmp	r3, #40	; 0x28
 80005e4:	d107      	bne.n	80005f6 <GPIO_Init+0xd6>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80005e6:	69bb      	ldr	r3, [r7, #24]
 80005e8:	f04f 0201 	mov.w	r2, #1
 80005ec:	fa02 f203 	lsl.w	r2, r2, r3
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	615a      	str	r2, [r3, #20]
 80005f4:	e00a      	b.n	800060c <GPIO_Init+0xec>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	78db      	ldrb	r3, [r3, #3]
 80005fa:	2b48      	cmp	r3, #72	; 0x48
 80005fc:	d106      	bne.n	800060c <GPIO_Init+0xec>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80005fe:	69bb      	ldr	r3, [r7, #24]
 8000600:	f04f 0201 	mov.w	r2, #1
 8000604:	fa02 f203 	lsl.w	r2, r2, r3
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800060c:	69bb      	ldr	r3, [r7, #24]
 800060e:	f103 0301 	add.w	r3, r3, #1
 8000612:	61bb      	str	r3, [r7, #24]
 8000614:	69bb      	ldr	r3, [r7, #24]
 8000616:	2b07      	cmp	r3, #7
 8000618:	d9b7      	bls.n	800058a <GPIO_Init+0x6a>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	697a      	ldr	r2, [r7, #20]
 800061e:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	881b      	ldrh	r3, [r3, #0]
 8000624:	2bff      	cmp	r3, #255	; 0xff
 8000626:	d956      	bls.n	80006d6 <GPIO_Init+0x1b6>
  {
    tmpreg = GPIOx->CRH;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	685b      	ldr	r3, [r3, #4]
 800062c:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800062e:	f04f 0300 	mov.w	r3, #0
 8000632:	61bb      	str	r3, [r7, #24]
 8000634:	e049      	b.n	80006ca <GPIO_Init+0x1aa>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000636:	69bb      	ldr	r3, [r7, #24]
 8000638:	f103 0308 	add.w	r3, r3, #8
 800063c:	f04f 0201 	mov.w	r2, #1
 8000640:	fa02 f303 	lsl.w	r3, r2, r3
 8000644:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	881b      	ldrh	r3, [r3, #0]
 800064a:	461a      	mov	r2, r3
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	ea02 0303 	and.w	r3, r2, r3
 8000652:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000654:	693a      	ldr	r2, [r7, #16]
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	429a      	cmp	r2, r3
 800065a:	d132      	bne.n	80006c2 <GPIO_Init+0x1a2>
      {
        pos = pinpos << 2;
 800065c:	69bb      	ldr	r3, [r7, #24]
 800065e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000662:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	f04f 020f 	mov.w	r2, #15
 800066a:	fa02 f303 	lsl.w	r3, r2, r3
 800066e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000670:	68bb      	ldr	r3, [r7, #8]
 8000672:	ea6f 0303 	mvn.w	r3, r3
 8000676:	697a      	ldr	r2, [r7, #20]
 8000678:	ea02 0303 	and.w	r3, r2, r3
 800067c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	69fa      	ldr	r2, [r7, #28]
 8000682:	fa02 f303 	lsl.w	r3, r2, r3
 8000686:	697a      	ldr	r2, [r7, #20]
 8000688:	ea42 0303 	orr.w	r3, r2, r3
 800068c:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	78db      	ldrb	r3, [r3, #3]
 8000692:	2b28      	cmp	r3, #40	; 0x28
 8000694:	d108      	bne.n	80006a8 <GPIO_Init+0x188>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000696:	69bb      	ldr	r3, [r7, #24]
 8000698:	f103 0308 	add.w	r3, r3, #8
 800069c:	f04f 0201 	mov.w	r2, #1
 80006a0:	fa02 f203 	lsl.w	r2, r2, r3
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	78db      	ldrb	r3, [r3, #3]
 80006ac:	2b48      	cmp	r3, #72	; 0x48
 80006ae:	d108      	bne.n	80006c2 <GPIO_Init+0x1a2>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80006b0:	69bb      	ldr	r3, [r7, #24]
 80006b2:	f103 0308 	add.w	r3, r3, #8
 80006b6:	f04f 0201 	mov.w	r2, #1
 80006ba:	fa02 f203 	lsl.w	r2, r2, r3
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80006c2:	69bb      	ldr	r3, [r7, #24]
 80006c4:	f103 0301 	add.w	r3, r3, #1
 80006c8:	61bb      	str	r3, [r7, #24]
 80006ca:	69bb      	ldr	r3, [r7, #24]
 80006cc:	2b07      	cmp	r3, #7
 80006ce:	d9b2      	bls.n	8000636 <GPIO_Init+0x116>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	697a      	ldr	r2, [r7, #20]
 80006d4:	605a      	str	r2, [r3, #4]
  }
}
 80006d6:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr

080006e0 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b085      	sub	sp, #20
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	460b      	mov	r3, r1
 80006ea:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80006ec:	f04f 0300 	mov.w	r3, #0
 80006f0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	689a      	ldr	r2, [r3, #8]
 80006f6:	887b      	ldrh	r3, [r7, #2]
 80006f8:	ea02 0303 	and.w	r3, r2, r3
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d003      	beq.n	8000708 <GPIO_ReadInputDataBit+0x28>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000700:	f04f 0301 	mov.w	r3, #1
 8000704:	73fb      	strb	r3, [r7, #15]
 8000706:	e002      	b.n	800070e <GPIO_ReadInputDataBit+0x2e>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000708:	f04f 0300 	mov.w	r3, #0
 800070c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800070e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000710:	4618      	mov	r0, r3
 8000712:	f107 0714 	add.w	r7, r7, #20
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr

0800071c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	460b      	mov	r3, r1
 8000726:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8000728:	887a      	ldrh	r2, [r7, #2]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	611a      	str	r2, [r3, #16]
}
 800072e:	f107 070c 	add.w	r7, r7, #12
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr

08000738 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	460b      	mov	r3, r1
 8000742:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000744:	887a      	ldrh	r2, [r7, #2]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	615a      	str	r2, [r3, #20]
}
 800074a:	f107 070c 	add.w	r7, r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr

08000754 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 8000754:	b480      	push	{r7}
 8000756:	b087      	sub	sp, #28
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	460b      	mov	r3, r1
 800075e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 8000760:	f04f 0300 	mov.w	r3, #0
 8000764:	613b      	str	r3, [r7, #16]
 8000766:	f04f 0300 	mov.w	r3, #0
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	f04f 0300 	mov.w	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
 8000772:	f04f 0300 	mov.w	r3, #0
 8000776:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2b00      	cmp	r3, #0
 800077c:	da03      	bge.n	8000786 <GPIO_PinRemapConfig+0x32>
  {
    tmpreg = AFIO->MAPR2;
 800077e:	4b35      	ldr	r3, [pc, #212]	; (8000854 <GPIO_PinRemapConfig+0x100>)
 8000780:	69db      	ldr	r3, [r3, #28]
 8000782:	617b      	str	r3, [r7, #20]
 8000784:	e002      	b.n	800078c <GPIO_PinRemapConfig+0x38>
  }
  else
  {
    tmpreg = AFIO->MAPR;
 8000786:	4b33      	ldr	r3, [pc, #204]	; (8000854 <GPIO_PinRemapConfig+0x100>)
 8000788:	685b      	ldr	r3, [r3, #4]
 800078a:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000792:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000796:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800079e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80007a2:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80007aa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80007ae:	d10a      	bne.n	80007c6 <GPIO_PinRemapConfig+0x72>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80007b6:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80007b8:	4b26      	ldr	r3, [pc, #152]	; (8000854 <GPIO_PinRemapConfig+0x100>)
 80007ba:	4a26      	ldr	r2, [pc, #152]	; (8000854 <GPIO_PinRemapConfig+0x100>)
 80007bc:	6852      	ldr	r2, [r2, #4]
 80007be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80007c2:	605a      	str	r2, [r3, #4]
 80007c4:	e028      	b.n	8000818 <GPIO_PinRemapConfig+0xc4>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d011      	beq.n	80007f4 <GPIO_PinRemapConfig+0xa0>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	f04f 0203 	mov.w	r2, #3
 80007d6:	fa02 f303 	lsl.w	r3, r2, r3
 80007da:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	ea6f 0303 	mvn.w	r3, r3
 80007e2:	697a      	ldr	r2, [r7, #20]
 80007e4:	ea02 0303 	and.w	r3, r2, r3
 80007e8:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 80007f0:	617b      	str	r3, [r7, #20]
 80007f2:	e011      	b.n	8000818 <GPIO_PinRemapConfig+0xc4>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	ea4f 5353 	mov.w	r3, r3, lsr #21
 80007fa:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	fa02 f303 	lsl.w	r3, r2, r3
 8000804:	ea6f 0303 	mvn.w	r3, r3
 8000808:	697a      	ldr	r2, [r7, #20]
 800080a:	ea02 0303 	and.w	r3, r2, r3
 800080e:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8000816:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
 8000818:	78fb      	ldrb	r3, [r7, #3]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d00b      	beq.n	8000836 <GPIO_PinRemapConfig+0xe2>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000824:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000828:	693a      	ldr	r2, [r7, #16]
 800082a:	fa02 f303 	lsl.w	r3, r2, r3
 800082e:	697a      	ldr	r2, [r7, #20]
 8000830:	ea42 0303 	orr.w	r3, r2, r3
 8000834:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	2b00      	cmp	r3, #0
 800083a:	da03      	bge.n	8000844 <GPIO_PinRemapConfig+0xf0>
  {
    AFIO->MAPR2 = tmpreg;
 800083c:	4b05      	ldr	r3, [pc, #20]	; (8000854 <GPIO_PinRemapConfig+0x100>)
 800083e:	697a      	ldr	r2, [r7, #20]
 8000840:	61da      	str	r2, [r3, #28]
 8000842:	e002      	b.n	800084a <GPIO_PinRemapConfig+0xf6>
  }
  else
  {
    AFIO->MAPR = tmpreg;
 8000844:	4b03      	ldr	r3, [pc, #12]	; (8000854 <GPIO_PinRemapConfig+0x100>)
 8000846:	697a      	ldr	r2, [r7, #20]
 8000848:	605a      	str	r2, [r3, #4]
  }  
}
 800084a:	f107 071c 	add.w	r7, r7, #28
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr
 8000854:	40010000 	.word	0x40010000

08000858 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08a      	sub	sp, #40	; 0x28
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 8000862:	f04f 0300 	mov.w	r3, #0
 8000866:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000868:	f04f 0300 	mov.w	r3, #0
 800086c:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 800086e:	f04f 0304 	mov.w	r3, #4
 8000872:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8000874:	4b60      	ldr	r3, [pc, #384]	; (80009f8 <I2C_Init+0x1a0>)
 8000876:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	889b      	ldrh	r3, [r3, #4]
 800087c:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 800087e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000880:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000884:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8000886:	f107 0308 	add.w	r3, r7, #8
 800088a:	4618      	mov	r0, r3
 800088c:	f000 f982 	bl	8000b94 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8000894:	69fa      	ldr	r2, [r7, #28]
 8000896:	4b59      	ldr	r3, [pc, #356]	; (80009fc <I2C_Init+0x1a4>)
 8000898:	fba3 1302 	umull	r1, r3, r3, r2
 800089c:	ea4f 4393 	mov.w	r3, r3, lsr #18
 80008a0:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 80008a2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80008a4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80008a6:	ea42 0303 	orr.w	r3, r2, r3
 80008aa:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80008b0:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	881b      	ldrh	r3, [r3, #0]
 80008b6:	b29b      	uxth	r3, r3
 80008b8:	f023 0301 	bic.w	r3, r3, #1
 80008bc:	b29a      	uxth	r2, r3
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 80008c2:	f04f 0300 	mov.w	r3, #0
 80008c6:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	681a      	ldr	r2, [r3, #0]
 80008cc:	4b4c      	ldr	r3, [pc, #304]	; (8000a00 <I2C_Init+0x1a8>)
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d819      	bhi.n	8000906 <I2C_Init+0xae>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008da:	69fa      	ldr	r2, [r7, #28]
 80008dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80008e0:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 80008e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80008e4:	2b03      	cmp	r3, #3
 80008e6:	d802      	bhi.n	80008ee <I2C_Init+0x96>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 80008e8:	f04f 0304 	mov.w	r3, #4
 80008ec:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 80008ee:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80008f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80008f2:	ea42 0303 	orr.w	r3, r2, r3
 80008f6:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80008f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80008fa:	f103 0301 	add.w	r3, r3, #1
 80008fe:	b29a      	uxth	r2, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	841a      	strh	r2, [r3, #32]
 8000904:	e049      	b.n	800099a <I2C_Init+0x142>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	88da      	ldrh	r2, [r3, #6]
 800090a:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 800090e:	429a      	cmp	r2, r3
 8000910:	d10a      	bne.n	8000928 <I2C_Init+0xd0>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	681a      	ldr	r2, [r3, #0]
 8000916:	4613      	mov	r3, r2
 8000918:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800091c:	189b      	adds	r3, r3, r2
 800091e:	69fa      	ldr	r2, [r7, #28]
 8000920:	fbb2 f3f3 	udiv	r3, r2, r3
 8000924:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000926:	e010      	b.n	800094a <I2C_Init+0xf2>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	4613      	mov	r3, r2
 800092e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000932:	189b      	adds	r3, r3, r2
 8000934:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000938:	189b      	adds	r3, r3, r2
 800093a:	69fa      	ldr	r2, [r7, #28]
 800093c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000940:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8000942:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000944:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000948:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 800094a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800094c:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8000950:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8000954:	2b00      	cmp	r3, #0
 8000956:	d103      	bne.n	8000960 <I2C_Init+0x108>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8000958:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800095a:	f043 0301 	orr.w	r3, r3, #1
 800095e:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 8000960:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000962:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000964:	ea42 0303 	orr.w	r3, r2, r3
 8000968:	b29b      	uxth	r3, r3
 800096a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800096e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000972:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8000974:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000976:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800097a:	fb02 f303 	mul.w	r3, r2, r3
 800097e:	4a21      	ldr	r2, [pc, #132]	; (8000a04 <I2C_Init+0x1ac>)
 8000980:	fb82 1203 	smull	r1, r2, r2, r3
 8000984:	ea4f 12a2 	mov.w	r2, r2, asr #6
 8000988:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800098c:	1ad3      	subs	r3, r2, r3
 800098e:	b29b      	uxth	r3, r3
 8000990:	f103 0301 	add.w	r3, r3, #1
 8000994:	b29a      	uxth	r2, r3
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800099e:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	881b      	ldrh	r3, [r3, #0]
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	f043 0301 	orr.w	r3, r3, #1
 80009aa:	b29a      	uxth	r2, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	881b      	ldrh	r3, [r3, #0]
 80009b4:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 80009b6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80009b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80009bc:	f023 030a 	bic.w	r3, r3, #10
 80009c0:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	889a      	ldrh	r2, [r3, #4]
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	895b      	ldrh	r3, [r3, #10]
 80009ca:	ea42 0303 	orr.w	r3, r2, r3
 80009ce:	b29a      	uxth	r2, r3
 80009d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80009d2:	ea42 0303 	orr.w	r3, r2, r3
 80009d6:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80009dc:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	899a      	ldrh	r2, [r3, #12]
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	891b      	ldrh	r3, [r3, #8]
 80009e6:	ea42 0303 	orr.w	r3, r2, r3
 80009ea:	b29a      	uxth	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	811a      	strh	r2, [r3, #8]
}
 80009f0:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	007a1200 	.word	0x007a1200
 80009fc:	431bde83 	.word	0x431bde83
 8000a00:	000186a0 	.word	0x000186a0
 8000a04:	10624dd3 	.word	0x10624dd3

08000a08 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	460b      	mov	r3, r1
 8000a12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a14:	78fb      	ldrb	r3, [r7, #3]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d008      	beq.n	8000a2c <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	881b      	ldrh	r3, [r3, #0]
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	801a      	strh	r2, [r3, #0]
 8000a2a:	e007      	b.n	8000a3c <I2C_Cmd+0x34>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	881b      	ldrh	r3, [r3, #0]
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	f023 0301 	bic.w	r3, r3, #1
 8000a36:	b29a      	uxth	r2, r3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	801a      	strh	r2, [r3, #0]
  }
}
 8000a3c:	f107 070c 	add.w	r7, r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bc80      	pop	{r7}
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	460b      	mov	r3, r1
 8000a52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a54:	78fb      	ldrb	r3, [r7, #3]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d008      	beq.n	8000a6c <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	881b      	ldrh	r3, [r3, #0]
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a64:	b29a      	uxth	r2, r3
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	801a      	strh	r2, [r3, #0]
 8000a6a:	e007      	b.n	8000a7c <I2C_GenerateSTART+0x34>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	881b      	ldrh	r3, [r3, #0]
 8000a70:	b29b      	uxth	r3, r3
 8000a72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a76:	b29a      	uxth	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	801a      	strh	r2, [r3, #0]
  }
}
 8000a7c:	f107 070c 	add.w	r7, r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	460b      	mov	r3, r1
 8000a92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a94:	78fb      	ldrb	r3, [r7, #3]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d008      	beq.n	8000aac <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000aa4:	b29a      	uxth	r2, r3
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	801a      	strh	r2, [r3, #0]
 8000aaa:	e007      	b.n	8000abc <I2C_GenerateSTOP+0x34>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	881b      	ldrh	r3, [r3, #0]
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000ab6:	b29a      	uxth	r2, r3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	801a      	strh	r2, [r3, #0]
  }
}
 8000abc:	f107 070c 	add.w	r7, r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bc80      	pop	{r7}
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <I2C_SendData>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8000ad4:	78fb      	ldrb	r3, [r7, #3]
 8000ad6:	b29a      	uxth	r2, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	821a      	strh	r2, [r3, #16]
}
 8000adc:	f107 070c 	add.w	r7, r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bc80      	pop	{r7}
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <I2C_Send7bitAddress>:
  *     @arg I2C_Direction_Transmitter: Transmitter mode
  *     @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	4613      	mov	r3, r2
 8000af2:	460a      	mov	r2, r1
 8000af4:	70fa      	strb	r2, [r7, #3]
 8000af6:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8000af8:	78bb      	ldrb	r3, [r7, #2]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d004      	beq.n	8000b08 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8000afe:	78fb      	ldrb	r3, [r7, #3]
 8000b00:	f043 0301 	orr.w	r3, r3, #1
 8000b04:	70fb      	strb	r3, [r7, #3]
 8000b06:	e003      	b.n	8000b10 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8000b08:	78fb      	ldrb	r3, [r7, #3]
 8000b0a:	f023 0301 	bic.w	r3, r3, #1
 8000b0e:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8000b10:	78fb      	ldrb	r3, [r7, #3]
 8000b12:	b29a      	uxth	r2, r3
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	821a      	strh	r2, [r3, #16]
}
 8000b18:	f107 070c 	add.w	r7, r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bc80      	pop	{r7}
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  * - SUCCESS: Last event is equal to the I2C_EVENT
  * - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b087      	sub	sp, #28
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8000b2e:	f04f 0300 	mov.w	r3, #0
 8000b32:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 8000b34:	f04f 0300 	mov.w	r3, #0
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	f04f 0300 	mov.w	r3, #0
 8000b3e:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 8000b40:	f04f 0300 	mov.w	r3, #0
 8000b44:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	8a9b      	ldrh	r3, [r3, #20]
 8000b4a:	b29b      	uxth	r3, r3
 8000b4c:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	8b1b      	ldrh	r3, [r3, #24]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 8000b56:	68bb      	ldr	r3, [r7, #8]
 8000b58:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000b5c:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	ea42 0303 	orr.w	r3, r2, r3
 8000b66:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000b6a:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	401a      	ands	r2, r3
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d103      	bne.n	8000b80 <I2C_CheckEvent+0x5c>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 8000b78:	f04f 0301 	mov.w	r3, #1
 8000b7c:	75fb      	strb	r3, [r7, #23]
 8000b7e:	e002      	b.n	8000b86 <I2C_CheckEvent+0x62>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 8000b80:	f04f 0300 	mov.w	r3, #0
 8000b84:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 8000b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f107 071c 	add.w	r7, r7, #28
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr

08000b94 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b08b      	sub	sp, #44	; 0x2c
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000b9c:	f04f 0300 	mov.w	r3, #0
 8000ba0:	623b      	str	r3, [r7, #32]
 8000ba2:	f04f 0300 	mov.w	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8000ba8:	f04f 0300 	mov.w	r3, #0
 8000bac:	61fb      	str	r3, [r7, #28]
 8000bae:	f04f 0300 	mov.w	r3, #0
 8000bb2:	61bb      	str	r3, [r7, #24]

#ifdef  STM32F10X_CL
  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 8000bb4:	f04f 0300 	mov.w	r3, #0
 8000bb8:	617b      	str	r3, [r7, #20]
 8000bba:	f04f 0300 	mov.w	r3, #0
 8000bbe:	613b      	str	r3, [r7, #16]
 8000bc0:	f04f 0300 	mov.w	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	f04f 0300 	mov.w	r3, #0
 8000bca:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000bcc:	4b69      	ldr	r3, [pc, #420]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	f003 030c 	and.w	r3, r3, #12
 8000bd4:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 8000bd6:	6a3b      	ldr	r3, [r7, #32]
 8000bd8:	2b04      	cmp	r3, #4
 8000bda:	d007      	beq.n	8000bec <RCC_GetClocksFreq+0x58>
 8000bdc:	2b08      	cmp	r3, #8
 8000bde:	d009      	beq.n	8000bf4 <RCC_GetClocksFreq+0x60>
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d165      	bne.n	8000cb0 <RCC_GetClocksFreq+0x11c>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	4a64      	ldr	r2, [pc, #400]	; (8000d78 <RCC_GetClocksFreq+0x1e4>)
 8000be8:	601a      	str	r2, [r3, #0]
      break;
 8000bea:	e065      	b.n	8000cb8 <RCC_GetClocksFreq+0x124>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	4a63      	ldr	r2, [pc, #396]	; (8000d7c <RCC_GetClocksFreq+0x1e8>)
 8000bf0:	601a      	str	r2, [r3, #0]
      break;
 8000bf2:	e061      	b.n	8000cb8 <RCC_GetClocksFreq+0x124>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000bf4:	4b5f      	ldr	r3, [pc, #380]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000bfc:	627b      	str	r3, [r7, #36]	; 0x24
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000bfe:	4b5d      	ldr	r3, [pc, #372]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c06:	61fb      	str	r3, [r7, #28]
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
        }
 #endif
      }
#else
      pllmull = pllmull >> 18;
 8000c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c0a:	ea4f 4393 	mov.w	r3, r3, lsr #18
 8000c0e:	627b      	str	r3, [r7, #36]	; 0x24
      
      if (pllmull != 0x0D)
 8000c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c12:	2b0d      	cmp	r3, #13
 8000c14:	d004      	beq.n	8000c20 <RCC_GetClocksFreq+0x8c>
      {
         pllmull += 2;
 8000c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c18:	f103 0302 	add.w	r3, r3, #2
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
 8000c1e:	e002      	b.n	8000c26 <RCC_GetClocksFreq+0x92>
      }
      else
      { /* PLL multiplication factor = PLL input clock * 6.5 */
        pllmull = 13 / 2; 
 8000c20:	f04f 0306 	mov.w	r3, #6
 8000c24:	627b      	str	r3, [r7, #36]	; 0x24
      }
            
      if (pllsource == 0x00)
 8000c26:	69fb      	ldr	r3, [r7, #28]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d106      	bne.n	8000c3a <RCC_GetClocksFreq+0xa6>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c2e:	4a54      	ldr	r2, [pc, #336]	; (8000d80 <RCC_GetClocksFreq+0x1ec>)
 8000c30:	fb02 f203 	mul.w	r2, r2, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000c38:	e03e      	b.n	8000cb8 <RCC_GetClocksFreq+0x124>
      }
      else
      {/* PREDIV1 selected as PLL clock entry */
        
        /* Get PREDIV1 clock source and division factor */
        prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 8000c3a:	4b4e      	ldr	r3, [pc, #312]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c42:	617b      	str	r3, [r7, #20]
        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 8000c44:	4b4b      	ldr	r3, [pc, #300]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c48:	f003 030f 	and.w	r3, r3, #15
 8000c4c:	f103 0301 	add.w	r3, r3, #1
 8000c50:	613b      	str	r3, [r7, #16]
        
        if (prediv1source == 0)
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d109      	bne.n	8000c6c <RCC_GetClocksFreq+0xd8>
        { /* HSE oscillator clock selected as PREDIV1 clock entry */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 8000c58:	4a48      	ldr	r2, [pc, #288]	; (8000d7c <RCC_GetClocksFreq+0x1e8>)
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c62:	fb02 f203 	mul.w	r2, r2, r3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000c6a:	e025      	b.n	8000cb8 <RCC_GetClocksFreq+0x124>
        }
        else
        {/* PLL2 clock selected as PREDIV1 clock entry */
          
          /* Get PREDIV2 division factor and PLL2 multiplication factor */
          prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 8000c6c:	4b41      	ldr	r3, [pc, #260]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c74:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8000c78:	f103 0301 	add.w	r3, r3, #1
 8000c7c:	60fb      	str	r3, [r7, #12]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 8000c7e:	4b3d      	ldr	r3, [pc, #244]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c82:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000c86:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000c8a:	f103 0302 	add.w	r3, r3, #2
 8000c8e:	60bb      	str	r3, [r7, #8]
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
 8000c90:	4a3a      	ldr	r2, [pc, #232]	; (8000d7c <RCC_GetClocksFreq+0x1e8>)
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c98:	68ba      	ldr	r2, [r7, #8]
 8000c9a:	fb02 f203 	mul.w	r2, r2, r3
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ca4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ca6:	fb02 f203 	mul.w	r2, r2, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	601a      	str	r2, [r3, #0]
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000cae:	e003      	b.n	8000cb8 <RCC_GetClocksFreq+0x124>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	4a31      	ldr	r2, [pc, #196]	; (8000d78 <RCC_GetClocksFreq+0x1e4>)
 8000cb4:	601a      	str	r2, [r3, #0]
      break;
 8000cb6:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000cb8:	4b2e      	ldr	r3, [pc, #184]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cc0:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000cc2:	6a3b      	ldr	r3, [r7, #32]
 8000cc4:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8000cc8:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000cca:	4a2e      	ldr	r2, [pc, #184]	; (8000d84 <RCC_GetClocksFreq+0x1f0>)
 8000ccc:	6a3b      	ldr	r3, [r7, #32]
 8000cce:	18d3      	adds	r3, r2, r3
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	61bb      	str	r3, [r7, #24]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	fa22 f203 	lsr.w	r2, r2, r3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000ce4:	4b23      	ldr	r3, [pc, #140]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000cec:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8000cee:	6a3b      	ldr	r3, [r7, #32]
 8000cf0:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000cf4:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000cf6:	4a23      	ldr	r2, [pc, #140]	; (8000d84 <RCC_GetClocksFreq+0x1f0>)
 8000cf8:	6a3b      	ldr	r3, [r7, #32]
 8000cfa:	18d3      	adds	r3, r2, r3
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	61bb      	str	r3, [r7, #24]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	685a      	ldr	r2, [r3, #4]
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	fa22 f203 	lsr.w	r2, r2, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000d10:	4b18      	ldr	r3, [pc, #96]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000d18:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8000d1a:	6a3b      	ldr	r3, [r7, #32]
 8000d1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d20:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000d22:	4a18      	ldr	r2, [pc, #96]	; (8000d84 <RCC_GetClocksFreq+0x1f0>)
 8000d24:	6a3b      	ldr	r3, [r7, #32]
 8000d26:	18d3      	adds	r3, r2, r3
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	61bb      	str	r3, [r7, #24]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	685a      	ldr	r2, [r3, #4]
 8000d32:	69bb      	ldr	r3, [r7, #24]
 8000d34:	fa22 f203 	lsr.w	r2, r2, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000d3c:	4b0d      	ldr	r3, [pc, #52]	; (8000d74 <RCC_GetClocksFreq+0x1e0>)
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d44:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 14;
 8000d46:	6a3b      	ldr	r3, [r7, #32]
 8000d48:	ea4f 3393 	mov.w	r3, r3, lsr #14
 8000d4c:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000d4e:	4a0e      	ldr	r2, [pc, #56]	; (8000d88 <RCC_GetClocksFreq+0x1f4>)
 8000d50:	6a3b      	ldr	r3, [r7, #32]
 8000d52:	18d3      	adds	r3, r2, r3
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	61bb      	str	r3, [r7, #24]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	68da      	ldr	r2, [r3, #12]
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	611a      	str	r2, [r3, #16]
}
 8000d68:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bc80      	pop	{r7}
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	40021000 	.word	0x40021000
 8000d78:	007a1200 	.word	0x007a1200
 8000d7c:	017d7840 	.word	0x017d7840
 8000d80:	003d0900 	.word	0x003d0900
 8000d84:	20000000 	.word	0x20000000
 8000d88:	20000010 	.word	0x20000010

08000d8c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d98:	78fb      	ldrb	r3, [r7, #3]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d007      	beq.n	8000dae <RCC_APB2PeriphClockCmd+0x22>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000d9e:	4b0b      	ldr	r3, [pc, #44]	; (8000dcc <RCC_APB2PeriphClockCmd+0x40>)
 8000da0:	4a0a      	ldr	r2, [pc, #40]	; (8000dcc <RCC_APB2PeriphClockCmd+0x40>)
 8000da2:	6991      	ldr	r1, [r2, #24]
 8000da4:	687a      	ldr	r2, [r7, #4]
 8000da6:	ea41 0202 	orr.w	r2, r1, r2
 8000daa:	619a      	str	r2, [r3, #24]
 8000dac:	e008      	b.n	8000dc0 <RCC_APB2PeriphClockCmd+0x34>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000dae:	4b07      	ldr	r3, [pc, #28]	; (8000dcc <RCC_APB2PeriphClockCmd+0x40>)
 8000db0:	4a06      	ldr	r2, [pc, #24]	; (8000dcc <RCC_APB2PeriphClockCmd+0x40>)
 8000db2:	6991      	ldr	r1, [r2, #24]
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	ea6f 0202 	mvn.w	r2, r2
 8000dba:	ea01 0202 	and.w	r2, r1, r2
 8000dbe:	619a      	str	r2, [r3, #24]
  }
}
 8000dc0:	f107 070c 	add.w	r7, r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	40021000 	.word	0x40021000

08000dd0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	460b      	mov	r3, r1
 8000dda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ddc:	78fb      	ldrb	r3, [r7, #3]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d007      	beq.n	8000df2 <RCC_APB1PeriphClockCmd+0x22>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000de2:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <RCC_APB1PeriphClockCmd+0x40>)
 8000de4:	4a0a      	ldr	r2, [pc, #40]	; (8000e10 <RCC_APB1PeriphClockCmd+0x40>)
 8000de6:	69d1      	ldr	r1, [r2, #28]
 8000de8:	687a      	ldr	r2, [r7, #4]
 8000dea:	ea41 0202 	orr.w	r2, r1, r2
 8000dee:	61da      	str	r2, [r3, #28]
 8000df0:	e008      	b.n	8000e04 <RCC_APB1PeriphClockCmd+0x34>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000df2:	4b07      	ldr	r3, [pc, #28]	; (8000e10 <RCC_APB1PeriphClockCmd+0x40>)
 8000df4:	4a06      	ldr	r2, [pc, #24]	; (8000e10 <RCC_APB1PeriphClockCmd+0x40>)
 8000df6:	69d1      	ldr	r1, [r2, #28]
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	ea6f 0202 	mvn.w	r2, r2
 8000dfe:	ea01 0202 	and.w	r2, r1, r2
 8000e02:	61da      	str	r2, [r3, #28]
  }
}
 8000e04:	f107 070c 	add.w	r7, r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bc80      	pop	{r7}
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	40021000 	.word	0x40021000

08000e14 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08c      	sub	sp, #48	; 0x30
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000e1e:	f04f 0300 	mov.w	r3, #0
 8000e22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8000e2a:	f04f 0300 	mov.w	r3, #0
 8000e2e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8000e36:	f04f 0300 	mov.w	r3, #0
 8000e3a:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	8a1b      	ldrh	r3, [r3, #16]
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8000e48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e4a:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8000e4e:	ea02 0303 	and.w	r3, r2, r3
 8000e52:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	88db      	ldrh	r3, [r3, #6]
 8000e58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e5a:	ea42 0303 	orr.w	r3, r2, r3
 8000e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e62:	b29a      	uxth	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	899b      	ldrh	r3, [r3, #12]
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000e70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e72:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8000e76:	ea02 0303 	and.w	r3, r2, r3
 8000e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	889a      	ldrh	r2, [r3, #4]
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	891b      	ldrh	r3, [r3, #8]
 8000e84:	ea42 0303 	orr.w	r3, r2, r3
 8000e88:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e8e:	ea42 0303 	orr.w	r3, r2, r3
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e96:	ea42 0303 	orr.w	r3, r2, r3
 8000e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e9e:	b29a      	uxth	r2, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	8a9b      	ldrh	r3, [r3, #20]
 8000ea8:	b29b      	uxth	r3, r3
 8000eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8000eac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000eae:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8000eb2:	ea02 0303 	and.w	r3, r2, r3
 8000eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	899b      	ldrh	r3, [r3, #12]
 8000ebc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ebe:	ea42 0303 	orr.w	r3, r2, r3
 8000ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000ecc:	f107 0308 	add.w	r3, r7, #8
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fe5f 	bl	8000b94 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8000ed6:	69fa      	ldr	r2, [r7, #28]
 8000ed8:	4b38      	ldr	r3, [pc, #224]	; (8000fbc <USART_Init+0x1a8>)
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d102      	bne.n	8000ee4 <USART_Init+0xd0>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ee2:	e001      	b.n	8000ee8 <USART_Init+0xd4>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	899b      	ldrh	r3, [r3, #12]
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	b21b      	sxth	r3, r3
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	da0f      	bge.n	8000f16 <USART_Init+0x102>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000ef6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ef8:	4613      	mov	r3, r2
 8000efa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000efe:	189b      	adds	r3, r3, r2
 8000f00:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000f04:	189a      	adds	r2, r3, r2
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f12:	627b      	str	r3, [r7, #36]	; 0x24
 8000f14:	e00e      	b.n	8000f34 <USART_Init+0x120>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000f16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f18:	4613      	mov	r3, r2
 8000f1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000f1e:	189b      	adds	r3, r3, r2
 8000f20:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000f24:	189a      	adds	r2, r3, r2
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f32:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8000f34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f36:	4b22      	ldr	r3, [pc, #136]	; (8000fc0 <USART_Init+0x1ac>)
 8000f38:	fba3 1302 	umull	r1, r3, r3, r2
 8000f3c:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8000f40:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000f44:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f48:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8000f4c:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000f50:	fb02 f303 	mul.w	r3, r2, r3
 8000f54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	899b      	ldrh	r3, [r3, #12]
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	b21b      	sxth	r3, r3
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	da10      	bge.n	8000f8a <USART_Init+0x176>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000f68:	6a3b      	ldr	r3, [r7, #32]
 8000f6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000f6e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8000f72:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <USART_Init+0x1ac>)
 8000f74:	fba3 1302 	umull	r1, r3, r3, r2
 8000f78:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8000f7c:	f003 0307 	and.w	r3, r3, #7
 8000f80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f82:	ea42 0303 	orr.w	r3, r2, r3
 8000f86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f88:	e00f      	b.n	8000faa <USART_Init+0x196>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000f8a:	6a3b      	ldr	r3, [r7, #32]
 8000f8c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000f90:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8000f94:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <USART_Init+0x1ac>)
 8000f96:	fba3 1302 	umull	r1, r3, r3, r2
 8000f9a:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8000f9e:	f003 030f 	and.w	r3, r3, #15
 8000fa2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000fa4:	ea42 0303 	orr.w	r3, r2, r3
 8000fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	811a      	strh	r2, [r3, #8]
}
 8000fb2:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40013800 	.word	0x40013800
 8000fc0:	51eb851f 	.word	0x51eb851f

08000fc4 <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 8000fce:	f04f 0300 	mov.w	r3, #0
 8000fd2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	8a1b      	ldrh	r3, [r3, #16]
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 8000fe2:	ea02 0303 	and.w	r3, r2, r3
 8000fe6:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	881a      	ldrh	r2, [r3, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000ff0:	ea42 0303 	orr.w	r3, r2, r3
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	889b      	ldrh	r3, [r3, #4]
 8000ffa:	ea42 0303 	orr.w	r3, r2, r3
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	88db      	ldrh	r3, [r3, #6]
 8001004:	ea42 0303 	orr.w	r3, r2, r3
 8001008:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800100a:	68fa      	ldr	r2, [r7, #12]
 800100c:	ea42 0303 	orr.w	r3, r2, r3
 8001010:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	b29a      	uxth	r2, r3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	821a      	strh	r2, [r3, #16]
}
 800101a:	f107 0714 	add.w	r7, r7, #20
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr

08001024 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f04f 0200 	mov.w	r2, #0
 8001042:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f04f 0200 	mov.w	r2, #0
 800104a:	80da      	strh	r2, [r3, #6]
}
 800104c:	f107 070c 	add.w	r7, r7, #12
 8001050:	46bd      	mov	sp, r7
 8001052:	bc80      	pop	{r7}
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop

08001058 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	460b      	mov	r3, r1
 8001062:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001064:	78fb      	ldrb	r3, [r7, #3]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d008      	beq.n	800107c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	899b      	ldrh	r3, [r3, #12]
 800106e:	b29b      	uxth	r3, r3
 8001070:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001074:	b29a      	uxth	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	819a      	strh	r2, [r3, #12]
 800107a:	e007      	b.n	800108c <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	899b      	ldrh	r3, [r3, #12]
 8001080:	b29b      	uxth	r3, r3
 8001082:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001086:	b29a      	uxth	r2, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	819a      	strh	r2, [r3, #12]
  }
}
 800108c:	f107 070c 	add.w	r7, r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	4613      	mov	r3, r2
 80010a2:	460a      	mov	r2, r1
 80010a4:	807a      	strh	r2, [r7, #2]
 80010a6:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80010a8:	f04f 0300 	mov.w	r3, #0
 80010ac:	613b      	str	r3, [r7, #16]
 80010ae:	f04f 0300 	mov.w	r3, #0
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	f04f 0300 	mov.w	r3, #0
 80010b8:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80010ba:	f04f 0300 	mov.w	r3, #0
 80010be:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80010c4:	887b      	ldrh	r3, [r7, #2]
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 80010d0:	887b      	ldrh	r3, [r7, #2]
 80010d2:	f003 031f 	and.w	r3, r3, #31
 80010d6:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f04f 0201 	mov.w	r2, #1
 80010de:	fa02 f303 	lsl.w	r3, r2, r3
 80010e2:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d104      	bne.n	80010f4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x0C;
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	f103 030c 	add.w	r3, r3, #12
 80010f0:	617b      	str	r3, [r7, #20]
 80010f2:	e00b      	b.n	800110c <USART_ITConfig+0x74>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d104      	bne.n	8001104 <USART_ITConfig+0x6c>
  {
    usartxbase += 0x10;
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	f103 0310 	add.w	r3, r3, #16
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	e003      	b.n	800110c <USART_ITConfig+0x74>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	f103 0314 	add.w	r3, r3, #20
 800110a:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800110c:	787b      	ldrb	r3, [r7, #1]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d007      	beq.n	8001122 <USART_ITConfig+0x8a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	697a      	ldr	r2, [r7, #20]
 8001116:	6811      	ldr	r1, [r2, #0]
 8001118:	68ba      	ldr	r2, [r7, #8]
 800111a:	ea41 0202 	orr.w	r2, r1, r2
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	e008      	b.n	8001134 <USART_ITConfig+0x9c>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	697a      	ldr	r2, [r7, #20]
 8001126:	6811      	ldr	r1, [r2, #0]
 8001128:	68ba      	ldr	r2, [r7, #8]
 800112a:	ea6f 0202 	mvn.w	r2, r2
 800112e:	ea01 0202 	and.w	r2, r1, r2
 8001132:	601a      	str	r2, [r3, #0]
  }
}
 8001134:	f107 071c 	add.w	r7, r7, #28
 8001138:	46bd      	mov	sp, r7
 800113a:	bc80      	pop	{r7}
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop

08001140 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	460b      	mov	r3, r1
 800114a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800114c:	887b      	ldrh	r3, [r7, #2]
 800114e:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 8001152:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 8001156:	b29a      	uxth	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	809a      	strh	r2, [r3, #4]
}
 800115c:	f107 070c 	add.w	r7, r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop

08001168 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	889b      	ldrh	r3, [r3, #4]
 8001174:	b29b      	uxth	r3, r3
 8001176:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800117a:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800117e:	b29b      	uxth	r3, r3
}
 8001180:	4618      	mov	r0, r3
 8001182:	f107 070c 	add.w	r7, r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr

0800118c <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001198:	f04f 0300 	mov.w	r3, #0
 800119c:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	881b      	ldrh	r3, [r3, #0]
 80011a2:	b29a      	uxth	r2, r3
 80011a4:	887b      	ldrh	r3, [r7, #2]
 80011a6:	ea02 0303 	and.w	r3, r2, r3
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <USART_GetFlagStatus+0x2c>
  {
    bitstatus = SET;
 80011b0:	f04f 0301 	mov.w	r3, #1
 80011b4:	73fb      	strb	r3, [r7, #15]
 80011b6:	e002      	b.n	80011be <USART_GetFlagStatus+0x32>
  }
  else
  {
    bitstatus = RESET;
 80011b8:	f04f 0300 	mov.w	r3, #0
 80011bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011be:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	f107 0714 	add.w	r7, r7, #20
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr

080011cc <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b087      	sub	sp, #28
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	460b      	mov	r3, r1
 80011d6:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80011d8:	f04f 0300 	mov.w	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	f04f 0300 	mov.w	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]
 80011e4:	f04f 0300 	mov.w	r3, #0
 80011e8:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80011ea:	f04f 0300 	mov.w	r3, #0
 80011ee:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80011f0:	887b      	ldrh	r3, [r7, #2]
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 80011fc:	887b      	ldrh	r3, [r7, #2]
 80011fe:	f003 031f 	and.w	r3, r3, #31
 8001202:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f04f 0201 	mov.w	r2, #1
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	2b01      	cmp	r3, #1
 8001214:	d107      	bne.n	8001226 <USART_GetITStatus+0x5a>
  {
    itmask &= USARTx->CR1;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	899b      	ldrh	r3, [r3, #12]
 800121a:	b29b      	uxth	r3, r3
 800121c:	697a      	ldr	r2, [r7, #20]
 800121e:	ea02 0303 	and.w	r3, r2, r3
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	e011      	b.n	800124a <USART_GetITStatus+0x7e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	2b02      	cmp	r3, #2
 800122a:	d107      	bne.n	800123c <USART_GetITStatus+0x70>
  {
    itmask &= USARTx->CR2;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	8a1b      	ldrh	r3, [r3, #16]
 8001230:	b29b      	uxth	r3, r3
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	ea02 0303 	and.w	r3, r2, r3
 8001238:	617b      	str	r3, [r7, #20]
 800123a:	e006      	b.n	800124a <USART_GetITStatus+0x7e>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	8a9b      	ldrh	r3, [r3, #20]
 8001240:	b29b      	uxth	r3, r3
 8001242:	697a      	ldr	r2, [r7, #20]
 8001244:	ea02 0303 	and.w	r3, r2, r3
 8001248:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800124a:	887b      	ldrh	r3, [r7, #2]
 800124c:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8001250:	b29b      	uxth	r3, r3
 8001252:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f04f 0201 	mov.w	r2, #1
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	881b      	ldrh	r3, [r3, #0]
 8001264:	b29b      	uxth	r3, r3
 8001266:	68fa      	ldr	r2, [r7, #12]
 8001268:	ea02 0303 	and.w	r3, r2, r3
 800126c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d006      	beq.n	8001282 <USART_GetITStatus+0xb6>
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d003      	beq.n	8001282 <USART_GetITStatus+0xb6>
  {
    bitstatus = SET;
 800127a:	f04f 0301 	mov.w	r3, #1
 800127e:	74fb      	strb	r3, [r7, #19]
 8001280:	e002      	b.n	8001288 <USART_GetITStatus+0xbc>
  }
  else
  {
    bitstatus = RESET;
 8001282:	f04f 0300 	mov.w	r3, #0
 8001286:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001288:	7cfb      	ldrb	r3, [r7, #19]
}
 800128a:	4618      	mov	r0, r3
 800128c:	f107 071c 	add.w	r7, r7, #28
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop

08001298 <_ZN10KamodMEMS2C1Eh3I2C>:
KamodMEMS2::KamodMEMS2() 
{
   
}

KamodMEMS2::KamodMEMS2(unsigned char  ad, I2C i) 
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	4638      	mov	r0, r7
 80012a2:	e880 000c 	stmia.w	r0, {r2, r3}
 80012a6:	460b      	mov	r3, r1
 80012a8:	72fb      	strb	r3, [r7, #11]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f000 fbe1 	bl	8001a74 <_ZN3I2CC1Ev>
{
    init( ad,  i);
 80012b2:	7afb      	ldrb	r3, [r7, #11]
 80012b4:	68f8      	ldr	r0, [r7, #12]
 80012b6:	4619      	mov	r1, r3
 80012b8:	463b      	mov	r3, r7
 80012ba:	cb0c      	ldmia	r3, {r2, r3}
 80012bc:	f000 f806 	bl	80012cc <_ZN10KamodMEMS24initEh3I2C>
}
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f107 0710 	add.w	r7, r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <_ZN10KamodMEMS24initEh3I2C>:

void KamodMEMS2::init(unsigned char ad, I2C i)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	4638      	mov	r0, r7
 80012d6:	e880 000c 	stmia.w	r0, {r2, r3}
 80012da:	460b      	mov	r3, r1
 80012dc:	72fb      	strb	r3, [r7, #11]
    addr=ad;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	7afa      	ldrb	r2, [r7, #11]
 80012e2:	721a      	strb	r2, [r3, #8]
    i2c=i;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	463a      	mov	r2, r7
 80012e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012ec:	e883 0003 	stmia.w	r3, {r0, r1}
    unsigned char B[2] = {LIS35_REG_CR1, LIS35_REG_CR1_XEN | LIS35_REG_CR1_YEN | LIS35_REG_CR1_ZEN | LIS35_REG_CR1_ACTIVE | LIS35_REG_CR1_FULL_SCALE};
 80012f0:	4b09      	ldr	r3, [pc, #36]	; (8001318 <_ZN10KamodMEMS24initEh3I2C+0x4c>)
 80012f2:	881b      	ldrh	r3, [r3, #0]
 80012f4:	82bb      	strh	r3, [r7, #20]
    i2c.sendBytes(addr,B,2);
 80012f6:	68f9      	ldr	r1, [r7, #12]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	7a1a      	ldrb	r2, [r3, #8]
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	4608      	mov	r0, r1
 8001302:	4611      	mov	r1, r2
 8001304:	461a      	mov	r2, r3
 8001306:	f04f 0302 	mov.w	r3, #2
 800130a:	f000 fc3d 	bl	8001b88 <_ZN3I2C9sendBytesEhPhh>
}
 800130e:	f107 0718 	add.w	r7, r7, #24
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	08001ca0 	.word	0x08001ca0

0800131c <_ZN8KamodRGBC1Eh3I2C>:

KamodRGB::KamodRGB()
{

}
KamodRGB::KamodRGB(u8 addr, I2C i2c){
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	4638      	mov	r0, r7
 8001326:	e880 000c 	stmia.w	r0, {r2, r3}
 800132a:	460b      	mov	r3, r1
 800132c:	72fb      	strb	r3, [r7, #11]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4618      	mov	r0, r3
 8001332:	f000 fb9f 	bl	8001a74 <_ZN3I2CC1Ev>
	init(addr,i2c);
 8001336:	7afb      	ldrb	r3, [r7, #11]
 8001338:	68f8      	ldr	r0, [r7, #12]
 800133a:	4619      	mov	r1, r3
 800133c:	463b      	mov	r3, r7
 800133e:	cb0c      	ldmia	r3, {r2, r3}
 8001340:	f000 f806 	bl	8001350 <_ZN8KamodRGB4initEh3I2C>
}
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4618      	mov	r0, r3
 8001348:	f107 0710 	add.w	r7, r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <_ZN8KamodRGB4initEh3I2C>:
void KamodRGB::init(u8 add, I2C i)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b088      	sub	sp, #32
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	4638      	mov	r0, r7
 800135a:	e880 000c 	stmia.w	r0, {r2, r3}
 800135e:	460b      	mov	r3, r1
 8001360:	72fb      	strb	r3, [r7, #11]
	i2c=i;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	463a      	mov	r2, r7
 8001366:	e892 0003 	ldmia.w	r2, {r0, r1}
 800136a:	e883 0003 	stmia.w	r3, {r0, r1}
	addr=add;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	7afa      	ldrb	r2, [r7, #11]
 8001372:	721a      	strb	r2, [r3, #8]

	unsigned char B[3][2]={{0,0},{1,0},{8,255}};
 8001374:	4a24      	ldr	r2, [pc, #144]	; (8001408 <_ZN8KamodRGB4initEh3I2C+0xb8>)
 8001376:	f107 0314 	add.w	r3, r7, #20
 800137a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800137e:	6018      	str	r0, [r3, #0]
 8001380:	f103 0304 	add.w	r3, r3, #4
 8001384:	8019      	strh	r1, [r3, #0]
	for(int i=0;i<3;i++)
 8001386:	f04f 0300 	mov.w	r3, #0
 800138a:	61fb      	str	r3, [r7, #28]
 800138c:	e013      	b.n	80013b6 <_ZN8KamodRGB4initEh3I2C+0x66>
	{
		i2c.sendBytes(addr,B[i],2);
 800138e:	68f9      	ldr	r1, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	7a1a      	ldrb	r2, [r3, #8]
 8001394:	f107 0014 	add.w	r0, r7, #20
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800139e:	18c3      	adds	r3, r0, r3
 80013a0:	4608      	mov	r0, r1
 80013a2:	4611      	mov	r1, r2
 80013a4:	461a      	mov	r2, r3
 80013a6:	f04f 0302 	mov.w	r3, #2
 80013aa:	f000 fbed 	bl	8001b88 <_ZN3I2C9sendBytesEhPhh>
{
	i2c=i;
	addr=add;

	unsigned char B[3][2]={{0,0},{1,0},{8,255}};
	for(int i=0;i<3;i++)
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	f103 0301 	add.w	r3, r3, #1
 80013b4:	61fb      	str	r3, [r7, #28]
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	bfcc      	ite	gt
 80013bc:	2300      	movgt	r3, #0
 80013be:	2301      	movle	r3, #1
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1e3      	bne.n	800138e <_ZN8KamodRGB4initEh3I2C+0x3e>
	{
		i2c.sendBytes(addr,B[i],2);
	}

	light(KAmber,0);
 80013c6:	68f8      	ldr	r0, [r7, #12]
 80013c8:	f04f 0102 	mov.w	r1, #2
 80013cc:	f04f 0200 	mov.w	r2, #0
 80013d0:	f000 f81c 	bl	800140c <_ZN8KamodRGB5lightE14KamodRGBColorsh>
	light(KRed,0);
 80013d4:	68f8      	ldr	r0, [r7, #12]
 80013d6:	f04f 0104 	mov.w	r1, #4
 80013da:	f04f 0200 	mov.w	r2, #0
 80013de:	f000 f815 	bl	800140c <_ZN8KamodRGB5lightE14KamodRGBColorsh>
	light(KGreen,0);
 80013e2:	68f8      	ldr	r0, [r7, #12]
 80013e4:	f04f 0105 	mov.w	r1, #5
 80013e8:	f04f 0200 	mov.w	r2, #0
 80013ec:	f000 f80e 	bl	800140c <_ZN8KamodRGB5lightE14KamodRGBColorsh>
	light(KBlue,0);
 80013f0:	68f8      	ldr	r0, [r7, #12]
 80013f2:	f04f 0103 	mov.w	r1, #3
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	f000 f807 	bl	800140c <_ZN8KamodRGB5lightE14KamodRGBColorsh>
}
 80013fe:	f107 0720 	add.w	r7, r7, #32
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	08001ca4 	.word	0x08001ca4

0800140c <_ZN8KamodRGB5lightE14KamodRGBColorsh>:

void KamodRGB::light(KamodRGBColors color, u8 val)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	4613      	mov	r3, r2
 8001416:	460a      	mov	r2, r1
 8001418:	70fa      	strb	r2, [r7, #3]
 800141a:	70bb      	strb	r3, [r7, #2]
	unsigned char B[2]={color,val};
 800141c:	78fb      	ldrb	r3, [r7, #3]
 800141e:	733b      	strb	r3, [r7, #12]
 8001420:	78bb      	ldrb	r3, [r7, #2]
 8001422:	737b      	strb	r3, [r7, #13]
	i2c.sendBytes(addr,B,2);
 8001424:	6879      	ldr	r1, [r7, #4]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7a1a      	ldrb	r2, [r3, #8]
 800142a:	f107 030c 	add.w	r3, r7, #12
 800142e:	4608      	mov	r0, r1
 8001430:	4611      	mov	r1, r2
 8001432:	461a      	mov	r2, r3
 8001434:	f04f 0302 	mov.w	r3, #2
 8001438:	f000 fba6 	bl	8001b88 <_ZN3I2C9sendBytesEhPhh>
}
 800143c:	f107 0710 	add.w	r7, r7, #16
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	6039      	str	r1, [r7, #0]
 800144e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001454:	2b00      	cmp	r3, #0
 8001456:	da0d      	bge.n	8001474 <NVIC_SetPriority+0x30>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 8001458:	490e      	ldr	r1, [pc, #56]	; (8001494 <NVIC_SetPriority+0x50>)
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	f003 030f 	and.w	r3, r3, #15
 8001460:	f1a3 0304 	sub.w	r3, r3, #4
 8001464:	683a      	ldr	r2, [r7, #0]
 8001466:	b2d2      	uxtb	r2, r2
 8001468:	ea4f 1202 	mov.w	r2, r2, lsl #4
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	18cb      	adds	r3, r1, r3
 8001470:	761a      	strb	r2, [r3, #24]
 8001472:	e00a      	b.n	800148a <NVIC_SetPriority+0x46>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001474:	4908      	ldr	r1, [pc, #32]	; (8001498 <NVIC_SetPriority+0x54>)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	683a      	ldr	r2, [r7, #0]
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8001482:	b2d2      	uxtb	r2, r2
 8001484:	18cb      	adds	r3, r1, r3
 8001486:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800148a:	f107 070c 	add.w	r7, r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr
 8001494:	e000ed00 	.word	0xe000ed00
 8001498:	e000e100 	.word	0xe000e100

0800149c <SysTick_Config>:
 * Initialise the system tick timer and its interrupt and start the
 * system tick timer / counter in free running mode to generate 
 * periodical interrupts.
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d902      	bls.n	80014b4 <SysTick_Config+0x18>
 80014ae:	f04f 0301 	mov.w	r3, #1
 80014b2:	e016      	b.n	80014e2 <SysTick_Config+0x46>
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80014b4:	4b0d      	ldr	r3, [pc, #52]	; (80014ec <SysTick_Config+0x50>)
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80014bc:	f102 32ff 	add.w	r2, r2, #4294967295
 80014c0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 80014c2:	f04f 30ff 	mov.w	r0, #4294967295
 80014c6:	f04f 010f 	mov.w	r1, #15
 80014ca:	f7ff ffbb 	bl	8001444 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80014ce:	4b07      	ldr	r3, [pc, #28]	; (80014ec <SysTick_Config+0x50>)
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
                   SysTick_CTRL_TICKINT_Msk   | 
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
 80014d6:	4b05      	ldr	r3, [pc, #20]	; (80014ec <SysTick_Config+0x50>)
 80014d8:	f04f 0207 	mov.w	r2, #7
 80014dc:	601a      	str	r2, [r3, #0]
  return (0);                                                  /* Function successful */
 80014de:	f04f 0300 	mov.w	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	f107 0708 	add.w	r7, r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	e000e010 	.word	0xe000e010

080014f0 <main>:
LED YellowLED;
USART Console;


int main()
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08c      	sub	sp, #48	; 0x30
 80014f4:	af00      	add	r7, sp, #0
	SystemInit();
 80014f6:	f7fe fec1 	bl	800027c <SystemInit>

	//LEDS
	GreenLED.init(green);
 80014fa:	484b      	ldr	r0, [pc, #300]	; (8001628 <main+0x138>)
 80014fc:	f04f 0100 	mov.w	r1, #0
 8001500:	f000 f8ae 	bl	8001660 <_ZN3LED4initE5ELEDs>
	YellowLED.init(yellow);
 8001504:	4849      	ldr	r0, [pc, #292]	; (800162c <main+0x13c>)
 8001506:	f04f 0101 	mov.w	r1, #1
 800150a:	f000 f8a9 	bl	8001660 <_ZN3LED4initE5ELEDs>

	GreenLED.Off();
 800150e:	4846      	ldr	r0, [pc, #280]	; (8001628 <main+0x138>)
 8001510:	f000 f8ea 	bl	80016e8 <_ZN3LED3OffEv>
	YellowLED.On();
 8001514:	4845      	ldr	r0, [pc, #276]	; (800162c <main+0x13c>)
 8001516:	f000 f8d7 	bl	80016c8 <_ZN3LED2OnEv>


	//USART
	Console.init(2) ;
 800151a:	4845      	ldr	r0, [pc, #276]	; (8001630 <main+0x140>)
 800151c:	f04f 0102 	mov.w	r1, #2
 8001520:	f000 f912 	bl	8001748 <_ZN5USART4initEh>
	Console.sendString("\r\nStart!!\r\n\r\n");
 8001524:	4842      	ldr	r0, [pc, #264]	; (8001630 <main+0x140>)
 8001526:	4943      	ldr	r1, [pc, #268]	; (8001634 <main+0x144>)
 8001528:	f000 f9f8 	bl	800191c <_ZN5USART10sendStringEPKc>

	//SYSTICK
	SysTick_Config(10000000);
 800152c:	4842      	ldr	r0, [pc, #264]	; (8001638 <main+0x148>)
 800152e:	f7ff ffb5 	bl	800149c <SysTick_Config>

	YellowLED.Toggle();
 8001532:	483e      	ldr	r0, [pc, #248]	; (800162c <main+0x13c>)
 8001534:	f000 f8e8 	bl	8001708 <_ZN3LED6ToggleEv>

	I2C i2c=I2C(1);
 8001538:	f107 031c 	add.w	r3, r7, #28
 800153c:	4618      	mov	r0, r3
 800153e:	f04f 0101 	mov.w	r1, #1
 8001542:	f000 faa3 	bl	8001a8c <_ZN3I2CC1Eh>

	KamodRGB Rgb=KamodRGB(0,i2c);
 8001546:	f107 0310 	add.w	r3, r7, #16
 800154a:	4618      	mov	r0, r3
 800154c:	f04f 0100 	mov.w	r1, #0
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	cb0c      	ldmia	r3, {r2, r3}
 8001556:	f7ff fee1 	bl	800131c <_ZN8KamodRGBC1Eh3I2C>
	Rgb.light(KAmber,255);
 800155a:	f107 0310 	add.w	r3, r7, #16
 800155e:	4618      	mov	r0, r3
 8001560:	f04f 0102 	mov.w	r1, #2
 8001564:	f04f 02ff 	mov.w	r2, #255	; 0xff
 8001568:	f7ff ff50 	bl	800140c <_ZN8KamodRGB5lightE14KamodRGBColorsh>

	Console.sendString("KAMOD MEMS 2\r\n");
 800156c:	4830      	ldr	r0, [pc, #192]	; (8001630 <main+0x140>)
 800156e:	4933      	ldr	r1, [pc, #204]	; (800163c <main+0x14c>)
 8001570:	f000 f9d4 	bl	800191c <_ZN5USART10sendStringEPKc>

	Rgb.light(KRed,0);
 8001574:	f107 0310 	add.w	r3, r7, #16
 8001578:	4618      	mov	r0, r3
 800157a:	f04f 0104 	mov.w	r1, #4
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	f7ff ff43 	bl	800140c <_ZN8KamodRGB5lightE14KamodRGBColorsh>
	Rgb.light(KBlue,0);
 8001586:	f107 0310 	add.w	r3, r7, #16
 800158a:	4618      	mov	r0, r3
 800158c:	f04f 0103 	mov.w	r1, #3
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	f7ff ff3a 	bl	800140c <_ZN8KamodRGB5lightE14KamodRGBColorsh>
	Rgb.light(KGreen,0);
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	4618      	mov	r0, r3
 800159e:	f04f 0105 	mov.w	r1, #5
 80015a2:	f04f 0200 	mov.w	r2, #0
 80015a6:	f7ff ff31 	bl	800140c <_ZN8KamodRGB5lightE14KamodRGBColorsh>
        
        KamodMEMS2 mems=KamodMEMS2(56,i2c);
 80015aa:	f107 0304 	add.w	r3, r7, #4
 80015ae:	4618      	mov	r0, r3
 80015b0:	f04f 0138 	mov.w	r1, #56	; 0x38
 80015b4:	f107 031c 	add.w	r3, r7, #28
 80015b8:	cb0c      	ldmia	r3, {r2, r3}
 80015ba:	f7ff fe6d 	bl	8001298 <_ZN10KamodMEMS2C1Eh3I2C>

  	YellowLED.Toggle();
 80015be:	481b      	ldr	r0, [pc, #108]	; (800162c <main+0x13c>)
 80015c0:	f000 f8a2 	bl	8001708 <_ZN3LED6ToggleEv>

  	//main loop
  	while(1)
	{
  		for(int i=3;i<6;i++)
 80015c4:	f04f 0303 	mov.w	r3, #3
 80015c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015ca:	e024      	b.n	8001616 <main+0x126>
  		{
  			for(int j=0;j<256;j++)
 80015cc:	f04f 0300 	mov.w	r3, #0
 80015d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80015d2:	e014      	b.n	80015fe <main+0x10e>
  			{
				for(int z=0;z<100000;z++);
 80015d4:	f04f 0300 	mov.w	r3, #0
 80015d8:	627b      	str	r3, [r7, #36]	; 0x24
 80015da:	e003      	b.n	80015e4 <main+0xf4>
 80015dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015de:	f103 0301 	add.w	r3, r3, #1
 80015e2:	627b      	str	r3, [r7, #36]	; 0x24
 80015e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015e6:	4b16      	ldr	r3, [pc, #88]	; (8001640 <main+0x150>)
 80015e8:	429a      	cmp	r2, r3
 80015ea:	bfcc      	ite	gt
 80015ec:	2300      	movgt	r3, #0
 80015ee:	2301      	movle	r3, #1
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1f2      	bne.n	80015dc <main+0xec>
  	//main loop
  	while(1)
	{
  		for(int i=3;i<6;i++)
  		{
  			for(int j=0;j<256;j++)
 80015f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015f8:	f103 0301 	add.w	r3, r3, #1
 80015fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80015fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001600:	2bff      	cmp	r3, #255	; 0xff
 8001602:	bfcc      	ite	gt
 8001604:	2300      	movgt	r3, #0
 8001606:	2301      	movle	r3, #1
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d1e2      	bne.n	80015d4 <main+0xe4>
  	YellowLED.Toggle();

  	//main loop
  	while(1)
	{
  		for(int i=3;i<6;i++)
 800160e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001610:	f103 0301 	add.w	r3, r3, #1
 8001614:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001618:	2b05      	cmp	r3, #5
 800161a:	bfcc      	ite	gt
 800161c:	2300      	movgt	r3, #0
 800161e:	2301      	movle	r3, #1
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b00      	cmp	r3, #0
 8001624:	d1d2      	bne.n	80015cc <main+0xdc>
        KamodMEMS2 mems=KamodMEMS2(56,i2c);

  	YellowLED.Toggle();

  	//main loop
  	while(1)
 8001626:	e7cd      	b.n	80015c4 <main+0xd4>
 8001628:	20000014 	.word	0x20000014
 800162c:	20000018 	.word	0x20000018
 8001630:	2000001c 	.word	0x2000001c
 8001634:	08001c6c 	.word	0x08001c6c
 8001638:	00989680 	.word	0x00989680
 800163c:	08001c7c 	.word	0x08001c7c
 8001640:	0001869f 	.word	0x0001869f

08001644 <SysTick_Handler>:
	return 0;
}

extern "C" void SysTick_Handler(void);
void SysTick_Handler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
	YellowLED.Toggle();
 8001648:	4803      	ldr	r0, [pc, #12]	; (8001658 <SysTick_Handler+0x14>)
 800164a:	f000 f85d 	bl	8001708 <_ZN3LED6ToggleEv>
	GreenLED.Toggle();
 800164e:	4803      	ldr	r0, [pc, #12]	; (800165c <SysTick_Handler+0x18>)
 8001650:	f000 f85a 	bl	8001708 <_ZN3LED6ToggleEv>
}
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000018 	.word	0x20000018
 800165c:	20000014 	.word	0x20000014

08001660 <_ZN3LED4initE5ELEDs>:
{
	init(color);
}

void LED::init(ELEDs color)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	460b      	mov	r3, r1
 800166a:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800166c:	f04f 0010 	mov.w	r0, #16
 8001670:	f04f 0101 	mov.w	r1, #1
 8001674:	f7ff fb8a 	bl	8000d8c <RCC_APB2PeriphClockCmd>

	switch (color)
 8001678:	78fb      	ldrb	r3, [r7, #3]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d004      	beq.n	8001688 <_ZN3LED4initE5ELEDs+0x28>
	{
	case green:
		GPIO_Pin = GPIO_Pin_6;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f04f 0240 	mov.w	r2, #64	; 0x40
 8001684:	801a      	strh	r2, [r3, #0]
		break;
 8001686:	e004      	b.n	8001692 <_ZN3LED4initE5ELEDs+0x32>
	case yellow:
		GPIO_Pin = GPIO_Pin_7;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f04f 0280 	mov.w	r2, #128	; 0x80
 800168e:	801a      	strh	r2, [r3, #0]
		break;
 8001690:	bf00      	nop
//	default :
//		assert();//TODO
	}

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8001692:	f04f 0301 	mov.w	r3, #1
 8001696:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001698:	f04f 0310 	mov.w	r3, #16
 800169c:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800169e:	f107 030c 	add.w	r3, r7, #12
 80016a2:	4808      	ldr	r0, [pc, #32]	; (80016c4 <_ZN3LED4initE5ELEDs+0x64>)
 80016a4:	4619      	mov	r1, r3
 80016a6:	f7fe ff3b 	bl	8000520 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	881b      	ldrh	r3, [r3, #0]
 80016ae:	81bb      	strh	r3, [r7, #12]

	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80016b0:	f107 030c 	add.w	r3, r7, #12
 80016b4:	4803      	ldr	r0, [pc, #12]	; (80016c4 <_ZN3LED4initE5ELEDs+0x64>)
 80016b6:	4619      	mov	r1, r3
 80016b8:	f7fe ff32 	bl	8000520 <GPIO_Init>

}
 80016bc:	f107 0710 	add.w	r7, r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40011000 	.word	0x40011000

080016c8 <_ZN3LED2OnEv>:

void LED::On()
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
	GPIO_SetBits(GPIOC, GPIO_Pin);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	881b      	ldrh	r3, [r3, #0]
 80016d4:	4803      	ldr	r0, [pc, #12]	; (80016e4 <_ZN3LED2OnEv+0x1c>)
 80016d6:	4619      	mov	r1, r3
 80016d8:	f7ff f820 	bl	800071c <GPIO_SetBits>
}
 80016dc:	f107 0708 	add.w	r7, r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40011000 	.word	0x40011000

080016e8 <_ZN3LED3OffEv>:

void LED::Off()
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
	GPIO_ResetBits(GPIOC, GPIO_Pin);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	4803      	ldr	r0, [pc, #12]	; (8001704 <_ZN3LED3OffEv+0x1c>)
 80016f6:	4619      	mov	r1, r3
 80016f8:	f7ff f81e 	bl	8000738 <GPIO_ResetBits>
}
 80016fc:	f107 0708 	add.w	r7, r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40011000 	.word	0x40011000

08001708 <_ZN3LED6ToggleEv>:

void LED::Toggle()
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
	if (GPIO_ReadInputDataBit(GPIOC,GPIO_Pin) != RESET)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	480b      	ldr	r0, [pc, #44]	; (8001744 <_ZN3LED6ToggleEv+0x3c>)
 8001716:	4619      	mov	r1, r3
 8001718:	f7fe ffe2 	bl	80006e0 <GPIO_ReadInputDataBit>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	bf0c      	ite	eq
 8001722:	2300      	moveq	r3, #0
 8001724:	2301      	movne	r3, #1
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b00      	cmp	r3, #0
 800172a:	d003      	beq.n	8001734 <_ZN3LED6ToggleEv+0x2c>
	{
		Off();
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f7ff ffdb 	bl	80016e8 <_ZN3LED3OffEv>
 8001732:	e002      	b.n	800173a <_ZN3LED6ToggleEv+0x32>
	}
	else
	{
		On();
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ffc7 	bl	80016c8 <_ZN3LED2OnEv>
	}
}
 800173a:	f107 0708 	add.w	r7, r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40011000 	.word	0x40011000

08001748 <_ZN5USART4initEh>:
{
	init(U);
}

void USART::init(unsigned char U)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08c      	sub	sp, #48	; 0x30
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	460b      	mov	r3, r1
 8001752:	70fb      	strb	r3, [r7, #3]
	ptr=0;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f04f 0200 	mov.w	r2, #0
 800175a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	buff[ptr]='\0';
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	18d3      	adds	r3, r2, r3
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	725a      	strb	r2, [r3, #9]
	USART_ClockInitTypeDef USART_ClockInitStructure;
	USART_InitTypeDef USART_InitStructure;

	unsigned long RCC_APB1Periph, RCC_APB2Periph;

	switch (U)
 800176e:	78fb      	ldrb	r3, [r7, #3]
 8001770:	2b02      	cmp	r3, #2
 8001772:	d115      	bne.n	80017a0 <_ZN5USART4initEh+0x58>
	{
		case 2:
			USARTx      = USART2;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a4e      	ldr	r2, [pc, #312]	; (80018b0 <_ZN5USART4initEh+0x168>)
 8001778:	601a      	str	r2, [r3, #0]
			GPIO_Pin_Tx = GPIO_Pin_5;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f04f 0220 	mov.w	r2, #32
 8001780:	809a      	strh	r2, [r3, #4]
			GPIO_Pin_Rx = GPIO_Pin_6;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f04f 0240 	mov.w	r2, #64	; 0x40
 8001788:	80da      	strh	r2, [r3, #6]
			USARTx_IRQn = USART2_IRQn;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	f04f 0226 	mov.w	r2, #38	; 0x26
 8001790:	721a      	strb	r2, [r3, #8]

			RCC_APB1Periph = RCC_APB1Periph_USART2;
 8001792:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001796:	62fb      	str	r3, [r7, #44]	; 0x2c
			RCC_APB2Periph = RCC_APB2Periph_GPIOD | RCC_APB2Periph_AFIO ;
 8001798:	f04f 0321 	mov.w	r3, #33	; 0x21
 800179c:	62bb      	str	r3, [r7, #40]	; 0x28

			break;
 800179e:	bf00      	nop

//		default :
//			assert(); //TODO
	}
	RCC_APB1PeriphClockCmd(RCC_APB1Periph, ENABLE);
 80017a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80017a2:	f04f 0101 	mov.w	r1, #1
 80017a6:	f7ff fb13 	bl	8000dd0 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph, ENABLE);
 80017aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80017ac:	f04f 0101 	mov.w	r1, #1
 80017b0:	f7ff faec 	bl	8000d8c <RCC_APB2PeriphClockCmd>


	//Set USART Tx as AF push-pull
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_Tx;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	889b      	ldrh	r3, [r3, #4]
 80017b8:	84bb      	strh	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80017ba:	f04f 0318 	mov.w	r3, #24
 80017be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80017c2:	f04f 0303 	mov.w	r3, #3
 80017c6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 80017ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ce:	4839      	ldr	r0, [pc, #228]	; (80018b4 <_ZN5USART4initEh+0x16c>)
 80017d0:	4619      	mov	r1, r3
 80017d2:	f7fe fea5 	bl	8000520 <GPIO_Init>

	//Set USART Rx as input floating
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_Rx;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	88db      	ldrh	r3, [r3, #6]
 80017da:	84bb      	strh	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80017dc:	f04f 0304 	mov.w	r3, #4
 80017e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 80017e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e8:	4832      	ldr	r0, [pc, #200]	; (80018b4 <_ZN5USART4initEh+0x16c>)
 80017ea:	4619      	mov	r1, r3
 80017ec:	f7fe fe98 	bl	8000520 <GPIO_Init>


	USART_ClockStructInit(&USART_ClockInitStructure);
 80017f0:	f107 031c 	add.w	r3, r7, #28
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fc15 	bl	8001024 <USART_ClockStructInit>
	USART_ClockInit(USARTx, &USART_ClockInitStructure);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	f107 031c 	add.w	r3, r7, #28
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	f7ff fbdd 	bl	8000fc4 <USART_ClockInit>


	USART_InitStructure.USART_BaudRate = 115200;
 800180a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800180e:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001810:	f04f 0300 	mov.w	r3, #0
 8001814:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001816:	f04f 0300 	mov.w	r3, #0
 800181a:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 800181c:	f04f 0300 	mov.w	r3, #0
 8001820:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001822:	f04f 0300 	mov.w	r3, #0
 8001826:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001828:	f04f 030c 	mov.w	r3, #12
 800182c:	82fb      	strh	r3, [r7, #22]

	GPIO_PinRemapConfig(GPIO_Remap_USART2  ,ENABLE);
 800182e:	f04f 0008 	mov.w	r0, #8
 8001832:	f04f 0101 	mov.w	r1, #1
 8001836:	f7fe ff8d 	bl	8000754 <GPIO_PinRemapConfig>

	//Write USART parameters
	USART_Init(USARTx, &USART_InitStructure);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	f107 030c 	add.w	r3, r7, #12
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f7ff fae5 	bl	8000e14 <USART_Init>

	//Enable USART
	USART_Cmd(USARTx, ENABLE);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4618      	mov	r0, r3
 8001850:	f04f 0101 	mov.w	r1, #1
 8001854:	f7ff fc00 	bl	8001058 <USART_Cmd>
	//hmmm
	while( USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
 8001858:	bf00      	nop
 800185a:	4815      	ldr	r0, [pc, #84]	; (80018b0 <_ZN5USART4initEh+0x168>)
 800185c:	f04f 0140 	mov.w	r1, #64	; 0x40
 8001860:	f7ff fc94 	bl	800118c <USART_GetFlagStatus>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	bf14      	ite	ne
 800186a:	2300      	movne	r3, #0
 800186c:	2301      	moveq	r3, #1
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1f2      	bne.n	800185a <_ZN5USART4initEh+0x112>

	USART_ITConfig(USARTx, USART_IT_RXNE, ENABLE);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4618      	mov	r0, r3
 800187a:	f240 5125 	movw	r1, #1317	; 0x525
 800187e:	f04f 0201 	mov.w	r2, #1
 8001882:	f7ff fc09 	bl	8001098 <USART_ITConfig>
	//USART_ITConfig(USART1, USART_IT_TXE, ENABLE);

	//USART_Cmd(USART1, ENABLE);

	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8001886:	f04f 0326 	mov.w	r3, #38	; 0x26
 800188a:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 800188c:	f04f 0302 	mov.w	r3, #2
 8001890:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 8001892:	f04f 0303 	mov.w	r3, #3
 8001896:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001898:	f04f 0301 	mov.w	r3, #1
 800189c:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 800189e:	f107 0308 	add.w	r3, r7, #8
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7fe fdd0 	bl	8000448 <NVIC_Init>

}
 80018a8:	f107 0730 	add.w	r7, r7, #48	; 0x30
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40004400 	.word	0x40004400
 80018b4:	40011400 	.word	0x40011400

080018b8 <_ZN5USART8sendCharEc>:

void USART::sendChar(char c)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	460b      	mov	r3, r1
 80018c2:	70fb      	strb	r3, [r7, #3]
	while( USART_GetFlagStatus(USARTx, USART_FLAG_TC) == RESET);
 80018c4:	bf00      	nop
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f04f 0140 	mov.w	r1, #64	; 0x40
 80018d0:	f7ff fc5c 	bl	800118c <USART_GetFlagStatus>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	bf14      	ite	ne
 80018da:	2300      	movne	r3, #0
 80018dc:	2301      	moveq	r3, #1
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d1f0      	bne.n	80018c6 <_ZN5USART8sendCharEc+0xe>
	USART_SendData(USARTx, (uint8_t) c);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	78fb      	ldrb	r3, [r7, #3]
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	4610      	mov	r0, r2
 80018ee:	4619      	mov	r1, r3
 80018f0:	f7ff fc26 	bl	8001140 <USART_SendData>
}
 80018f4:	f107 0708 	add.w	r7, r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <_ZN5USART8readCharEv>:
char USART::readChar()
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
	return (char) USART_ReceiveData(USARTx);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff fc2d 	bl	8001168 <USART_ReceiveData>
 800190e:	4603      	mov	r3, r0
 8001910:	b2db      	uxtb	r3, r3
}
 8001912:	4618      	mov	r0, r3
 8001914:	f107 0708 	add.w	r7, r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <_ZN5USART10sendStringEPKc>:

void USART::sendString(const char * c)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
	int i=0;
 8001926:	f04f 0300 	mov.w	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]
	while(c[i]!='\0')
 800192c:	e00b      	b.n	8001946 <_ZN5USART10sendStringEPKc+0x2a>
	{
		sendChar(c[i++]);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	683a      	ldr	r2, [r7, #0]
 8001932:	18d3      	adds	r3, r2, r3
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	f102 0201 	add.w	r2, r2, #1
 800193c:	60fa      	str	r2, [r7, #12]
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	4619      	mov	r1, r3
 8001942:	f7ff ffb9 	bl	80018b8 <_ZN5USART8sendCharEc>
}

void USART::sendString(const char * c)
{
	int i=0;
	while(c[i]!='\0')
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	683a      	ldr	r2, [r7, #0]
 800194a:	18d3      	adds	r3, r2, r3
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	2b00      	cmp	r3, #0
 8001950:	bf0c      	ite	eq
 8001952:	2300      	moveq	r3, #0
 8001954:	2301      	movne	r3, #1
 8001956:	b2db      	uxtb	r3, r3
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1e8      	bne.n	800192e <_ZN5USART10sendStringEPKc+0x12>
	{
		sendChar(c[i++]);
	}
}
 800195c:	f107 0710 	add.w	r7, r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <_ZN5USART14recCharHandlerEc>:
void USART::recCharHandler(char c)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	70fb      	strb	r3, [r7, #3]
	if (c=='\r')
 8001970:	78fb      	ldrb	r3, [r7, #3]
 8001972:	2b0d      	cmp	r3, #13
 8001974:	d12d      	bne.n	80019d2 <_ZN5USART14recCharHandlerEc+0x6e>
	{
		sendChar((uint8_t)'\r');
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f04f 010d 	mov.w	r1, #13
 800197c:	f7ff ff9c 	bl	80018b8 <_ZN5USART8sendCharEc>
		sendChar((uint8_t)'\n');
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f04f 010a 	mov.w	r1, #10
 8001986:	f7ff ff97 	bl	80018b8 <_ZN5USART8sendCharEc>
		sendString("Otrzymano komende: ");
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	4924      	ldr	r1, [pc, #144]	; (8001a20 <_ZN5USART14recCharHandlerEc+0xbc>)
 800198e:	f7ff ffc5 	bl	800191c <_ZN5USART10sendStringEPKc>
		sendString(buff);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f103 0309 	add.w	r3, r3, #9
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	4619      	mov	r1, r3
 800199c:	f7ff ffbe 	bl	800191c <_ZN5USART10sendStringEPKc>
		sendChar((uint8_t)'\r');
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f04f 010d 	mov.w	r1, #13
 80019a6:	f7ff ff87 	bl	80018b8 <_ZN5USART8sendCharEc>
		sendChar((uint8_t)'\n');
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f04f 010a 	mov.w	r1, #10
 80019b0:	f7ff ff82 	bl	80018b8 <_ZN5USART8sendCharEc>
		sendChar((uint8_t)'>');
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f04f 013e 	mov.w	r1, #62	; 0x3e
 80019ba:	f7ff ff7d 	bl	80018b8 <_ZN5USART8sendCharEc>
		ptr=0;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f04f 0200 	mov.w	r2, #0
 80019c4:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
		buff[0]='\0';
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	725a      	strb	r2, [r3, #9]
		return;
 80019d0:	e021      	b.n	8001a16 <_ZN5USART14recCharHandlerEc+0xb2>
	}
	if (ptr<64)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80019d8:	2b3f      	cmp	r3, #63	; 0x3f
 80019da:	d81c      	bhi.n	8001a16 <_ZN5USART14recCharHandlerEc+0xb2>
	{
		sendChar(c);
 80019dc:	78fb      	ldrb	r3, [r7, #3]
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	4619      	mov	r1, r3
 80019e2:	f7ff ff69 	bl	80018b8 <_ZN5USART8sendCharEc>
		buff[ptr]=c;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	18d3      	adds	r3, r2, r3
 80019f0:	78fa      	ldrb	r2, [r7, #3]
 80019f2:	725a      	strb	r2, [r3, #9]
		buff[++ptr]='\0';
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80019fa:	f103 0301 	add.w	r3, r3, #1
 80019fe:	b2da      	uxtb	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	18d3      	adds	r3, r2, r3
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	725a      	strb	r2, [r3, #9]
	}
}
 8001a16:	f107 0708 	add.w	r7, r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	08001c8c 	.word	0x08001c8c

08001a24 <USART2_IRQHandler>:

extern "C" void USART2_IRQHandler(void);
void USART2_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
	extern LED YellowLED ;
	extern USART Console ;
	char b;
	if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8001a2a:	480f      	ldr	r0, [pc, #60]	; (8001a68 <USART2_IRQHandler+0x44>)
 8001a2c:	f240 5125 	movw	r1, #1317	; 0x525
 8001a30:	f7ff fbcc 	bl	80011cc <USART_GetITStatus>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	bf0c      	ite	eq
 8001a3a:	2300      	moveq	r3, #0
 8001a3c:	2301      	movne	r3, #1
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d00c      	beq.n	8001a5e <USART2_IRQHandler+0x3a>
	{
		YellowLED.Toggle();
 8001a44:	4809      	ldr	r0, [pc, #36]	; (8001a6c <USART2_IRQHandler+0x48>)
 8001a46:	f7ff fe5f 	bl	8001708 <_ZN3LED6ToggleEv>

		b=Console.readChar();
 8001a4a:	4809      	ldr	r0, [pc, #36]	; (8001a70 <USART2_IRQHandler+0x4c>)
 8001a4c:	f7ff ff56 	bl	80018fc <_ZN5USART8readCharEv>
 8001a50:	4603      	mov	r3, r0
 8001a52:	71fb      	strb	r3, [r7, #7]
		Console.recCharHandler(b);
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	4806      	ldr	r0, [pc, #24]	; (8001a70 <USART2_IRQHandler+0x4c>)
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f7ff ff83 	bl	8001964 <_ZN5USART14recCharHandlerEc>
	}
}
 8001a5e:	f107 0708 	add.w	r7, r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40004400 	.word	0x40004400
 8001a6c:	20000018 	.word	0x20000018
 8001a70:	2000001c 	.word	0x2000001c

08001a74 <_ZN3I2CC1Ev>:

I2C::I2C()
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
{

}
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f107 070c 	add.w	r7, r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop

08001a8c <_ZN3I2CC1Eh>:

I2C::I2C(unsigned char I)
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	70fb      	strb	r3, [r7, #3]
{
	init(I);
 8001a98:	78fb      	ldrb	r3, [r7, #3]
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f000 f807 	bl	8001ab0 <_ZN3I2C4initEh>
}
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f107 0708 	add.w	r7, r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop

08001ab0 <_ZN3I2C4initEh>:
void I2C::init(unsigned char I)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	; 0x28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	70fb      	strb	r3, [r7, #3]
	I2C_InitTypeDef I2C_InitStructure;


	unsigned long RCC_APB1Periph, RCC_APB2Periph;

	switch (I)
 8001abc:	78fb      	ldrb	r3, [r7, #3]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d111      	bne.n	8001ae6 <_ZN3I2C4initEh+0x36>
	{
		case 1:
			I2Cx      = I2C1;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a2d      	ldr	r2, [pc, #180]	; (8001b7c <_ZN3I2C4initEh+0xcc>)
 8001ac6:	601a      	str	r2, [r3, #0]
			GPIO_Pin_SCL = GPIO_Pin_8;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ace:	809a      	strh	r2, [r3, #4]
			GPIO_Pin_SDA = GPIO_Pin_9;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ad6:	80da      	strh	r2, [r3, #6]

			RCC_APB1Periph = RCC_APB1Periph_I2C1;
 8001ad8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
			RCC_APB2Periph = RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO ;
 8001ade:	f04f 0309 	mov.w	r3, #9
 8001ae2:	623b      	str	r3, [r7, #32]

			break;
 8001ae4:	bf00      	nop

	//		default :
	//			assert(); //TODO
	}

	RCC_APB1PeriphClockCmd(RCC_APB1Periph, ENABLE);
 8001ae6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ae8:	f04f 0101 	mov.w	r1, #1
 8001aec:	f7ff f970 	bl	8000dd0 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph, ENABLE);
 8001af0:	6a38      	ldr	r0, [r7, #32]
 8001af2:	f04f 0101 	mov.w	r1, #1
 8001af6:	f7ff f949 	bl	8000d8c <RCC_APB2PeriphClockCmd>

	// Configure I2C1 SCL pin
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_SCL;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	889b      	ldrh	r3, [r3, #4]
 8001afe:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8001b00:	f04f 031c 	mov.w	r3, #28
 8001b04:	77fb      	strb	r3, [r7, #31]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001b06:	f04f 0303 	mov.w	r3, #3
 8001b0a:	77bb      	strb	r3, [r7, #30]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001b0c:	f107 031c 	add.w	r3, r7, #28
 8001b10:	481b      	ldr	r0, [pc, #108]	; (8001b80 <_ZN3I2C4initEh+0xd0>)
 8001b12:	4619      	mov	r1, r3
 8001b14:	f7fe fd04 	bl	8000520 <GPIO_Init>

	// Configure I2C1 SDA pin
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_SDA;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	88db      	ldrh	r3, [r3, #6]
 8001b1c:	83bb      	strh	r3, [r7, #28]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001b1e:	f107 031c 	add.w	r3, r7, #28
 8001b22:	4817      	ldr	r0, [pc, #92]	; (8001b80 <_ZN3I2C4initEh+0xd0>)
 8001b24:	4619      	mov	r1, r3
 8001b26:	f7fe fcfb 	bl	8000520 <GPIO_Init>


	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	823b      	strh	r3, [r7, #16]
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 8001b30:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8001b34:	827b      	strh	r3, [r7, #18]
	I2C_InitStructure.I2C_OwnAddress1 = 0x03;
 8001b36:	f04f 0303 	mov.w	r3, #3
 8001b3a:	82bb      	strh	r3, [r7, #20]
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 8001b3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b40:	82fb      	strh	r3, [r7, #22]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8001b42:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b46:	833b      	strh	r3, [r7, #24]
	I2C_InitStructure.I2C_ClockSpeed = 200000;
 8001b48:	4b0e      	ldr	r3, [pc, #56]	; (8001b84 <_ZN3I2C4initEh+0xd4>)
 8001b4a:	60fb      	str	r3, [r7, #12]
	I2C_Init(I2C1, &I2C_InitStructure);
 8001b4c:	f107 030c 	add.w	r3, r7, #12
 8001b50:	480a      	ldr	r0, [pc, #40]	; (8001b7c <_ZN3I2C4initEh+0xcc>)
 8001b52:	4619      	mov	r1, r3
 8001b54:	f7fe fe80 	bl	8000858 <I2C_Init>

	GPIO_PinRemapConfig(GPIO_Remap_I2C1  ,ENABLE);
 8001b58:	f04f 0002 	mov.w	r0, #2
 8001b5c:	f04f 0101 	mov.w	r1, #1
 8001b60:	f7fe fdf8 	bl	8000754 <GPIO_PinRemapConfig>

	I2C_Cmd(I2Cx, ENABLE);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f04f 0101 	mov.w	r1, #1
 8001b6e:	f7fe ff4b 	bl	8000a08 <I2C_Cmd>

}
 8001b72:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40005400 	.word	0x40005400
 8001b80:	40010c00 	.word	0x40010c00
 8001b84:	00030d40 	.word	0x00030d40

08001b88 <_ZN3I2C9sendBytesEhPhh>:

void I2C::sendBytes(unsigned char addr, unsigned char * b, unsigned char len)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	607a      	str	r2, [r7, #4]
 8001b92:	460a      	mov	r2, r1
 8001b94:	72fa      	strb	r2, [r7, #11]
 8001b96:	70fb      	strb	r3, [r7, #3]
	I2C_GenerateSTART(I2Cx, ENABLE);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f04f 0101 	mov.w	r1, #1
 8001ba2:	f7fe ff51 	bl	8000a48 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_MODE_SELECT));
 8001ba6:	bf00      	nop
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	492c      	ldr	r1, [pc, #176]	; (8001c60 <_ZN3I2C9sendBytesEhPhh+0xd8>)
 8001bb0:	f7fe ffb8 	bl	8000b24 <I2C_CheckEvent>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	bf14      	ite	ne
 8001bba:	2300      	movne	r3, #0
 8001bbc:	2301      	moveq	r3, #1
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1f1      	bne.n	8001ba8 <_ZN3I2C9sendBytesEhPhh+0x20>
	I2C_Send7bitAddress(I2Cx, addr, I2C_Direction_Transmitter);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	7afb      	ldrb	r3, [r7, #11]
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	f7fe ff89 	bl	8000ae8 <I2C_Send7bitAddress>
	while(!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8001bd6:	bf00      	nop
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	4921      	ldr	r1, [pc, #132]	; (8001c64 <_ZN3I2C9sendBytesEhPhh+0xdc>)
 8001be0:	f7fe ffa0 	bl	8000b24 <I2C_CheckEvent>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	bf14      	ite	ne
 8001bea:	2300      	movne	r3, #0
 8001bec:	2301      	moveq	r3, #1
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d1f1      	bne.n	8001bd8 <_ZN3I2C9sendBytesEhPhh+0x50>
	for(unsigned char i=0 ; i<len ; i++)
 8001bf4:	f04f 0300 	mov.w	r3, #0
 8001bf8:	75fb      	strb	r3, [r7, #23]
 8001bfa:	e01c      	b.n	8001c36 <_ZN3I2C9sendBytesEhPhh+0xae>
	{
		I2C_SendData(I2Cx,b[i]);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	7dfb      	ldrb	r3, [r7, #23]
 8001c02:	6879      	ldr	r1, [r7, #4]
 8001c04:	18cb      	adds	r3, r1, r3
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f7fe ff5c 	bl	8000ac8 <I2C_SendData>
		while(!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8001c10:	bf00      	nop
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	4913      	ldr	r1, [pc, #76]	; (8001c68 <_ZN3I2C9sendBytesEhPhh+0xe0>)
 8001c1a:	f7fe ff83 	bl	8000b24 <I2C_CheckEvent>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	bf14      	ite	ne
 8001c24:	2300      	movne	r3, #0
 8001c26:	2301      	moveq	r3, #1
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1f1      	bne.n	8001c12 <_ZN3I2C9sendBytesEhPhh+0x8a>
{
	I2C_GenerateSTART(I2Cx, ENABLE);
	while(!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_MODE_SELECT));
	I2C_Send7bitAddress(I2Cx, addr, I2C_Direction_Transmitter);
	while(!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
	for(unsigned char i=0 ; i<len ; i++)
 8001c2e:	7dfb      	ldrb	r3, [r7, #23]
 8001c30:	f103 0301 	add.w	r3, r3, #1
 8001c34:	75fb      	strb	r3, [r7, #23]
 8001c36:	7dfa      	ldrb	r2, [r7, #23]
 8001c38:	78fb      	ldrb	r3, [r7, #3]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	bf2c      	ite	cs
 8001c3e:	2300      	movcs	r3, #0
 8001c40:	2301      	movcc	r3, #1
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d1d9      	bne.n	8001bfc <_ZN3I2C9sendBytesEhPhh+0x74>
	{
		I2C_SendData(I2Cx,b[i]);
		while(!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
	}
	I2C_GenerateSTOP(I2Cx, ENABLE);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f04f 0101 	mov.w	r1, #1
 8001c52:	f7fe ff19 	bl	8000a88 <I2C_GenerateSTOP>

}
 8001c56:	f107 0718 	add.w	r7, r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	00030001 	.word	0x00030001
 8001c64:	00070082 	.word	0x00070082
 8001c68:	00070084 	.word	0x00070084
 8001c6c:	74530a0d 	.word	0x74530a0d
 8001c70:	21747261 	.word	0x21747261
 8001c74:	0d0a0d21 	.word	0x0d0a0d21
 8001c78:	0000000a 	.word	0x0000000a
 8001c7c:	4f4d414b 	.word	0x4f4d414b
 8001c80:	454d2044 	.word	0x454d2044
 8001c84:	3220534d 	.word	0x3220534d
 8001c88:	00000a0d 	.word	0x00000a0d
 8001c8c:	7a72744f 	.word	0x7a72744f
 8001c90:	6e616d79 	.word	0x6e616d79
 8001c94:	6f6b206f 	.word	0x6f6b206f
 8001c98:	646e656d 	.word	0x646e656d
 8001c9c:	00203a65 	.word	0x00203a65

08001ca0 <_ZZN10KamodMEMS24initEh3I2CE3C.0>:
 8001ca0:	00006720                                 g..

08001ca4 <_ZZN8KamodRGB4initEh3I2CE3C.0>:
 8001ca4:	00010000 0000ff08                       ........
