read_verilog output.v
read_verilog wrapper.v
synth_ecp5 -json circuit.json
