#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 30 16:59:32 2022
# Process ID: 18532
# Current directory: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1
# Command line: vivado.exe -log exp_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source exp_3.tcl
# Log file: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/exp_3.vds
# Journal file: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source exp_3.tcl -notrace
Command: synth_design -top exp_3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 948.977 ; gain = 234.496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'exp_3' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/exp_3.v:24]
INFO: [Synth 8-6157] synthesizing module 'frequency_divider' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/frequency_divider.v:24]
INFO: [Synth 8-6155] done synthesizing module 'frequency_divider' (1#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/frequency_divider.v:24]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/onepulse.v:77]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/debounce.v:27]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/debounce.v:27]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (3#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/onepulse.v:77]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/fsm.v:28]
WARNING: [Synth 8-3848] Net pause_trig in module/entity fsm does not have driver. [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/fsm.v:46]
WARNING: [Synth 8-3848] Net restart_trig in module/entity fsm does not have driver. [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/fsm.v:45]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (4#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/fsm.v:28]
WARNING: [Synth 8-7023] instance 'FSM' of module 'fsm' has 10 connections declared, but only 8 given [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/exp_3.v:74]
INFO: [Synth 8-6157] synthesizing module 'binary_down_4digit_counter' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/binary_down_4digit_counter.v:25]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/binary_down_4digit_counter.v:44]
WARNING: [Synth 8-5788] Register q_reg in module binary_down_4digit_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/binary_down_4digit_counter.v:71]
INFO: [Synth 8-6155] done synthesizing module 'binary_down_4digit_counter' (5#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/binary_down_4digit_counter.v:25]
INFO: [Synth 8-6157] synthesizing module 'timer_controller' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/timer_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'timer_controller' (6#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/timer_controller.v:24]
INFO: [Synth 8-6157] synthesizing module 'led_controller' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/led_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'led_controller' (7#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/led_controller.v:24]
INFO: [Synth 8-6157] synthesizing module 'display_time_7_segment' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_time_7_segment.v:3]
INFO: [Synth 8-6157] synthesizing module 'min_sec_seperate' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/min_sec_seperate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'min_sec_seperate' (8#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/min_sec_seperate.v:3]
INFO: [Synth 8-6157] synthesizing module 'segment7' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/segment7.v:3]
INFO: [Synth 8-6155] done synthesizing module 'segment7' (9#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/segment7.v:3]
WARNING: [Synth 8-7023] instance 'D0_MIN_CONV' of module 'segment7' has 3 connections declared, but only 2 given [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_time_7_segment.v:30]
WARNING: [Synth 8-7023] instance 'D1_MIN_CONV' of module 'segment7' has 3 connections declared, but only 2 given [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_time_7_segment.v:31]
WARNING: [Synth 8-7023] instance 'D0_SEC_CONV' of module 'segment7' has 3 connections declared, but only 2 given [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_time_7_segment.v:32]
WARNING: [Synth 8-7023] instance 'D1_SEC_CONV' of module 'segment7' has 3 connections declared, but only 2 given [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_time_7_segment.v:33]
INFO: [Synth 8-6157] synthesizing module 'display_7seg' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_7seg.v:7]
INFO: [Synth 8-6157] synthesizing module 'segment7_frequency_divider' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/segment7_frequency_divider.v:31]
INFO: [Synth 8-6155] done synthesizing module 'segment7_frequency_divider' (10#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/segment7_frequency_divider.v:31]
WARNING: [Synth 8-567] referenced signal 'd0' should be on the sensitivity list [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_7seg.v:41]
WARNING: [Synth 8-567] referenced signal 'd1' should be on the sensitivity list [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_7seg.v:41]
WARNING: [Synth 8-567] referenced signal 'd2' should be on the sensitivity list [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_7seg.v:41]
WARNING: [Synth 8-567] referenced signal 'd3' should be on the sensitivity list [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_7seg.v:41]
INFO: [Synth 8-6155] done synthesizing module 'display_7seg' (11#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'display_time_7_segment' (12#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/display_time_7_segment.v:3]
INFO: [Synth 8-6155] done synthesizing module 'exp_3' (13#1) [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/exp_3.v:24]
WARNING: [Synth 8-3331] design fsm has unconnected port pause_trig
WARNING: [Synth 8-3331] design fsm has unconnected port restart_trig
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.680 ; gain = 308.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.680 ; gain = 308.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.680 ; gain = 308.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1022.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/constrs_1/new/exp_3.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/constrs_1/new/exp_3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/constrs_1/new/exp_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exp_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exp_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'is_pause_temp_reg' into 'state_temp_reg' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/fsm.v:94]
INFO: [Synth 8-4471] merging register 'is_pause_reg' into 'state_reg' [D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/fsm.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module onepulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module binary_down_4digit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module timer_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module led_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module segment7_frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module display_7seg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\FSM/q_target_min_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\FSM/q_target_min_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[26]' (FDC) to 'U0/counter_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[27]' (FDC) to 'U0/counter_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[28]' (FDC) to 'U0/counter_out_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/counter_out_reg[29] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------+---------------+----------------+
|Module Name | RTL Object                 | Depth x Width | Implemented As | 
+------------+----------------------------+---------------+----------------+
|segment7    | D                          | 32x8          | LUT            | 
|exp_3       | TIME_DISPLAY/D0_SEC_CONV/D | 32x8          | LUT            | 
|exp_3       | TIME_DISPLAY/D1_SEC_CONV/D | 32x8          | LUT            | 
|exp_3       | TIME_DISPLAY/D0_MIN_CONV/D | 32x8          | LUT            | 
|exp_3       | TIME_DISPLAY/D1_MIN_CONV/D | 32x8          | LUT            | 
+------------+----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |    15|
|4     |LUT2   |    73|
|5     |LUT3   |    42|
|6     |LUT4   |    29|
|7     |LUT5   |    69|
|8     |LUT6   |   111|
|9     |FDCE   |    55|
|10    |FDPE   |    22|
|11    |FDRE   |    55|
|12    |LDC    |    12|
|13    |IBUF   |     5|
|14    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------------------+------+
|      |Instance           |Module                     |Cells |
+------+-------------------+---------------------------+------+
|1     |top                |                           |   557|
|2     |  FSM              |fsm                        |    91|
|3     |  PauseBtn         |onepulse                   |     9|
|4     |    U0             |debounce_1                 |     7|
|5     |  RestartBtn       |onepulse_0                 |     9|
|6     |    U0             |debounce                   |     7|
|7     |  TIME_DISPLAY     |display_time_7_segment     |   181|
|8     |    SEP            |min_sec_seperate           |   111|
|9     |    nolabel_line36 |display_7seg               |    70|
|10    |      U0           |segment7_frequency_divider |    44|
|11    |  U0               |frequency_divider          |    67|
|12    |  U1               |binary_down_4digit_counter |   166|
+------+-------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1135.586 ; gain = 421.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1135.586 ; gain = 308.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1135.586 ; gain = 421.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1140.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1147.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LDC => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1147.504 ; gain = 722.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1147.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/exp_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file exp_3_utilization_synth.rpt -pb exp_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 17:00:18 2022...
