// Seed: 1821987945
`timescale 1ps / 1ps
module module_0 ();
  assign id_0 = id_0;
  assign id_0 = 1;
  type_3(
      1, id_1, 1, 1'h0
  );
  logic id_2;
endmodule
`define pp_5 0
module module_1 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  assign id_2 = id_4;
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
