#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 17 17:59:18 2022
# Process ID: 11636
# Current directory: C:/COD/vivado/proyecto final/proyecto final.runs/synth_1
# Command line: vivado.exe -log top_level_god.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_god.tcl
# Log file: C:/COD/vivado/proyecto final/proyecto final.runs/synth_1/top_level_god.vds
# Journal file: C:/COD/vivado/proyecto final/proyecto final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_god.tcl -notrace
Command: synth_design -top top_level_god -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 800.160 ; gain = 234.496
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port sclk of mode buffer cannot be associated with actual port sclk_top of mode out [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/new/top_level_god.vhd:98]
WARNING: [Synth 8-2040] formal port ss_n of mode buffer cannot be associated with actual port ss_n_top of mode out [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/new/top_level_god.vhd:99]
INFO: [Synth 8-638] synthesizing module 'top_level_god' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/new/top_level_god.vhd:16]
INFO: [Synth 8-3491] module 'modulo_spi' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/modulo_spi.vhd:24' bound to instance 'acelerometro' of component 'modulo_spi' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/new/top_level_god.vhd:92]
INFO: [Synth 8-638] synthesizing module 'modulo_spi' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/modulo_spi.vhd:35]
	Parameter clk_freq bound to: 100 - type: integer 
	Parameter data_rate bound to: 4'b1101 
	Parameter data_range bound to: 2'b00 
INFO: [Synth 8-3491] module 'pmod_accelerometer_adxl345' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/pmod_accelerometer_adxl345.vhd:26' bound to instance 'pmod_accel' of component 'pmod_accelerometer_adxl345' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/modulo_spi.vhd:68]
INFO: [Synth 8-638] synthesizing module 'pmod_accelerometer_adxl345' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/pmod_accelerometer_adxl345.vhd:43]
	Parameter clk_freq bound to: 100 - type: integer 
	Parameter data_rate bound to: 4'b1101 
	Parameter data_range bound to: 2'b00 
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/spi_master.vhd:30' bound to instance 'spi_master_0' of component 'spi_master' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/pmod_accelerometer_adxl345.vhd:85]
INFO: [Synth 8-638] synthesizing module 'spi_master' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/spi_master.vhd:52]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (1#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/spi_master.vhd:52]
INFO: [Synth 8-226] default block is never used [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/pmod_accelerometer_adxl345.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'pmod_accelerometer_adxl345' (2#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/pmod_accelerometer_adxl345.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'modulo_spi' (3#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/modulo_spi.vhd:35]
INFO: [Synth 8-3491] module 'modulo_uart' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/modulo_uart.vhd:22' bound to instance 'uart' of component 'modulo_uart' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/new/top_level_god.vhd:103]
INFO: [Synth 8-638] synthesizing module 'modulo_uart' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/modulo_uart.vhd:37]
INFO: [Synth 8-3491] module 'baud_rate_clock' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/baud_rate_clock.vhd:15' bound to instance 'baud_rate_generator' of component 'baud_rate_clock' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/modulo_uart.vhd:96]
INFO: [Synth 8-638] synthesizing module 'baud_rate_clock' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/baud_rate_clock.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'baud_rate_clock' (4#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/baud_rate_clock.vhd:22]
INFO: [Synth 8-3491] module 'uart_tx6' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:84' bound to instance 'uart_tx' of component 'uart_tx6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/modulo_uart.vhd:102]
INFO: [Synth 8-638] synthesizing module 'uart_tx6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:201]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:201]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:201]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:201]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:201]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:201]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:201]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:201]
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
INFO: [Synth 8-113] binding component instance 'pointer3_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:209]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pointer3_flop' to cell 'FDR' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:219]
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
INFO: [Synth 8-113] binding component instance 'pointer2_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:225]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pointer2_flop' to cell 'FDR' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:235]
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
INFO: [Synth 8-113] binding component instance 'pointer01_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:242]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pointer1_flop' to cell 'FDR' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:253]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pointer0_flop' to cell 'FDR' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:259]
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
INFO: [Synth 8-113] binding component instance 'data_present_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:265]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_present_flop' to cell 'FDR' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:276]
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'full_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:282]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'lsb_data_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:293]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'msb_data_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:304]
	Parameter INIT bound to: 64'b1100111110101010110011000000111100001111111111111111111111111111 
INFO: [Synth 8-113] binding component instance 'serial_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:314]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'serial_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:325]
	Parameter INIT bound to: 64'b1000010101010000000000000000000010101010101010101010101010101010 
INFO: [Synth 8-113] binding component instance 'sm0_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sm0_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:340]
	Parameter INIT bound to: 64'b0010011001100001000000000000000011001100110011001100110011001100 
INFO: [Synth 8-113] binding component instance 'sm1_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:345]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sm1_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:355]
	Parameter INIT bound to: 64'b1000100001110000000000000000000011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'sm2_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:360]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sm2_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:370]
	Parameter INIT bound to: 64'b1000011101000100000000000000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'sm3_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:375]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sm3_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:385]
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'div01_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:391]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'div0_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:402]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'div1_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:407]
	Parameter INIT bound to: 64'b0111111110000000111111110000000001111000011110001111000011110000 
INFO: [Synth 8-113] binding component instance 'div23_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:412]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'div2_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:423]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'div3_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:428]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'next_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:433]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'next_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:444]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'read_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'uart_tx6' (5#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_tx6.vhd:100]
INFO: [Synth 8-3491] module 'uart_rx6' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:84' bound to instance 'uart_rx' of component 'uart_rx6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/modulo_uart.vhd:115]
INFO: [Synth 8-638] synthesizing module 'uart_rx6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:203]
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
INFO: [Synth 8-113] binding component instance 'pointer3_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:217]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pointer3_flop' to cell 'FDR' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:227]
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
INFO: [Synth 8-113] binding component instance 'pointer2_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:233]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pointer2_flop' to cell 'FDR' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:243]
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
INFO: [Synth 8-113] binding component instance 'pointer01_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:250]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pointer1_flop' to cell 'FDR' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:261]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pointer0_flop' to cell 'FDR' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:267]
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
INFO: [Synth 8-113] binding component instance 'data_present_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:273]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_present_flop' to cell 'FDR' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:284]
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'full_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:290]
	Parameter INIT bound to: 64'b1100110011110000000000000000000010101010110011000000000000000000 
INFO: [Synth 8-113] binding component instance 'sample_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:301]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sample_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:312]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sample_dly_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:317]
	Parameter INIT bound to: 64'b1100101011111111110010101111111100000000000000001100000011000000 
INFO: [Synth 8-113] binding component instance 'stop_bit_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:322]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'buffer_write_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:333]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'stop_bit_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:338]
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
INFO: [Synth 8-113] binding component instance 'data01_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:343]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data0_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:354]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data1_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:359]
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
INFO: [Synth 8-113] binding component instance 'data23_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:365]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data2_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:376]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data3_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:381]
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
INFO: [Synth 8-113] binding component instance 'data45_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:386]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data4_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:397]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data5_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:402]
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
INFO: [Synth 8-113] binding component instance 'data67_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:407]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data6_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:418]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data7_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:423]
	Parameter INIT bound to: 64'b0010111100101111101011111010111100000000000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'run_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:428]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:438]
	Parameter INIT bound to: 64'b0010001000100010000000001111000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'start_bit_lut' to cell 'LUT6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:443]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'start_bit_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:453]
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'div01_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:458]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'div0_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:469]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'div1_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:474]
	Parameter INIT bound to: 64'b0110110011001100000000000000000001011010101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'div23_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:479]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'div2_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:490]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'div3_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:495]
	Parameter INIT bound to: 64'b0000000010000000000000000000000010001000100010001000100010001000 
INFO: [Synth 8-113] binding component instance 'sample_input_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:500]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sample_input_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:511]
INFO: [Synth 8-256] done synthesizing module 'uart_rx6' (6#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/uart_rx6.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'modulo_uart' (7#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/modulo_uart.vhd:37]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registro_puerto_entrada' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/registro_puerto_entrada.vhd:11' bound to instance 'reg_entrada' of component 'registro_puerto_entrada' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/new/top_level_god.vhd:115]
INFO: [Synth 8-638] synthesizing module 'registro_puerto_entrada' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/registro_puerto_entrada.vhd:22]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registro_puerto_entrada' (8#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/registro_puerto_entrada.vhd:22]
INFO: [Synth 8-3491] module 'embedded_kcpsm6' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/picoblaze_puertos/embedded_kcpsm6.vhd:34' bound to instance 'uprocesador' of component 'embedded_kcpsm6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/new/top_level_god.vhd:123]
INFO: [Synth 8-638] synthesizing module 'embedded_kcpsm6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/picoblaze_puertos/embedded_kcpsm6.vhd:49]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kcpsm6' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/kcpsm6.vhd:87' bound to instance 'processor' of component 'kcpsm6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/picoblaze_puertos/embedded_kcpsm6.vhd:92]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/kcpsm6.vhd:111]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/kcpsm6.vhd:685]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/kcpsm6.vhd:696]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/kcpsm6.vhd:701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/kcpsm6.vhd:711]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (9#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/kcpsm6.vhd:111]
INFO: [Synth 8-3491] module 'your_program' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/real/your_program.vhd:68' bound to instance 'program_rom' of component 'your_program' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/picoblaze_puertos/embedded_kcpsm6.vhd:111]
INFO: [Synth 8-638] synthesizing module 'your_program' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/real/your_program.vhd:75]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010110100101000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000001101010100010010001000000000001111010110000000011001011000010001001000000000000000000000000000111001010101000001 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'your_program' (10#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/real/your_program.vhd:75]
WARNING: [Synth 8-3848] Net k_write_strobe in module/entity embedded_kcpsm6 does not have driver. [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/picoblaze_puertos/embedded_kcpsm6.vhd:40]
WARNING: [Synth 8-3848] Net read_strobe in module/entity embedded_kcpsm6 does not have driver. [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/picoblaze_puertos/embedded_kcpsm6.vhd:41]
WARNING: [Synth 8-3848] Net interrupt_ack in module/entity embedded_kcpsm6 does not have driver. [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/picoblaze_puertos/embedded_kcpsm6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'embedded_kcpsm6' (11#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/picoblaze_puertos/embedded_kcpsm6.vhd:49]
INFO: [Synth 8-3491] module 'mux_reg_entrada' declared at 'C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/mux_puerto_entrada.vhd:10' bound to instance 'multiplexor_entrada' of component 'mux_reg_entrada' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/new/top_level_god.vhd:137]
INFO: [Synth 8-638] synthesizing module 'mux_reg_entrada' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/mux_puerto_entrada.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'mux_reg_entrada' (12#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/mux_puerto_entrada.vhd:19]
WARNING: [Synth 8-3848] Net interrupt_s in module/entity top_level_god does not have driver. [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/new/top_level_god.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'top_level_god' (13#1) [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/new/top_level_god.vhd:16]
WARNING: [Synth 8-3331] design embedded_kcpsm6 has unconnected port k_write_strobe
WARNING: [Synth 8-3331] design embedded_kcpsm6 has unconnected port read_strobe
WARNING: [Synth 8-3331] design embedded_kcpsm6 has unconnected port interrupt_ack
WARNING: [Synth 8-3331] design embedded_kcpsm6 has unconnected port interrupt
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 870.688 ; gain = 305.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 870.688 ; gain = 305.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 870.688 ; gain = 305.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 870.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/COD/vivado/proyecto final/proyecto final.srcs/constrs_1/imports/proyecto-og/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [C:/COD/vivado/proyecto final/proyecto final.srcs/constrs_1/imports/proyecto-og/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/COD/vivado/proyecto final/proyecto final.srcs/constrs_1/imports/proyecto-og/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_god_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_god_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 965.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 191 instances were transformed.
  FD => FDRE: 86 instances
  FDR => FDRE: 30 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 965.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 965.402 ; gain = 399.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 965.402 ; gain = 399.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 965.402 ; gain = 399.738
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'spi_ena_reg' into 'spi_cont_reg' [C:/COD/vivado/proyecto final/proyecto final.srcs/sources_1/imports/proyecto-og/pmod_accelerometer_adxl345.vhd:87]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pmod_accelerometer_adxl345'
INFO: [Synth 8-5545] ROM "acceleration_x_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "acceleration_y_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "acceleration_z_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                   pause |                              001 |                              001
               configure |                              010 |                              010
               read_data |                              011 |                              011
           output_result |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pmod_accelerometer_adxl345'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 965.402 ; gain = 399.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level_god 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
Module pmod_accelerometer_adxl345 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 9     
Module modulo_spi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module baud_rate_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module modulo_uart 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module registro_puerto_entrada 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mux_reg_entrada 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/parameter_data_reg[0]' (FDE) to 'acelerometro/pmod_accel/parameter_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uprocesador/processor/sync_sleep_flop )
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/parameter_data_reg[1]' (FDE) to 'acelerometro/pmod_accel/parameter_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acelerometro/pmod_accel/parameter_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/parameter_addr_reg[2]' (FDE) to 'acelerometro/pmod_accel/parameter_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/parameter_data_reg[3]' (FDE) to 'acelerometro/pmod_accel/parameter_addr_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\acelerometro/pmod_accel/parameter_addr_reg[5] )
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_tx_data_reg[6]' (FDCE) to 'acelerometro/pmod_accel/spi_tx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[0]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/slave_reg[0]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[1]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[3]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[2]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/slave_reg[0]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/last_bit_rx_reg[0]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/last_bit_rx_reg[1]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/last_bit_rx_reg[1]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/last_bit_rx_reg[2]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/last_bit_rx_reg[2]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/last_bit_rx_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acelerometro/pmod_accel/spi_master_0/last_bit_rx_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\acelerometro/pmod_accel/spi_master_0/last_bit_rx_reg[4] )
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/slave_reg[0]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[3] )
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[4]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[5]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[5]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[6]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[6]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[7]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[7]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[8]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[8]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[9]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[9]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[10]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[10]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[11]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[11]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[12]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[12]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[13]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[13]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[14]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[14]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[15]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[15]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[16]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[16]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[17]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[17]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[18]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[18]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[19]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[19]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[20]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[20]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[21]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[21]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[22]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[22]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[23]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[23]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[24]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[24]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[25]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[25]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[26]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[26]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[27]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[27]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[28]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[28]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[29]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[29]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[30]'
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[30]' (FDE) to 'acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acelerometro/pmod_accel/spi_master_0/clk_ratio_reg[31] )
WARNING: [Synth 8-3332] Sequential element (uprocesador/processor/sync_sleep_flop) is unused and will be removed from module top_level_god.
WARNING: [Synth 8-3332] Sequential element (uprocesador/processor/k_write_strobe_flop) is unused and will be removed from module top_level_god.
WARNING: [Synth 8-3332] Sequential element (uprocesador/processor/read_strobe_flop) is unused and will be removed from module top_level_god.
INFO: [Synth 8-3886] merging instance 'acelerometro/pmod_accel/spi_tx_data_reg[1]' (FDCE) to 'acelerometro/pmod_accel/spi_tx_data_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.402 ; gain = 399.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 965.402 ; gain = 399.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 965.402 ; gain = 399.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 967.859 ; gain = 402.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 972.992 ; gain = 407.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 972.992 ; gain = 407.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 972.992 ; gain = 407.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 972.992 ; gain = 407.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 972.992 ; gain = 407.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 972.992 ; gain = 407.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    23|
|3     |LUT1     |     6|
|4     |LUT2     |    28|
|5     |LUT3     |    24|
|6     |LUT4     |    30|
|7     |LUT5     |    43|
|8     |LUT6     |   143|
|9     |LUT6_2   |    69|
|10    |MUXCY    |    29|
|11    |RAM32M   |     4|
|12    |RAM64M   |     2|
|13    |RAMB18E1 |     1|
|14    |SRL16E   |    16|
|15    |XORCY    |    27|
|16    |FD       |    85|
|17    |FDCE     |    85|
|18    |FDPE     |     3|
|19    |FDR      |    28|
|20    |FDRE     |   165|
|21    |IBUF     |     4|
|22    |OBUF     |     3|
|23    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+------------------------+---------------------------+------+
|      |Instance                |Module                     |Cells |
+------+------------------------+---------------------------+------+
|1     |top                     |                           |   820|
|2     |  acelerometro          |modulo_spi                 |   442|
|3     |    pmod_accel          |pmod_accelerometer_adxl345 |   442|
|4     |      spi_master_0      |spi_master                 |   233|
|5     |  reg_entrada           |registro_puerto_entrada    |     8|
|6     |  uart                  |modulo_uart                |   121|
|7     |    baud_rate_generator |baud_rate_clock            |    15|
|8     |    uart_rx             |uart_rx6                   |    48|
|9     |    uart_tx             |uart_tx6                   |    48|
|10    |  uprocesador           |embedded_kcpsm6            |   238|
|11    |    processor           |kcpsm6                     |   237|
|12    |    program_rom         |your_program               |     1|
+------+------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 972.992 ; gain = 407.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 972.992 ; gain = 312.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 972.992 ; gain = 407.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 972.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 984.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 198 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 85 instances
  FDR => FDRE: 28 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 984.586 ; gain = 685.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 984.586 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/COD/vivado/proyecto final/proyecto final.runs/synth_1/top_level_god.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_god_utilization_synth.rpt -pb top_level_god_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 17:59:58 2022...
