INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Part4_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part4_Sim
