
music_player.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064f0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000250  080065ac  080065ac  000075ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080067fc  080067fc  00008ccc  2**0
                  CONTENTS
  4 .ARM          00000008  080067fc  080067fc  000077fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006804  08006804  00008ccc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006804  08006804  00007804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006808  08006808  00007808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000ccc  20000000  0800680c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000ccc  080074d8  00008ccc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000dcc  080074d8  00008dcc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008ccc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001139a  00000000  00000000  00008cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002353  00000000  00000000  0001a08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f20  00000000  00000000  0001c3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bf0  00000000  00000000  0001d308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bd37  00000000  00000000  0001def8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001189e  00000000  00000000  00039c2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b87bb  00000000  00000000  0004b4cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00103c88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038f8  00000000  00000000  00103ccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  001075c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000ccc 	.word	0x20000ccc
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08006594 	.word	0x08006594

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000cd0 	.word	0x20000cd0
 8000100:	08006594 	.word	0x08006594

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f001 fbd4 	bl	8001bfc <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f001 fbcf 	bl	8001bfc <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__aeabi_fdiv>:
 80005c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ca:	464f      	mov	r7, r9
 80005cc:	4646      	mov	r6, r8
 80005ce:	46d6      	mov	lr, sl
 80005d0:	0244      	lsls	r4, r0, #9
 80005d2:	b5c0      	push	{r6, r7, lr}
 80005d4:	0047      	lsls	r7, r0, #1
 80005d6:	1c0e      	adds	r6, r1, #0
 80005d8:	0a64      	lsrs	r4, r4, #9
 80005da:	0e3f      	lsrs	r7, r7, #24
 80005dc:	0fc5      	lsrs	r5, r0, #31
 80005de:	2f00      	cmp	r7, #0
 80005e0:	d03c      	beq.n	800065c <__aeabi_fdiv+0x94>
 80005e2:	2fff      	cmp	r7, #255	@ 0xff
 80005e4:	d042      	beq.n	800066c <__aeabi_fdiv+0xa4>
 80005e6:	2300      	movs	r3, #0
 80005e8:	2280      	movs	r2, #128	@ 0x80
 80005ea:	4699      	mov	r9, r3
 80005ec:	469a      	mov	sl, r3
 80005ee:	00e4      	lsls	r4, r4, #3
 80005f0:	04d2      	lsls	r2, r2, #19
 80005f2:	4314      	orrs	r4, r2
 80005f4:	3f7f      	subs	r7, #127	@ 0x7f
 80005f6:	0273      	lsls	r3, r6, #9
 80005f8:	0a5b      	lsrs	r3, r3, #9
 80005fa:	4698      	mov	r8, r3
 80005fc:	0073      	lsls	r3, r6, #1
 80005fe:	0e1b      	lsrs	r3, r3, #24
 8000600:	0ff6      	lsrs	r6, r6, #31
 8000602:	2b00      	cmp	r3, #0
 8000604:	d01b      	beq.n	800063e <__aeabi_fdiv+0x76>
 8000606:	2bff      	cmp	r3, #255	@ 0xff
 8000608:	d013      	beq.n	8000632 <__aeabi_fdiv+0x6a>
 800060a:	4642      	mov	r2, r8
 800060c:	2180      	movs	r1, #128	@ 0x80
 800060e:	00d2      	lsls	r2, r2, #3
 8000610:	04c9      	lsls	r1, r1, #19
 8000612:	4311      	orrs	r1, r2
 8000614:	4688      	mov	r8, r1
 8000616:	2000      	movs	r0, #0
 8000618:	3b7f      	subs	r3, #127	@ 0x7f
 800061a:	0029      	movs	r1, r5
 800061c:	1aff      	subs	r7, r7, r3
 800061e:	464b      	mov	r3, r9
 8000620:	4071      	eors	r1, r6
 8000622:	b2c9      	uxtb	r1, r1
 8000624:	2b0f      	cmp	r3, #15
 8000626:	d900      	bls.n	800062a <__aeabi_fdiv+0x62>
 8000628:	e0b5      	b.n	8000796 <__aeabi_fdiv+0x1ce>
 800062a:	4a74      	ldr	r2, [pc, #464]	@ (80007fc <__aeabi_fdiv+0x234>)
 800062c:	009b      	lsls	r3, r3, #2
 800062e:	58d3      	ldr	r3, [r2, r3]
 8000630:	469f      	mov	pc, r3
 8000632:	4643      	mov	r3, r8
 8000634:	2b00      	cmp	r3, #0
 8000636:	d13f      	bne.n	80006b8 <__aeabi_fdiv+0xf0>
 8000638:	3fff      	subs	r7, #255	@ 0xff
 800063a:	3302      	adds	r3, #2
 800063c:	e003      	b.n	8000646 <__aeabi_fdiv+0x7e>
 800063e:	4643      	mov	r3, r8
 8000640:	2b00      	cmp	r3, #0
 8000642:	d12d      	bne.n	80006a0 <__aeabi_fdiv+0xd8>
 8000644:	2301      	movs	r3, #1
 8000646:	0029      	movs	r1, r5
 8000648:	464a      	mov	r2, r9
 800064a:	4071      	eors	r1, r6
 800064c:	b2c9      	uxtb	r1, r1
 800064e:	431a      	orrs	r2, r3
 8000650:	2a0e      	cmp	r2, #14
 8000652:	d838      	bhi.n	80006c6 <__aeabi_fdiv+0xfe>
 8000654:	486a      	ldr	r0, [pc, #424]	@ (8000800 <__aeabi_fdiv+0x238>)
 8000656:	0092      	lsls	r2, r2, #2
 8000658:	5882      	ldr	r2, [r0, r2]
 800065a:	4697      	mov	pc, r2
 800065c:	2c00      	cmp	r4, #0
 800065e:	d113      	bne.n	8000688 <__aeabi_fdiv+0xc0>
 8000660:	2304      	movs	r3, #4
 8000662:	4699      	mov	r9, r3
 8000664:	3b03      	subs	r3, #3
 8000666:	2700      	movs	r7, #0
 8000668:	469a      	mov	sl, r3
 800066a:	e7c4      	b.n	80005f6 <__aeabi_fdiv+0x2e>
 800066c:	2c00      	cmp	r4, #0
 800066e:	d105      	bne.n	800067c <__aeabi_fdiv+0xb4>
 8000670:	2308      	movs	r3, #8
 8000672:	4699      	mov	r9, r3
 8000674:	3b06      	subs	r3, #6
 8000676:	27ff      	movs	r7, #255	@ 0xff
 8000678:	469a      	mov	sl, r3
 800067a:	e7bc      	b.n	80005f6 <__aeabi_fdiv+0x2e>
 800067c:	230c      	movs	r3, #12
 800067e:	4699      	mov	r9, r3
 8000680:	3b09      	subs	r3, #9
 8000682:	27ff      	movs	r7, #255	@ 0xff
 8000684:	469a      	mov	sl, r3
 8000686:	e7b6      	b.n	80005f6 <__aeabi_fdiv+0x2e>
 8000688:	0020      	movs	r0, r4
 800068a:	f001 fa99 	bl	8001bc0 <__clzsi2>
 800068e:	2776      	movs	r7, #118	@ 0x76
 8000690:	1f43      	subs	r3, r0, #5
 8000692:	409c      	lsls	r4, r3
 8000694:	2300      	movs	r3, #0
 8000696:	427f      	negs	r7, r7
 8000698:	4699      	mov	r9, r3
 800069a:	469a      	mov	sl, r3
 800069c:	1a3f      	subs	r7, r7, r0
 800069e:	e7aa      	b.n	80005f6 <__aeabi_fdiv+0x2e>
 80006a0:	4640      	mov	r0, r8
 80006a2:	f001 fa8d 	bl	8001bc0 <__clzsi2>
 80006a6:	4642      	mov	r2, r8
 80006a8:	1f43      	subs	r3, r0, #5
 80006aa:	409a      	lsls	r2, r3
 80006ac:	2376      	movs	r3, #118	@ 0x76
 80006ae:	425b      	negs	r3, r3
 80006b0:	1a1b      	subs	r3, r3, r0
 80006b2:	4690      	mov	r8, r2
 80006b4:	2000      	movs	r0, #0
 80006b6:	e7b0      	b.n	800061a <__aeabi_fdiv+0x52>
 80006b8:	2303      	movs	r3, #3
 80006ba:	464a      	mov	r2, r9
 80006bc:	431a      	orrs	r2, r3
 80006be:	4691      	mov	r9, r2
 80006c0:	2003      	movs	r0, #3
 80006c2:	33fc      	adds	r3, #252	@ 0xfc
 80006c4:	e7a9      	b.n	800061a <__aeabi_fdiv+0x52>
 80006c6:	000d      	movs	r5, r1
 80006c8:	20ff      	movs	r0, #255	@ 0xff
 80006ca:	2200      	movs	r2, #0
 80006cc:	05c0      	lsls	r0, r0, #23
 80006ce:	07ed      	lsls	r5, r5, #31
 80006d0:	4310      	orrs	r0, r2
 80006d2:	4328      	orrs	r0, r5
 80006d4:	bce0      	pop	{r5, r6, r7}
 80006d6:	46ba      	mov	sl, r7
 80006d8:	46b1      	mov	r9, r6
 80006da:	46a8      	mov	r8, r5
 80006dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006de:	000d      	movs	r5, r1
 80006e0:	2000      	movs	r0, #0
 80006e2:	2200      	movs	r2, #0
 80006e4:	e7f2      	b.n	80006cc <__aeabi_fdiv+0x104>
 80006e6:	4653      	mov	r3, sl
 80006e8:	2b02      	cmp	r3, #2
 80006ea:	d0ed      	beq.n	80006c8 <__aeabi_fdiv+0x100>
 80006ec:	2b03      	cmp	r3, #3
 80006ee:	d033      	beq.n	8000758 <__aeabi_fdiv+0x190>
 80006f0:	46a0      	mov	r8, r4
 80006f2:	2b01      	cmp	r3, #1
 80006f4:	d105      	bne.n	8000702 <__aeabi_fdiv+0x13a>
 80006f6:	2000      	movs	r0, #0
 80006f8:	2200      	movs	r2, #0
 80006fa:	e7e7      	b.n	80006cc <__aeabi_fdiv+0x104>
 80006fc:	0035      	movs	r5, r6
 80006fe:	2803      	cmp	r0, #3
 8000700:	d07a      	beq.n	80007f8 <__aeabi_fdiv+0x230>
 8000702:	003b      	movs	r3, r7
 8000704:	337f      	adds	r3, #127	@ 0x7f
 8000706:	2b00      	cmp	r3, #0
 8000708:	dd2d      	ble.n	8000766 <__aeabi_fdiv+0x19e>
 800070a:	4642      	mov	r2, r8
 800070c:	0752      	lsls	r2, r2, #29
 800070e:	d007      	beq.n	8000720 <__aeabi_fdiv+0x158>
 8000710:	220f      	movs	r2, #15
 8000712:	4641      	mov	r1, r8
 8000714:	400a      	ands	r2, r1
 8000716:	2a04      	cmp	r2, #4
 8000718:	d002      	beq.n	8000720 <__aeabi_fdiv+0x158>
 800071a:	2204      	movs	r2, #4
 800071c:	4694      	mov	ip, r2
 800071e:	44e0      	add	r8, ip
 8000720:	4642      	mov	r2, r8
 8000722:	0112      	lsls	r2, r2, #4
 8000724:	d505      	bpl.n	8000732 <__aeabi_fdiv+0x16a>
 8000726:	4642      	mov	r2, r8
 8000728:	4b36      	ldr	r3, [pc, #216]	@ (8000804 <__aeabi_fdiv+0x23c>)
 800072a:	401a      	ands	r2, r3
 800072c:	003b      	movs	r3, r7
 800072e:	4690      	mov	r8, r2
 8000730:	3380      	adds	r3, #128	@ 0x80
 8000732:	2bfe      	cmp	r3, #254	@ 0xfe
 8000734:	dcc8      	bgt.n	80006c8 <__aeabi_fdiv+0x100>
 8000736:	4642      	mov	r2, r8
 8000738:	0192      	lsls	r2, r2, #6
 800073a:	0a52      	lsrs	r2, r2, #9
 800073c:	b2d8      	uxtb	r0, r3
 800073e:	e7c5      	b.n	80006cc <__aeabi_fdiv+0x104>
 8000740:	2280      	movs	r2, #128	@ 0x80
 8000742:	2500      	movs	r5, #0
 8000744:	20ff      	movs	r0, #255	@ 0xff
 8000746:	03d2      	lsls	r2, r2, #15
 8000748:	e7c0      	b.n	80006cc <__aeabi_fdiv+0x104>
 800074a:	2280      	movs	r2, #128	@ 0x80
 800074c:	03d2      	lsls	r2, r2, #15
 800074e:	4214      	tst	r4, r2
 8000750:	d002      	beq.n	8000758 <__aeabi_fdiv+0x190>
 8000752:	4643      	mov	r3, r8
 8000754:	4213      	tst	r3, r2
 8000756:	d049      	beq.n	80007ec <__aeabi_fdiv+0x224>
 8000758:	2280      	movs	r2, #128	@ 0x80
 800075a:	03d2      	lsls	r2, r2, #15
 800075c:	4322      	orrs	r2, r4
 800075e:	0252      	lsls	r2, r2, #9
 8000760:	20ff      	movs	r0, #255	@ 0xff
 8000762:	0a52      	lsrs	r2, r2, #9
 8000764:	e7b2      	b.n	80006cc <__aeabi_fdiv+0x104>
 8000766:	2201      	movs	r2, #1
 8000768:	1ad3      	subs	r3, r2, r3
 800076a:	2b1b      	cmp	r3, #27
 800076c:	dcc3      	bgt.n	80006f6 <__aeabi_fdiv+0x12e>
 800076e:	4642      	mov	r2, r8
 8000770:	40da      	lsrs	r2, r3
 8000772:	4643      	mov	r3, r8
 8000774:	379e      	adds	r7, #158	@ 0x9e
 8000776:	40bb      	lsls	r3, r7
 8000778:	1e59      	subs	r1, r3, #1
 800077a:	418b      	sbcs	r3, r1
 800077c:	431a      	orrs	r2, r3
 800077e:	0753      	lsls	r3, r2, #29
 8000780:	d004      	beq.n	800078c <__aeabi_fdiv+0x1c4>
 8000782:	230f      	movs	r3, #15
 8000784:	4013      	ands	r3, r2
 8000786:	2b04      	cmp	r3, #4
 8000788:	d000      	beq.n	800078c <__aeabi_fdiv+0x1c4>
 800078a:	3204      	adds	r2, #4
 800078c:	0153      	lsls	r3, r2, #5
 800078e:	d529      	bpl.n	80007e4 <__aeabi_fdiv+0x21c>
 8000790:	2001      	movs	r0, #1
 8000792:	2200      	movs	r2, #0
 8000794:	e79a      	b.n	80006cc <__aeabi_fdiv+0x104>
 8000796:	4642      	mov	r2, r8
 8000798:	0163      	lsls	r3, r4, #5
 800079a:	0155      	lsls	r5, r2, #5
 800079c:	42ab      	cmp	r3, r5
 800079e:	d215      	bcs.n	80007cc <__aeabi_fdiv+0x204>
 80007a0:	201b      	movs	r0, #27
 80007a2:	2200      	movs	r2, #0
 80007a4:	3f01      	subs	r7, #1
 80007a6:	2601      	movs	r6, #1
 80007a8:	001c      	movs	r4, r3
 80007aa:	0052      	lsls	r2, r2, #1
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	2c00      	cmp	r4, #0
 80007b0:	db01      	blt.n	80007b6 <__aeabi_fdiv+0x1ee>
 80007b2:	429d      	cmp	r5, r3
 80007b4:	d801      	bhi.n	80007ba <__aeabi_fdiv+0x1f2>
 80007b6:	1b5b      	subs	r3, r3, r5
 80007b8:	4332      	orrs	r2, r6
 80007ba:	3801      	subs	r0, #1
 80007bc:	2800      	cmp	r0, #0
 80007be:	d1f3      	bne.n	80007a8 <__aeabi_fdiv+0x1e0>
 80007c0:	1e58      	subs	r0, r3, #1
 80007c2:	4183      	sbcs	r3, r0
 80007c4:	4313      	orrs	r3, r2
 80007c6:	4698      	mov	r8, r3
 80007c8:	000d      	movs	r5, r1
 80007ca:	e79a      	b.n	8000702 <__aeabi_fdiv+0x13a>
 80007cc:	201a      	movs	r0, #26
 80007ce:	2201      	movs	r2, #1
 80007d0:	1b5b      	subs	r3, r3, r5
 80007d2:	e7e8      	b.n	80007a6 <__aeabi_fdiv+0x1de>
 80007d4:	3b02      	subs	r3, #2
 80007d6:	425a      	negs	r2, r3
 80007d8:	4153      	adcs	r3, r2
 80007da:	425b      	negs	r3, r3
 80007dc:	0035      	movs	r5, r6
 80007de:	2200      	movs	r2, #0
 80007e0:	b2d8      	uxtb	r0, r3
 80007e2:	e773      	b.n	80006cc <__aeabi_fdiv+0x104>
 80007e4:	0192      	lsls	r2, r2, #6
 80007e6:	2000      	movs	r0, #0
 80007e8:	0a52      	lsrs	r2, r2, #9
 80007ea:	e76f      	b.n	80006cc <__aeabi_fdiv+0x104>
 80007ec:	431a      	orrs	r2, r3
 80007ee:	0252      	lsls	r2, r2, #9
 80007f0:	0035      	movs	r5, r6
 80007f2:	20ff      	movs	r0, #255	@ 0xff
 80007f4:	0a52      	lsrs	r2, r2, #9
 80007f6:	e769      	b.n	80006cc <__aeabi_fdiv+0x104>
 80007f8:	4644      	mov	r4, r8
 80007fa:	e7ad      	b.n	8000758 <__aeabi_fdiv+0x190>
 80007fc:	080065ac 	.word	0x080065ac
 8000800:	080065ec 	.word	0x080065ec
 8000804:	f7ffffff 	.word	0xf7ffffff

08000808 <__aeabi_fmul>:
 8000808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800080a:	464f      	mov	r7, r9
 800080c:	4646      	mov	r6, r8
 800080e:	46d6      	mov	lr, sl
 8000810:	0243      	lsls	r3, r0, #9
 8000812:	0a5b      	lsrs	r3, r3, #9
 8000814:	0045      	lsls	r5, r0, #1
 8000816:	b5c0      	push	{r6, r7, lr}
 8000818:	4699      	mov	r9, r3
 800081a:	1c0f      	adds	r7, r1, #0
 800081c:	0e2d      	lsrs	r5, r5, #24
 800081e:	0fc6      	lsrs	r6, r0, #31
 8000820:	2d00      	cmp	r5, #0
 8000822:	d100      	bne.n	8000826 <__aeabi_fmul+0x1e>
 8000824:	e088      	b.n	8000938 <__aeabi_fmul+0x130>
 8000826:	2dff      	cmp	r5, #255	@ 0xff
 8000828:	d100      	bne.n	800082c <__aeabi_fmul+0x24>
 800082a:	e08d      	b.n	8000948 <__aeabi_fmul+0x140>
 800082c:	2280      	movs	r2, #128	@ 0x80
 800082e:	00db      	lsls	r3, r3, #3
 8000830:	04d2      	lsls	r2, r2, #19
 8000832:	431a      	orrs	r2, r3
 8000834:	2300      	movs	r3, #0
 8000836:	4691      	mov	r9, r2
 8000838:	4698      	mov	r8, r3
 800083a:	469a      	mov	sl, r3
 800083c:	3d7f      	subs	r5, #127	@ 0x7f
 800083e:	027c      	lsls	r4, r7, #9
 8000840:	007b      	lsls	r3, r7, #1
 8000842:	0a64      	lsrs	r4, r4, #9
 8000844:	0e1b      	lsrs	r3, r3, #24
 8000846:	0fff      	lsrs	r7, r7, #31
 8000848:	2b00      	cmp	r3, #0
 800084a:	d068      	beq.n	800091e <__aeabi_fmul+0x116>
 800084c:	2bff      	cmp	r3, #255	@ 0xff
 800084e:	d021      	beq.n	8000894 <__aeabi_fmul+0x8c>
 8000850:	2280      	movs	r2, #128	@ 0x80
 8000852:	00e4      	lsls	r4, r4, #3
 8000854:	04d2      	lsls	r2, r2, #19
 8000856:	4314      	orrs	r4, r2
 8000858:	4642      	mov	r2, r8
 800085a:	3b7f      	subs	r3, #127	@ 0x7f
 800085c:	195b      	adds	r3, r3, r5
 800085e:	2100      	movs	r1, #0
 8000860:	1c5d      	adds	r5, r3, #1
 8000862:	2a0a      	cmp	r2, #10
 8000864:	dc2e      	bgt.n	80008c4 <__aeabi_fmul+0xbc>
 8000866:	407e      	eors	r6, r7
 8000868:	4642      	mov	r2, r8
 800086a:	2a02      	cmp	r2, #2
 800086c:	dc23      	bgt.n	80008b6 <__aeabi_fmul+0xae>
 800086e:	3a01      	subs	r2, #1
 8000870:	2a01      	cmp	r2, #1
 8000872:	d900      	bls.n	8000876 <__aeabi_fmul+0x6e>
 8000874:	e0bd      	b.n	80009f2 <__aeabi_fmul+0x1ea>
 8000876:	2902      	cmp	r1, #2
 8000878:	d06e      	beq.n	8000958 <__aeabi_fmul+0x150>
 800087a:	2901      	cmp	r1, #1
 800087c:	d12c      	bne.n	80008d8 <__aeabi_fmul+0xd0>
 800087e:	2000      	movs	r0, #0
 8000880:	2200      	movs	r2, #0
 8000882:	05c0      	lsls	r0, r0, #23
 8000884:	07f6      	lsls	r6, r6, #31
 8000886:	4310      	orrs	r0, r2
 8000888:	4330      	orrs	r0, r6
 800088a:	bce0      	pop	{r5, r6, r7}
 800088c:	46ba      	mov	sl, r7
 800088e:	46b1      	mov	r9, r6
 8000890:	46a8      	mov	r8, r5
 8000892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000894:	002b      	movs	r3, r5
 8000896:	33ff      	adds	r3, #255	@ 0xff
 8000898:	2c00      	cmp	r4, #0
 800089a:	d065      	beq.n	8000968 <__aeabi_fmul+0x160>
 800089c:	2203      	movs	r2, #3
 800089e:	4641      	mov	r1, r8
 80008a0:	4311      	orrs	r1, r2
 80008a2:	0032      	movs	r2, r6
 80008a4:	3501      	adds	r5, #1
 80008a6:	4688      	mov	r8, r1
 80008a8:	407a      	eors	r2, r7
 80008aa:	35ff      	adds	r5, #255	@ 0xff
 80008ac:	290a      	cmp	r1, #10
 80008ae:	dd00      	ble.n	80008b2 <__aeabi_fmul+0xaa>
 80008b0:	e0d8      	b.n	8000a64 <__aeabi_fmul+0x25c>
 80008b2:	0016      	movs	r6, r2
 80008b4:	2103      	movs	r1, #3
 80008b6:	4640      	mov	r0, r8
 80008b8:	2201      	movs	r2, #1
 80008ba:	4082      	lsls	r2, r0
 80008bc:	20a6      	movs	r0, #166	@ 0xa6
 80008be:	00c0      	lsls	r0, r0, #3
 80008c0:	4202      	tst	r2, r0
 80008c2:	d020      	beq.n	8000906 <__aeabi_fmul+0xfe>
 80008c4:	4653      	mov	r3, sl
 80008c6:	2b02      	cmp	r3, #2
 80008c8:	d046      	beq.n	8000958 <__aeabi_fmul+0x150>
 80008ca:	2b03      	cmp	r3, #3
 80008cc:	d100      	bne.n	80008d0 <__aeabi_fmul+0xc8>
 80008ce:	e0bb      	b.n	8000a48 <__aeabi_fmul+0x240>
 80008d0:	4651      	mov	r1, sl
 80008d2:	464c      	mov	r4, r9
 80008d4:	2901      	cmp	r1, #1
 80008d6:	d0d2      	beq.n	800087e <__aeabi_fmul+0x76>
 80008d8:	002b      	movs	r3, r5
 80008da:	337f      	adds	r3, #127	@ 0x7f
 80008dc:	2b00      	cmp	r3, #0
 80008de:	dd70      	ble.n	80009c2 <__aeabi_fmul+0x1ba>
 80008e0:	0762      	lsls	r2, r4, #29
 80008e2:	d004      	beq.n	80008ee <__aeabi_fmul+0xe6>
 80008e4:	220f      	movs	r2, #15
 80008e6:	4022      	ands	r2, r4
 80008e8:	2a04      	cmp	r2, #4
 80008ea:	d000      	beq.n	80008ee <__aeabi_fmul+0xe6>
 80008ec:	3404      	adds	r4, #4
 80008ee:	0122      	lsls	r2, r4, #4
 80008f0:	d503      	bpl.n	80008fa <__aeabi_fmul+0xf2>
 80008f2:	4b63      	ldr	r3, [pc, #396]	@ (8000a80 <__aeabi_fmul+0x278>)
 80008f4:	401c      	ands	r4, r3
 80008f6:	002b      	movs	r3, r5
 80008f8:	3380      	adds	r3, #128	@ 0x80
 80008fa:	2bfe      	cmp	r3, #254	@ 0xfe
 80008fc:	dc2c      	bgt.n	8000958 <__aeabi_fmul+0x150>
 80008fe:	01a2      	lsls	r2, r4, #6
 8000900:	0a52      	lsrs	r2, r2, #9
 8000902:	b2d8      	uxtb	r0, r3
 8000904:	e7bd      	b.n	8000882 <__aeabi_fmul+0x7a>
 8000906:	2090      	movs	r0, #144	@ 0x90
 8000908:	0080      	lsls	r0, r0, #2
 800090a:	4202      	tst	r2, r0
 800090c:	d127      	bne.n	800095e <__aeabi_fmul+0x156>
 800090e:	38b9      	subs	r0, #185	@ 0xb9
 8000910:	38ff      	subs	r0, #255	@ 0xff
 8000912:	4210      	tst	r0, r2
 8000914:	d06d      	beq.n	80009f2 <__aeabi_fmul+0x1ea>
 8000916:	003e      	movs	r6, r7
 8000918:	46a1      	mov	r9, r4
 800091a:	468a      	mov	sl, r1
 800091c:	e7d2      	b.n	80008c4 <__aeabi_fmul+0xbc>
 800091e:	2c00      	cmp	r4, #0
 8000920:	d141      	bne.n	80009a6 <__aeabi_fmul+0x19e>
 8000922:	2301      	movs	r3, #1
 8000924:	4642      	mov	r2, r8
 8000926:	431a      	orrs	r2, r3
 8000928:	4690      	mov	r8, r2
 800092a:	002b      	movs	r3, r5
 800092c:	4642      	mov	r2, r8
 800092e:	2101      	movs	r1, #1
 8000930:	1c5d      	adds	r5, r3, #1
 8000932:	2a0a      	cmp	r2, #10
 8000934:	dd97      	ble.n	8000866 <__aeabi_fmul+0x5e>
 8000936:	e7c5      	b.n	80008c4 <__aeabi_fmul+0xbc>
 8000938:	2b00      	cmp	r3, #0
 800093a:	d126      	bne.n	800098a <__aeabi_fmul+0x182>
 800093c:	2304      	movs	r3, #4
 800093e:	4698      	mov	r8, r3
 8000940:	3b03      	subs	r3, #3
 8000942:	2500      	movs	r5, #0
 8000944:	469a      	mov	sl, r3
 8000946:	e77a      	b.n	800083e <__aeabi_fmul+0x36>
 8000948:	2b00      	cmp	r3, #0
 800094a:	d118      	bne.n	800097e <__aeabi_fmul+0x176>
 800094c:	2308      	movs	r3, #8
 800094e:	4698      	mov	r8, r3
 8000950:	3b06      	subs	r3, #6
 8000952:	25ff      	movs	r5, #255	@ 0xff
 8000954:	469a      	mov	sl, r3
 8000956:	e772      	b.n	800083e <__aeabi_fmul+0x36>
 8000958:	20ff      	movs	r0, #255	@ 0xff
 800095a:	2200      	movs	r2, #0
 800095c:	e791      	b.n	8000882 <__aeabi_fmul+0x7a>
 800095e:	2280      	movs	r2, #128	@ 0x80
 8000960:	2600      	movs	r6, #0
 8000962:	20ff      	movs	r0, #255	@ 0xff
 8000964:	03d2      	lsls	r2, r2, #15
 8000966:	e78c      	b.n	8000882 <__aeabi_fmul+0x7a>
 8000968:	4641      	mov	r1, r8
 800096a:	2202      	movs	r2, #2
 800096c:	3501      	adds	r5, #1
 800096e:	4311      	orrs	r1, r2
 8000970:	4688      	mov	r8, r1
 8000972:	35ff      	adds	r5, #255	@ 0xff
 8000974:	290a      	cmp	r1, #10
 8000976:	dca5      	bgt.n	80008c4 <__aeabi_fmul+0xbc>
 8000978:	2102      	movs	r1, #2
 800097a:	407e      	eors	r6, r7
 800097c:	e774      	b.n	8000868 <__aeabi_fmul+0x60>
 800097e:	230c      	movs	r3, #12
 8000980:	4698      	mov	r8, r3
 8000982:	3b09      	subs	r3, #9
 8000984:	25ff      	movs	r5, #255	@ 0xff
 8000986:	469a      	mov	sl, r3
 8000988:	e759      	b.n	800083e <__aeabi_fmul+0x36>
 800098a:	0018      	movs	r0, r3
 800098c:	f001 f918 	bl	8001bc0 <__clzsi2>
 8000990:	464a      	mov	r2, r9
 8000992:	1f43      	subs	r3, r0, #5
 8000994:	2576      	movs	r5, #118	@ 0x76
 8000996:	409a      	lsls	r2, r3
 8000998:	2300      	movs	r3, #0
 800099a:	426d      	negs	r5, r5
 800099c:	4691      	mov	r9, r2
 800099e:	4698      	mov	r8, r3
 80009a0:	469a      	mov	sl, r3
 80009a2:	1a2d      	subs	r5, r5, r0
 80009a4:	e74b      	b.n	800083e <__aeabi_fmul+0x36>
 80009a6:	0020      	movs	r0, r4
 80009a8:	f001 f90a 	bl	8001bc0 <__clzsi2>
 80009ac:	4642      	mov	r2, r8
 80009ae:	1f43      	subs	r3, r0, #5
 80009b0:	409c      	lsls	r4, r3
 80009b2:	1a2b      	subs	r3, r5, r0
 80009b4:	3b76      	subs	r3, #118	@ 0x76
 80009b6:	2100      	movs	r1, #0
 80009b8:	1c5d      	adds	r5, r3, #1
 80009ba:	2a0a      	cmp	r2, #10
 80009bc:	dc00      	bgt.n	80009c0 <__aeabi_fmul+0x1b8>
 80009be:	e752      	b.n	8000866 <__aeabi_fmul+0x5e>
 80009c0:	e780      	b.n	80008c4 <__aeabi_fmul+0xbc>
 80009c2:	2201      	movs	r2, #1
 80009c4:	1ad3      	subs	r3, r2, r3
 80009c6:	2b1b      	cmp	r3, #27
 80009c8:	dd00      	ble.n	80009cc <__aeabi_fmul+0x1c4>
 80009ca:	e758      	b.n	800087e <__aeabi_fmul+0x76>
 80009cc:	359e      	adds	r5, #158	@ 0x9e
 80009ce:	0022      	movs	r2, r4
 80009d0:	40ac      	lsls	r4, r5
 80009d2:	40da      	lsrs	r2, r3
 80009d4:	1e63      	subs	r3, r4, #1
 80009d6:	419c      	sbcs	r4, r3
 80009d8:	4322      	orrs	r2, r4
 80009da:	0753      	lsls	r3, r2, #29
 80009dc:	d004      	beq.n	80009e8 <__aeabi_fmul+0x1e0>
 80009de:	230f      	movs	r3, #15
 80009e0:	4013      	ands	r3, r2
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	d000      	beq.n	80009e8 <__aeabi_fmul+0x1e0>
 80009e6:	3204      	adds	r2, #4
 80009e8:	0153      	lsls	r3, r2, #5
 80009ea:	d537      	bpl.n	8000a5c <__aeabi_fmul+0x254>
 80009ec:	2001      	movs	r0, #1
 80009ee:	2200      	movs	r2, #0
 80009f0:	e747      	b.n	8000882 <__aeabi_fmul+0x7a>
 80009f2:	0c21      	lsrs	r1, r4, #16
 80009f4:	464a      	mov	r2, r9
 80009f6:	0424      	lsls	r4, r4, #16
 80009f8:	0c24      	lsrs	r4, r4, #16
 80009fa:	0027      	movs	r7, r4
 80009fc:	0c10      	lsrs	r0, r2, #16
 80009fe:	0412      	lsls	r2, r2, #16
 8000a00:	0c12      	lsrs	r2, r2, #16
 8000a02:	4344      	muls	r4, r0
 8000a04:	4357      	muls	r7, r2
 8000a06:	4348      	muls	r0, r1
 8000a08:	4351      	muls	r1, r2
 8000a0a:	0c3a      	lsrs	r2, r7, #16
 8000a0c:	1909      	adds	r1, r1, r4
 8000a0e:	1852      	adds	r2, r2, r1
 8000a10:	4294      	cmp	r4, r2
 8000a12:	d903      	bls.n	8000a1c <__aeabi_fmul+0x214>
 8000a14:	2180      	movs	r1, #128	@ 0x80
 8000a16:	0249      	lsls	r1, r1, #9
 8000a18:	468c      	mov	ip, r1
 8000a1a:	4460      	add	r0, ip
 8000a1c:	043f      	lsls	r7, r7, #16
 8000a1e:	0411      	lsls	r1, r2, #16
 8000a20:	0c3f      	lsrs	r7, r7, #16
 8000a22:	19c9      	adds	r1, r1, r7
 8000a24:	018c      	lsls	r4, r1, #6
 8000a26:	1e67      	subs	r7, r4, #1
 8000a28:	41bc      	sbcs	r4, r7
 8000a2a:	0c12      	lsrs	r2, r2, #16
 8000a2c:	0e89      	lsrs	r1, r1, #26
 8000a2e:	1812      	adds	r2, r2, r0
 8000a30:	430c      	orrs	r4, r1
 8000a32:	0192      	lsls	r2, r2, #6
 8000a34:	4314      	orrs	r4, r2
 8000a36:	0112      	lsls	r2, r2, #4
 8000a38:	d50e      	bpl.n	8000a58 <__aeabi_fmul+0x250>
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	0862      	lsrs	r2, r4, #1
 8000a3e:	401c      	ands	r4, r3
 8000a40:	4314      	orrs	r4, r2
 8000a42:	e749      	b.n	80008d8 <__aeabi_fmul+0xd0>
 8000a44:	003e      	movs	r6, r7
 8000a46:	46a1      	mov	r9, r4
 8000a48:	2280      	movs	r2, #128	@ 0x80
 8000a4a:	464b      	mov	r3, r9
 8000a4c:	03d2      	lsls	r2, r2, #15
 8000a4e:	431a      	orrs	r2, r3
 8000a50:	0252      	lsls	r2, r2, #9
 8000a52:	20ff      	movs	r0, #255	@ 0xff
 8000a54:	0a52      	lsrs	r2, r2, #9
 8000a56:	e714      	b.n	8000882 <__aeabi_fmul+0x7a>
 8000a58:	001d      	movs	r5, r3
 8000a5a:	e73d      	b.n	80008d8 <__aeabi_fmul+0xd0>
 8000a5c:	0192      	lsls	r2, r2, #6
 8000a5e:	2000      	movs	r0, #0
 8000a60:	0a52      	lsrs	r2, r2, #9
 8000a62:	e70e      	b.n	8000882 <__aeabi_fmul+0x7a>
 8000a64:	290f      	cmp	r1, #15
 8000a66:	d1ed      	bne.n	8000a44 <__aeabi_fmul+0x23c>
 8000a68:	2280      	movs	r2, #128	@ 0x80
 8000a6a:	464b      	mov	r3, r9
 8000a6c:	03d2      	lsls	r2, r2, #15
 8000a6e:	4213      	tst	r3, r2
 8000a70:	d0ea      	beq.n	8000a48 <__aeabi_fmul+0x240>
 8000a72:	4214      	tst	r4, r2
 8000a74:	d1e8      	bne.n	8000a48 <__aeabi_fmul+0x240>
 8000a76:	003e      	movs	r6, r7
 8000a78:	20ff      	movs	r0, #255	@ 0xff
 8000a7a:	4322      	orrs	r2, r4
 8000a7c:	e701      	b.n	8000882 <__aeabi_fmul+0x7a>
 8000a7e:	46c0      	nop			@ (mov r8, r8)
 8000a80:	f7ffffff 	.word	0xf7ffffff

08000a84 <__aeabi_fsub>:
 8000a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a86:	4647      	mov	r7, r8
 8000a88:	46ce      	mov	lr, r9
 8000a8a:	024e      	lsls	r6, r1, #9
 8000a8c:	0243      	lsls	r3, r0, #9
 8000a8e:	0045      	lsls	r5, r0, #1
 8000a90:	0a72      	lsrs	r2, r6, #9
 8000a92:	0fc4      	lsrs	r4, r0, #31
 8000a94:	0048      	lsls	r0, r1, #1
 8000a96:	b580      	push	{r7, lr}
 8000a98:	4694      	mov	ip, r2
 8000a9a:	0a5f      	lsrs	r7, r3, #9
 8000a9c:	0e2d      	lsrs	r5, r5, #24
 8000a9e:	099b      	lsrs	r3, r3, #6
 8000aa0:	0e00      	lsrs	r0, r0, #24
 8000aa2:	0fc9      	lsrs	r1, r1, #31
 8000aa4:	09b6      	lsrs	r6, r6, #6
 8000aa6:	28ff      	cmp	r0, #255	@ 0xff
 8000aa8:	d024      	beq.n	8000af4 <__aeabi_fsub+0x70>
 8000aaa:	2201      	movs	r2, #1
 8000aac:	4051      	eors	r1, r2
 8000aae:	1a2a      	subs	r2, r5, r0
 8000ab0:	428c      	cmp	r4, r1
 8000ab2:	d00f      	beq.n	8000ad4 <__aeabi_fsub+0x50>
 8000ab4:	2a00      	cmp	r2, #0
 8000ab6:	dc00      	bgt.n	8000aba <__aeabi_fsub+0x36>
 8000ab8:	e16a      	b.n	8000d90 <__aeabi_fsub+0x30c>
 8000aba:	2800      	cmp	r0, #0
 8000abc:	d135      	bne.n	8000b2a <__aeabi_fsub+0xa6>
 8000abe:	2e00      	cmp	r6, #0
 8000ac0:	d100      	bne.n	8000ac4 <__aeabi_fsub+0x40>
 8000ac2:	e0a2      	b.n	8000c0a <__aeabi_fsub+0x186>
 8000ac4:	1e51      	subs	r1, r2, #1
 8000ac6:	2a01      	cmp	r2, #1
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fsub+0x48>
 8000aca:	e124      	b.n	8000d16 <__aeabi_fsub+0x292>
 8000acc:	2aff      	cmp	r2, #255	@ 0xff
 8000ace:	d021      	beq.n	8000b14 <__aeabi_fsub+0x90>
 8000ad0:	000a      	movs	r2, r1
 8000ad2:	e02f      	b.n	8000b34 <__aeabi_fsub+0xb0>
 8000ad4:	2a00      	cmp	r2, #0
 8000ad6:	dc00      	bgt.n	8000ada <__aeabi_fsub+0x56>
 8000ad8:	e167      	b.n	8000daa <__aeabi_fsub+0x326>
 8000ada:	2800      	cmp	r0, #0
 8000adc:	d05e      	beq.n	8000b9c <__aeabi_fsub+0x118>
 8000ade:	2dff      	cmp	r5, #255	@ 0xff
 8000ae0:	d018      	beq.n	8000b14 <__aeabi_fsub+0x90>
 8000ae2:	2180      	movs	r1, #128	@ 0x80
 8000ae4:	04c9      	lsls	r1, r1, #19
 8000ae6:	430e      	orrs	r6, r1
 8000ae8:	2a1b      	cmp	r2, #27
 8000aea:	dc00      	bgt.n	8000aee <__aeabi_fsub+0x6a>
 8000aec:	e076      	b.n	8000bdc <__aeabi_fsub+0x158>
 8000aee:	002a      	movs	r2, r5
 8000af0:	3301      	adds	r3, #1
 8000af2:	e032      	b.n	8000b5a <__aeabi_fsub+0xd6>
 8000af4:	002a      	movs	r2, r5
 8000af6:	3aff      	subs	r2, #255	@ 0xff
 8000af8:	4691      	mov	r9, r2
 8000afa:	2e00      	cmp	r6, #0
 8000afc:	d042      	beq.n	8000b84 <__aeabi_fsub+0x100>
 8000afe:	428c      	cmp	r4, r1
 8000b00:	d055      	beq.n	8000bae <__aeabi_fsub+0x12a>
 8000b02:	464a      	mov	r2, r9
 8000b04:	2a00      	cmp	r2, #0
 8000b06:	d100      	bne.n	8000b0a <__aeabi_fsub+0x86>
 8000b08:	e09c      	b.n	8000c44 <__aeabi_fsub+0x1c0>
 8000b0a:	2d00      	cmp	r5, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_fsub+0x8c>
 8000b0e:	e077      	b.n	8000c00 <__aeabi_fsub+0x17c>
 8000b10:	000c      	movs	r4, r1
 8000b12:	0033      	movs	r3, r6
 8000b14:	08db      	lsrs	r3, r3, #3
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d100      	bne.n	8000b1c <__aeabi_fsub+0x98>
 8000b1a:	e06e      	b.n	8000bfa <__aeabi_fsub+0x176>
 8000b1c:	2280      	movs	r2, #128	@ 0x80
 8000b1e:	03d2      	lsls	r2, r2, #15
 8000b20:	4313      	orrs	r3, r2
 8000b22:	025b      	lsls	r3, r3, #9
 8000b24:	20ff      	movs	r0, #255	@ 0xff
 8000b26:	0a5b      	lsrs	r3, r3, #9
 8000b28:	e024      	b.n	8000b74 <__aeabi_fsub+0xf0>
 8000b2a:	2dff      	cmp	r5, #255	@ 0xff
 8000b2c:	d0f2      	beq.n	8000b14 <__aeabi_fsub+0x90>
 8000b2e:	2180      	movs	r1, #128	@ 0x80
 8000b30:	04c9      	lsls	r1, r1, #19
 8000b32:	430e      	orrs	r6, r1
 8000b34:	2101      	movs	r1, #1
 8000b36:	2a1b      	cmp	r2, #27
 8000b38:	dc08      	bgt.n	8000b4c <__aeabi_fsub+0xc8>
 8000b3a:	0031      	movs	r1, r6
 8000b3c:	2020      	movs	r0, #32
 8000b3e:	40d1      	lsrs	r1, r2
 8000b40:	1a82      	subs	r2, r0, r2
 8000b42:	4096      	lsls	r6, r2
 8000b44:	0032      	movs	r2, r6
 8000b46:	1e50      	subs	r0, r2, #1
 8000b48:	4182      	sbcs	r2, r0
 8000b4a:	4311      	orrs	r1, r2
 8000b4c:	1a5b      	subs	r3, r3, r1
 8000b4e:	015a      	lsls	r2, r3, #5
 8000b50:	d460      	bmi.n	8000c14 <__aeabi_fsub+0x190>
 8000b52:	2107      	movs	r1, #7
 8000b54:	002a      	movs	r2, r5
 8000b56:	4019      	ands	r1, r3
 8000b58:	d057      	beq.n	8000c0a <__aeabi_fsub+0x186>
 8000b5a:	210f      	movs	r1, #15
 8000b5c:	4019      	ands	r1, r3
 8000b5e:	2904      	cmp	r1, #4
 8000b60:	d000      	beq.n	8000b64 <__aeabi_fsub+0xe0>
 8000b62:	3304      	adds	r3, #4
 8000b64:	0159      	lsls	r1, r3, #5
 8000b66:	d550      	bpl.n	8000c0a <__aeabi_fsub+0x186>
 8000b68:	1c50      	adds	r0, r2, #1
 8000b6a:	2afe      	cmp	r2, #254	@ 0xfe
 8000b6c:	d045      	beq.n	8000bfa <__aeabi_fsub+0x176>
 8000b6e:	019b      	lsls	r3, r3, #6
 8000b70:	b2c0      	uxtb	r0, r0
 8000b72:	0a5b      	lsrs	r3, r3, #9
 8000b74:	05c0      	lsls	r0, r0, #23
 8000b76:	4318      	orrs	r0, r3
 8000b78:	07e4      	lsls	r4, r4, #31
 8000b7a:	4320      	orrs	r0, r4
 8000b7c:	bcc0      	pop	{r6, r7}
 8000b7e:	46b9      	mov	r9, r7
 8000b80:	46b0      	mov	r8, r6
 8000b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b84:	2201      	movs	r2, #1
 8000b86:	4051      	eors	r1, r2
 8000b88:	428c      	cmp	r4, r1
 8000b8a:	d1ba      	bne.n	8000b02 <__aeabi_fsub+0x7e>
 8000b8c:	464a      	mov	r2, r9
 8000b8e:	2a00      	cmp	r2, #0
 8000b90:	d010      	beq.n	8000bb4 <__aeabi_fsub+0x130>
 8000b92:	2d00      	cmp	r5, #0
 8000b94:	d100      	bne.n	8000b98 <__aeabi_fsub+0x114>
 8000b96:	e098      	b.n	8000cca <__aeabi_fsub+0x246>
 8000b98:	2300      	movs	r3, #0
 8000b9a:	e7bb      	b.n	8000b14 <__aeabi_fsub+0x90>
 8000b9c:	2e00      	cmp	r6, #0
 8000b9e:	d034      	beq.n	8000c0a <__aeabi_fsub+0x186>
 8000ba0:	1e51      	subs	r1, r2, #1
 8000ba2:	2a01      	cmp	r2, #1
 8000ba4:	d06e      	beq.n	8000c84 <__aeabi_fsub+0x200>
 8000ba6:	2aff      	cmp	r2, #255	@ 0xff
 8000ba8:	d0b4      	beq.n	8000b14 <__aeabi_fsub+0x90>
 8000baa:	000a      	movs	r2, r1
 8000bac:	e79c      	b.n	8000ae8 <__aeabi_fsub+0x64>
 8000bae:	2a00      	cmp	r2, #0
 8000bb0:	d000      	beq.n	8000bb4 <__aeabi_fsub+0x130>
 8000bb2:	e088      	b.n	8000cc6 <__aeabi_fsub+0x242>
 8000bb4:	20fe      	movs	r0, #254	@ 0xfe
 8000bb6:	1c6a      	adds	r2, r5, #1
 8000bb8:	4210      	tst	r0, r2
 8000bba:	d000      	beq.n	8000bbe <__aeabi_fsub+0x13a>
 8000bbc:	e092      	b.n	8000ce4 <__aeabi_fsub+0x260>
 8000bbe:	2d00      	cmp	r5, #0
 8000bc0:	d000      	beq.n	8000bc4 <__aeabi_fsub+0x140>
 8000bc2:	e0a4      	b.n	8000d0e <__aeabi_fsub+0x28a>
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d100      	bne.n	8000bca <__aeabi_fsub+0x146>
 8000bc8:	e0cb      	b.n	8000d62 <__aeabi_fsub+0x2de>
 8000bca:	2e00      	cmp	r6, #0
 8000bcc:	d000      	beq.n	8000bd0 <__aeabi_fsub+0x14c>
 8000bce:	e0ca      	b.n	8000d66 <__aeabi_fsub+0x2e2>
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	08db      	lsrs	r3, r3, #3
 8000bd4:	025b      	lsls	r3, r3, #9
 8000bd6:	0a5b      	lsrs	r3, r3, #9
 8000bd8:	b2d0      	uxtb	r0, r2
 8000bda:	e7cb      	b.n	8000b74 <__aeabi_fsub+0xf0>
 8000bdc:	0031      	movs	r1, r6
 8000bde:	2020      	movs	r0, #32
 8000be0:	40d1      	lsrs	r1, r2
 8000be2:	1a82      	subs	r2, r0, r2
 8000be4:	4096      	lsls	r6, r2
 8000be6:	0032      	movs	r2, r6
 8000be8:	1e50      	subs	r0, r2, #1
 8000bea:	4182      	sbcs	r2, r0
 8000bec:	430a      	orrs	r2, r1
 8000bee:	189b      	adds	r3, r3, r2
 8000bf0:	015a      	lsls	r2, r3, #5
 8000bf2:	d5ae      	bpl.n	8000b52 <__aeabi_fsub+0xce>
 8000bf4:	1c6a      	adds	r2, r5, #1
 8000bf6:	2dfe      	cmp	r5, #254	@ 0xfe
 8000bf8:	d14a      	bne.n	8000c90 <__aeabi_fsub+0x20c>
 8000bfa:	20ff      	movs	r0, #255	@ 0xff
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	e7b9      	b.n	8000b74 <__aeabi_fsub+0xf0>
 8000c00:	22ff      	movs	r2, #255	@ 0xff
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14b      	bne.n	8000c9e <__aeabi_fsub+0x21a>
 8000c06:	000c      	movs	r4, r1
 8000c08:	0033      	movs	r3, r6
 8000c0a:	08db      	lsrs	r3, r3, #3
 8000c0c:	2aff      	cmp	r2, #255	@ 0xff
 8000c0e:	d100      	bne.n	8000c12 <__aeabi_fsub+0x18e>
 8000c10:	e781      	b.n	8000b16 <__aeabi_fsub+0x92>
 8000c12:	e7df      	b.n	8000bd4 <__aeabi_fsub+0x150>
 8000c14:	019f      	lsls	r7, r3, #6
 8000c16:	09bf      	lsrs	r7, r7, #6
 8000c18:	0038      	movs	r0, r7
 8000c1a:	f000 ffd1 	bl	8001bc0 <__clzsi2>
 8000c1e:	3805      	subs	r0, #5
 8000c20:	4087      	lsls	r7, r0
 8000c22:	4285      	cmp	r5, r0
 8000c24:	dc21      	bgt.n	8000c6a <__aeabi_fsub+0x1e6>
 8000c26:	003b      	movs	r3, r7
 8000c28:	2120      	movs	r1, #32
 8000c2a:	1b42      	subs	r2, r0, r5
 8000c2c:	3201      	adds	r2, #1
 8000c2e:	40d3      	lsrs	r3, r2
 8000c30:	1a8a      	subs	r2, r1, r2
 8000c32:	4097      	lsls	r7, r2
 8000c34:	1e7a      	subs	r2, r7, #1
 8000c36:	4197      	sbcs	r7, r2
 8000c38:	2200      	movs	r2, #0
 8000c3a:	433b      	orrs	r3, r7
 8000c3c:	0759      	lsls	r1, r3, #29
 8000c3e:	d000      	beq.n	8000c42 <__aeabi_fsub+0x1be>
 8000c40:	e78b      	b.n	8000b5a <__aeabi_fsub+0xd6>
 8000c42:	e78f      	b.n	8000b64 <__aeabi_fsub+0xe0>
 8000c44:	20fe      	movs	r0, #254	@ 0xfe
 8000c46:	1c6a      	adds	r2, r5, #1
 8000c48:	4210      	tst	r0, r2
 8000c4a:	d112      	bne.n	8000c72 <__aeabi_fsub+0x1ee>
 8000c4c:	2d00      	cmp	r5, #0
 8000c4e:	d152      	bne.n	8000cf6 <__aeabi_fsub+0x272>
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d07c      	beq.n	8000d4e <__aeabi_fsub+0x2ca>
 8000c54:	2e00      	cmp	r6, #0
 8000c56:	d0bb      	beq.n	8000bd0 <__aeabi_fsub+0x14c>
 8000c58:	1b9a      	subs	r2, r3, r6
 8000c5a:	0150      	lsls	r0, r2, #5
 8000c5c:	d400      	bmi.n	8000c60 <__aeabi_fsub+0x1dc>
 8000c5e:	e08b      	b.n	8000d78 <__aeabi_fsub+0x2f4>
 8000c60:	2401      	movs	r4, #1
 8000c62:	2200      	movs	r2, #0
 8000c64:	1af3      	subs	r3, r6, r3
 8000c66:	400c      	ands	r4, r1
 8000c68:	e7e8      	b.n	8000c3c <__aeabi_fsub+0x1b8>
 8000c6a:	4b56      	ldr	r3, [pc, #344]	@ (8000dc4 <__aeabi_fsub+0x340>)
 8000c6c:	1a2a      	subs	r2, r5, r0
 8000c6e:	403b      	ands	r3, r7
 8000c70:	e7e4      	b.n	8000c3c <__aeabi_fsub+0x1b8>
 8000c72:	1b9f      	subs	r7, r3, r6
 8000c74:	017a      	lsls	r2, r7, #5
 8000c76:	d446      	bmi.n	8000d06 <__aeabi_fsub+0x282>
 8000c78:	2f00      	cmp	r7, #0
 8000c7a:	d1cd      	bne.n	8000c18 <__aeabi_fsub+0x194>
 8000c7c:	2400      	movs	r4, #0
 8000c7e:	2000      	movs	r0, #0
 8000c80:	2300      	movs	r3, #0
 8000c82:	e777      	b.n	8000b74 <__aeabi_fsub+0xf0>
 8000c84:	199b      	adds	r3, r3, r6
 8000c86:	2501      	movs	r5, #1
 8000c88:	3201      	adds	r2, #1
 8000c8a:	0159      	lsls	r1, r3, #5
 8000c8c:	d400      	bmi.n	8000c90 <__aeabi_fsub+0x20c>
 8000c8e:	e760      	b.n	8000b52 <__aeabi_fsub+0xce>
 8000c90:	2101      	movs	r1, #1
 8000c92:	484d      	ldr	r0, [pc, #308]	@ (8000dc8 <__aeabi_fsub+0x344>)
 8000c94:	4019      	ands	r1, r3
 8000c96:	085b      	lsrs	r3, r3, #1
 8000c98:	4003      	ands	r3, r0
 8000c9a:	430b      	orrs	r3, r1
 8000c9c:	e7ce      	b.n	8000c3c <__aeabi_fsub+0x1b8>
 8000c9e:	1e57      	subs	r7, r2, #1
 8000ca0:	2a01      	cmp	r2, #1
 8000ca2:	d05a      	beq.n	8000d5a <__aeabi_fsub+0x2d6>
 8000ca4:	000c      	movs	r4, r1
 8000ca6:	2aff      	cmp	r2, #255	@ 0xff
 8000ca8:	d033      	beq.n	8000d12 <__aeabi_fsub+0x28e>
 8000caa:	2201      	movs	r2, #1
 8000cac:	2f1b      	cmp	r7, #27
 8000cae:	dc07      	bgt.n	8000cc0 <__aeabi_fsub+0x23c>
 8000cb0:	2120      	movs	r1, #32
 8000cb2:	1bc9      	subs	r1, r1, r7
 8000cb4:	001a      	movs	r2, r3
 8000cb6:	408b      	lsls	r3, r1
 8000cb8:	40fa      	lsrs	r2, r7
 8000cba:	1e59      	subs	r1, r3, #1
 8000cbc:	418b      	sbcs	r3, r1
 8000cbe:	431a      	orrs	r2, r3
 8000cc0:	0005      	movs	r5, r0
 8000cc2:	1ab3      	subs	r3, r6, r2
 8000cc4:	e743      	b.n	8000b4e <__aeabi_fsub+0xca>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d123      	bne.n	8000d12 <__aeabi_fsub+0x28e>
 8000cca:	22ff      	movs	r2, #255	@ 0xff
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d09b      	beq.n	8000c08 <__aeabi_fsub+0x184>
 8000cd0:	1e51      	subs	r1, r2, #1
 8000cd2:	2a01      	cmp	r2, #1
 8000cd4:	d0d6      	beq.n	8000c84 <__aeabi_fsub+0x200>
 8000cd6:	2aff      	cmp	r2, #255	@ 0xff
 8000cd8:	d01b      	beq.n	8000d12 <__aeabi_fsub+0x28e>
 8000cda:	291b      	cmp	r1, #27
 8000cdc:	dd2c      	ble.n	8000d38 <__aeabi_fsub+0x2b4>
 8000cde:	0002      	movs	r2, r0
 8000ce0:	1c73      	adds	r3, r6, #1
 8000ce2:	e73a      	b.n	8000b5a <__aeabi_fsub+0xd6>
 8000ce4:	2aff      	cmp	r2, #255	@ 0xff
 8000ce6:	d088      	beq.n	8000bfa <__aeabi_fsub+0x176>
 8000ce8:	199b      	adds	r3, r3, r6
 8000cea:	085b      	lsrs	r3, r3, #1
 8000cec:	0759      	lsls	r1, r3, #29
 8000cee:	d000      	beq.n	8000cf2 <__aeabi_fsub+0x26e>
 8000cf0:	e733      	b.n	8000b5a <__aeabi_fsub+0xd6>
 8000cf2:	08db      	lsrs	r3, r3, #3
 8000cf4:	e76e      	b.n	8000bd4 <__aeabi_fsub+0x150>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d110      	bne.n	8000d1c <__aeabi_fsub+0x298>
 8000cfa:	2e00      	cmp	r6, #0
 8000cfc:	d043      	beq.n	8000d86 <__aeabi_fsub+0x302>
 8000cfe:	2401      	movs	r4, #1
 8000d00:	0033      	movs	r3, r6
 8000d02:	400c      	ands	r4, r1
 8000d04:	e706      	b.n	8000b14 <__aeabi_fsub+0x90>
 8000d06:	2401      	movs	r4, #1
 8000d08:	1af7      	subs	r7, r6, r3
 8000d0a:	400c      	ands	r4, r1
 8000d0c:	e784      	b.n	8000c18 <__aeabi_fsub+0x194>
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d104      	bne.n	8000d1c <__aeabi_fsub+0x298>
 8000d12:	0033      	movs	r3, r6
 8000d14:	e6fe      	b.n	8000b14 <__aeabi_fsub+0x90>
 8000d16:	2501      	movs	r5, #1
 8000d18:	1b9b      	subs	r3, r3, r6
 8000d1a:	e718      	b.n	8000b4e <__aeabi_fsub+0xca>
 8000d1c:	2e00      	cmp	r6, #0
 8000d1e:	d100      	bne.n	8000d22 <__aeabi_fsub+0x29e>
 8000d20:	e6f8      	b.n	8000b14 <__aeabi_fsub+0x90>
 8000d22:	2280      	movs	r2, #128	@ 0x80
 8000d24:	03d2      	lsls	r2, r2, #15
 8000d26:	4297      	cmp	r7, r2
 8000d28:	d304      	bcc.n	8000d34 <__aeabi_fsub+0x2b0>
 8000d2a:	4594      	cmp	ip, r2
 8000d2c:	d202      	bcs.n	8000d34 <__aeabi_fsub+0x2b0>
 8000d2e:	2401      	movs	r4, #1
 8000d30:	0033      	movs	r3, r6
 8000d32:	400c      	ands	r4, r1
 8000d34:	08db      	lsrs	r3, r3, #3
 8000d36:	e6f1      	b.n	8000b1c <__aeabi_fsub+0x98>
 8000d38:	001a      	movs	r2, r3
 8000d3a:	2520      	movs	r5, #32
 8000d3c:	40ca      	lsrs	r2, r1
 8000d3e:	1a69      	subs	r1, r5, r1
 8000d40:	408b      	lsls	r3, r1
 8000d42:	1e59      	subs	r1, r3, #1
 8000d44:	418b      	sbcs	r3, r1
 8000d46:	4313      	orrs	r3, r2
 8000d48:	0005      	movs	r5, r0
 8000d4a:	199b      	adds	r3, r3, r6
 8000d4c:	e750      	b.n	8000bf0 <__aeabi_fsub+0x16c>
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d094      	beq.n	8000c7c <__aeabi_fsub+0x1f8>
 8000d52:	2401      	movs	r4, #1
 8000d54:	0033      	movs	r3, r6
 8000d56:	400c      	ands	r4, r1
 8000d58:	e73a      	b.n	8000bd0 <__aeabi_fsub+0x14c>
 8000d5a:	000c      	movs	r4, r1
 8000d5c:	2501      	movs	r5, #1
 8000d5e:	1af3      	subs	r3, r6, r3
 8000d60:	e6f5      	b.n	8000b4e <__aeabi_fsub+0xca>
 8000d62:	0033      	movs	r3, r6
 8000d64:	e734      	b.n	8000bd0 <__aeabi_fsub+0x14c>
 8000d66:	199b      	adds	r3, r3, r6
 8000d68:	2200      	movs	r2, #0
 8000d6a:	0159      	lsls	r1, r3, #5
 8000d6c:	d5c1      	bpl.n	8000cf2 <__aeabi_fsub+0x26e>
 8000d6e:	4a15      	ldr	r2, [pc, #84]	@ (8000dc4 <__aeabi_fsub+0x340>)
 8000d70:	4013      	ands	r3, r2
 8000d72:	08db      	lsrs	r3, r3, #3
 8000d74:	2201      	movs	r2, #1
 8000d76:	e72d      	b.n	8000bd4 <__aeabi_fsub+0x150>
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	d100      	bne.n	8000d7e <__aeabi_fsub+0x2fa>
 8000d7c:	e77e      	b.n	8000c7c <__aeabi_fsub+0x1f8>
 8000d7e:	0013      	movs	r3, r2
 8000d80:	2200      	movs	r2, #0
 8000d82:	08db      	lsrs	r3, r3, #3
 8000d84:	e726      	b.n	8000bd4 <__aeabi_fsub+0x150>
 8000d86:	2380      	movs	r3, #128	@ 0x80
 8000d88:	2400      	movs	r4, #0
 8000d8a:	20ff      	movs	r0, #255	@ 0xff
 8000d8c:	03db      	lsls	r3, r3, #15
 8000d8e:	e6f1      	b.n	8000b74 <__aeabi_fsub+0xf0>
 8000d90:	2a00      	cmp	r2, #0
 8000d92:	d100      	bne.n	8000d96 <__aeabi_fsub+0x312>
 8000d94:	e756      	b.n	8000c44 <__aeabi_fsub+0x1c0>
 8000d96:	1b47      	subs	r7, r0, r5
 8000d98:	003a      	movs	r2, r7
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d100      	bne.n	8000da0 <__aeabi_fsub+0x31c>
 8000d9e:	e730      	b.n	8000c02 <__aeabi_fsub+0x17e>
 8000da0:	2280      	movs	r2, #128	@ 0x80
 8000da2:	04d2      	lsls	r2, r2, #19
 8000da4:	000c      	movs	r4, r1
 8000da6:	4313      	orrs	r3, r2
 8000da8:	e77f      	b.n	8000caa <__aeabi_fsub+0x226>
 8000daa:	2a00      	cmp	r2, #0
 8000dac:	d100      	bne.n	8000db0 <__aeabi_fsub+0x32c>
 8000dae:	e701      	b.n	8000bb4 <__aeabi_fsub+0x130>
 8000db0:	1b41      	subs	r1, r0, r5
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d101      	bne.n	8000dba <__aeabi_fsub+0x336>
 8000db6:	000a      	movs	r2, r1
 8000db8:	e788      	b.n	8000ccc <__aeabi_fsub+0x248>
 8000dba:	2280      	movs	r2, #128	@ 0x80
 8000dbc:	04d2      	lsls	r2, r2, #19
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	e78b      	b.n	8000cda <__aeabi_fsub+0x256>
 8000dc2:	46c0      	nop			@ (mov r8, r8)
 8000dc4:	fbffffff 	.word	0xfbffffff
 8000dc8:	7dffffff 	.word	0x7dffffff

08000dcc <__aeabi_f2iz>:
 8000dcc:	0241      	lsls	r1, r0, #9
 8000dce:	0042      	lsls	r2, r0, #1
 8000dd0:	0fc3      	lsrs	r3, r0, #31
 8000dd2:	0a49      	lsrs	r1, r1, #9
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	0e12      	lsrs	r2, r2, #24
 8000dd8:	2a7e      	cmp	r2, #126	@ 0x7e
 8000dda:	dd03      	ble.n	8000de4 <__aeabi_f2iz+0x18>
 8000ddc:	2a9d      	cmp	r2, #157	@ 0x9d
 8000dde:	dd02      	ble.n	8000de6 <__aeabi_f2iz+0x1a>
 8000de0:	4a09      	ldr	r2, [pc, #36]	@ (8000e08 <__aeabi_f2iz+0x3c>)
 8000de2:	1898      	adds	r0, r3, r2
 8000de4:	4770      	bx	lr
 8000de6:	2080      	movs	r0, #128	@ 0x80
 8000de8:	0400      	lsls	r0, r0, #16
 8000dea:	4301      	orrs	r1, r0
 8000dec:	2a95      	cmp	r2, #149	@ 0x95
 8000dee:	dc07      	bgt.n	8000e00 <__aeabi_f2iz+0x34>
 8000df0:	2096      	movs	r0, #150	@ 0x96
 8000df2:	1a82      	subs	r2, r0, r2
 8000df4:	40d1      	lsrs	r1, r2
 8000df6:	4248      	negs	r0, r1
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d1f3      	bne.n	8000de4 <__aeabi_f2iz+0x18>
 8000dfc:	0008      	movs	r0, r1
 8000dfe:	e7f1      	b.n	8000de4 <__aeabi_f2iz+0x18>
 8000e00:	3a96      	subs	r2, #150	@ 0x96
 8000e02:	4091      	lsls	r1, r2
 8000e04:	e7f7      	b.n	8000df6 <__aeabi_f2iz+0x2a>
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	7fffffff 	.word	0x7fffffff

08000e0c <__aeabi_i2f>:
 8000e0c:	b570      	push	{r4, r5, r6, lr}
 8000e0e:	2800      	cmp	r0, #0
 8000e10:	d013      	beq.n	8000e3a <__aeabi_i2f+0x2e>
 8000e12:	17c3      	asrs	r3, r0, #31
 8000e14:	18c5      	adds	r5, r0, r3
 8000e16:	405d      	eors	r5, r3
 8000e18:	0fc4      	lsrs	r4, r0, #31
 8000e1a:	0028      	movs	r0, r5
 8000e1c:	f000 fed0 	bl	8001bc0 <__clzsi2>
 8000e20:	239e      	movs	r3, #158	@ 0x9e
 8000e22:	0001      	movs	r1, r0
 8000e24:	1a1b      	subs	r3, r3, r0
 8000e26:	2b96      	cmp	r3, #150	@ 0x96
 8000e28:	dc0f      	bgt.n	8000e4a <__aeabi_i2f+0x3e>
 8000e2a:	2808      	cmp	r0, #8
 8000e2c:	d034      	beq.n	8000e98 <__aeabi_i2f+0x8c>
 8000e2e:	3908      	subs	r1, #8
 8000e30:	408d      	lsls	r5, r1
 8000e32:	026d      	lsls	r5, r5, #9
 8000e34:	0a6d      	lsrs	r5, r5, #9
 8000e36:	b2d8      	uxtb	r0, r3
 8000e38:	e002      	b.n	8000e40 <__aeabi_i2f+0x34>
 8000e3a:	2400      	movs	r4, #0
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	2500      	movs	r5, #0
 8000e40:	05c0      	lsls	r0, r0, #23
 8000e42:	4328      	orrs	r0, r5
 8000e44:	07e4      	lsls	r4, r4, #31
 8000e46:	4320      	orrs	r0, r4
 8000e48:	bd70      	pop	{r4, r5, r6, pc}
 8000e4a:	2b99      	cmp	r3, #153	@ 0x99
 8000e4c:	dc16      	bgt.n	8000e7c <__aeabi_i2f+0x70>
 8000e4e:	1f42      	subs	r2, r0, #5
 8000e50:	2805      	cmp	r0, #5
 8000e52:	d000      	beq.n	8000e56 <__aeabi_i2f+0x4a>
 8000e54:	4095      	lsls	r5, r2
 8000e56:	002a      	movs	r2, r5
 8000e58:	4811      	ldr	r0, [pc, #68]	@ (8000ea0 <__aeabi_i2f+0x94>)
 8000e5a:	4002      	ands	r2, r0
 8000e5c:	076e      	lsls	r6, r5, #29
 8000e5e:	d009      	beq.n	8000e74 <__aeabi_i2f+0x68>
 8000e60:	260f      	movs	r6, #15
 8000e62:	4035      	ands	r5, r6
 8000e64:	2d04      	cmp	r5, #4
 8000e66:	d005      	beq.n	8000e74 <__aeabi_i2f+0x68>
 8000e68:	3204      	adds	r2, #4
 8000e6a:	0155      	lsls	r5, r2, #5
 8000e6c:	d502      	bpl.n	8000e74 <__aeabi_i2f+0x68>
 8000e6e:	239f      	movs	r3, #159	@ 0x9f
 8000e70:	4002      	ands	r2, r0
 8000e72:	1a5b      	subs	r3, r3, r1
 8000e74:	0192      	lsls	r2, r2, #6
 8000e76:	0a55      	lsrs	r5, r2, #9
 8000e78:	b2d8      	uxtb	r0, r3
 8000e7a:	e7e1      	b.n	8000e40 <__aeabi_i2f+0x34>
 8000e7c:	2205      	movs	r2, #5
 8000e7e:	1a12      	subs	r2, r2, r0
 8000e80:	0028      	movs	r0, r5
 8000e82:	40d0      	lsrs	r0, r2
 8000e84:	0002      	movs	r2, r0
 8000e86:	0008      	movs	r0, r1
 8000e88:	301b      	adds	r0, #27
 8000e8a:	4085      	lsls	r5, r0
 8000e8c:	0028      	movs	r0, r5
 8000e8e:	1e45      	subs	r5, r0, #1
 8000e90:	41a8      	sbcs	r0, r5
 8000e92:	4302      	orrs	r2, r0
 8000e94:	0015      	movs	r5, r2
 8000e96:	e7de      	b.n	8000e56 <__aeabi_i2f+0x4a>
 8000e98:	026d      	lsls	r5, r5, #9
 8000e9a:	2096      	movs	r0, #150	@ 0x96
 8000e9c:	0a6d      	lsrs	r5, r5, #9
 8000e9e:	e7cf      	b.n	8000e40 <__aeabi_i2f+0x34>
 8000ea0:	fbffffff 	.word	0xfbffffff

08000ea4 <__aeabi_ui2f>:
 8000ea4:	b570      	push	{r4, r5, r6, lr}
 8000ea6:	1e04      	subs	r4, r0, #0
 8000ea8:	d00e      	beq.n	8000ec8 <__aeabi_ui2f+0x24>
 8000eaa:	f000 fe89 	bl	8001bc0 <__clzsi2>
 8000eae:	239e      	movs	r3, #158	@ 0x9e
 8000eb0:	0001      	movs	r1, r0
 8000eb2:	1a1b      	subs	r3, r3, r0
 8000eb4:	2b96      	cmp	r3, #150	@ 0x96
 8000eb6:	dc0c      	bgt.n	8000ed2 <__aeabi_ui2f+0x2e>
 8000eb8:	2808      	cmp	r0, #8
 8000eba:	d02f      	beq.n	8000f1c <__aeabi_ui2f+0x78>
 8000ebc:	3908      	subs	r1, #8
 8000ebe:	408c      	lsls	r4, r1
 8000ec0:	0264      	lsls	r4, r4, #9
 8000ec2:	0a64      	lsrs	r4, r4, #9
 8000ec4:	b2d8      	uxtb	r0, r3
 8000ec6:	e001      	b.n	8000ecc <__aeabi_ui2f+0x28>
 8000ec8:	2000      	movs	r0, #0
 8000eca:	2400      	movs	r4, #0
 8000ecc:	05c0      	lsls	r0, r0, #23
 8000ece:	4320      	orrs	r0, r4
 8000ed0:	bd70      	pop	{r4, r5, r6, pc}
 8000ed2:	2b99      	cmp	r3, #153	@ 0x99
 8000ed4:	dc16      	bgt.n	8000f04 <__aeabi_ui2f+0x60>
 8000ed6:	1f42      	subs	r2, r0, #5
 8000ed8:	2805      	cmp	r0, #5
 8000eda:	d000      	beq.n	8000ede <__aeabi_ui2f+0x3a>
 8000edc:	4094      	lsls	r4, r2
 8000ede:	0022      	movs	r2, r4
 8000ee0:	4810      	ldr	r0, [pc, #64]	@ (8000f24 <__aeabi_ui2f+0x80>)
 8000ee2:	4002      	ands	r2, r0
 8000ee4:	0765      	lsls	r5, r4, #29
 8000ee6:	d009      	beq.n	8000efc <__aeabi_ui2f+0x58>
 8000ee8:	250f      	movs	r5, #15
 8000eea:	402c      	ands	r4, r5
 8000eec:	2c04      	cmp	r4, #4
 8000eee:	d005      	beq.n	8000efc <__aeabi_ui2f+0x58>
 8000ef0:	3204      	adds	r2, #4
 8000ef2:	0154      	lsls	r4, r2, #5
 8000ef4:	d502      	bpl.n	8000efc <__aeabi_ui2f+0x58>
 8000ef6:	239f      	movs	r3, #159	@ 0x9f
 8000ef8:	4002      	ands	r2, r0
 8000efa:	1a5b      	subs	r3, r3, r1
 8000efc:	0192      	lsls	r2, r2, #6
 8000efe:	0a54      	lsrs	r4, r2, #9
 8000f00:	b2d8      	uxtb	r0, r3
 8000f02:	e7e3      	b.n	8000ecc <__aeabi_ui2f+0x28>
 8000f04:	0002      	movs	r2, r0
 8000f06:	0020      	movs	r0, r4
 8000f08:	321b      	adds	r2, #27
 8000f0a:	4090      	lsls	r0, r2
 8000f0c:	0002      	movs	r2, r0
 8000f0e:	1e50      	subs	r0, r2, #1
 8000f10:	4182      	sbcs	r2, r0
 8000f12:	2005      	movs	r0, #5
 8000f14:	1a40      	subs	r0, r0, r1
 8000f16:	40c4      	lsrs	r4, r0
 8000f18:	4314      	orrs	r4, r2
 8000f1a:	e7e0      	b.n	8000ede <__aeabi_ui2f+0x3a>
 8000f1c:	0264      	lsls	r4, r4, #9
 8000f1e:	2096      	movs	r0, #150	@ 0x96
 8000f20:	0a64      	lsrs	r4, r4, #9
 8000f22:	e7d3      	b.n	8000ecc <__aeabi_ui2f+0x28>
 8000f24:	fbffffff 	.word	0xfbffffff

08000f28 <__aeabi_ddiv>:
 8000f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f2a:	46de      	mov	lr, fp
 8000f2c:	4645      	mov	r5, r8
 8000f2e:	4657      	mov	r7, sl
 8000f30:	464e      	mov	r6, r9
 8000f32:	b5e0      	push	{r5, r6, r7, lr}
 8000f34:	b087      	sub	sp, #28
 8000f36:	9200      	str	r2, [sp, #0]
 8000f38:	9301      	str	r3, [sp, #4]
 8000f3a:	030b      	lsls	r3, r1, #12
 8000f3c:	0b1b      	lsrs	r3, r3, #12
 8000f3e:	469b      	mov	fp, r3
 8000f40:	0fca      	lsrs	r2, r1, #31
 8000f42:	004b      	lsls	r3, r1, #1
 8000f44:	0004      	movs	r4, r0
 8000f46:	4680      	mov	r8, r0
 8000f48:	0d5b      	lsrs	r3, r3, #21
 8000f4a:	9202      	str	r2, [sp, #8]
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_ddiv+0x28>
 8000f4e:	e16a      	b.n	8001226 <__aeabi_ddiv+0x2fe>
 8000f50:	4ad4      	ldr	r2, [pc, #848]	@ (80012a4 <__aeabi_ddiv+0x37c>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d100      	bne.n	8000f58 <__aeabi_ddiv+0x30>
 8000f56:	e18c      	b.n	8001272 <__aeabi_ddiv+0x34a>
 8000f58:	4659      	mov	r1, fp
 8000f5a:	0f42      	lsrs	r2, r0, #29
 8000f5c:	00c9      	lsls	r1, r1, #3
 8000f5e:	430a      	orrs	r2, r1
 8000f60:	2180      	movs	r1, #128	@ 0x80
 8000f62:	0409      	lsls	r1, r1, #16
 8000f64:	4311      	orrs	r1, r2
 8000f66:	00c2      	lsls	r2, r0, #3
 8000f68:	4690      	mov	r8, r2
 8000f6a:	4acf      	ldr	r2, [pc, #828]	@ (80012a8 <__aeabi_ddiv+0x380>)
 8000f6c:	4689      	mov	r9, r1
 8000f6e:	4692      	mov	sl, r2
 8000f70:	449a      	add	sl, r3
 8000f72:	2300      	movs	r3, #0
 8000f74:	2400      	movs	r4, #0
 8000f76:	9303      	str	r3, [sp, #12]
 8000f78:	9e00      	ldr	r6, [sp, #0]
 8000f7a:	9f01      	ldr	r7, [sp, #4]
 8000f7c:	033b      	lsls	r3, r7, #12
 8000f7e:	0b1b      	lsrs	r3, r3, #12
 8000f80:	469b      	mov	fp, r3
 8000f82:	007b      	lsls	r3, r7, #1
 8000f84:	0030      	movs	r0, r6
 8000f86:	0d5b      	lsrs	r3, r3, #21
 8000f88:	0ffd      	lsrs	r5, r7, #31
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d100      	bne.n	8000f90 <__aeabi_ddiv+0x68>
 8000f8e:	e128      	b.n	80011e2 <__aeabi_ddiv+0x2ba>
 8000f90:	4ac4      	ldr	r2, [pc, #784]	@ (80012a4 <__aeabi_ddiv+0x37c>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d100      	bne.n	8000f98 <__aeabi_ddiv+0x70>
 8000f96:	e177      	b.n	8001288 <__aeabi_ddiv+0x360>
 8000f98:	4659      	mov	r1, fp
 8000f9a:	0f72      	lsrs	r2, r6, #29
 8000f9c:	00c9      	lsls	r1, r1, #3
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	2180      	movs	r1, #128	@ 0x80
 8000fa2:	0409      	lsls	r1, r1, #16
 8000fa4:	4311      	orrs	r1, r2
 8000fa6:	468b      	mov	fp, r1
 8000fa8:	49bf      	ldr	r1, [pc, #764]	@ (80012a8 <__aeabi_ddiv+0x380>)
 8000faa:	00f2      	lsls	r2, r6, #3
 8000fac:	468c      	mov	ip, r1
 8000fae:	4651      	mov	r1, sl
 8000fb0:	4463      	add	r3, ip
 8000fb2:	1acb      	subs	r3, r1, r3
 8000fb4:	469a      	mov	sl, r3
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	9e02      	ldr	r6, [sp, #8]
 8000fba:	406e      	eors	r6, r5
 8000fbc:	2c0f      	cmp	r4, #15
 8000fbe:	d827      	bhi.n	8001010 <__aeabi_ddiv+0xe8>
 8000fc0:	49ba      	ldr	r1, [pc, #744]	@ (80012ac <__aeabi_ddiv+0x384>)
 8000fc2:	00a4      	lsls	r4, r4, #2
 8000fc4:	5909      	ldr	r1, [r1, r4]
 8000fc6:	468f      	mov	pc, r1
 8000fc8:	46cb      	mov	fp, r9
 8000fca:	4642      	mov	r2, r8
 8000fcc:	9e02      	ldr	r6, [sp, #8]
 8000fce:	9b03      	ldr	r3, [sp, #12]
 8000fd0:	2b02      	cmp	r3, #2
 8000fd2:	d016      	beq.n	8001002 <__aeabi_ddiv+0xda>
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	d100      	bne.n	8000fda <__aeabi_ddiv+0xb2>
 8000fd8:	e2a6      	b.n	8001528 <__aeabi_ddiv+0x600>
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d000      	beq.n	8000fe0 <__aeabi_ddiv+0xb8>
 8000fde:	e0df      	b.n	80011a0 <__aeabi_ddiv+0x278>
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	2400      	movs	r4, #0
 8000fe6:	4690      	mov	r8, r2
 8000fe8:	051b      	lsls	r3, r3, #20
 8000fea:	4323      	orrs	r3, r4
 8000fec:	07f6      	lsls	r6, r6, #31
 8000fee:	4333      	orrs	r3, r6
 8000ff0:	4640      	mov	r0, r8
 8000ff2:	0019      	movs	r1, r3
 8000ff4:	b007      	add	sp, #28
 8000ff6:	bcf0      	pop	{r4, r5, r6, r7}
 8000ff8:	46bb      	mov	fp, r7
 8000ffa:	46b2      	mov	sl, r6
 8000ffc:	46a9      	mov	r9, r5
 8000ffe:	46a0      	mov	r8, r4
 8001000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001002:	2200      	movs	r2, #0
 8001004:	2400      	movs	r4, #0
 8001006:	4690      	mov	r8, r2
 8001008:	4ba6      	ldr	r3, [pc, #664]	@ (80012a4 <__aeabi_ddiv+0x37c>)
 800100a:	e7ed      	b.n	8000fe8 <__aeabi_ddiv+0xc0>
 800100c:	002e      	movs	r6, r5
 800100e:	e7df      	b.n	8000fd0 <__aeabi_ddiv+0xa8>
 8001010:	45cb      	cmp	fp, r9
 8001012:	d200      	bcs.n	8001016 <__aeabi_ddiv+0xee>
 8001014:	e1d4      	b.n	80013c0 <__aeabi_ddiv+0x498>
 8001016:	d100      	bne.n	800101a <__aeabi_ddiv+0xf2>
 8001018:	e1cf      	b.n	80013ba <__aeabi_ddiv+0x492>
 800101a:	2301      	movs	r3, #1
 800101c:	425b      	negs	r3, r3
 800101e:	469c      	mov	ip, r3
 8001020:	4644      	mov	r4, r8
 8001022:	4648      	mov	r0, r9
 8001024:	2700      	movs	r7, #0
 8001026:	44e2      	add	sl, ip
 8001028:	465b      	mov	r3, fp
 800102a:	0e15      	lsrs	r5, r2, #24
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	431d      	orrs	r5, r3
 8001030:	0c19      	lsrs	r1, r3, #16
 8001032:	042b      	lsls	r3, r5, #16
 8001034:	0212      	lsls	r2, r2, #8
 8001036:	9500      	str	r5, [sp, #0]
 8001038:	0c1d      	lsrs	r5, r3, #16
 800103a:	4691      	mov	r9, r2
 800103c:	9102      	str	r1, [sp, #8]
 800103e:	9503      	str	r5, [sp, #12]
 8001040:	f7ff f8e6 	bl	8000210 <__aeabi_uidivmod>
 8001044:	0002      	movs	r2, r0
 8001046:	436a      	muls	r2, r5
 8001048:	040b      	lsls	r3, r1, #16
 800104a:	0c21      	lsrs	r1, r4, #16
 800104c:	4680      	mov	r8, r0
 800104e:	4319      	orrs	r1, r3
 8001050:	428a      	cmp	r2, r1
 8001052:	d909      	bls.n	8001068 <__aeabi_ddiv+0x140>
 8001054:	9d00      	ldr	r5, [sp, #0]
 8001056:	2301      	movs	r3, #1
 8001058:	46ac      	mov	ip, r5
 800105a:	425b      	negs	r3, r3
 800105c:	4461      	add	r1, ip
 800105e:	469c      	mov	ip, r3
 8001060:	44e0      	add	r8, ip
 8001062:	428d      	cmp	r5, r1
 8001064:	d800      	bhi.n	8001068 <__aeabi_ddiv+0x140>
 8001066:	e1fb      	b.n	8001460 <__aeabi_ddiv+0x538>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	9902      	ldr	r1, [sp, #8]
 800106c:	f7ff f8d0 	bl	8000210 <__aeabi_uidivmod>
 8001070:	9a03      	ldr	r2, [sp, #12]
 8001072:	0424      	lsls	r4, r4, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c24      	lsrs	r4, r4, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430c      	orrs	r4, r1
 800107e:	42a2      	cmp	r2, r4
 8001080:	d906      	bls.n	8001090 <__aeabi_ddiv+0x168>
 8001082:	9900      	ldr	r1, [sp, #0]
 8001084:	3b01      	subs	r3, #1
 8001086:	468c      	mov	ip, r1
 8001088:	4464      	add	r4, ip
 800108a:	42a1      	cmp	r1, r4
 800108c:	d800      	bhi.n	8001090 <__aeabi_ddiv+0x168>
 800108e:	e1e1      	b.n	8001454 <__aeabi_ddiv+0x52c>
 8001090:	1aa0      	subs	r0, r4, r2
 8001092:	4642      	mov	r2, r8
 8001094:	0412      	lsls	r2, r2, #16
 8001096:	431a      	orrs	r2, r3
 8001098:	4693      	mov	fp, r2
 800109a:	464b      	mov	r3, r9
 800109c:	4659      	mov	r1, fp
 800109e:	0c1b      	lsrs	r3, r3, #16
 80010a0:	001d      	movs	r5, r3
 80010a2:	9304      	str	r3, [sp, #16]
 80010a4:	040b      	lsls	r3, r1, #16
 80010a6:	4649      	mov	r1, r9
 80010a8:	0409      	lsls	r1, r1, #16
 80010aa:	0c09      	lsrs	r1, r1, #16
 80010ac:	000c      	movs	r4, r1
 80010ae:	0c1b      	lsrs	r3, r3, #16
 80010b0:	435c      	muls	r4, r3
 80010b2:	0c12      	lsrs	r2, r2, #16
 80010b4:	436b      	muls	r3, r5
 80010b6:	4688      	mov	r8, r1
 80010b8:	4351      	muls	r1, r2
 80010ba:	436a      	muls	r2, r5
 80010bc:	0c25      	lsrs	r5, r4, #16
 80010be:	46ac      	mov	ip, r5
 80010c0:	185b      	adds	r3, r3, r1
 80010c2:	4463      	add	r3, ip
 80010c4:	4299      	cmp	r1, r3
 80010c6:	d903      	bls.n	80010d0 <__aeabi_ddiv+0x1a8>
 80010c8:	2180      	movs	r1, #128	@ 0x80
 80010ca:	0249      	lsls	r1, r1, #9
 80010cc:	468c      	mov	ip, r1
 80010ce:	4462      	add	r2, ip
 80010d0:	0c19      	lsrs	r1, r3, #16
 80010d2:	0424      	lsls	r4, r4, #16
 80010d4:	041b      	lsls	r3, r3, #16
 80010d6:	0c24      	lsrs	r4, r4, #16
 80010d8:	188a      	adds	r2, r1, r2
 80010da:	191c      	adds	r4, r3, r4
 80010dc:	4290      	cmp	r0, r2
 80010de:	d302      	bcc.n	80010e6 <__aeabi_ddiv+0x1be>
 80010e0:	d116      	bne.n	8001110 <__aeabi_ddiv+0x1e8>
 80010e2:	42a7      	cmp	r7, r4
 80010e4:	d214      	bcs.n	8001110 <__aeabi_ddiv+0x1e8>
 80010e6:	465b      	mov	r3, fp
 80010e8:	9d00      	ldr	r5, [sp, #0]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	444f      	add	r7, r9
 80010ee:	9305      	str	r3, [sp, #20]
 80010f0:	454f      	cmp	r7, r9
 80010f2:	419b      	sbcs	r3, r3
 80010f4:	46ac      	mov	ip, r5
 80010f6:	425b      	negs	r3, r3
 80010f8:	4463      	add	r3, ip
 80010fa:	18c0      	adds	r0, r0, r3
 80010fc:	4285      	cmp	r5, r0
 80010fe:	d300      	bcc.n	8001102 <__aeabi_ddiv+0x1da>
 8001100:	e1a1      	b.n	8001446 <__aeabi_ddiv+0x51e>
 8001102:	4282      	cmp	r2, r0
 8001104:	d900      	bls.n	8001108 <__aeabi_ddiv+0x1e0>
 8001106:	e1f6      	b.n	80014f6 <__aeabi_ddiv+0x5ce>
 8001108:	d100      	bne.n	800110c <__aeabi_ddiv+0x1e4>
 800110a:	e1f1      	b.n	80014f0 <__aeabi_ddiv+0x5c8>
 800110c:	9b05      	ldr	r3, [sp, #20]
 800110e:	469b      	mov	fp, r3
 8001110:	1b3c      	subs	r4, r7, r4
 8001112:	42a7      	cmp	r7, r4
 8001114:	41bf      	sbcs	r7, r7
 8001116:	9d00      	ldr	r5, [sp, #0]
 8001118:	1a80      	subs	r0, r0, r2
 800111a:	427f      	negs	r7, r7
 800111c:	1bc0      	subs	r0, r0, r7
 800111e:	4285      	cmp	r5, r0
 8001120:	d100      	bne.n	8001124 <__aeabi_ddiv+0x1fc>
 8001122:	e1d0      	b.n	80014c6 <__aeabi_ddiv+0x59e>
 8001124:	9902      	ldr	r1, [sp, #8]
 8001126:	f7ff f873 	bl	8000210 <__aeabi_uidivmod>
 800112a:	9a03      	ldr	r2, [sp, #12]
 800112c:	040b      	lsls	r3, r1, #16
 800112e:	4342      	muls	r2, r0
 8001130:	0c21      	lsrs	r1, r4, #16
 8001132:	0007      	movs	r7, r0
 8001134:	4319      	orrs	r1, r3
 8001136:	428a      	cmp	r2, r1
 8001138:	d900      	bls.n	800113c <__aeabi_ddiv+0x214>
 800113a:	e178      	b.n	800142e <__aeabi_ddiv+0x506>
 800113c:	1a88      	subs	r0, r1, r2
 800113e:	9902      	ldr	r1, [sp, #8]
 8001140:	f7ff f866 	bl	8000210 <__aeabi_uidivmod>
 8001144:	9a03      	ldr	r2, [sp, #12]
 8001146:	0424      	lsls	r4, r4, #16
 8001148:	4342      	muls	r2, r0
 800114a:	0409      	lsls	r1, r1, #16
 800114c:	0c24      	lsrs	r4, r4, #16
 800114e:	0003      	movs	r3, r0
 8001150:	430c      	orrs	r4, r1
 8001152:	42a2      	cmp	r2, r4
 8001154:	d900      	bls.n	8001158 <__aeabi_ddiv+0x230>
 8001156:	e15d      	b.n	8001414 <__aeabi_ddiv+0x4ec>
 8001158:	4641      	mov	r1, r8
 800115a:	1aa4      	subs	r4, r4, r2
 800115c:	043a      	lsls	r2, r7, #16
 800115e:	431a      	orrs	r2, r3
 8001160:	9d04      	ldr	r5, [sp, #16]
 8001162:	0413      	lsls	r3, r2, #16
 8001164:	0c1b      	lsrs	r3, r3, #16
 8001166:	4359      	muls	r1, r3
 8001168:	4647      	mov	r7, r8
 800116a:	436b      	muls	r3, r5
 800116c:	469c      	mov	ip, r3
 800116e:	0c10      	lsrs	r0, r2, #16
 8001170:	4347      	muls	r7, r0
 8001172:	0c0b      	lsrs	r3, r1, #16
 8001174:	44bc      	add	ip, r7
 8001176:	4463      	add	r3, ip
 8001178:	4368      	muls	r0, r5
 800117a:	429f      	cmp	r7, r3
 800117c:	d903      	bls.n	8001186 <__aeabi_ddiv+0x25e>
 800117e:	2580      	movs	r5, #128	@ 0x80
 8001180:	026d      	lsls	r5, r5, #9
 8001182:	46ac      	mov	ip, r5
 8001184:	4460      	add	r0, ip
 8001186:	0c1f      	lsrs	r7, r3, #16
 8001188:	0409      	lsls	r1, r1, #16
 800118a:	041b      	lsls	r3, r3, #16
 800118c:	0c09      	lsrs	r1, r1, #16
 800118e:	183f      	adds	r7, r7, r0
 8001190:	185b      	adds	r3, r3, r1
 8001192:	42bc      	cmp	r4, r7
 8001194:	d200      	bcs.n	8001198 <__aeabi_ddiv+0x270>
 8001196:	e102      	b.n	800139e <__aeabi_ddiv+0x476>
 8001198:	d100      	bne.n	800119c <__aeabi_ddiv+0x274>
 800119a:	e0fd      	b.n	8001398 <__aeabi_ddiv+0x470>
 800119c:	2301      	movs	r3, #1
 800119e:	431a      	orrs	r2, r3
 80011a0:	4b43      	ldr	r3, [pc, #268]	@ (80012b0 <__aeabi_ddiv+0x388>)
 80011a2:	4453      	add	r3, sl
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	dc00      	bgt.n	80011aa <__aeabi_ddiv+0x282>
 80011a8:	e0ae      	b.n	8001308 <__aeabi_ddiv+0x3e0>
 80011aa:	0751      	lsls	r1, r2, #29
 80011ac:	d000      	beq.n	80011b0 <__aeabi_ddiv+0x288>
 80011ae:	e198      	b.n	80014e2 <__aeabi_ddiv+0x5ba>
 80011b0:	4659      	mov	r1, fp
 80011b2:	01c9      	lsls	r1, r1, #7
 80011b4:	d506      	bpl.n	80011c4 <__aeabi_ddiv+0x29c>
 80011b6:	4659      	mov	r1, fp
 80011b8:	4b3e      	ldr	r3, [pc, #248]	@ (80012b4 <__aeabi_ddiv+0x38c>)
 80011ba:	4019      	ands	r1, r3
 80011bc:	2380      	movs	r3, #128	@ 0x80
 80011be:	468b      	mov	fp, r1
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	4453      	add	r3, sl
 80011c4:	493c      	ldr	r1, [pc, #240]	@ (80012b8 <__aeabi_ddiv+0x390>)
 80011c6:	428b      	cmp	r3, r1
 80011c8:	dd00      	ble.n	80011cc <__aeabi_ddiv+0x2a4>
 80011ca:	e71a      	b.n	8001002 <__aeabi_ddiv+0xda>
 80011cc:	4659      	mov	r1, fp
 80011ce:	08d2      	lsrs	r2, r2, #3
 80011d0:	0749      	lsls	r1, r1, #29
 80011d2:	4311      	orrs	r1, r2
 80011d4:	465a      	mov	r2, fp
 80011d6:	055b      	lsls	r3, r3, #21
 80011d8:	0254      	lsls	r4, r2, #9
 80011da:	4688      	mov	r8, r1
 80011dc:	0b24      	lsrs	r4, r4, #12
 80011de:	0d5b      	lsrs	r3, r3, #21
 80011e0:	e702      	b.n	8000fe8 <__aeabi_ddiv+0xc0>
 80011e2:	465a      	mov	r2, fp
 80011e4:	9b00      	ldr	r3, [sp, #0]
 80011e6:	431a      	orrs	r2, r3
 80011e8:	d100      	bne.n	80011ec <__aeabi_ddiv+0x2c4>
 80011ea:	e07e      	b.n	80012ea <__aeabi_ddiv+0x3c2>
 80011ec:	465b      	mov	r3, fp
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d100      	bne.n	80011f4 <__aeabi_ddiv+0x2cc>
 80011f2:	e100      	b.n	80013f6 <__aeabi_ddiv+0x4ce>
 80011f4:	4658      	mov	r0, fp
 80011f6:	f000 fce3 	bl	8001bc0 <__clzsi2>
 80011fa:	0002      	movs	r2, r0
 80011fc:	0003      	movs	r3, r0
 80011fe:	3a0b      	subs	r2, #11
 8001200:	271d      	movs	r7, #29
 8001202:	9e00      	ldr	r6, [sp, #0]
 8001204:	1aba      	subs	r2, r7, r2
 8001206:	0019      	movs	r1, r3
 8001208:	4658      	mov	r0, fp
 800120a:	40d6      	lsrs	r6, r2
 800120c:	3908      	subs	r1, #8
 800120e:	4088      	lsls	r0, r1
 8001210:	0032      	movs	r2, r6
 8001212:	4302      	orrs	r2, r0
 8001214:	4693      	mov	fp, r2
 8001216:	9a00      	ldr	r2, [sp, #0]
 8001218:	408a      	lsls	r2, r1
 800121a:	4928      	ldr	r1, [pc, #160]	@ (80012bc <__aeabi_ddiv+0x394>)
 800121c:	4453      	add	r3, sl
 800121e:	468a      	mov	sl, r1
 8001220:	449a      	add	sl, r3
 8001222:	2300      	movs	r3, #0
 8001224:	e6c8      	b.n	8000fb8 <__aeabi_ddiv+0x90>
 8001226:	465b      	mov	r3, fp
 8001228:	4303      	orrs	r3, r0
 800122a:	4699      	mov	r9, r3
 800122c:	d056      	beq.n	80012dc <__aeabi_ddiv+0x3b4>
 800122e:	465b      	mov	r3, fp
 8001230:	2b00      	cmp	r3, #0
 8001232:	d100      	bne.n	8001236 <__aeabi_ddiv+0x30e>
 8001234:	e0cd      	b.n	80013d2 <__aeabi_ddiv+0x4aa>
 8001236:	4658      	mov	r0, fp
 8001238:	f000 fcc2 	bl	8001bc0 <__clzsi2>
 800123c:	230b      	movs	r3, #11
 800123e:	425b      	negs	r3, r3
 8001240:	469c      	mov	ip, r3
 8001242:	0002      	movs	r2, r0
 8001244:	4484      	add	ip, r0
 8001246:	4666      	mov	r6, ip
 8001248:	231d      	movs	r3, #29
 800124a:	1b9b      	subs	r3, r3, r6
 800124c:	0026      	movs	r6, r4
 800124e:	0011      	movs	r1, r2
 8001250:	4658      	mov	r0, fp
 8001252:	40de      	lsrs	r6, r3
 8001254:	3908      	subs	r1, #8
 8001256:	4088      	lsls	r0, r1
 8001258:	0033      	movs	r3, r6
 800125a:	4303      	orrs	r3, r0
 800125c:	4699      	mov	r9, r3
 800125e:	0023      	movs	r3, r4
 8001260:	408b      	lsls	r3, r1
 8001262:	4698      	mov	r8, r3
 8001264:	4b16      	ldr	r3, [pc, #88]	@ (80012c0 <__aeabi_ddiv+0x398>)
 8001266:	2400      	movs	r4, #0
 8001268:	1a9b      	subs	r3, r3, r2
 800126a:	469a      	mov	sl, r3
 800126c:	2300      	movs	r3, #0
 800126e:	9303      	str	r3, [sp, #12]
 8001270:	e682      	b.n	8000f78 <__aeabi_ddiv+0x50>
 8001272:	465a      	mov	r2, fp
 8001274:	4302      	orrs	r2, r0
 8001276:	4691      	mov	r9, r2
 8001278:	d12a      	bne.n	80012d0 <__aeabi_ddiv+0x3a8>
 800127a:	2200      	movs	r2, #0
 800127c:	469a      	mov	sl, r3
 800127e:	2302      	movs	r3, #2
 8001280:	4690      	mov	r8, r2
 8001282:	2408      	movs	r4, #8
 8001284:	9303      	str	r3, [sp, #12]
 8001286:	e677      	b.n	8000f78 <__aeabi_ddiv+0x50>
 8001288:	465a      	mov	r2, fp
 800128a:	9b00      	ldr	r3, [sp, #0]
 800128c:	431a      	orrs	r2, r3
 800128e:	4b0d      	ldr	r3, [pc, #52]	@ (80012c4 <__aeabi_ddiv+0x39c>)
 8001290:	469c      	mov	ip, r3
 8001292:	44e2      	add	sl, ip
 8001294:	2a00      	cmp	r2, #0
 8001296:	d117      	bne.n	80012c8 <__aeabi_ddiv+0x3a0>
 8001298:	2302      	movs	r3, #2
 800129a:	431c      	orrs	r4, r3
 800129c:	2300      	movs	r3, #0
 800129e:	469b      	mov	fp, r3
 80012a0:	3302      	adds	r3, #2
 80012a2:	e689      	b.n	8000fb8 <__aeabi_ddiv+0x90>
 80012a4:	000007ff 	.word	0x000007ff
 80012a8:	fffffc01 	.word	0xfffffc01
 80012ac:	08006628 	.word	0x08006628
 80012b0:	000003ff 	.word	0x000003ff
 80012b4:	feffffff 	.word	0xfeffffff
 80012b8:	000007fe 	.word	0x000007fe
 80012bc:	000003f3 	.word	0x000003f3
 80012c0:	fffffc0d 	.word	0xfffffc0d
 80012c4:	fffff801 	.word	0xfffff801
 80012c8:	2303      	movs	r3, #3
 80012ca:	0032      	movs	r2, r6
 80012cc:	431c      	orrs	r4, r3
 80012ce:	e673      	b.n	8000fb8 <__aeabi_ddiv+0x90>
 80012d0:	469a      	mov	sl, r3
 80012d2:	2303      	movs	r3, #3
 80012d4:	46d9      	mov	r9, fp
 80012d6:	240c      	movs	r4, #12
 80012d8:	9303      	str	r3, [sp, #12]
 80012da:	e64d      	b.n	8000f78 <__aeabi_ddiv+0x50>
 80012dc:	2300      	movs	r3, #0
 80012de:	4698      	mov	r8, r3
 80012e0:	469a      	mov	sl, r3
 80012e2:	3301      	adds	r3, #1
 80012e4:	2404      	movs	r4, #4
 80012e6:	9303      	str	r3, [sp, #12]
 80012e8:	e646      	b.n	8000f78 <__aeabi_ddiv+0x50>
 80012ea:	2301      	movs	r3, #1
 80012ec:	431c      	orrs	r4, r3
 80012ee:	2300      	movs	r3, #0
 80012f0:	469b      	mov	fp, r3
 80012f2:	3301      	adds	r3, #1
 80012f4:	e660      	b.n	8000fb8 <__aeabi_ddiv+0x90>
 80012f6:	2300      	movs	r3, #0
 80012f8:	2480      	movs	r4, #128	@ 0x80
 80012fa:	4698      	mov	r8, r3
 80012fc:	2600      	movs	r6, #0
 80012fe:	4b92      	ldr	r3, [pc, #584]	@ (8001548 <__aeabi_ddiv+0x620>)
 8001300:	0324      	lsls	r4, r4, #12
 8001302:	e671      	b.n	8000fe8 <__aeabi_ddiv+0xc0>
 8001304:	2201      	movs	r2, #1
 8001306:	4252      	negs	r2, r2
 8001308:	2101      	movs	r1, #1
 800130a:	1ac9      	subs	r1, r1, r3
 800130c:	2938      	cmp	r1, #56	@ 0x38
 800130e:	dd00      	ble.n	8001312 <__aeabi_ddiv+0x3ea>
 8001310:	e666      	b.n	8000fe0 <__aeabi_ddiv+0xb8>
 8001312:	291f      	cmp	r1, #31
 8001314:	dc00      	bgt.n	8001318 <__aeabi_ddiv+0x3f0>
 8001316:	e0ab      	b.n	8001470 <__aeabi_ddiv+0x548>
 8001318:	201f      	movs	r0, #31
 800131a:	4240      	negs	r0, r0
 800131c:	1ac3      	subs	r3, r0, r3
 800131e:	4658      	mov	r0, fp
 8001320:	40d8      	lsrs	r0, r3
 8001322:	0003      	movs	r3, r0
 8001324:	2920      	cmp	r1, #32
 8001326:	d004      	beq.n	8001332 <__aeabi_ddiv+0x40a>
 8001328:	4658      	mov	r0, fp
 800132a:	4988      	ldr	r1, [pc, #544]	@ (800154c <__aeabi_ddiv+0x624>)
 800132c:	4451      	add	r1, sl
 800132e:	4088      	lsls	r0, r1
 8001330:	4302      	orrs	r2, r0
 8001332:	1e51      	subs	r1, r2, #1
 8001334:	418a      	sbcs	r2, r1
 8001336:	431a      	orrs	r2, r3
 8001338:	2307      	movs	r3, #7
 800133a:	0019      	movs	r1, r3
 800133c:	2400      	movs	r4, #0
 800133e:	4011      	ands	r1, r2
 8001340:	4213      	tst	r3, r2
 8001342:	d00c      	beq.n	800135e <__aeabi_ddiv+0x436>
 8001344:	230f      	movs	r3, #15
 8001346:	4013      	ands	r3, r2
 8001348:	2b04      	cmp	r3, #4
 800134a:	d100      	bne.n	800134e <__aeabi_ddiv+0x426>
 800134c:	e0f9      	b.n	8001542 <__aeabi_ddiv+0x61a>
 800134e:	1d11      	adds	r1, r2, #4
 8001350:	4291      	cmp	r1, r2
 8001352:	419b      	sbcs	r3, r3
 8001354:	000a      	movs	r2, r1
 8001356:	425b      	negs	r3, r3
 8001358:	0759      	lsls	r1, r3, #29
 800135a:	025b      	lsls	r3, r3, #9
 800135c:	0b1c      	lsrs	r4, r3, #12
 800135e:	08d2      	lsrs	r2, r2, #3
 8001360:	430a      	orrs	r2, r1
 8001362:	4690      	mov	r8, r2
 8001364:	2300      	movs	r3, #0
 8001366:	e63f      	b.n	8000fe8 <__aeabi_ddiv+0xc0>
 8001368:	2480      	movs	r4, #128	@ 0x80
 800136a:	464b      	mov	r3, r9
 800136c:	0324      	lsls	r4, r4, #12
 800136e:	4223      	tst	r3, r4
 8001370:	d009      	beq.n	8001386 <__aeabi_ddiv+0x45e>
 8001372:	465b      	mov	r3, fp
 8001374:	4223      	tst	r3, r4
 8001376:	d106      	bne.n	8001386 <__aeabi_ddiv+0x45e>
 8001378:	431c      	orrs	r4, r3
 800137a:	0324      	lsls	r4, r4, #12
 800137c:	002e      	movs	r6, r5
 800137e:	4690      	mov	r8, r2
 8001380:	4b71      	ldr	r3, [pc, #452]	@ (8001548 <__aeabi_ddiv+0x620>)
 8001382:	0b24      	lsrs	r4, r4, #12
 8001384:	e630      	b.n	8000fe8 <__aeabi_ddiv+0xc0>
 8001386:	2480      	movs	r4, #128	@ 0x80
 8001388:	464b      	mov	r3, r9
 800138a:	0324      	lsls	r4, r4, #12
 800138c:	431c      	orrs	r4, r3
 800138e:	0324      	lsls	r4, r4, #12
 8001390:	9e02      	ldr	r6, [sp, #8]
 8001392:	4b6d      	ldr	r3, [pc, #436]	@ (8001548 <__aeabi_ddiv+0x620>)
 8001394:	0b24      	lsrs	r4, r4, #12
 8001396:	e627      	b.n	8000fe8 <__aeabi_ddiv+0xc0>
 8001398:	2b00      	cmp	r3, #0
 800139a:	d100      	bne.n	800139e <__aeabi_ddiv+0x476>
 800139c:	e700      	b.n	80011a0 <__aeabi_ddiv+0x278>
 800139e:	9800      	ldr	r0, [sp, #0]
 80013a0:	1e51      	subs	r1, r2, #1
 80013a2:	4684      	mov	ip, r0
 80013a4:	4464      	add	r4, ip
 80013a6:	4284      	cmp	r4, r0
 80013a8:	d200      	bcs.n	80013ac <__aeabi_ddiv+0x484>
 80013aa:	e084      	b.n	80014b6 <__aeabi_ddiv+0x58e>
 80013ac:	42bc      	cmp	r4, r7
 80013ae:	d200      	bcs.n	80013b2 <__aeabi_ddiv+0x48a>
 80013b0:	e0ae      	b.n	8001510 <__aeabi_ddiv+0x5e8>
 80013b2:	d100      	bne.n	80013b6 <__aeabi_ddiv+0x48e>
 80013b4:	e0c1      	b.n	800153a <__aeabi_ddiv+0x612>
 80013b6:	000a      	movs	r2, r1
 80013b8:	e6f0      	b.n	800119c <__aeabi_ddiv+0x274>
 80013ba:	4542      	cmp	r2, r8
 80013bc:	d900      	bls.n	80013c0 <__aeabi_ddiv+0x498>
 80013be:	e62c      	b.n	800101a <__aeabi_ddiv+0xf2>
 80013c0:	464b      	mov	r3, r9
 80013c2:	07dc      	lsls	r4, r3, #31
 80013c4:	0858      	lsrs	r0, r3, #1
 80013c6:	4643      	mov	r3, r8
 80013c8:	085b      	lsrs	r3, r3, #1
 80013ca:	431c      	orrs	r4, r3
 80013cc:	4643      	mov	r3, r8
 80013ce:	07df      	lsls	r7, r3, #31
 80013d0:	e62a      	b.n	8001028 <__aeabi_ddiv+0x100>
 80013d2:	f000 fbf5 	bl	8001bc0 <__clzsi2>
 80013d6:	2315      	movs	r3, #21
 80013d8:	469c      	mov	ip, r3
 80013da:	4484      	add	ip, r0
 80013dc:	0002      	movs	r2, r0
 80013de:	4663      	mov	r3, ip
 80013e0:	3220      	adds	r2, #32
 80013e2:	2b1c      	cmp	r3, #28
 80013e4:	dc00      	bgt.n	80013e8 <__aeabi_ddiv+0x4c0>
 80013e6:	e72e      	b.n	8001246 <__aeabi_ddiv+0x31e>
 80013e8:	0023      	movs	r3, r4
 80013ea:	3808      	subs	r0, #8
 80013ec:	4083      	lsls	r3, r0
 80013ee:	4699      	mov	r9, r3
 80013f0:	2300      	movs	r3, #0
 80013f2:	4698      	mov	r8, r3
 80013f4:	e736      	b.n	8001264 <__aeabi_ddiv+0x33c>
 80013f6:	f000 fbe3 	bl	8001bc0 <__clzsi2>
 80013fa:	0002      	movs	r2, r0
 80013fc:	0003      	movs	r3, r0
 80013fe:	3215      	adds	r2, #21
 8001400:	3320      	adds	r3, #32
 8001402:	2a1c      	cmp	r2, #28
 8001404:	dc00      	bgt.n	8001408 <__aeabi_ddiv+0x4e0>
 8001406:	e6fb      	b.n	8001200 <__aeabi_ddiv+0x2d8>
 8001408:	9900      	ldr	r1, [sp, #0]
 800140a:	3808      	subs	r0, #8
 800140c:	4081      	lsls	r1, r0
 800140e:	2200      	movs	r2, #0
 8001410:	468b      	mov	fp, r1
 8001412:	e702      	b.n	800121a <__aeabi_ddiv+0x2f2>
 8001414:	9900      	ldr	r1, [sp, #0]
 8001416:	3b01      	subs	r3, #1
 8001418:	468c      	mov	ip, r1
 800141a:	4464      	add	r4, ip
 800141c:	42a1      	cmp	r1, r4
 800141e:	d900      	bls.n	8001422 <__aeabi_ddiv+0x4fa>
 8001420:	e69a      	b.n	8001158 <__aeabi_ddiv+0x230>
 8001422:	42a2      	cmp	r2, r4
 8001424:	d800      	bhi.n	8001428 <__aeabi_ddiv+0x500>
 8001426:	e697      	b.n	8001158 <__aeabi_ddiv+0x230>
 8001428:	1e83      	subs	r3, r0, #2
 800142a:	4464      	add	r4, ip
 800142c:	e694      	b.n	8001158 <__aeabi_ddiv+0x230>
 800142e:	46ac      	mov	ip, r5
 8001430:	4461      	add	r1, ip
 8001432:	3f01      	subs	r7, #1
 8001434:	428d      	cmp	r5, r1
 8001436:	d900      	bls.n	800143a <__aeabi_ddiv+0x512>
 8001438:	e680      	b.n	800113c <__aeabi_ddiv+0x214>
 800143a:	428a      	cmp	r2, r1
 800143c:	d800      	bhi.n	8001440 <__aeabi_ddiv+0x518>
 800143e:	e67d      	b.n	800113c <__aeabi_ddiv+0x214>
 8001440:	1e87      	subs	r7, r0, #2
 8001442:	4461      	add	r1, ip
 8001444:	e67a      	b.n	800113c <__aeabi_ddiv+0x214>
 8001446:	4285      	cmp	r5, r0
 8001448:	d000      	beq.n	800144c <__aeabi_ddiv+0x524>
 800144a:	e65f      	b.n	800110c <__aeabi_ddiv+0x1e4>
 800144c:	45b9      	cmp	r9, r7
 800144e:	d900      	bls.n	8001452 <__aeabi_ddiv+0x52a>
 8001450:	e65c      	b.n	800110c <__aeabi_ddiv+0x1e4>
 8001452:	e656      	b.n	8001102 <__aeabi_ddiv+0x1da>
 8001454:	42a2      	cmp	r2, r4
 8001456:	d800      	bhi.n	800145a <__aeabi_ddiv+0x532>
 8001458:	e61a      	b.n	8001090 <__aeabi_ddiv+0x168>
 800145a:	1e83      	subs	r3, r0, #2
 800145c:	4464      	add	r4, ip
 800145e:	e617      	b.n	8001090 <__aeabi_ddiv+0x168>
 8001460:	428a      	cmp	r2, r1
 8001462:	d800      	bhi.n	8001466 <__aeabi_ddiv+0x53e>
 8001464:	e600      	b.n	8001068 <__aeabi_ddiv+0x140>
 8001466:	46ac      	mov	ip, r5
 8001468:	1e83      	subs	r3, r0, #2
 800146a:	4698      	mov	r8, r3
 800146c:	4461      	add	r1, ip
 800146e:	e5fb      	b.n	8001068 <__aeabi_ddiv+0x140>
 8001470:	4837      	ldr	r0, [pc, #220]	@ (8001550 <__aeabi_ddiv+0x628>)
 8001472:	0014      	movs	r4, r2
 8001474:	4450      	add	r0, sl
 8001476:	4082      	lsls	r2, r0
 8001478:	465b      	mov	r3, fp
 800147a:	0017      	movs	r7, r2
 800147c:	4083      	lsls	r3, r0
 800147e:	40cc      	lsrs	r4, r1
 8001480:	1e7a      	subs	r2, r7, #1
 8001482:	4197      	sbcs	r7, r2
 8001484:	4323      	orrs	r3, r4
 8001486:	433b      	orrs	r3, r7
 8001488:	001a      	movs	r2, r3
 800148a:	465b      	mov	r3, fp
 800148c:	40cb      	lsrs	r3, r1
 800148e:	0751      	lsls	r1, r2, #29
 8001490:	d009      	beq.n	80014a6 <__aeabi_ddiv+0x57e>
 8001492:	210f      	movs	r1, #15
 8001494:	4011      	ands	r1, r2
 8001496:	2904      	cmp	r1, #4
 8001498:	d005      	beq.n	80014a6 <__aeabi_ddiv+0x57e>
 800149a:	1d11      	adds	r1, r2, #4
 800149c:	4291      	cmp	r1, r2
 800149e:	4192      	sbcs	r2, r2
 80014a0:	4252      	negs	r2, r2
 80014a2:	189b      	adds	r3, r3, r2
 80014a4:	000a      	movs	r2, r1
 80014a6:	0219      	lsls	r1, r3, #8
 80014a8:	d400      	bmi.n	80014ac <__aeabi_ddiv+0x584>
 80014aa:	e755      	b.n	8001358 <__aeabi_ddiv+0x430>
 80014ac:	2200      	movs	r2, #0
 80014ae:	2301      	movs	r3, #1
 80014b0:	2400      	movs	r4, #0
 80014b2:	4690      	mov	r8, r2
 80014b4:	e598      	b.n	8000fe8 <__aeabi_ddiv+0xc0>
 80014b6:	000a      	movs	r2, r1
 80014b8:	42bc      	cmp	r4, r7
 80014ba:	d000      	beq.n	80014be <__aeabi_ddiv+0x596>
 80014bc:	e66e      	b.n	800119c <__aeabi_ddiv+0x274>
 80014be:	454b      	cmp	r3, r9
 80014c0:	d000      	beq.n	80014c4 <__aeabi_ddiv+0x59c>
 80014c2:	e66b      	b.n	800119c <__aeabi_ddiv+0x274>
 80014c4:	e66c      	b.n	80011a0 <__aeabi_ddiv+0x278>
 80014c6:	4b23      	ldr	r3, [pc, #140]	@ (8001554 <__aeabi_ddiv+0x62c>)
 80014c8:	4a23      	ldr	r2, [pc, #140]	@ (8001558 <__aeabi_ddiv+0x630>)
 80014ca:	4453      	add	r3, sl
 80014cc:	4592      	cmp	sl, r2
 80014ce:	da00      	bge.n	80014d2 <__aeabi_ddiv+0x5aa>
 80014d0:	e718      	b.n	8001304 <__aeabi_ddiv+0x3dc>
 80014d2:	2101      	movs	r1, #1
 80014d4:	4249      	negs	r1, r1
 80014d6:	1d0a      	adds	r2, r1, #4
 80014d8:	428a      	cmp	r2, r1
 80014da:	4189      	sbcs	r1, r1
 80014dc:	4249      	negs	r1, r1
 80014de:	448b      	add	fp, r1
 80014e0:	e666      	b.n	80011b0 <__aeabi_ddiv+0x288>
 80014e2:	210f      	movs	r1, #15
 80014e4:	4011      	ands	r1, r2
 80014e6:	2904      	cmp	r1, #4
 80014e8:	d100      	bne.n	80014ec <__aeabi_ddiv+0x5c4>
 80014ea:	e661      	b.n	80011b0 <__aeabi_ddiv+0x288>
 80014ec:	0011      	movs	r1, r2
 80014ee:	e7f2      	b.n	80014d6 <__aeabi_ddiv+0x5ae>
 80014f0:	42bc      	cmp	r4, r7
 80014f2:	d800      	bhi.n	80014f6 <__aeabi_ddiv+0x5ce>
 80014f4:	e60a      	b.n	800110c <__aeabi_ddiv+0x1e4>
 80014f6:	2302      	movs	r3, #2
 80014f8:	425b      	negs	r3, r3
 80014fa:	469c      	mov	ip, r3
 80014fc:	9900      	ldr	r1, [sp, #0]
 80014fe:	444f      	add	r7, r9
 8001500:	454f      	cmp	r7, r9
 8001502:	419b      	sbcs	r3, r3
 8001504:	44e3      	add	fp, ip
 8001506:	468c      	mov	ip, r1
 8001508:	425b      	negs	r3, r3
 800150a:	4463      	add	r3, ip
 800150c:	18c0      	adds	r0, r0, r3
 800150e:	e5ff      	b.n	8001110 <__aeabi_ddiv+0x1e8>
 8001510:	4649      	mov	r1, r9
 8001512:	9d00      	ldr	r5, [sp, #0]
 8001514:	0048      	lsls	r0, r1, #1
 8001516:	4548      	cmp	r0, r9
 8001518:	4189      	sbcs	r1, r1
 800151a:	46ac      	mov	ip, r5
 800151c:	4249      	negs	r1, r1
 800151e:	4461      	add	r1, ip
 8001520:	4681      	mov	r9, r0
 8001522:	3a02      	subs	r2, #2
 8001524:	1864      	adds	r4, r4, r1
 8001526:	e7c7      	b.n	80014b8 <__aeabi_ddiv+0x590>
 8001528:	2480      	movs	r4, #128	@ 0x80
 800152a:	465b      	mov	r3, fp
 800152c:	0324      	lsls	r4, r4, #12
 800152e:	431c      	orrs	r4, r3
 8001530:	0324      	lsls	r4, r4, #12
 8001532:	4690      	mov	r8, r2
 8001534:	4b04      	ldr	r3, [pc, #16]	@ (8001548 <__aeabi_ddiv+0x620>)
 8001536:	0b24      	lsrs	r4, r4, #12
 8001538:	e556      	b.n	8000fe8 <__aeabi_ddiv+0xc0>
 800153a:	4599      	cmp	r9, r3
 800153c:	d3e8      	bcc.n	8001510 <__aeabi_ddiv+0x5e8>
 800153e:	000a      	movs	r2, r1
 8001540:	e7bd      	b.n	80014be <__aeabi_ddiv+0x596>
 8001542:	2300      	movs	r3, #0
 8001544:	e708      	b.n	8001358 <__aeabi_ddiv+0x430>
 8001546:	46c0      	nop			@ (mov r8, r8)
 8001548:	000007ff 	.word	0x000007ff
 800154c:	0000043e 	.word	0x0000043e
 8001550:	0000041e 	.word	0x0000041e
 8001554:	000003ff 	.word	0x000003ff
 8001558:	fffffc02 	.word	0xfffffc02

0800155c <__aeabi_dmul>:
 800155c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800155e:	4657      	mov	r7, sl
 8001560:	46de      	mov	lr, fp
 8001562:	464e      	mov	r6, r9
 8001564:	4645      	mov	r5, r8
 8001566:	b5e0      	push	{r5, r6, r7, lr}
 8001568:	001f      	movs	r7, r3
 800156a:	030b      	lsls	r3, r1, #12
 800156c:	0b1b      	lsrs	r3, r3, #12
 800156e:	0016      	movs	r6, r2
 8001570:	469a      	mov	sl, r3
 8001572:	0fca      	lsrs	r2, r1, #31
 8001574:	004b      	lsls	r3, r1, #1
 8001576:	0004      	movs	r4, r0
 8001578:	4693      	mov	fp, r2
 800157a:	b087      	sub	sp, #28
 800157c:	0d5b      	lsrs	r3, r3, #21
 800157e:	d100      	bne.n	8001582 <__aeabi_dmul+0x26>
 8001580:	e0d5      	b.n	800172e <__aeabi_dmul+0x1d2>
 8001582:	4abb      	ldr	r2, [pc, #748]	@ (8001870 <__aeabi_dmul+0x314>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d100      	bne.n	800158a <__aeabi_dmul+0x2e>
 8001588:	e0f8      	b.n	800177c <__aeabi_dmul+0x220>
 800158a:	4651      	mov	r1, sl
 800158c:	0f42      	lsrs	r2, r0, #29
 800158e:	00c9      	lsls	r1, r1, #3
 8001590:	430a      	orrs	r2, r1
 8001592:	2180      	movs	r1, #128	@ 0x80
 8001594:	0409      	lsls	r1, r1, #16
 8001596:	4311      	orrs	r1, r2
 8001598:	00c2      	lsls	r2, r0, #3
 800159a:	4691      	mov	r9, r2
 800159c:	4ab5      	ldr	r2, [pc, #724]	@ (8001874 <__aeabi_dmul+0x318>)
 800159e:	468a      	mov	sl, r1
 80015a0:	189d      	adds	r5, r3, r2
 80015a2:	2300      	movs	r3, #0
 80015a4:	4698      	mov	r8, r3
 80015a6:	9302      	str	r3, [sp, #8]
 80015a8:	033c      	lsls	r4, r7, #12
 80015aa:	007b      	lsls	r3, r7, #1
 80015ac:	0ffa      	lsrs	r2, r7, #31
 80015ae:	0030      	movs	r0, r6
 80015b0:	0b24      	lsrs	r4, r4, #12
 80015b2:	0d5b      	lsrs	r3, r3, #21
 80015b4:	9200      	str	r2, [sp, #0]
 80015b6:	d100      	bne.n	80015ba <__aeabi_dmul+0x5e>
 80015b8:	e096      	b.n	80016e8 <__aeabi_dmul+0x18c>
 80015ba:	4aad      	ldr	r2, [pc, #692]	@ (8001870 <__aeabi_dmul+0x314>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d031      	beq.n	8001624 <__aeabi_dmul+0xc8>
 80015c0:	0f72      	lsrs	r2, r6, #29
 80015c2:	00e4      	lsls	r4, r4, #3
 80015c4:	4322      	orrs	r2, r4
 80015c6:	2480      	movs	r4, #128	@ 0x80
 80015c8:	0424      	lsls	r4, r4, #16
 80015ca:	4314      	orrs	r4, r2
 80015cc:	4aa9      	ldr	r2, [pc, #676]	@ (8001874 <__aeabi_dmul+0x318>)
 80015ce:	00f0      	lsls	r0, r6, #3
 80015d0:	4694      	mov	ip, r2
 80015d2:	4463      	add	r3, ip
 80015d4:	195b      	adds	r3, r3, r5
 80015d6:	1c5a      	adds	r2, r3, #1
 80015d8:	9201      	str	r2, [sp, #4]
 80015da:	4642      	mov	r2, r8
 80015dc:	2600      	movs	r6, #0
 80015de:	2a0a      	cmp	r2, #10
 80015e0:	dc42      	bgt.n	8001668 <__aeabi_dmul+0x10c>
 80015e2:	465a      	mov	r2, fp
 80015e4:	9900      	ldr	r1, [sp, #0]
 80015e6:	404a      	eors	r2, r1
 80015e8:	4693      	mov	fp, r2
 80015ea:	4642      	mov	r2, r8
 80015ec:	2a02      	cmp	r2, #2
 80015ee:	dc32      	bgt.n	8001656 <__aeabi_dmul+0xfa>
 80015f0:	3a01      	subs	r2, #1
 80015f2:	2a01      	cmp	r2, #1
 80015f4:	d900      	bls.n	80015f8 <__aeabi_dmul+0x9c>
 80015f6:	e149      	b.n	800188c <__aeabi_dmul+0x330>
 80015f8:	2e02      	cmp	r6, #2
 80015fa:	d100      	bne.n	80015fe <__aeabi_dmul+0xa2>
 80015fc:	e0ca      	b.n	8001794 <__aeabi_dmul+0x238>
 80015fe:	2e01      	cmp	r6, #1
 8001600:	d13d      	bne.n	800167e <__aeabi_dmul+0x122>
 8001602:	2300      	movs	r3, #0
 8001604:	2400      	movs	r4, #0
 8001606:	2200      	movs	r2, #0
 8001608:	0010      	movs	r0, r2
 800160a:	465a      	mov	r2, fp
 800160c:	051b      	lsls	r3, r3, #20
 800160e:	4323      	orrs	r3, r4
 8001610:	07d2      	lsls	r2, r2, #31
 8001612:	4313      	orrs	r3, r2
 8001614:	0019      	movs	r1, r3
 8001616:	b007      	add	sp, #28
 8001618:	bcf0      	pop	{r4, r5, r6, r7}
 800161a:	46bb      	mov	fp, r7
 800161c:	46b2      	mov	sl, r6
 800161e:	46a9      	mov	r9, r5
 8001620:	46a0      	mov	r8, r4
 8001622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001624:	4b92      	ldr	r3, [pc, #584]	@ (8001870 <__aeabi_dmul+0x314>)
 8001626:	4326      	orrs	r6, r4
 8001628:	18eb      	adds	r3, r5, r3
 800162a:	2e00      	cmp	r6, #0
 800162c:	d100      	bne.n	8001630 <__aeabi_dmul+0xd4>
 800162e:	e0bb      	b.n	80017a8 <__aeabi_dmul+0x24c>
 8001630:	2203      	movs	r2, #3
 8001632:	4641      	mov	r1, r8
 8001634:	4311      	orrs	r1, r2
 8001636:	465a      	mov	r2, fp
 8001638:	4688      	mov	r8, r1
 800163a:	9900      	ldr	r1, [sp, #0]
 800163c:	404a      	eors	r2, r1
 800163e:	2180      	movs	r1, #128	@ 0x80
 8001640:	0109      	lsls	r1, r1, #4
 8001642:	468c      	mov	ip, r1
 8001644:	0029      	movs	r1, r5
 8001646:	4461      	add	r1, ip
 8001648:	9101      	str	r1, [sp, #4]
 800164a:	4641      	mov	r1, r8
 800164c:	290a      	cmp	r1, #10
 800164e:	dd00      	ble.n	8001652 <__aeabi_dmul+0xf6>
 8001650:	e233      	b.n	8001aba <__aeabi_dmul+0x55e>
 8001652:	4693      	mov	fp, r2
 8001654:	2603      	movs	r6, #3
 8001656:	4642      	mov	r2, r8
 8001658:	2701      	movs	r7, #1
 800165a:	4097      	lsls	r7, r2
 800165c:	21a6      	movs	r1, #166	@ 0xa6
 800165e:	003a      	movs	r2, r7
 8001660:	00c9      	lsls	r1, r1, #3
 8001662:	400a      	ands	r2, r1
 8001664:	420f      	tst	r7, r1
 8001666:	d031      	beq.n	80016cc <__aeabi_dmul+0x170>
 8001668:	9e02      	ldr	r6, [sp, #8]
 800166a:	2e02      	cmp	r6, #2
 800166c:	d100      	bne.n	8001670 <__aeabi_dmul+0x114>
 800166e:	e235      	b.n	8001adc <__aeabi_dmul+0x580>
 8001670:	2e03      	cmp	r6, #3
 8001672:	d100      	bne.n	8001676 <__aeabi_dmul+0x11a>
 8001674:	e1d2      	b.n	8001a1c <__aeabi_dmul+0x4c0>
 8001676:	4654      	mov	r4, sl
 8001678:	4648      	mov	r0, r9
 800167a:	2e01      	cmp	r6, #1
 800167c:	d0c1      	beq.n	8001602 <__aeabi_dmul+0xa6>
 800167e:	9a01      	ldr	r2, [sp, #4]
 8001680:	4b7d      	ldr	r3, [pc, #500]	@ (8001878 <__aeabi_dmul+0x31c>)
 8001682:	4694      	mov	ip, r2
 8001684:	4463      	add	r3, ip
 8001686:	2b00      	cmp	r3, #0
 8001688:	dc00      	bgt.n	800168c <__aeabi_dmul+0x130>
 800168a:	e0c0      	b.n	800180e <__aeabi_dmul+0x2b2>
 800168c:	0742      	lsls	r2, r0, #29
 800168e:	d009      	beq.n	80016a4 <__aeabi_dmul+0x148>
 8001690:	220f      	movs	r2, #15
 8001692:	4002      	ands	r2, r0
 8001694:	2a04      	cmp	r2, #4
 8001696:	d005      	beq.n	80016a4 <__aeabi_dmul+0x148>
 8001698:	1d02      	adds	r2, r0, #4
 800169a:	4282      	cmp	r2, r0
 800169c:	4180      	sbcs	r0, r0
 800169e:	4240      	negs	r0, r0
 80016a0:	1824      	adds	r4, r4, r0
 80016a2:	0010      	movs	r0, r2
 80016a4:	01e2      	lsls	r2, r4, #7
 80016a6:	d506      	bpl.n	80016b6 <__aeabi_dmul+0x15a>
 80016a8:	4b74      	ldr	r3, [pc, #464]	@ (800187c <__aeabi_dmul+0x320>)
 80016aa:	9a01      	ldr	r2, [sp, #4]
 80016ac:	401c      	ands	r4, r3
 80016ae:	2380      	movs	r3, #128	@ 0x80
 80016b0:	4694      	mov	ip, r2
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	4463      	add	r3, ip
 80016b6:	4a72      	ldr	r2, [pc, #456]	@ (8001880 <__aeabi_dmul+0x324>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	dc6b      	bgt.n	8001794 <__aeabi_dmul+0x238>
 80016bc:	0762      	lsls	r2, r4, #29
 80016be:	08c0      	lsrs	r0, r0, #3
 80016c0:	0264      	lsls	r4, r4, #9
 80016c2:	055b      	lsls	r3, r3, #21
 80016c4:	4302      	orrs	r2, r0
 80016c6:	0b24      	lsrs	r4, r4, #12
 80016c8:	0d5b      	lsrs	r3, r3, #21
 80016ca:	e79d      	b.n	8001608 <__aeabi_dmul+0xac>
 80016cc:	2190      	movs	r1, #144	@ 0x90
 80016ce:	0089      	lsls	r1, r1, #2
 80016d0:	420f      	tst	r7, r1
 80016d2:	d163      	bne.n	800179c <__aeabi_dmul+0x240>
 80016d4:	2288      	movs	r2, #136	@ 0x88
 80016d6:	423a      	tst	r2, r7
 80016d8:	d100      	bne.n	80016dc <__aeabi_dmul+0x180>
 80016da:	e0d7      	b.n	800188c <__aeabi_dmul+0x330>
 80016dc:	9b00      	ldr	r3, [sp, #0]
 80016de:	46a2      	mov	sl, r4
 80016e0:	469b      	mov	fp, r3
 80016e2:	4681      	mov	r9, r0
 80016e4:	9602      	str	r6, [sp, #8]
 80016e6:	e7bf      	b.n	8001668 <__aeabi_dmul+0x10c>
 80016e8:	0023      	movs	r3, r4
 80016ea:	4333      	orrs	r3, r6
 80016ec:	d100      	bne.n	80016f0 <__aeabi_dmul+0x194>
 80016ee:	e07f      	b.n	80017f0 <__aeabi_dmul+0x294>
 80016f0:	2c00      	cmp	r4, #0
 80016f2:	d100      	bne.n	80016f6 <__aeabi_dmul+0x19a>
 80016f4:	e1ad      	b.n	8001a52 <__aeabi_dmul+0x4f6>
 80016f6:	0020      	movs	r0, r4
 80016f8:	f000 fa62 	bl	8001bc0 <__clzsi2>
 80016fc:	0002      	movs	r2, r0
 80016fe:	0003      	movs	r3, r0
 8001700:	3a0b      	subs	r2, #11
 8001702:	201d      	movs	r0, #29
 8001704:	0019      	movs	r1, r3
 8001706:	1a82      	subs	r2, r0, r2
 8001708:	0030      	movs	r0, r6
 800170a:	3908      	subs	r1, #8
 800170c:	40d0      	lsrs	r0, r2
 800170e:	408c      	lsls	r4, r1
 8001710:	4304      	orrs	r4, r0
 8001712:	0030      	movs	r0, r6
 8001714:	4088      	lsls	r0, r1
 8001716:	4a5b      	ldr	r2, [pc, #364]	@ (8001884 <__aeabi_dmul+0x328>)
 8001718:	1aeb      	subs	r3, r5, r3
 800171a:	4694      	mov	ip, r2
 800171c:	4463      	add	r3, ip
 800171e:	1c5a      	adds	r2, r3, #1
 8001720:	9201      	str	r2, [sp, #4]
 8001722:	4642      	mov	r2, r8
 8001724:	2600      	movs	r6, #0
 8001726:	2a0a      	cmp	r2, #10
 8001728:	dc00      	bgt.n	800172c <__aeabi_dmul+0x1d0>
 800172a:	e75a      	b.n	80015e2 <__aeabi_dmul+0x86>
 800172c:	e79c      	b.n	8001668 <__aeabi_dmul+0x10c>
 800172e:	4653      	mov	r3, sl
 8001730:	4303      	orrs	r3, r0
 8001732:	4699      	mov	r9, r3
 8001734:	d054      	beq.n	80017e0 <__aeabi_dmul+0x284>
 8001736:	4653      	mov	r3, sl
 8001738:	2b00      	cmp	r3, #0
 800173a:	d100      	bne.n	800173e <__aeabi_dmul+0x1e2>
 800173c:	e177      	b.n	8001a2e <__aeabi_dmul+0x4d2>
 800173e:	4650      	mov	r0, sl
 8001740:	f000 fa3e 	bl	8001bc0 <__clzsi2>
 8001744:	230b      	movs	r3, #11
 8001746:	425b      	negs	r3, r3
 8001748:	469c      	mov	ip, r3
 800174a:	0002      	movs	r2, r0
 800174c:	4484      	add	ip, r0
 800174e:	0011      	movs	r1, r2
 8001750:	4650      	mov	r0, sl
 8001752:	3908      	subs	r1, #8
 8001754:	4088      	lsls	r0, r1
 8001756:	231d      	movs	r3, #29
 8001758:	4680      	mov	r8, r0
 800175a:	4660      	mov	r0, ip
 800175c:	1a1b      	subs	r3, r3, r0
 800175e:	0020      	movs	r0, r4
 8001760:	40d8      	lsrs	r0, r3
 8001762:	0003      	movs	r3, r0
 8001764:	4640      	mov	r0, r8
 8001766:	4303      	orrs	r3, r0
 8001768:	469a      	mov	sl, r3
 800176a:	0023      	movs	r3, r4
 800176c:	408b      	lsls	r3, r1
 800176e:	4699      	mov	r9, r3
 8001770:	2300      	movs	r3, #0
 8001772:	4d44      	ldr	r5, [pc, #272]	@ (8001884 <__aeabi_dmul+0x328>)
 8001774:	4698      	mov	r8, r3
 8001776:	1aad      	subs	r5, r5, r2
 8001778:	9302      	str	r3, [sp, #8]
 800177a:	e715      	b.n	80015a8 <__aeabi_dmul+0x4c>
 800177c:	4652      	mov	r2, sl
 800177e:	4302      	orrs	r2, r0
 8001780:	4691      	mov	r9, r2
 8001782:	d126      	bne.n	80017d2 <__aeabi_dmul+0x276>
 8001784:	2200      	movs	r2, #0
 8001786:	001d      	movs	r5, r3
 8001788:	2302      	movs	r3, #2
 800178a:	4692      	mov	sl, r2
 800178c:	3208      	adds	r2, #8
 800178e:	4690      	mov	r8, r2
 8001790:	9302      	str	r3, [sp, #8]
 8001792:	e709      	b.n	80015a8 <__aeabi_dmul+0x4c>
 8001794:	2400      	movs	r4, #0
 8001796:	2200      	movs	r2, #0
 8001798:	4b35      	ldr	r3, [pc, #212]	@ (8001870 <__aeabi_dmul+0x314>)
 800179a:	e735      	b.n	8001608 <__aeabi_dmul+0xac>
 800179c:	2300      	movs	r3, #0
 800179e:	2480      	movs	r4, #128	@ 0x80
 80017a0:	469b      	mov	fp, r3
 80017a2:	0324      	lsls	r4, r4, #12
 80017a4:	4b32      	ldr	r3, [pc, #200]	@ (8001870 <__aeabi_dmul+0x314>)
 80017a6:	e72f      	b.n	8001608 <__aeabi_dmul+0xac>
 80017a8:	2202      	movs	r2, #2
 80017aa:	4641      	mov	r1, r8
 80017ac:	4311      	orrs	r1, r2
 80017ae:	2280      	movs	r2, #128	@ 0x80
 80017b0:	0112      	lsls	r2, r2, #4
 80017b2:	4694      	mov	ip, r2
 80017b4:	002a      	movs	r2, r5
 80017b6:	4462      	add	r2, ip
 80017b8:	4688      	mov	r8, r1
 80017ba:	9201      	str	r2, [sp, #4]
 80017bc:	290a      	cmp	r1, #10
 80017be:	dd00      	ble.n	80017c2 <__aeabi_dmul+0x266>
 80017c0:	e752      	b.n	8001668 <__aeabi_dmul+0x10c>
 80017c2:	465a      	mov	r2, fp
 80017c4:	2000      	movs	r0, #0
 80017c6:	9900      	ldr	r1, [sp, #0]
 80017c8:	0004      	movs	r4, r0
 80017ca:	404a      	eors	r2, r1
 80017cc:	4693      	mov	fp, r2
 80017ce:	2602      	movs	r6, #2
 80017d0:	e70b      	b.n	80015ea <__aeabi_dmul+0x8e>
 80017d2:	220c      	movs	r2, #12
 80017d4:	001d      	movs	r5, r3
 80017d6:	2303      	movs	r3, #3
 80017d8:	4681      	mov	r9, r0
 80017da:	4690      	mov	r8, r2
 80017dc:	9302      	str	r3, [sp, #8]
 80017de:	e6e3      	b.n	80015a8 <__aeabi_dmul+0x4c>
 80017e0:	2300      	movs	r3, #0
 80017e2:	469a      	mov	sl, r3
 80017e4:	3304      	adds	r3, #4
 80017e6:	4698      	mov	r8, r3
 80017e8:	3b03      	subs	r3, #3
 80017ea:	2500      	movs	r5, #0
 80017ec:	9302      	str	r3, [sp, #8]
 80017ee:	e6db      	b.n	80015a8 <__aeabi_dmul+0x4c>
 80017f0:	4642      	mov	r2, r8
 80017f2:	3301      	adds	r3, #1
 80017f4:	431a      	orrs	r2, r3
 80017f6:	002b      	movs	r3, r5
 80017f8:	4690      	mov	r8, r2
 80017fa:	1c5a      	adds	r2, r3, #1
 80017fc:	9201      	str	r2, [sp, #4]
 80017fe:	4642      	mov	r2, r8
 8001800:	2400      	movs	r4, #0
 8001802:	2000      	movs	r0, #0
 8001804:	2601      	movs	r6, #1
 8001806:	2a0a      	cmp	r2, #10
 8001808:	dc00      	bgt.n	800180c <__aeabi_dmul+0x2b0>
 800180a:	e6ea      	b.n	80015e2 <__aeabi_dmul+0x86>
 800180c:	e72c      	b.n	8001668 <__aeabi_dmul+0x10c>
 800180e:	2201      	movs	r2, #1
 8001810:	1ad2      	subs	r2, r2, r3
 8001812:	2a38      	cmp	r2, #56	@ 0x38
 8001814:	dd00      	ble.n	8001818 <__aeabi_dmul+0x2bc>
 8001816:	e6f4      	b.n	8001602 <__aeabi_dmul+0xa6>
 8001818:	2a1f      	cmp	r2, #31
 800181a:	dc00      	bgt.n	800181e <__aeabi_dmul+0x2c2>
 800181c:	e12a      	b.n	8001a74 <__aeabi_dmul+0x518>
 800181e:	211f      	movs	r1, #31
 8001820:	4249      	negs	r1, r1
 8001822:	1acb      	subs	r3, r1, r3
 8001824:	0021      	movs	r1, r4
 8001826:	40d9      	lsrs	r1, r3
 8001828:	000b      	movs	r3, r1
 800182a:	2a20      	cmp	r2, #32
 800182c:	d005      	beq.n	800183a <__aeabi_dmul+0x2de>
 800182e:	4a16      	ldr	r2, [pc, #88]	@ (8001888 <__aeabi_dmul+0x32c>)
 8001830:	9d01      	ldr	r5, [sp, #4]
 8001832:	4694      	mov	ip, r2
 8001834:	4465      	add	r5, ip
 8001836:	40ac      	lsls	r4, r5
 8001838:	4320      	orrs	r0, r4
 800183a:	1e42      	subs	r2, r0, #1
 800183c:	4190      	sbcs	r0, r2
 800183e:	4318      	orrs	r0, r3
 8001840:	2307      	movs	r3, #7
 8001842:	0019      	movs	r1, r3
 8001844:	2400      	movs	r4, #0
 8001846:	4001      	ands	r1, r0
 8001848:	4203      	tst	r3, r0
 800184a:	d00c      	beq.n	8001866 <__aeabi_dmul+0x30a>
 800184c:	230f      	movs	r3, #15
 800184e:	4003      	ands	r3, r0
 8001850:	2b04      	cmp	r3, #4
 8001852:	d100      	bne.n	8001856 <__aeabi_dmul+0x2fa>
 8001854:	e140      	b.n	8001ad8 <__aeabi_dmul+0x57c>
 8001856:	1d03      	adds	r3, r0, #4
 8001858:	4283      	cmp	r3, r0
 800185a:	41a4      	sbcs	r4, r4
 800185c:	0018      	movs	r0, r3
 800185e:	4264      	negs	r4, r4
 8001860:	0761      	lsls	r1, r4, #29
 8001862:	0264      	lsls	r4, r4, #9
 8001864:	0b24      	lsrs	r4, r4, #12
 8001866:	08c2      	lsrs	r2, r0, #3
 8001868:	2300      	movs	r3, #0
 800186a:	430a      	orrs	r2, r1
 800186c:	e6cc      	b.n	8001608 <__aeabi_dmul+0xac>
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	000007ff 	.word	0x000007ff
 8001874:	fffffc01 	.word	0xfffffc01
 8001878:	000003ff 	.word	0x000003ff
 800187c:	feffffff 	.word	0xfeffffff
 8001880:	000007fe 	.word	0x000007fe
 8001884:	fffffc0d 	.word	0xfffffc0d
 8001888:	0000043e 	.word	0x0000043e
 800188c:	4649      	mov	r1, r9
 800188e:	464a      	mov	r2, r9
 8001890:	0409      	lsls	r1, r1, #16
 8001892:	0c09      	lsrs	r1, r1, #16
 8001894:	000d      	movs	r5, r1
 8001896:	0c16      	lsrs	r6, r2, #16
 8001898:	0c02      	lsrs	r2, r0, #16
 800189a:	0400      	lsls	r0, r0, #16
 800189c:	0c00      	lsrs	r0, r0, #16
 800189e:	4345      	muls	r5, r0
 80018a0:	46ac      	mov	ip, r5
 80018a2:	0005      	movs	r5, r0
 80018a4:	4375      	muls	r5, r6
 80018a6:	46a8      	mov	r8, r5
 80018a8:	0015      	movs	r5, r2
 80018aa:	000f      	movs	r7, r1
 80018ac:	4375      	muls	r5, r6
 80018ae:	9200      	str	r2, [sp, #0]
 80018b0:	9502      	str	r5, [sp, #8]
 80018b2:	002a      	movs	r2, r5
 80018b4:	9d00      	ldr	r5, [sp, #0]
 80018b6:	436f      	muls	r7, r5
 80018b8:	4665      	mov	r5, ip
 80018ba:	0c2d      	lsrs	r5, r5, #16
 80018bc:	46a9      	mov	r9, r5
 80018be:	4447      	add	r7, r8
 80018c0:	444f      	add	r7, r9
 80018c2:	45b8      	cmp	r8, r7
 80018c4:	d905      	bls.n	80018d2 <__aeabi_dmul+0x376>
 80018c6:	0015      	movs	r5, r2
 80018c8:	2280      	movs	r2, #128	@ 0x80
 80018ca:	0252      	lsls	r2, r2, #9
 80018cc:	4690      	mov	r8, r2
 80018ce:	4445      	add	r5, r8
 80018d0:	9502      	str	r5, [sp, #8]
 80018d2:	0c3d      	lsrs	r5, r7, #16
 80018d4:	9503      	str	r5, [sp, #12]
 80018d6:	4665      	mov	r5, ip
 80018d8:	042d      	lsls	r5, r5, #16
 80018da:	043f      	lsls	r7, r7, #16
 80018dc:	0c2d      	lsrs	r5, r5, #16
 80018de:	46ac      	mov	ip, r5
 80018e0:	003d      	movs	r5, r7
 80018e2:	4465      	add	r5, ip
 80018e4:	9504      	str	r5, [sp, #16]
 80018e6:	0c25      	lsrs	r5, r4, #16
 80018e8:	0424      	lsls	r4, r4, #16
 80018ea:	0c24      	lsrs	r4, r4, #16
 80018ec:	46ac      	mov	ip, r5
 80018ee:	0025      	movs	r5, r4
 80018f0:	4375      	muls	r5, r6
 80018f2:	46a8      	mov	r8, r5
 80018f4:	4665      	mov	r5, ip
 80018f6:	000f      	movs	r7, r1
 80018f8:	4369      	muls	r1, r5
 80018fa:	4441      	add	r1, r8
 80018fc:	4689      	mov	r9, r1
 80018fe:	4367      	muls	r7, r4
 8001900:	0c39      	lsrs	r1, r7, #16
 8001902:	4449      	add	r1, r9
 8001904:	436e      	muls	r6, r5
 8001906:	4588      	cmp	r8, r1
 8001908:	d903      	bls.n	8001912 <__aeabi_dmul+0x3b6>
 800190a:	2280      	movs	r2, #128	@ 0x80
 800190c:	0252      	lsls	r2, r2, #9
 800190e:	4690      	mov	r8, r2
 8001910:	4446      	add	r6, r8
 8001912:	0c0d      	lsrs	r5, r1, #16
 8001914:	46a8      	mov	r8, r5
 8001916:	0035      	movs	r5, r6
 8001918:	4445      	add	r5, r8
 800191a:	9505      	str	r5, [sp, #20]
 800191c:	9d03      	ldr	r5, [sp, #12]
 800191e:	043f      	lsls	r7, r7, #16
 8001920:	46a8      	mov	r8, r5
 8001922:	0c3f      	lsrs	r7, r7, #16
 8001924:	0409      	lsls	r1, r1, #16
 8001926:	19c9      	adds	r1, r1, r7
 8001928:	4488      	add	r8, r1
 800192a:	4645      	mov	r5, r8
 800192c:	9503      	str	r5, [sp, #12]
 800192e:	4655      	mov	r5, sl
 8001930:	042e      	lsls	r6, r5, #16
 8001932:	0c36      	lsrs	r6, r6, #16
 8001934:	0c2f      	lsrs	r7, r5, #16
 8001936:	0035      	movs	r5, r6
 8001938:	4345      	muls	r5, r0
 800193a:	4378      	muls	r0, r7
 800193c:	4681      	mov	r9, r0
 800193e:	0038      	movs	r0, r7
 8001940:	46a8      	mov	r8, r5
 8001942:	0c2d      	lsrs	r5, r5, #16
 8001944:	46aa      	mov	sl, r5
 8001946:	9a00      	ldr	r2, [sp, #0]
 8001948:	4350      	muls	r0, r2
 800194a:	4372      	muls	r2, r6
 800194c:	444a      	add	r2, r9
 800194e:	4452      	add	r2, sl
 8001950:	4591      	cmp	r9, r2
 8001952:	d903      	bls.n	800195c <__aeabi_dmul+0x400>
 8001954:	2580      	movs	r5, #128	@ 0x80
 8001956:	026d      	lsls	r5, r5, #9
 8001958:	46a9      	mov	r9, r5
 800195a:	4448      	add	r0, r9
 800195c:	0c15      	lsrs	r5, r2, #16
 800195e:	46a9      	mov	r9, r5
 8001960:	4645      	mov	r5, r8
 8001962:	042d      	lsls	r5, r5, #16
 8001964:	0c2d      	lsrs	r5, r5, #16
 8001966:	46a8      	mov	r8, r5
 8001968:	4665      	mov	r5, ip
 800196a:	437d      	muls	r5, r7
 800196c:	0412      	lsls	r2, r2, #16
 800196e:	4448      	add	r0, r9
 8001970:	4490      	add	r8, r2
 8001972:	46a9      	mov	r9, r5
 8001974:	0032      	movs	r2, r6
 8001976:	4665      	mov	r5, ip
 8001978:	4362      	muls	r2, r4
 800197a:	436e      	muls	r6, r5
 800197c:	437c      	muls	r4, r7
 800197e:	0c17      	lsrs	r7, r2, #16
 8001980:	1936      	adds	r6, r6, r4
 8001982:	19bf      	adds	r7, r7, r6
 8001984:	42bc      	cmp	r4, r7
 8001986:	d903      	bls.n	8001990 <__aeabi_dmul+0x434>
 8001988:	2480      	movs	r4, #128	@ 0x80
 800198a:	0264      	lsls	r4, r4, #9
 800198c:	46a4      	mov	ip, r4
 800198e:	44e1      	add	r9, ip
 8001990:	9c02      	ldr	r4, [sp, #8]
 8001992:	9e03      	ldr	r6, [sp, #12]
 8001994:	46a4      	mov	ip, r4
 8001996:	9d05      	ldr	r5, [sp, #20]
 8001998:	4466      	add	r6, ip
 800199a:	428e      	cmp	r6, r1
 800199c:	4189      	sbcs	r1, r1
 800199e:	46ac      	mov	ip, r5
 80019a0:	0412      	lsls	r2, r2, #16
 80019a2:	043c      	lsls	r4, r7, #16
 80019a4:	0c12      	lsrs	r2, r2, #16
 80019a6:	18a2      	adds	r2, r4, r2
 80019a8:	4462      	add	r2, ip
 80019aa:	4249      	negs	r1, r1
 80019ac:	1854      	adds	r4, r2, r1
 80019ae:	4446      	add	r6, r8
 80019b0:	46a4      	mov	ip, r4
 80019b2:	4546      	cmp	r6, r8
 80019b4:	41a4      	sbcs	r4, r4
 80019b6:	4682      	mov	sl, r0
 80019b8:	4264      	negs	r4, r4
 80019ba:	46a0      	mov	r8, r4
 80019bc:	42aa      	cmp	r2, r5
 80019be:	4192      	sbcs	r2, r2
 80019c0:	458c      	cmp	ip, r1
 80019c2:	4189      	sbcs	r1, r1
 80019c4:	44e2      	add	sl, ip
 80019c6:	44d0      	add	r8, sl
 80019c8:	4249      	negs	r1, r1
 80019ca:	4252      	negs	r2, r2
 80019cc:	430a      	orrs	r2, r1
 80019ce:	45a0      	cmp	r8, r4
 80019d0:	41a4      	sbcs	r4, r4
 80019d2:	4582      	cmp	sl, r0
 80019d4:	4189      	sbcs	r1, r1
 80019d6:	4264      	negs	r4, r4
 80019d8:	4249      	negs	r1, r1
 80019da:	430c      	orrs	r4, r1
 80019dc:	4641      	mov	r1, r8
 80019de:	0c3f      	lsrs	r7, r7, #16
 80019e0:	19d2      	adds	r2, r2, r7
 80019e2:	1912      	adds	r2, r2, r4
 80019e4:	0dcc      	lsrs	r4, r1, #23
 80019e6:	9904      	ldr	r1, [sp, #16]
 80019e8:	0270      	lsls	r0, r6, #9
 80019ea:	4308      	orrs	r0, r1
 80019ec:	1e41      	subs	r1, r0, #1
 80019ee:	4188      	sbcs	r0, r1
 80019f0:	4641      	mov	r1, r8
 80019f2:	444a      	add	r2, r9
 80019f4:	0df6      	lsrs	r6, r6, #23
 80019f6:	0252      	lsls	r2, r2, #9
 80019f8:	4330      	orrs	r0, r6
 80019fa:	0249      	lsls	r1, r1, #9
 80019fc:	4314      	orrs	r4, r2
 80019fe:	4308      	orrs	r0, r1
 8001a00:	01d2      	lsls	r2, r2, #7
 8001a02:	d535      	bpl.n	8001a70 <__aeabi_dmul+0x514>
 8001a04:	2201      	movs	r2, #1
 8001a06:	0843      	lsrs	r3, r0, #1
 8001a08:	4002      	ands	r2, r0
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	07e0      	lsls	r0, r4, #31
 8001a0e:	4318      	orrs	r0, r3
 8001a10:	0864      	lsrs	r4, r4, #1
 8001a12:	e634      	b.n	800167e <__aeabi_dmul+0x122>
 8001a14:	9b00      	ldr	r3, [sp, #0]
 8001a16:	46a2      	mov	sl, r4
 8001a18:	469b      	mov	fp, r3
 8001a1a:	4681      	mov	r9, r0
 8001a1c:	2480      	movs	r4, #128	@ 0x80
 8001a1e:	4653      	mov	r3, sl
 8001a20:	0324      	lsls	r4, r4, #12
 8001a22:	431c      	orrs	r4, r3
 8001a24:	0324      	lsls	r4, r4, #12
 8001a26:	464a      	mov	r2, r9
 8001a28:	4b2e      	ldr	r3, [pc, #184]	@ (8001ae4 <__aeabi_dmul+0x588>)
 8001a2a:	0b24      	lsrs	r4, r4, #12
 8001a2c:	e5ec      	b.n	8001608 <__aeabi_dmul+0xac>
 8001a2e:	f000 f8c7 	bl	8001bc0 <__clzsi2>
 8001a32:	2315      	movs	r3, #21
 8001a34:	469c      	mov	ip, r3
 8001a36:	4484      	add	ip, r0
 8001a38:	0002      	movs	r2, r0
 8001a3a:	4663      	mov	r3, ip
 8001a3c:	3220      	adds	r2, #32
 8001a3e:	2b1c      	cmp	r3, #28
 8001a40:	dc00      	bgt.n	8001a44 <__aeabi_dmul+0x4e8>
 8001a42:	e684      	b.n	800174e <__aeabi_dmul+0x1f2>
 8001a44:	2300      	movs	r3, #0
 8001a46:	4699      	mov	r9, r3
 8001a48:	0023      	movs	r3, r4
 8001a4a:	3808      	subs	r0, #8
 8001a4c:	4083      	lsls	r3, r0
 8001a4e:	469a      	mov	sl, r3
 8001a50:	e68e      	b.n	8001770 <__aeabi_dmul+0x214>
 8001a52:	f000 f8b5 	bl	8001bc0 <__clzsi2>
 8001a56:	0002      	movs	r2, r0
 8001a58:	0003      	movs	r3, r0
 8001a5a:	3215      	adds	r2, #21
 8001a5c:	3320      	adds	r3, #32
 8001a5e:	2a1c      	cmp	r2, #28
 8001a60:	dc00      	bgt.n	8001a64 <__aeabi_dmul+0x508>
 8001a62:	e64e      	b.n	8001702 <__aeabi_dmul+0x1a6>
 8001a64:	0002      	movs	r2, r0
 8001a66:	0034      	movs	r4, r6
 8001a68:	3a08      	subs	r2, #8
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	4094      	lsls	r4, r2
 8001a6e:	e652      	b.n	8001716 <__aeabi_dmul+0x1ba>
 8001a70:	9301      	str	r3, [sp, #4]
 8001a72:	e604      	b.n	800167e <__aeabi_dmul+0x122>
 8001a74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae8 <__aeabi_dmul+0x58c>)
 8001a76:	0021      	movs	r1, r4
 8001a78:	469c      	mov	ip, r3
 8001a7a:	0003      	movs	r3, r0
 8001a7c:	9d01      	ldr	r5, [sp, #4]
 8001a7e:	40d3      	lsrs	r3, r2
 8001a80:	4465      	add	r5, ip
 8001a82:	40a9      	lsls	r1, r5
 8001a84:	4319      	orrs	r1, r3
 8001a86:	0003      	movs	r3, r0
 8001a88:	40ab      	lsls	r3, r5
 8001a8a:	1e58      	subs	r0, r3, #1
 8001a8c:	4183      	sbcs	r3, r0
 8001a8e:	4319      	orrs	r1, r3
 8001a90:	0008      	movs	r0, r1
 8001a92:	40d4      	lsrs	r4, r2
 8001a94:	074b      	lsls	r3, r1, #29
 8001a96:	d009      	beq.n	8001aac <__aeabi_dmul+0x550>
 8001a98:	230f      	movs	r3, #15
 8001a9a:	400b      	ands	r3, r1
 8001a9c:	2b04      	cmp	r3, #4
 8001a9e:	d005      	beq.n	8001aac <__aeabi_dmul+0x550>
 8001aa0:	1d0b      	adds	r3, r1, #4
 8001aa2:	428b      	cmp	r3, r1
 8001aa4:	4180      	sbcs	r0, r0
 8001aa6:	4240      	negs	r0, r0
 8001aa8:	1824      	adds	r4, r4, r0
 8001aaa:	0018      	movs	r0, r3
 8001aac:	0223      	lsls	r3, r4, #8
 8001aae:	d400      	bmi.n	8001ab2 <__aeabi_dmul+0x556>
 8001ab0:	e6d6      	b.n	8001860 <__aeabi_dmul+0x304>
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	2400      	movs	r4, #0
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	e5a6      	b.n	8001608 <__aeabi_dmul+0xac>
 8001aba:	290f      	cmp	r1, #15
 8001abc:	d1aa      	bne.n	8001a14 <__aeabi_dmul+0x4b8>
 8001abe:	2380      	movs	r3, #128	@ 0x80
 8001ac0:	4652      	mov	r2, sl
 8001ac2:	031b      	lsls	r3, r3, #12
 8001ac4:	421a      	tst	r2, r3
 8001ac6:	d0a9      	beq.n	8001a1c <__aeabi_dmul+0x4c0>
 8001ac8:	421c      	tst	r4, r3
 8001aca:	d1a7      	bne.n	8001a1c <__aeabi_dmul+0x4c0>
 8001acc:	431c      	orrs	r4, r3
 8001ace:	9b00      	ldr	r3, [sp, #0]
 8001ad0:	0002      	movs	r2, r0
 8001ad2:	469b      	mov	fp, r3
 8001ad4:	4b03      	ldr	r3, [pc, #12]	@ (8001ae4 <__aeabi_dmul+0x588>)
 8001ad6:	e597      	b.n	8001608 <__aeabi_dmul+0xac>
 8001ad8:	2400      	movs	r4, #0
 8001ada:	e6c1      	b.n	8001860 <__aeabi_dmul+0x304>
 8001adc:	2400      	movs	r4, #0
 8001ade:	4b01      	ldr	r3, [pc, #4]	@ (8001ae4 <__aeabi_dmul+0x588>)
 8001ae0:	0022      	movs	r2, r4
 8001ae2:	e591      	b.n	8001608 <__aeabi_dmul+0xac>
 8001ae4:	000007ff 	.word	0x000007ff
 8001ae8:	0000041e 	.word	0x0000041e

08001aec <__aeabi_d2iz>:
 8001aec:	000b      	movs	r3, r1
 8001aee:	0002      	movs	r2, r0
 8001af0:	b570      	push	{r4, r5, r6, lr}
 8001af2:	4d16      	ldr	r5, [pc, #88]	@ (8001b4c <__aeabi_d2iz+0x60>)
 8001af4:	030c      	lsls	r4, r1, #12
 8001af6:	b082      	sub	sp, #8
 8001af8:	0049      	lsls	r1, r1, #1
 8001afa:	2000      	movs	r0, #0
 8001afc:	9200      	str	r2, [sp, #0]
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	0b24      	lsrs	r4, r4, #12
 8001b02:	0d49      	lsrs	r1, r1, #21
 8001b04:	0fde      	lsrs	r6, r3, #31
 8001b06:	42a9      	cmp	r1, r5
 8001b08:	dd04      	ble.n	8001b14 <__aeabi_d2iz+0x28>
 8001b0a:	4811      	ldr	r0, [pc, #68]	@ (8001b50 <__aeabi_d2iz+0x64>)
 8001b0c:	4281      	cmp	r1, r0
 8001b0e:	dd03      	ble.n	8001b18 <__aeabi_d2iz+0x2c>
 8001b10:	4b10      	ldr	r3, [pc, #64]	@ (8001b54 <__aeabi_d2iz+0x68>)
 8001b12:	18f0      	adds	r0, r6, r3
 8001b14:	b002      	add	sp, #8
 8001b16:	bd70      	pop	{r4, r5, r6, pc}
 8001b18:	2080      	movs	r0, #128	@ 0x80
 8001b1a:	0340      	lsls	r0, r0, #13
 8001b1c:	4320      	orrs	r0, r4
 8001b1e:	4c0e      	ldr	r4, [pc, #56]	@ (8001b58 <__aeabi_d2iz+0x6c>)
 8001b20:	1a64      	subs	r4, r4, r1
 8001b22:	2c1f      	cmp	r4, #31
 8001b24:	dd08      	ble.n	8001b38 <__aeabi_d2iz+0x4c>
 8001b26:	4b0d      	ldr	r3, [pc, #52]	@ (8001b5c <__aeabi_d2iz+0x70>)
 8001b28:	1a5b      	subs	r3, r3, r1
 8001b2a:	40d8      	lsrs	r0, r3
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	4258      	negs	r0, r3
 8001b30:	2e00      	cmp	r6, #0
 8001b32:	d1ef      	bne.n	8001b14 <__aeabi_d2iz+0x28>
 8001b34:	0018      	movs	r0, r3
 8001b36:	e7ed      	b.n	8001b14 <__aeabi_d2iz+0x28>
 8001b38:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <__aeabi_d2iz+0x74>)
 8001b3a:	9a00      	ldr	r2, [sp, #0]
 8001b3c:	469c      	mov	ip, r3
 8001b3e:	0003      	movs	r3, r0
 8001b40:	4461      	add	r1, ip
 8001b42:	408b      	lsls	r3, r1
 8001b44:	40e2      	lsrs	r2, r4
 8001b46:	4313      	orrs	r3, r2
 8001b48:	e7f1      	b.n	8001b2e <__aeabi_d2iz+0x42>
 8001b4a:	46c0      	nop			@ (mov r8, r8)
 8001b4c:	000003fe 	.word	0x000003fe
 8001b50:	0000041d 	.word	0x0000041d
 8001b54:	7fffffff 	.word	0x7fffffff
 8001b58:	00000433 	.word	0x00000433
 8001b5c:	00000413 	.word	0x00000413
 8001b60:	fffffbed 	.word	0xfffffbed

08001b64 <__aeabi_i2d>:
 8001b64:	b570      	push	{r4, r5, r6, lr}
 8001b66:	2800      	cmp	r0, #0
 8001b68:	d016      	beq.n	8001b98 <__aeabi_i2d+0x34>
 8001b6a:	17c3      	asrs	r3, r0, #31
 8001b6c:	18c5      	adds	r5, r0, r3
 8001b6e:	405d      	eors	r5, r3
 8001b70:	0fc4      	lsrs	r4, r0, #31
 8001b72:	0028      	movs	r0, r5
 8001b74:	f000 f824 	bl	8001bc0 <__clzsi2>
 8001b78:	4b10      	ldr	r3, [pc, #64]	@ (8001bbc <__aeabi_i2d+0x58>)
 8001b7a:	1a1b      	subs	r3, r3, r0
 8001b7c:	055b      	lsls	r3, r3, #21
 8001b7e:	0d5b      	lsrs	r3, r3, #21
 8001b80:	280a      	cmp	r0, #10
 8001b82:	dc14      	bgt.n	8001bae <__aeabi_i2d+0x4a>
 8001b84:	0002      	movs	r2, r0
 8001b86:	002e      	movs	r6, r5
 8001b88:	3215      	adds	r2, #21
 8001b8a:	4096      	lsls	r6, r2
 8001b8c:	220b      	movs	r2, #11
 8001b8e:	1a12      	subs	r2, r2, r0
 8001b90:	40d5      	lsrs	r5, r2
 8001b92:	032d      	lsls	r5, r5, #12
 8001b94:	0b2d      	lsrs	r5, r5, #12
 8001b96:	e003      	b.n	8001ba0 <__aeabi_i2d+0x3c>
 8001b98:	2400      	movs	r4, #0
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	2500      	movs	r5, #0
 8001b9e:	2600      	movs	r6, #0
 8001ba0:	051b      	lsls	r3, r3, #20
 8001ba2:	432b      	orrs	r3, r5
 8001ba4:	07e4      	lsls	r4, r4, #31
 8001ba6:	4323      	orrs	r3, r4
 8001ba8:	0030      	movs	r0, r6
 8001baa:	0019      	movs	r1, r3
 8001bac:	bd70      	pop	{r4, r5, r6, pc}
 8001bae:	380b      	subs	r0, #11
 8001bb0:	4085      	lsls	r5, r0
 8001bb2:	032d      	lsls	r5, r5, #12
 8001bb4:	2600      	movs	r6, #0
 8001bb6:	0b2d      	lsrs	r5, r5, #12
 8001bb8:	e7f2      	b.n	8001ba0 <__aeabi_i2d+0x3c>
 8001bba:	46c0      	nop			@ (mov r8, r8)
 8001bbc:	0000041e 	.word	0x0000041e

08001bc0 <__clzsi2>:
 8001bc0:	211c      	movs	r1, #28
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	041b      	lsls	r3, r3, #16
 8001bc6:	4298      	cmp	r0, r3
 8001bc8:	d301      	bcc.n	8001bce <__clzsi2+0xe>
 8001bca:	0c00      	lsrs	r0, r0, #16
 8001bcc:	3910      	subs	r1, #16
 8001bce:	0a1b      	lsrs	r3, r3, #8
 8001bd0:	4298      	cmp	r0, r3
 8001bd2:	d301      	bcc.n	8001bd8 <__clzsi2+0x18>
 8001bd4:	0a00      	lsrs	r0, r0, #8
 8001bd6:	3908      	subs	r1, #8
 8001bd8:	091b      	lsrs	r3, r3, #4
 8001bda:	4298      	cmp	r0, r3
 8001bdc:	d301      	bcc.n	8001be2 <__clzsi2+0x22>
 8001bde:	0900      	lsrs	r0, r0, #4
 8001be0:	3904      	subs	r1, #4
 8001be2:	a202      	add	r2, pc, #8	@ (adr r2, 8001bec <__clzsi2+0x2c>)
 8001be4:	5c10      	ldrb	r0, [r2, r0]
 8001be6:	1840      	adds	r0, r0, r1
 8001be8:	4770      	bx	lr
 8001bea:	46c0      	nop			@ (mov r8, r8)
 8001bec:	02020304 	.word	0x02020304
 8001bf0:	01010101 	.word	0x01010101
	...

08001bfc <__clzdi2>:
 8001bfc:	b510      	push	{r4, lr}
 8001bfe:	2900      	cmp	r1, #0
 8001c00:	d103      	bne.n	8001c0a <__clzdi2+0xe>
 8001c02:	f7ff ffdd 	bl	8001bc0 <__clzsi2>
 8001c06:	3020      	adds	r0, #32
 8001c08:	e002      	b.n	8001c10 <__clzdi2+0x14>
 8001c0a:	0008      	movs	r0, r1
 8001c0c:	f7ff ffd8 	bl	8001bc0 <__clzsi2>
 8001c10:	bd10      	pop	{r4, pc}
 8001c12:	46c0      	nop			@ (mov r8, r8)

08001c14 <play_note>:
};

TIM_HandleTypeDef htim2;


void play_note(float frequency, int duration) {
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]
	int arr = 1000000 / frequency;
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	481a      	ldr	r0, [pc, #104]	@ (8001c8c <play_note+0x78>)
 8001c22:	f7fe fcd1 	bl	80005c8 <__aeabi_fdiv>
 8001c26:	1c03      	adds	r3, r0, #0
 8001c28:	1c18      	adds	r0, r3, #0
 8001c2a:	f7ff f8cf 	bl	8000dcc <__aeabi_f2iz>
 8001c2e:	0003      	movs	r3, r0
 8001c30:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim2, arr);
 8001c32:	4b17      	ldr	r3, [pc, #92]	@ (8001c90 <play_note+0x7c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	68fa      	ldr	r2, [r7, #12]
 8001c38:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	4b14      	ldr	r3, [pc, #80]	@ (8001c90 <play_note+0x7c>)
 8001c3e:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, arr / 2);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	da00      	bge.n	8001c48 <play_note+0x34>
 8001c46:	3301      	adds	r3, #1
 8001c48:	105b      	asrs	r3, r3, #1
 8001c4a:	001a      	movs	r2, r3
 8001c4c:	4b10      	ldr	r3, [pc, #64]	@ (8001c90 <play_note+0x7c>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_Delay(duration);
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	0018      	movs	r0, r3
 8001c56:	f000 fd4b 	bl	80026f0 <HAL_Delay>
	__HAL_TIM_SET_AUTORELOAD(&htim2, 0);
 8001c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c90 <play_note+0x7c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c62:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <play_note+0x7c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, arr / 2);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	da00      	bge.n	8001c70 <play_note+0x5c>
 8001c6e:	3301      	adds	r3, #1
 8001c70:	105b      	asrs	r3, r3, #1
 8001c72:	001a      	movs	r2, r3
 8001c74:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <play_note+0x7c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_TIM_GenerateEvent(&htim2, TIM_EVENTSOURCE_UPDATE);
 8001c7a:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <play_note+0x7c>)
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	0018      	movs	r0, r3
 8001c80:	f002 fb50 	bl	8004324 <HAL_TIM_GenerateEvent>
}
 8001c84:	46c0      	nop			@ (mov r8, r8)
 8001c86:	46bd      	mov	sp, r7
 8001c88:	b004      	add	sp, #16
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	49742400 	.word	0x49742400
 8001c90:	20000ce8 	.word	0x20000ce8

08001c94 <note_start>:

void note_start(float frequency) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
	int arr = 1000000 / frequency;
 8001c9c:	6879      	ldr	r1, [r7, #4]
 8001c9e:	480e      	ldr	r0, [pc, #56]	@ (8001cd8 <note_start+0x44>)
 8001ca0:	f7fe fc92 	bl	80005c8 <__aeabi_fdiv>
 8001ca4:	1c03      	adds	r3, r0, #0
 8001ca6:	1c18      	adds	r0, r3, #0
 8001ca8:	f7ff f890 	bl	8000dcc <__aeabi_f2iz>
 8001cac:	0003      	movs	r3, r0
 8001cae:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim2, arr);
 8001cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <note_start+0x48>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cb8:	68fa      	ldr	r2, [r7, #12]
 8001cba:	4b08      	ldr	r3, [pc, #32]	@ (8001cdc <note_start+0x48>)
 8001cbc:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, arr / 2);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	da00      	bge.n	8001cc6 <note_start+0x32>
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	105b      	asrs	r3, r3, #1
 8001cc8:	001a      	movs	r2, r3
 8001cca:	4b04      	ldr	r3, [pc, #16]	@ (8001cdc <note_start+0x48>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001cd0:	46c0      	nop			@ (mov r8, r8)
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	b004      	add	sp, #16
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	49742400 	.word	0x49742400
 8001cdc:	20000ce8 	.word	0x20000ce8

08001ce0 <no_tone>:

void no_tone() {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_AUTORELOAD(&htim2, 0);
 8001ce4:	4b09      	ldr	r3, [pc, #36]	@ (8001d0c <no_tone+0x2c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cec:	4b07      	ldr	r3, [pc, #28]	@ (8001d0c <no_tone+0x2c>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, 0);
 8001cf2:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <no_tone+0x2c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_TIM_GenerateEvent(&htim2, TIM_EVENTSOURCE_UPDATE);
 8001cfa:	4b04      	ldr	r3, [pc, #16]	@ (8001d0c <no_tone+0x2c>)
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	0018      	movs	r0, r3
 8001d00:	f002 fb10 	bl	8004324 <HAL_TIM_GenerateEvent>
}
 8001d04:	46c0      	nop			@ (mov r8, r8)
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	46c0      	nop			@ (mov r8, r8)
 8001d0c:	20000ce8 	.word	0x20000ce8

08001d10 <play_poker_face>:
	    {0, 20.625, 0.125}
};



void play_poker_face() {
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
	play(poker_face, sizeof(poker_face), 119);
 8001d14:	2390      	movs	r3, #144	@ 0x90
 8001d16:	00d9      	lsls	r1, r3, #3
 8001d18:	4b03      	ldr	r3, [pc, #12]	@ (8001d28 <play_poker_face+0x18>)
 8001d1a:	2277      	movs	r2, #119	@ 0x77
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	f000 f821 	bl	8001d64 <play>
}
 8001d22:	46c0      	nop			@ (mov r8, r8)
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	200001c8 	.word	0x200001c8

08001d2c <play_faded>:

void play_faded() {
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
	play(faded, sizeof(faded), 90);
 8001d30:	23e4      	movs	r3, #228	@ 0xe4
 8001d32:	0059      	lsls	r1, r3, #1
 8001d34:	4b03      	ldr	r3, [pc, #12]	@ (8001d44 <play_faded+0x18>)
 8001d36:	225a      	movs	r2, #90	@ 0x5a
 8001d38:	0018      	movs	r0, r3
 8001d3a:	f000 f813 	bl	8001d64 <play>
}
 8001d3e:	46c0      	nop			@ (mov r8, r8)
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20000000 	.word	0x20000000

08001d48 <play_pirates_carribbean>:

void play_pirates_carribbean() {
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
	play(pirates, sizeof(pirates), 50);
 8001d4c:	23cf      	movs	r3, #207	@ 0xcf
 8001d4e:	00d9      	lsls	r1, r3, #3
 8001d50:	4b03      	ldr	r3, [pc, #12]	@ (8001d60 <play_pirates_carribbean+0x18>)
 8001d52:	2232      	movs	r2, #50	@ 0x32
 8001d54:	0018      	movs	r0, r3
 8001d56:	f000 f805 	bl	8001d64 <play>
}
 8001d5a:	46c0      	nop			@ (mov r8, r8)
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000648 	.word	0x20000648

08001d64 <play>:

void play(struct Note* notes, size_t size, int bpm) {
 8001d64:	b590      	push	{r4, r7, lr}
 8001d66:	b08b      	sub	sp, #44	@ 0x2c
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
		int millisBeginning = HAL_GetTick();
 8001d70:	f000 fcb4 	bl	80026dc <HAL_GetTick>
 8001d74:	0003      	movs	r3, r0
 8001d76:	623b      	str	r3, [r7, #32]
		for (unsigned int i = 0; i < size / sizeof(notes[0]); i++)
 8001d78:	2300      	movs	r3, #0
 8001d7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d7c:	e075      	b.n	8001e6a <play+0x106>
		{
			int beat_length = 60.0 / bpm * 1000;
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f7ff fef0 	bl	8001b64 <__aeabi_i2d>
 8001d84:	0002      	movs	r2, r0
 8001d86:	000b      	movs	r3, r1
 8001d88:	2000      	movs	r0, #0
 8001d8a:	4940      	ldr	r1, [pc, #256]	@ (8001e8c <play+0x128>)
 8001d8c:	f7ff f8cc 	bl	8000f28 <__aeabi_ddiv>
 8001d90:	0002      	movs	r2, r0
 8001d92:	000b      	movs	r3, r1
 8001d94:	0010      	movs	r0, r2
 8001d96:	0019      	movs	r1, r3
 8001d98:	2200      	movs	r2, #0
 8001d9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e90 <play+0x12c>)
 8001d9c:	f7ff fbde 	bl	800155c <__aeabi_dmul>
 8001da0:	0002      	movs	r2, r0
 8001da2:	000b      	movs	r3, r1
 8001da4:	0010      	movs	r0, r2
 8001da6:	0019      	movs	r1, r3
 8001da8:	f7ff fea0 	bl	8001aec <__aeabi_d2iz>
 8001dac:	0003      	movs	r3, r0
 8001dae:	61fb      	str	r3, [r7, #28]

			int delayMillis = beat_length * notes[i].time - (HAL_GetTick() - millisBeginning);
 8001db0:	69f8      	ldr	r0, [r7, #28]
 8001db2:	f7ff f82b 	bl	8000e0c <__aeabi_i2f>
 8001db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001db8:	0013      	movs	r3, r2
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	189b      	adds	r3, r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	001a      	movs	r2, r3
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	189b      	adds	r3, r3, r2
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	1c19      	adds	r1, r3, #0
 8001dca:	f7fe fd1d 	bl	8000808 <__aeabi_fmul>
 8001dce:	1c03      	adds	r3, r0, #0
 8001dd0:	1c1c      	adds	r4, r3, #0
 8001dd2:	f000 fc83 	bl	80026dc <HAL_GetTick>
 8001dd6:	0002      	movs	r2, r0
 8001dd8:	6a3b      	ldr	r3, [r7, #32]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f7ff f861 	bl	8000ea4 <__aeabi_ui2f>
 8001de2:	1c03      	adds	r3, r0, #0
 8001de4:	1c19      	adds	r1, r3, #0
 8001de6:	1c20      	adds	r0, r4, #0
 8001de8:	f7fe fe4c 	bl	8000a84 <__aeabi_fsub>
 8001dec:	1c03      	adds	r3, r0, #0
 8001dee:	1c18      	adds	r0, r3, #0
 8001df0:	f7fe ffec 	bl	8000dcc <__aeabi_f2iz>
 8001df4:	0003      	movs	r3, r0
 8001df6:	61bb      	str	r3, [r7, #24]

			if (delayMillis > 0) HAL_Delay(delayMillis);
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	dd03      	ble.n	8001e06 <play+0xa2>
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	0018      	movs	r0, r3
 8001e02:	f000 fc75 	bl	80026f0 <HAL_Delay>
			HAL_Delay(10);
 8001e06:	200a      	movs	r0, #10
 8001e08:	f000 fc72 	bl	80026f0 <HAL_Delay>

			int noteDuration = beat_length * notes[i].duration - 10;
 8001e0c:	69f8      	ldr	r0, [r7, #28]
 8001e0e:	f7fe fffd 	bl	8000e0c <__aeabi_i2f>
 8001e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e14:	0013      	movs	r3, r2
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	189b      	adds	r3, r3, r2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	001a      	movs	r2, r3
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	189b      	adds	r3, r3, r2
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	1c19      	adds	r1, r3, #0
 8001e26:	f7fe fcef 	bl	8000808 <__aeabi_fmul>
 8001e2a:	1c03      	adds	r3, r0, #0
 8001e2c:	4919      	ldr	r1, [pc, #100]	@ (8001e94 <play+0x130>)
 8001e2e:	1c18      	adds	r0, r3, #0
 8001e30:	f7fe fe28 	bl	8000a84 <__aeabi_fsub>
 8001e34:	1c03      	adds	r3, r0, #0
 8001e36:	1c18      	adds	r0, r3, #0
 8001e38:	f7fe ffc8 	bl	8000dcc <__aeabi_f2iz>
 8001e3c:	0003      	movs	r3, r0
 8001e3e:	617b      	str	r3, [r7, #20]

			   play_note(notes[i].frequency, noteDuration);
 8001e40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e42:	0013      	movs	r3, r2
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	189b      	adds	r3, r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	001a      	movs	r2, r3
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	189b      	adds	r3, r3, r2
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	0018      	movs	r0, r3
 8001e54:	f7fe ffda 	bl	8000e0c <__aeabi_i2f>
 8001e58:	1c02      	adds	r2, r0, #0
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	0019      	movs	r1, r3
 8001e5e:	1c10      	adds	r0, r2, #0
 8001e60:	f7ff fed8 	bl	8001c14 <play_note>
		for (unsigned int i = 0; i < size / sizeof(notes[0]); i++)
 8001e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e66:	3301      	adds	r3, #1
 8001e68:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	210c      	movs	r1, #12
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f7fe f948 	bl	8000104 <__udivsi3>
 8001e74:	0003      	movs	r3, r0
 8001e76:	001a      	movs	r2, r3
 8001e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d200      	bcs.n	8001e80 <play+0x11c>
 8001e7e:	e77e      	b.n	8001d7e <play+0x1a>
}
}
 8001e80:	46c0      	nop			@ (mov r8, r8)
 8001e82:	46c0      	nop			@ (mov r8, r8)
 8001e84:	46bd      	mov	sp, r7
 8001e86:	b00b      	add	sp, #44	@ 0x2c
 8001e88:	bd90      	pop	{r4, r7, pc}
 8001e8a:	46c0      	nop			@ (mov r8, r8)
 8001e8c:	404e0000 	.word	0x404e0000
 8001e90:	408f4000 	.word	0x408f4000
 8001e94:	41200000 	.word	0x41200000

08001e98 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8001e98:	b590      	push	{r4, r7, lr}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e9e:	f000 fba1 	bl	80025e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ea2:	f000 f8c1 	bl	8002028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ea6:	f000 f9e9 	bl	800227c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001eaa:	f000 f999 	bl	80021e0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001eae:	f000 f919 	bl	80020e4 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_Base_Start(&htim2);
 8001eb2:	4b59      	ldr	r3, [pc, #356]	@ (8002018 <main+0x180>)
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	f001 ff8b 	bl	8003dd0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001eba:	4b57      	ldr	r3, [pc, #348]	@ (8002018 <main+0x180>)
 8001ebc:	2104      	movs	r1, #4
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	f002 f840 	bl	8003f44 <HAL_TIM_PWM_Start>
  __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8001ec4:	4b54      	ldr	r3, [pc, #336]	@ (8002018 <main+0x180>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	68da      	ldr	r2, [r3, #12]
 8001eca:	4b53      	ldr	r3, [pc, #332]	@ (8002018 <main+0x180>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2101      	movs	r1, #1
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	60da      	str	r2, [r3, #12]

  uint8_t Rx_data[4];
  uint8_t lastNote;
  uint8_t lastCMD;

  short noteON = 0;
 8001ed4:	230c      	movs	r3, #12
 8001ed6:	18fb      	adds	r3, r7, r3
 8001ed8:	2200      	movs	r2, #0
 8001eda:	801a      	strh	r2, [r3, #0]
  short midiMode = 0;
 8001edc:	230a      	movs	r3, #10
 8001ede:	18fb      	adds	r3, r7, r3
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	801a      	strh	r2, [r3, #0]

  while (1)
  {
	 /* */

	  if (midiMode) {
 8001ee4:	230a      	movs	r3, #10
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	2200      	movs	r2, #0
 8001eea:	5e9b      	ldrsh	r3, [r3, r2]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d008      	beq.n	8001f02 <main+0x6a>
		  while(HAL_UART_Receive(&huart2, Rx_data, 3, 20) != HAL_OK);
 8001ef0:	46c0      	nop			@ (mov r8, r8)
 8001ef2:	0039      	movs	r1, r7
 8001ef4:	4849      	ldr	r0, [pc, #292]	@ (800201c <main+0x184>)
 8001ef6:	2314      	movs	r3, #20
 8001ef8:	2203      	movs	r2, #3
 8001efa:	f002 fff7 	bl	8004eec <HAL_UART_Receive>
 8001efe:	1e03      	subs	r3, r0, #0
 8001f00:	d1f7      	bne.n	8001ef2 <main+0x5a>
	  }
	    // receive 4 bytes of data



	  uint8_t midi_status = Rx_data[0];
 8001f02:	2009      	movs	r0, #9
 8001f04:	183b      	adds	r3, r7, r0
 8001f06:	003a      	movs	r2, r7
 8001f08:	7812      	ldrb	r2, [r2, #0]
 8001f0a:	701a      	strb	r2, [r3, #0]
	  uint8_t cmd  = (midi_status & 0b11110000);
 8001f0c:	2408      	movs	r4, #8
 8001f0e:	193b      	adds	r3, r7, r4
 8001f10:	183a      	adds	r2, r7, r0
 8001f12:	7812      	ldrb	r2, [r2, #0]
 8001f14:	210f      	movs	r1, #15
 8001f16:	438a      	bics	r2, r1
 8001f18:	701a      	strb	r2, [r3, #0]
	  uint8_t chan  = (midi_status & 0b00001111);
 8001f1a:	1dfb      	adds	r3, r7, #7
 8001f1c:	183a      	adds	r2, r7, r0
 8001f1e:	7812      	ldrb	r2, [r2, #0]
 8001f20:	210f      	movs	r1, #15
 8001f22:	400a      	ands	r2, r1
 8001f24:	701a      	strb	r2, [r3, #0]
	  uint8_t note = Rx_data[1];
 8001f26:	1dbb      	adds	r3, r7, #6
 8001f28:	003a      	movs	r2, r7
 8001f2a:	7852      	ldrb	r2, [r2, #1]
 8001f2c:	701a      	strb	r2, [r3, #0]
	  uint8_t vel = Rx_data[2];
 8001f2e:	1d7b      	adds	r3, r7, #5
 8001f30:	003a      	movs	r2, r7
 8001f32:	7892      	ldrb	r2, [r2, #2]
 8001f34:	701a      	strb	r2, [r3, #0]


	  if(cmd == NOTE_ON && (noteON == 0 || note != lastNote)) {
 8001f36:	193b      	adds	r3, r7, r4
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	2b90      	cmp	r3, #144	@ 0x90
 8001f3c:	d124      	bne.n	8001f88 <main+0xf0>
 8001f3e:	230c      	movs	r3, #12
 8001f40:	18fb      	adds	r3, r7, r3
 8001f42:	2200      	movs	r2, #0
 8001f44:	5e9b      	ldrsh	r3, [r3, r2]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d006      	beq.n	8001f58 <main+0xc0>
 8001f4a:	1dba      	adds	r2, r7, #6
 8001f4c:	230f      	movs	r3, #15
 8001f4e:	18fb      	adds	r3, r7, r3
 8001f50:	7812      	ldrb	r2, [r2, #0]
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d017      	beq.n	8001f88 <main+0xf0>
		  note_start(midi_notes[note - 48]);
 8001f58:	1dbb      	adds	r3, r7, #6
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	3b30      	subs	r3, #48	@ 0x30
 8001f5e:	001a      	movs	r2, r3
 8001f60:	4b2f      	ldr	r3, [pc, #188]	@ (8002020 <main+0x188>)
 8001f62:	0092      	lsls	r2, r2, #2
 8001f64:	58d3      	ldr	r3, [r2, r3]
 8001f66:	0018      	movs	r0, r3
 8001f68:	f7fe ff50 	bl	8000e0c <__aeabi_i2f>
 8001f6c:	1c03      	adds	r3, r0, #0
 8001f6e:	1c18      	adds	r0, r3, #0
 8001f70:	f7ff fe90 	bl	8001c94 <note_start>
		  lastNote = note;
 8001f74:	230f      	movs	r3, #15
 8001f76:	18fb      	adds	r3, r7, r3
 8001f78:	1dba      	adds	r2, r7, #6
 8001f7a:	7812      	ldrb	r2, [r2, #0]
 8001f7c:	701a      	strb	r2, [r3, #0]

		/* uint8_t out[20];
		 sprintf(out, "|%d, %d, %d, %d\n\r", Rx_data[0], note, note, lastCMD);
		 HAL_UART_Transmit(&huart2, out, sizeof(out), 10);*/

		  noteON = 1;
 8001f7e:	230c      	movs	r3, #12
 8001f80:	18fb      	adds	r3, r7, r3
 8001f82:	2201      	movs	r2, #1
 8001f84:	801a      	strh	r2, [r3, #0]
 8001f86:	e00a      	b.n	8001f9e <main+0x106>

	  } else if(cmd == NOTE_OFF) {
 8001f88:	2308      	movs	r3, #8
 8001f8a:	18fb      	adds	r3, r7, r3
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	2b80      	cmp	r3, #128	@ 0x80
 8001f90:	d105      	bne.n	8001f9e <main+0x106>
		  no_tone();
 8001f92:	f7ff fea5 	bl	8001ce0 <no_tone>
		  noteON = 0;
 8001f96:	230c      	movs	r3, #12
 8001f98:	18fb      	adds	r3, r7, r3
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	801a      	strh	r2, [r3, #0]
	  }

	  lastCMD = cmd;
 8001f9e:	1d3b      	adds	r3, r7, #4
 8001fa0:	2208      	movs	r2, #8
 8001fa2:	18ba      	adds	r2, r7, r2
 8001fa4:	7812      	ldrb	r2, [r2, #0]
 8001fa6:	701a      	strb	r2, [r3, #0]


	  if(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_1 ) == 0)
 8001fa8:	23a0      	movs	r3, #160	@ 0xa0
 8001faa:	05db      	lsls	r3, r3, #23
 8001fac:	2102      	movs	r1, #2
 8001fae:	0018      	movs	r0, r3
 8001fb0:	f000 feea 	bl	8002d88 <HAL_GPIO_ReadPin>
 8001fb4:	1e03      	subs	r3, r0, #0
 8001fb6:	d101      	bne.n	8001fbc <main+0x124>
	  {
		  play_poker_face();
 8001fb8:	f7ff feaa 	bl	8001d10 <play_poker_face>
	  }

	  if(HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_1 ) == 0)
 8001fbc:	4b19      	ldr	r3, [pc, #100]	@ (8002024 <main+0x18c>)
 8001fbe:	2102      	movs	r1, #2
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	f000 fee1 	bl	8002d88 <HAL_GPIO_ReadPin>
 8001fc6:	1e03      	subs	r3, r0, #0
 8001fc8:	d101      	bne.n	8001fce <main+0x136>
	  	  {
		  play_faded();
 8001fca:	f7ff feaf 	bl	8001d2c <play_faded>
	  	  }

	  if(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_4 ) == 0)
 8001fce:	23a0      	movs	r3, #160	@ 0xa0
 8001fd0:	05db      	lsls	r3, r3, #23
 8001fd2:	2110      	movs	r1, #16
 8001fd4:	0018      	movs	r0, r3
 8001fd6:	f000 fed7 	bl	8002d88 <HAL_GPIO_ReadPin>
 8001fda:	1e03      	subs	r3, r0, #0
 8001fdc:	d118      	bne.n	8002010 <main+0x178>
	  	  {
		  	  HAL_Delay(1000);
 8001fde:	23fa      	movs	r3, #250	@ 0xfa
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	f000 fb84 	bl	80026f0 <HAL_Delay>
		  	  if(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_4 ) == 0) midiMode = !midiMode;
 8001fe8:	23a0      	movs	r3, #160	@ 0xa0
 8001fea:	05db      	lsls	r3, r3, #23
 8001fec:	2110      	movs	r1, #16
 8001fee:	0018      	movs	r0, r3
 8001ff0:	f000 feca 	bl	8002d88 <HAL_GPIO_ReadPin>
 8001ff4:	1e03      	subs	r3, r0, #0
 8001ff6:	d109      	bne.n	800200c <main+0x174>
 8001ff8:	210a      	movs	r1, #10
 8001ffa:	187b      	adds	r3, r7, r1
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	5e9b      	ldrsh	r3, [r3, r2]
 8002000:	425a      	negs	r2, r3
 8002002:	4153      	adcs	r3, r2
 8002004:	b2da      	uxtb	r2, r3
 8002006:	187b      	adds	r3, r7, r1
 8002008:	801a      	strh	r2, [r3, #0]
 800200a:	e001      	b.n	8002010 <main+0x178>
		  	  else play_pirates_carribbean();
 800200c:	f7ff fe9c 	bl	8001d48 <play_pirates_carribbean>
	  	  }

	  HAL_Delay(5);
 8002010:	2005      	movs	r0, #5
 8002012:	f000 fb6d 	bl	80026f0 <HAL_Delay>
  {
 8002016:	e765      	b.n	8001ee4 <main+0x4c>
 8002018:	20000ce8 	.word	0x20000ce8
 800201c:	20000d34 	.word	0x20000d34
 8002020:	08006668 	.word	0x08006668
 8002024:	50000400 	.word	0x50000400

08002028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002028:	b590      	push	{r4, r7, lr}
 800202a:	b095      	sub	sp, #84	@ 0x54
 800202c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800202e:	2414      	movs	r4, #20
 8002030:	193b      	adds	r3, r7, r4
 8002032:	0018      	movs	r0, r3
 8002034:	233c      	movs	r3, #60	@ 0x3c
 8002036:	001a      	movs	r2, r3
 8002038:	2100      	movs	r1, #0
 800203a:	f004 fa7f 	bl	800653c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800203e:	1d3b      	adds	r3, r7, #4
 8002040:	0018      	movs	r0, r3
 8002042:	2310      	movs	r3, #16
 8002044:	001a      	movs	r2, r3
 8002046:	2100      	movs	r1, #0
 8002048:	f004 fa78 	bl	800653c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800204c:	2380      	movs	r3, #128	@ 0x80
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	0018      	movs	r0, r3
 8002052:	f000 fed3 	bl	8002dfc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002056:	193b      	adds	r3, r7, r4
 8002058:	2202      	movs	r2, #2
 800205a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800205c:	193b      	adds	r3, r7, r4
 800205e:	2280      	movs	r2, #128	@ 0x80
 8002060:	0052      	lsls	r2, r2, #1
 8002062:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002064:	0021      	movs	r1, r4
 8002066:	187b      	adds	r3, r7, r1
 8002068:	2200      	movs	r2, #0
 800206a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800206c:	187b      	adds	r3, r7, r1
 800206e:	2240      	movs	r2, #64	@ 0x40
 8002070:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002072:	187b      	adds	r3, r7, r1
 8002074:	2202      	movs	r2, #2
 8002076:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002078:	187b      	adds	r3, r7, r1
 800207a:	2202      	movs	r2, #2
 800207c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800207e:	187b      	adds	r3, r7, r1
 8002080:	2200      	movs	r2, #0
 8002082:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002084:	187b      	adds	r3, r7, r1
 8002086:	2208      	movs	r2, #8
 8002088:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800208a:	187b      	adds	r3, r7, r1
 800208c:	2280      	movs	r2, #128	@ 0x80
 800208e:	0292      	lsls	r2, r2, #10
 8002090:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002092:	187b      	adds	r3, r7, r1
 8002094:	2280      	movs	r2, #128	@ 0x80
 8002096:	0492      	lsls	r2, r2, #18
 8002098:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800209a:	187b      	adds	r3, r7, r1
 800209c:	2280      	movs	r2, #128	@ 0x80
 800209e:	0592      	lsls	r2, r2, #22
 80020a0:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020a2:	187b      	adds	r3, r7, r1
 80020a4:	0018      	movs	r0, r3
 80020a6:	f000 fef5 	bl	8002e94 <HAL_RCC_OscConfig>
 80020aa:	1e03      	subs	r3, r0, #0
 80020ac:	d001      	beq.n	80020b2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80020ae:	f000 f955 	bl	800235c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020b2:	1d3b      	adds	r3, r7, #4
 80020b4:	2207      	movs	r2, #7
 80020b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020b8:	1d3b      	adds	r3, r7, #4
 80020ba:	2202      	movs	r2, #2
 80020bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020be:	1d3b      	adds	r3, r7, #4
 80020c0:	2200      	movs	r2, #0
 80020c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020c4:	1d3b      	adds	r3, r7, #4
 80020c6:	2200      	movs	r2, #0
 80020c8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020ca:	1d3b      	adds	r3, r7, #4
 80020cc:	2102      	movs	r1, #2
 80020ce:	0018      	movs	r0, r3
 80020d0:	f001 fa40 	bl	8003554 <HAL_RCC_ClockConfig>
 80020d4:	1e03      	subs	r3, r0, #0
 80020d6:	d001      	beq.n	80020dc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80020d8:	f000 f940 	bl	800235c <Error_Handler>
  }
}
 80020dc:	46c0      	nop			@ (mov r8, r8)
 80020de:	46bd      	mov	sp, r7
 80020e0:	b015      	add	sp, #84	@ 0x54
 80020e2:	bd90      	pop	{r4, r7, pc}

080020e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08e      	sub	sp, #56	@ 0x38
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ea:	2328      	movs	r3, #40	@ 0x28
 80020ec:	18fb      	adds	r3, r7, r3
 80020ee:	0018      	movs	r0, r3
 80020f0:	2310      	movs	r3, #16
 80020f2:	001a      	movs	r2, r3
 80020f4:	2100      	movs	r1, #0
 80020f6:	f004 fa21 	bl	800653c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020fa:	231c      	movs	r3, #28
 80020fc:	18fb      	adds	r3, r7, r3
 80020fe:	0018      	movs	r0, r3
 8002100:	230c      	movs	r3, #12
 8002102:	001a      	movs	r2, r3
 8002104:	2100      	movs	r1, #0
 8002106:	f004 fa19 	bl	800653c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800210a:	003b      	movs	r3, r7
 800210c:	0018      	movs	r0, r3
 800210e:	231c      	movs	r3, #28
 8002110:	001a      	movs	r2, r3
 8002112:	2100      	movs	r1, #0
 8002114:	f004 fa12 	bl	800653c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002118:	4b30      	ldr	r3, [pc, #192]	@ (80021dc <MX_TIM2_Init+0xf8>)
 800211a:	2280      	movs	r2, #128	@ 0x80
 800211c:	05d2      	lsls	r2, r2, #23
 800211e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64;
 8002120:	4b2e      	ldr	r3, [pc, #184]	@ (80021dc <MX_TIM2_Init+0xf8>)
 8002122:	2240      	movs	r2, #64	@ 0x40
 8002124:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002126:	4b2d      	ldr	r3, [pc, #180]	@ (80021dc <MX_TIM2_Init+0xf8>)
 8002128:	2200      	movs	r2, #0
 800212a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400;
 800212c:	4b2b      	ldr	r3, [pc, #172]	@ (80021dc <MX_TIM2_Init+0xf8>)
 800212e:	22c8      	movs	r2, #200	@ 0xc8
 8002130:	0052      	lsls	r2, r2, #1
 8002132:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002134:	4b29      	ldr	r3, [pc, #164]	@ (80021dc <MX_TIM2_Init+0xf8>)
 8002136:	2200      	movs	r2, #0
 8002138:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800213a:	4b28      	ldr	r3, [pc, #160]	@ (80021dc <MX_TIM2_Init+0xf8>)
 800213c:	2200      	movs	r2, #0
 800213e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002140:	4b26      	ldr	r3, [pc, #152]	@ (80021dc <MX_TIM2_Init+0xf8>)
 8002142:	0018      	movs	r0, r3
 8002144:	f001 fdec 	bl	8003d20 <HAL_TIM_Base_Init>
 8002148:	1e03      	subs	r3, r0, #0
 800214a:	d001      	beq.n	8002150 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 800214c:	f000 f906 	bl	800235c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002150:	2128      	movs	r1, #40	@ 0x28
 8002152:	187b      	adds	r3, r7, r1
 8002154:	2280      	movs	r2, #128	@ 0x80
 8002156:	0152      	lsls	r2, r2, #5
 8002158:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800215a:	187a      	adds	r2, r7, r1
 800215c:	4b1f      	ldr	r3, [pc, #124]	@ (80021dc <MX_TIM2_Init+0xf8>)
 800215e:	0011      	movs	r1, r2
 8002160:	0018      	movs	r0, r3
 8002162:	f002 f905 	bl	8004370 <HAL_TIM_ConfigClockSource>
 8002166:	1e03      	subs	r3, r0, #0
 8002168:	d001      	beq.n	800216e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800216a:	f000 f8f7 	bl	800235c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800216e:	4b1b      	ldr	r3, [pc, #108]	@ (80021dc <MX_TIM2_Init+0xf8>)
 8002170:	0018      	movs	r0, r3
 8002172:	f001 fe87 	bl	8003e84 <HAL_TIM_PWM_Init>
 8002176:	1e03      	subs	r3, r0, #0
 8002178:	d001      	beq.n	800217e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800217a:	f000 f8ef 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800217e:	211c      	movs	r1, #28
 8002180:	187b      	adds	r3, r7, r1
 8002182:	2200      	movs	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002186:	187b      	adds	r3, r7, r1
 8002188:	2200      	movs	r2, #0
 800218a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800218c:	187a      	adds	r2, r7, r1
 800218e:	4b13      	ldr	r3, [pc, #76]	@ (80021dc <MX_TIM2_Init+0xf8>)
 8002190:	0011      	movs	r1, r2
 8002192:	0018      	movs	r0, r3
 8002194:	f002 fdde 	bl	8004d54 <HAL_TIMEx_MasterConfigSynchronization>
 8002198:	1e03      	subs	r3, r0, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 800219c:	f000 f8de 	bl	800235c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021a0:	003b      	movs	r3, r7
 80021a2:	2260      	movs	r2, #96	@ 0x60
 80021a4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80021a6:	003b      	movs	r3, r7
 80021a8:	2200      	movs	r2, #0
 80021aa:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ac:	003b      	movs	r3, r7
 80021ae:	2200      	movs	r2, #0
 80021b0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021b2:	003b      	movs	r3, r7
 80021b4:	2200      	movs	r2, #0
 80021b6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021b8:	0039      	movs	r1, r7
 80021ba:	4b08      	ldr	r3, [pc, #32]	@ (80021dc <MX_TIM2_Init+0xf8>)
 80021bc:	2204      	movs	r2, #4
 80021be:	0018      	movs	r0, r3
 80021c0:	f001 ffb0 	bl	8004124 <HAL_TIM_PWM_ConfigChannel>
 80021c4:	1e03      	subs	r3, r0, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 80021c8:	f000 f8c8 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80021cc:	4b03      	ldr	r3, [pc, #12]	@ (80021dc <MX_TIM2_Init+0xf8>)
 80021ce:	0018      	movs	r0, r3
 80021d0:	f000 f90e 	bl	80023f0 <HAL_TIM_MspPostInit>

}
 80021d4:	46c0      	nop			@ (mov r8, r8)
 80021d6:	46bd      	mov	sp, r7
 80021d8:	b00e      	add	sp, #56	@ 0x38
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	20000ce8 	.word	0x20000ce8

080021e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021e4:	4b23      	ldr	r3, [pc, #140]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 80021e6:	4a24      	ldr	r2, [pc, #144]	@ (8002278 <MX_USART2_UART_Init+0x98>)
 80021e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021ea:	4b22      	ldr	r3, [pc, #136]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 80021ec:	22e1      	movs	r2, #225	@ 0xe1
 80021ee:	0252      	lsls	r2, r2, #9
 80021f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021f2:	4b20      	ldr	r3, [pc, #128]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 8002200:	2200      	movs	r2, #0
 8002202:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002204:	4b1b      	ldr	r3, [pc, #108]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 8002206:	220c      	movs	r2, #12
 8002208:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800220a:	4b1a      	ldr	r3, [pc, #104]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 800220c:	2200      	movs	r2, #0
 800220e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002210:	4b18      	ldr	r3, [pc, #96]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 8002212:	2200      	movs	r2, #0
 8002214:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002216:	4b17      	ldr	r3, [pc, #92]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 8002218:	2200      	movs	r2, #0
 800221a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800221c:	4b15      	ldr	r3, [pc, #84]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 800221e:	2200      	movs	r2, #0
 8002220:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002222:	4b14      	ldr	r3, [pc, #80]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 8002224:	2200      	movs	r2, #0
 8002226:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002228:	4b12      	ldr	r3, [pc, #72]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 800222a:	0018      	movs	r0, r3
 800222c:	f002 fe08 	bl	8004e40 <HAL_UART_Init>
 8002230:	1e03      	subs	r3, r0, #0
 8002232:	d001      	beq.n	8002238 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002234:	f000 f892 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002238:	4b0e      	ldr	r3, [pc, #56]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 800223a:	2100      	movs	r1, #0
 800223c:	0018      	movs	r0, r3
 800223e:	f004 f89d 	bl	800637c <HAL_UARTEx_SetTxFifoThreshold>
 8002242:	1e03      	subs	r3, r0, #0
 8002244:	d001      	beq.n	800224a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002246:	f000 f889 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800224a:	4b0a      	ldr	r3, [pc, #40]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 800224c:	2100      	movs	r1, #0
 800224e:	0018      	movs	r0, r3
 8002250:	f004 f8d4 	bl	80063fc <HAL_UARTEx_SetRxFifoThreshold>
 8002254:	1e03      	subs	r3, r0, #0
 8002256:	d001      	beq.n	800225c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002258:	f000 f880 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800225c:	4b05      	ldr	r3, [pc, #20]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 800225e:	0018      	movs	r0, r3
 8002260:	f004 f852 	bl	8006308 <HAL_UARTEx_DisableFifoMode>
 8002264:	1e03      	subs	r3, r0, #0
 8002266:	d001      	beq.n	800226c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002268:	f000 f878 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800226c:	46c0      	nop			@ (mov r8, r8)
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	46c0      	nop			@ (mov r8, r8)
 8002274:	20000d34 	.word	0x20000d34
 8002278:	40004400 	.word	0x40004400

0800227c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800227c:	b590      	push	{r4, r7, lr}
 800227e:	b089      	sub	sp, #36	@ 0x24
 8002280:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002282:	240c      	movs	r4, #12
 8002284:	193b      	adds	r3, r7, r4
 8002286:	0018      	movs	r0, r3
 8002288:	2314      	movs	r3, #20
 800228a:	001a      	movs	r2, r3
 800228c:	2100      	movs	r1, #0
 800228e:	f004 f955 	bl	800653c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002292:	4b30      	ldr	r3, [pc, #192]	@ (8002354 <MX_GPIO_Init+0xd8>)
 8002294:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002296:	4b2f      	ldr	r3, [pc, #188]	@ (8002354 <MX_GPIO_Init+0xd8>)
 8002298:	2120      	movs	r1, #32
 800229a:	430a      	orrs	r2, r1
 800229c:	635a      	str	r2, [r3, #52]	@ 0x34
 800229e:	4b2d      	ldr	r3, [pc, #180]	@ (8002354 <MX_GPIO_Init+0xd8>)
 80022a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022a2:	2220      	movs	r2, #32
 80022a4:	4013      	ands	r3, r2
 80022a6:	60bb      	str	r3, [r7, #8]
 80022a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002354 <MX_GPIO_Init+0xd8>)
 80022ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022ae:	4b29      	ldr	r3, [pc, #164]	@ (8002354 <MX_GPIO_Init+0xd8>)
 80022b0:	2101      	movs	r1, #1
 80022b2:	430a      	orrs	r2, r1
 80022b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80022b6:	4b27      	ldr	r3, [pc, #156]	@ (8002354 <MX_GPIO_Init+0xd8>)
 80022b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ba:	2201      	movs	r2, #1
 80022bc:	4013      	ands	r3, r2
 80022be:	607b      	str	r3, [r7, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c2:	4b24      	ldr	r3, [pc, #144]	@ (8002354 <MX_GPIO_Init+0xd8>)
 80022c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022c6:	4b23      	ldr	r3, [pc, #140]	@ (8002354 <MX_GPIO_Init+0xd8>)
 80022c8:	2102      	movs	r1, #2
 80022ca:	430a      	orrs	r2, r1
 80022cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80022ce:	4b21      	ldr	r3, [pc, #132]	@ (8002354 <MX_GPIO_Init+0xd8>)
 80022d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022d2:	2202      	movs	r2, #2
 80022d4:	4013      	ands	r3, r2
 80022d6:	603b      	str	r3, [r7, #0]
 80022d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80022da:	4b1f      	ldr	r3, [pc, #124]	@ (8002358 <MX_GPIO_Init+0xdc>)
 80022dc:	2200      	movs	r2, #0
 80022de:	2140      	movs	r1, #64	@ 0x40
 80022e0:	0018      	movs	r0, r3
 80022e2:	f000 fd6e 	bl	8002dc2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80022e6:	193b      	adds	r3, r7, r4
 80022e8:	2212      	movs	r2, #18
 80022ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ec:	193b      	adds	r3, r7, r4
 80022ee:	2200      	movs	r2, #0
 80022f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	193b      	adds	r3, r7, r4
 80022f4:	2200      	movs	r2, #0
 80022f6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f8:	193a      	adds	r2, r7, r4
 80022fa:	23a0      	movs	r3, #160	@ 0xa0
 80022fc:	05db      	lsls	r3, r3, #23
 80022fe:	0011      	movs	r1, r2
 8002300:	0018      	movs	r0, r3
 8002302:	f000 fbd5 	bl	8002ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002306:	193b      	adds	r3, r7, r4
 8002308:	2202      	movs	r2, #2
 800230a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800230c:	193b      	adds	r3, r7, r4
 800230e:	2200      	movs	r2, #0
 8002310:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	193b      	adds	r3, r7, r4
 8002314:	2200      	movs	r2, #0
 8002316:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002318:	193b      	adds	r3, r7, r4
 800231a:	4a0f      	ldr	r2, [pc, #60]	@ (8002358 <MX_GPIO_Init+0xdc>)
 800231c:	0019      	movs	r1, r3
 800231e:	0010      	movs	r0, r2
 8002320:	f000 fbc6 	bl	8002ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002324:	0021      	movs	r1, r4
 8002326:	187b      	adds	r3, r7, r1
 8002328:	2240      	movs	r2, #64	@ 0x40
 800232a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800232c:	187b      	adds	r3, r7, r1
 800232e:	2201      	movs	r2, #1
 8002330:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	187b      	adds	r3, r7, r1
 8002334:	2200      	movs	r2, #0
 8002336:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002338:	187b      	adds	r3, r7, r1
 800233a:	2200      	movs	r2, #0
 800233c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233e:	187b      	adds	r3, r7, r1
 8002340:	4a05      	ldr	r2, [pc, #20]	@ (8002358 <MX_GPIO_Init+0xdc>)
 8002342:	0019      	movs	r1, r3
 8002344:	0010      	movs	r0, r2
 8002346:	f000 fbb3 	bl	8002ab0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800234a:	46c0      	nop			@ (mov r8, r8)
 800234c:	46bd      	mov	sp, r7
 800234e:	b009      	add	sp, #36	@ 0x24
 8002350:	bd90      	pop	{r4, r7, pc}
 8002352:	46c0      	nop			@ (mov r8, r8)
 8002354:	40021000 	.word	0x40021000
 8002358:	50000400 	.word	0x50000400

0800235c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002360:	b672      	cpsid	i
}
 8002362:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002364:	46c0      	nop			@ (mov r8, r8)
 8002366:	e7fd      	b.n	8002364 <Error_Handler+0x8>

08002368 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800236e:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <HAL_MspInit+0x4c>)
 8002370:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002372:	4b10      	ldr	r3, [pc, #64]	@ (80023b4 <HAL_MspInit+0x4c>)
 8002374:	2101      	movs	r1, #1
 8002376:	430a      	orrs	r2, r1
 8002378:	641a      	str	r2, [r3, #64]	@ 0x40
 800237a:	4b0e      	ldr	r3, [pc, #56]	@ (80023b4 <HAL_MspInit+0x4c>)
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	2201      	movs	r2, #1
 8002380:	4013      	ands	r3, r2
 8002382:	607b      	str	r3, [r7, #4]
 8002384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002386:	4b0b      	ldr	r3, [pc, #44]	@ (80023b4 <HAL_MspInit+0x4c>)
 8002388:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800238a:	4b0a      	ldr	r3, [pc, #40]	@ (80023b4 <HAL_MspInit+0x4c>)
 800238c:	2180      	movs	r1, #128	@ 0x80
 800238e:	0549      	lsls	r1, r1, #21
 8002390:	430a      	orrs	r2, r1
 8002392:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002394:	4b07      	ldr	r3, [pc, #28]	@ (80023b4 <HAL_MspInit+0x4c>)
 8002396:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002398:	2380      	movs	r3, #128	@ 0x80
 800239a:	055b      	lsls	r3, r3, #21
 800239c:	4013      	ands	r3, r2
 800239e:	603b      	str	r3, [r7, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80023a2:	23c0      	movs	r3, #192	@ 0xc0
 80023a4:	00db      	lsls	r3, r3, #3
 80023a6:	0018      	movs	r0, r3
 80023a8:	f000 f9c6 	bl	8002738 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ac:	46c0      	nop			@ (mov r8, r8)
 80023ae:	46bd      	mov	sp, r7
 80023b0:	b002      	add	sp, #8
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40021000 	.word	0x40021000

080023b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	2380      	movs	r3, #128	@ 0x80
 80023c6:	05db      	lsls	r3, r3, #23
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d10b      	bne.n	80023e4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023cc:	4b07      	ldr	r3, [pc, #28]	@ (80023ec <HAL_TIM_Base_MspInit+0x34>)
 80023ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023d0:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <HAL_TIM_Base_MspInit+0x34>)
 80023d2:	2101      	movs	r1, #1
 80023d4:	430a      	orrs	r2, r1
 80023d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80023d8:	4b04      	ldr	r3, [pc, #16]	@ (80023ec <HAL_TIM_Base_MspInit+0x34>)
 80023da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023dc:	2201      	movs	r2, #1
 80023de:	4013      	ands	r3, r2
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80023e4:	46c0      	nop			@ (mov r8, r8)
 80023e6:	46bd      	mov	sp, r7
 80023e8:	b004      	add	sp, #16
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	40021000 	.word	0x40021000

080023f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023f0:	b590      	push	{r4, r7, lr}
 80023f2:	b089      	sub	sp, #36	@ 0x24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f8:	240c      	movs	r4, #12
 80023fa:	193b      	adds	r3, r7, r4
 80023fc:	0018      	movs	r0, r3
 80023fe:	2314      	movs	r3, #20
 8002400:	001a      	movs	r2, r3
 8002402:	2100      	movs	r1, #0
 8002404:	f004 f89a 	bl	800653c <memset>
  if(htim->Instance==TIM2)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	2380      	movs	r3, #128	@ 0x80
 800240e:	05db      	lsls	r3, r3, #23
 8002410:	429a      	cmp	r2, r3
 8002412:	d121      	bne.n	8002458 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002414:	4b12      	ldr	r3, [pc, #72]	@ (8002460 <HAL_TIM_MspPostInit+0x70>)
 8002416:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002418:	4b11      	ldr	r3, [pc, #68]	@ (8002460 <HAL_TIM_MspPostInit+0x70>)
 800241a:	2102      	movs	r1, #2
 800241c:	430a      	orrs	r2, r1
 800241e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002420:	4b0f      	ldr	r3, [pc, #60]	@ (8002460 <HAL_TIM_MspPostInit+0x70>)
 8002422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002424:	2202      	movs	r2, #2
 8002426:	4013      	ands	r3, r2
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800242c:	0021      	movs	r1, r4
 800242e:	187b      	adds	r3, r7, r1
 8002430:	2208      	movs	r2, #8
 8002432:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002434:	187b      	adds	r3, r7, r1
 8002436:	2202      	movs	r2, #2
 8002438:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243a:	187b      	adds	r3, r7, r1
 800243c:	2200      	movs	r2, #0
 800243e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002440:	187b      	adds	r3, r7, r1
 8002442:	2200      	movs	r2, #0
 8002444:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002446:	187b      	adds	r3, r7, r1
 8002448:	2202      	movs	r2, #2
 800244a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800244c:	187b      	adds	r3, r7, r1
 800244e:	4a05      	ldr	r2, [pc, #20]	@ (8002464 <HAL_TIM_MspPostInit+0x74>)
 8002450:	0019      	movs	r1, r3
 8002452:	0010      	movs	r0, r2
 8002454:	f000 fb2c 	bl	8002ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002458:	46c0      	nop			@ (mov r8, r8)
 800245a:	46bd      	mov	sp, r7
 800245c:	b009      	add	sp, #36	@ 0x24
 800245e:	bd90      	pop	{r4, r7, pc}
 8002460:	40021000 	.word	0x40021000
 8002464:	50000400 	.word	0x50000400

08002468 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002468:	b590      	push	{r4, r7, lr}
 800246a:	b09d      	sub	sp, #116	@ 0x74
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002470:	235c      	movs	r3, #92	@ 0x5c
 8002472:	18fb      	adds	r3, r7, r3
 8002474:	0018      	movs	r0, r3
 8002476:	2314      	movs	r3, #20
 8002478:	001a      	movs	r2, r3
 800247a:	2100      	movs	r1, #0
 800247c:	f004 f85e 	bl	800653c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002480:	2410      	movs	r4, #16
 8002482:	193b      	adds	r3, r7, r4
 8002484:	0018      	movs	r0, r3
 8002486:	234c      	movs	r3, #76	@ 0x4c
 8002488:	001a      	movs	r2, r3
 800248a:	2100      	movs	r1, #0
 800248c:	f004 f856 	bl	800653c <memset>
  if(huart->Instance==USART2)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a26      	ldr	r2, [pc, #152]	@ (8002530 <HAL_UART_MspInit+0xc8>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d146      	bne.n	8002528 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800249a:	193b      	adds	r3, r7, r4
 800249c:	2202      	movs	r2, #2
 800249e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80024a0:	193b      	adds	r3, r7, r4
 80024a2:	2200      	movs	r2, #0
 80024a4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024a6:	193b      	adds	r3, r7, r4
 80024a8:	0018      	movs	r0, r3
 80024aa:	f001 f9fd 	bl	80038a8 <HAL_RCCEx_PeriphCLKConfig>
 80024ae:	1e03      	subs	r3, r0, #0
 80024b0:	d001      	beq.n	80024b6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80024b2:	f7ff ff53 	bl	800235c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80024b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002534 <HAL_UART_MspInit+0xcc>)
 80024b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002534 <HAL_UART_MspInit+0xcc>)
 80024bc:	2180      	movs	r1, #128	@ 0x80
 80024be:	0289      	lsls	r1, r1, #10
 80024c0:	430a      	orrs	r2, r1
 80024c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80024c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002534 <HAL_UART_MspInit+0xcc>)
 80024c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024c8:	2380      	movs	r3, #128	@ 0x80
 80024ca:	029b      	lsls	r3, r3, #10
 80024cc:	4013      	ands	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d2:	4b18      	ldr	r3, [pc, #96]	@ (8002534 <HAL_UART_MspInit+0xcc>)
 80024d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024d6:	4b17      	ldr	r3, [pc, #92]	@ (8002534 <HAL_UART_MspInit+0xcc>)
 80024d8:	2101      	movs	r1, #1
 80024da:	430a      	orrs	r2, r1
 80024dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80024de:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <HAL_UART_MspInit+0xcc>)
 80024e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024e2:	2201      	movs	r2, #1
 80024e4:	4013      	ands	r3, r2
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80024ea:	215c      	movs	r1, #92	@ 0x5c
 80024ec:	187b      	adds	r3, r7, r1
 80024ee:	220c      	movs	r2, #12
 80024f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	187b      	adds	r3, r7, r1
 80024f4:	2202      	movs	r2, #2
 80024f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f8:	187b      	adds	r3, r7, r1
 80024fa:	2200      	movs	r2, #0
 80024fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fe:	187b      	adds	r3, r7, r1
 8002500:	2200      	movs	r2, #0
 8002502:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002504:	187b      	adds	r3, r7, r1
 8002506:	2201      	movs	r2, #1
 8002508:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800250a:	187a      	adds	r2, r7, r1
 800250c:	23a0      	movs	r3, #160	@ 0xa0
 800250e:	05db      	lsls	r3, r3, #23
 8002510:	0011      	movs	r1, r2
 8002512:	0018      	movs	r0, r3
 8002514:	f000 facc 	bl	8002ab0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 8002518:	2200      	movs	r2, #0
 800251a:	2100      	movs	r1, #0
 800251c:	201c      	movs	r0, #28
 800251e:	f000 f9cd 	bl	80028bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 8002522:	201c      	movs	r0, #28
 8002524:	f000 f9df 	bl	80028e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002528:	46c0      	nop			@ (mov r8, r8)
 800252a:	46bd      	mov	sp, r7
 800252c:	b01d      	add	sp, #116	@ 0x74
 800252e:	bd90      	pop	{r4, r7, pc}
 8002530:	40004400 	.word	0x40004400
 8002534:	40021000 	.word	0x40021000

08002538 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800253c:	46c0      	nop			@ (mov r8, r8)
 800253e:	e7fd      	b.n	800253c <NMI_Handler+0x4>

08002540 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002544:	46c0      	nop			@ (mov r8, r8)
 8002546:	e7fd      	b.n	8002544 <HardFault_Handler+0x4>

08002548 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800254c:	46c0      	nop			@ (mov r8, r8)
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002556:	46c0      	nop			@ (mov r8, r8)
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002560:	f000 f8aa 	bl	80026b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002564:	46c0      	nop			@ (mov r8, r8)
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
	...

0800256c <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002570:	4b03      	ldr	r3, [pc, #12]	@ (8002580 <USART2_LPUART2_IRQHandler+0x14>)
 8002572:	0018      	movs	r0, r3
 8002574:	f002 fda0 	bl	80050b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 8002578:	46c0      	nop			@ (mov r8, r8)
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	46c0      	nop			@ (mov r8, r8)
 8002580:	20000d34 	.word	0x20000d34

08002584 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002588:	46c0      	nop			@ (mov r8, r8)
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002590:	480d      	ldr	r0, [pc, #52]	@ (80025c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002592:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002594:	f7ff fff6 	bl	8002584 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002598:	480c      	ldr	r0, [pc, #48]	@ (80025cc <LoopForever+0x6>)
  ldr r1, =_edata
 800259a:	490d      	ldr	r1, [pc, #52]	@ (80025d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800259c:	4a0d      	ldr	r2, [pc, #52]	@ (80025d4 <LoopForever+0xe>)
  movs r3, #0
 800259e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025a0:	e002      	b.n	80025a8 <LoopCopyDataInit>

080025a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025a6:	3304      	adds	r3, #4

080025a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025ac:	d3f9      	bcc.n	80025a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ae:	4a0a      	ldr	r2, [pc, #40]	@ (80025d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80025b0:	4c0a      	ldr	r4, [pc, #40]	@ (80025dc <LoopForever+0x16>)
  movs r3, #0
 80025b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025b4:	e001      	b.n	80025ba <LoopFillZerobss>

080025b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025b8:	3204      	adds	r2, #4

080025ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025bc:	d3fb      	bcc.n	80025b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80025be:	f003 ffc5 	bl	800654c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80025c2:	f7ff fc69 	bl	8001e98 <main>

080025c6 <LoopForever>:

LoopForever:
  b LoopForever
 80025c6:	e7fe      	b.n	80025c6 <LoopForever>
  ldr   r0, =_estack
 80025c8:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80025cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025d0:	20000ccc 	.word	0x20000ccc
  ldr r2, =_sidata
 80025d4:	0800680c 	.word	0x0800680c
  ldr r2, =_sbss
 80025d8:	20000ccc 	.word	0x20000ccc
  ldr r4, =_ebss
 80025dc:	20000dcc 	.word	0x20000dcc

080025e0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025e0:	e7fe      	b.n	80025e0 <ADC1_COMP_IRQHandler>
	...

080025e4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80025ea:	1dfb      	adds	r3, r7, #7
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002620 <HAL_Init+0x3c>)
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002620 <HAL_Init+0x3c>)
 80025f6:	2180      	movs	r1, #128	@ 0x80
 80025f8:	0049      	lsls	r1, r1, #1
 80025fa:	430a      	orrs	r2, r1
 80025fc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025fe:	2003      	movs	r0, #3
 8002600:	f000 f810 	bl	8002624 <HAL_InitTick>
 8002604:	1e03      	subs	r3, r0, #0
 8002606:	d003      	beq.n	8002610 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002608:	1dfb      	adds	r3, r7, #7
 800260a:	2201      	movs	r2, #1
 800260c:	701a      	strb	r2, [r3, #0]
 800260e:	e001      	b.n	8002614 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002610:	f7ff feaa 	bl	8002368 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002614:	1dfb      	adds	r3, r7, #7
 8002616:	781b      	ldrb	r3, [r3, #0]
}
 8002618:	0018      	movs	r0, r3
 800261a:	46bd      	mov	sp, r7
 800261c:	b002      	add	sp, #8
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40022000 	.word	0x40022000

08002624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002624:	b590      	push	{r4, r7, lr}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800262c:	230f      	movs	r3, #15
 800262e:	18fb      	adds	r3, r7, r3
 8002630:	2200      	movs	r2, #0
 8002632:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002634:	4b1d      	ldr	r3, [pc, #116]	@ (80026ac <HAL_InitTick+0x88>)
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d02b      	beq.n	8002694 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800263c:	4b1c      	ldr	r3, [pc, #112]	@ (80026b0 <HAL_InitTick+0x8c>)
 800263e:	681c      	ldr	r4, [r3, #0]
 8002640:	4b1a      	ldr	r3, [pc, #104]	@ (80026ac <HAL_InitTick+0x88>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	0019      	movs	r1, r3
 8002646:	23fa      	movs	r3, #250	@ 0xfa
 8002648:	0098      	lsls	r0, r3, #2
 800264a:	f7fd fd5b 	bl	8000104 <__udivsi3>
 800264e:	0003      	movs	r3, r0
 8002650:	0019      	movs	r1, r3
 8002652:	0020      	movs	r0, r4
 8002654:	f7fd fd56 	bl	8000104 <__udivsi3>
 8002658:	0003      	movs	r3, r0
 800265a:	0018      	movs	r0, r3
 800265c:	f000 f953 	bl	8002906 <HAL_SYSTICK_Config>
 8002660:	1e03      	subs	r3, r0, #0
 8002662:	d112      	bne.n	800268a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b03      	cmp	r3, #3
 8002668:	d80a      	bhi.n	8002680 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	2301      	movs	r3, #1
 800266e:	425b      	negs	r3, r3
 8002670:	2200      	movs	r2, #0
 8002672:	0018      	movs	r0, r3
 8002674:	f000 f922 	bl	80028bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002678:	4b0e      	ldr	r3, [pc, #56]	@ (80026b4 <HAL_InitTick+0x90>)
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	e00d      	b.n	800269c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002680:	230f      	movs	r3, #15
 8002682:	18fb      	adds	r3, r7, r3
 8002684:	2201      	movs	r2, #1
 8002686:	701a      	strb	r2, [r3, #0]
 8002688:	e008      	b.n	800269c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800268a:	230f      	movs	r3, #15
 800268c:	18fb      	adds	r3, r7, r3
 800268e:	2201      	movs	r2, #1
 8002690:	701a      	strb	r2, [r3, #0]
 8002692:	e003      	b.n	800269c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002694:	230f      	movs	r3, #15
 8002696:	18fb      	adds	r3, r7, r3
 8002698:	2201      	movs	r2, #1
 800269a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800269c:	230f      	movs	r3, #15
 800269e:	18fb      	adds	r3, r7, r3
 80026a0:	781b      	ldrb	r3, [r3, #0]
}
 80026a2:	0018      	movs	r0, r3
 80026a4:	46bd      	mov	sp, r7
 80026a6:	b005      	add	sp, #20
 80026a8:	bd90      	pop	{r4, r7, pc}
 80026aa:	46c0      	nop			@ (mov r8, r8)
 80026ac:	20000cc8 	.word	0x20000cc8
 80026b0:	20000cc0 	.word	0x20000cc0
 80026b4:	20000cc4 	.word	0x20000cc4

080026b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026bc:	4b05      	ldr	r3, [pc, #20]	@ (80026d4 <HAL_IncTick+0x1c>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	001a      	movs	r2, r3
 80026c2:	4b05      	ldr	r3, [pc, #20]	@ (80026d8 <HAL_IncTick+0x20>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	18d2      	adds	r2, r2, r3
 80026c8:	4b03      	ldr	r3, [pc, #12]	@ (80026d8 <HAL_IncTick+0x20>)
 80026ca:	601a      	str	r2, [r3, #0]
}
 80026cc:	46c0      	nop			@ (mov r8, r8)
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	46c0      	nop			@ (mov r8, r8)
 80026d4:	20000cc8 	.word	0x20000cc8
 80026d8:	20000dc8 	.word	0x20000dc8

080026dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  return uwTick;
 80026e0:	4b02      	ldr	r3, [pc, #8]	@ (80026ec <HAL_GetTick+0x10>)
 80026e2:	681b      	ldr	r3, [r3, #0]
}
 80026e4:	0018      	movs	r0, r3
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	46c0      	nop			@ (mov r8, r8)
 80026ec:	20000dc8 	.word	0x20000dc8

080026f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026f8:	f7ff fff0 	bl	80026dc <HAL_GetTick>
 80026fc:	0003      	movs	r3, r0
 80026fe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	3301      	adds	r3, #1
 8002708:	d005      	beq.n	8002716 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800270a:	4b0a      	ldr	r3, [pc, #40]	@ (8002734 <HAL_Delay+0x44>)
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	001a      	movs	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	189b      	adds	r3, r3, r2
 8002714:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002716:	46c0      	nop			@ (mov r8, r8)
 8002718:	f7ff ffe0 	bl	80026dc <HAL_GetTick>
 800271c:	0002      	movs	r2, r0
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	68fa      	ldr	r2, [r7, #12]
 8002724:	429a      	cmp	r2, r3
 8002726:	d8f7      	bhi.n	8002718 <HAL_Delay+0x28>
  {
  }
}
 8002728:	46c0      	nop			@ (mov r8, r8)
 800272a:	46c0      	nop			@ (mov r8, r8)
 800272c:	46bd      	mov	sp, r7
 800272e:	b004      	add	sp, #16
 8002730:	bd80      	pop	{r7, pc}
 8002732:	46c0      	nop			@ (mov r8, r8)
 8002734:	20000cc8 	.word	0x20000cc8

08002738 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a06      	ldr	r2, [pc, #24]	@ (8002760 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8002746:	4013      	ands	r3, r2
 8002748:	0019      	movs	r1, r3
 800274a:	4b04      	ldr	r3, [pc, #16]	@ (800275c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	430a      	orrs	r2, r1
 8002750:	601a      	str	r2, [r3, #0]
}
 8002752:	46c0      	nop			@ (mov r8, r8)
 8002754:	46bd      	mov	sp, r7
 8002756:	b002      	add	sp, #8
 8002758:	bd80      	pop	{r7, pc}
 800275a:	46c0      	nop			@ (mov r8, r8)
 800275c:	40010000 	.word	0x40010000
 8002760:	fffff9ff 	.word	0xfffff9ff

08002764 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	0002      	movs	r2, r0
 800276c:	1dfb      	adds	r3, r7, #7
 800276e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002770:	1dfb      	adds	r3, r7, #7
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2b7f      	cmp	r3, #127	@ 0x7f
 8002776:	d809      	bhi.n	800278c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002778:	1dfb      	adds	r3, r7, #7
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	001a      	movs	r2, r3
 800277e:	231f      	movs	r3, #31
 8002780:	401a      	ands	r2, r3
 8002782:	4b04      	ldr	r3, [pc, #16]	@ (8002794 <__NVIC_EnableIRQ+0x30>)
 8002784:	2101      	movs	r1, #1
 8002786:	4091      	lsls	r1, r2
 8002788:	000a      	movs	r2, r1
 800278a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800278c:	46c0      	nop			@ (mov r8, r8)
 800278e:	46bd      	mov	sp, r7
 8002790:	b002      	add	sp, #8
 8002792:	bd80      	pop	{r7, pc}
 8002794:	e000e100 	.word	0xe000e100

08002798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002798:	b590      	push	{r4, r7, lr}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	0002      	movs	r2, r0
 80027a0:	6039      	str	r1, [r7, #0]
 80027a2:	1dfb      	adds	r3, r7, #7
 80027a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80027a6:	1dfb      	adds	r3, r7, #7
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80027ac:	d828      	bhi.n	8002800 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027ae:	4a2f      	ldr	r2, [pc, #188]	@ (800286c <__NVIC_SetPriority+0xd4>)
 80027b0:	1dfb      	adds	r3, r7, #7
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	b25b      	sxtb	r3, r3
 80027b6:	089b      	lsrs	r3, r3, #2
 80027b8:	33c0      	adds	r3, #192	@ 0xc0
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	589b      	ldr	r3, [r3, r2]
 80027be:	1dfa      	adds	r2, r7, #7
 80027c0:	7812      	ldrb	r2, [r2, #0]
 80027c2:	0011      	movs	r1, r2
 80027c4:	2203      	movs	r2, #3
 80027c6:	400a      	ands	r2, r1
 80027c8:	00d2      	lsls	r2, r2, #3
 80027ca:	21ff      	movs	r1, #255	@ 0xff
 80027cc:	4091      	lsls	r1, r2
 80027ce:	000a      	movs	r2, r1
 80027d0:	43d2      	mvns	r2, r2
 80027d2:	401a      	ands	r2, r3
 80027d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	019b      	lsls	r3, r3, #6
 80027da:	22ff      	movs	r2, #255	@ 0xff
 80027dc:	401a      	ands	r2, r3
 80027de:	1dfb      	adds	r3, r7, #7
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	0018      	movs	r0, r3
 80027e4:	2303      	movs	r3, #3
 80027e6:	4003      	ands	r3, r0
 80027e8:	00db      	lsls	r3, r3, #3
 80027ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027ec:	481f      	ldr	r0, [pc, #124]	@ (800286c <__NVIC_SetPriority+0xd4>)
 80027ee:	1dfb      	adds	r3, r7, #7
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	b25b      	sxtb	r3, r3
 80027f4:	089b      	lsrs	r3, r3, #2
 80027f6:	430a      	orrs	r2, r1
 80027f8:	33c0      	adds	r3, #192	@ 0xc0
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80027fe:	e031      	b.n	8002864 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002800:	4a1b      	ldr	r2, [pc, #108]	@ (8002870 <__NVIC_SetPriority+0xd8>)
 8002802:	1dfb      	adds	r3, r7, #7
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	0019      	movs	r1, r3
 8002808:	230f      	movs	r3, #15
 800280a:	400b      	ands	r3, r1
 800280c:	3b08      	subs	r3, #8
 800280e:	089b      	lsrs	r3, r3, #2
 8002810:	3306      	adds	r3, #6
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	18d3      	adds	r3, r2, r3
 8002816:	3304      	adds	r3, #4
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	1dfa      	adds	r2, r7, #7
 800281c:	7812      	ldrb	r2, [r2, #0]
 800281e:	0011      	movs	r1, r2
 8002820:	2203      	movs	r2, #3
 8002822:	400a      	ands	r2, r1
 8002824:	00d2      	lsls	r2, r2, #3
 8002826:	21ff      	movs	r1, #255	@ 0xff
 8002828:	4091      	lsls	r1, r2
 800282a:	000a      	movs	r2, r1
 800282c:	43d2      	mvns	r2, r2
 800282e:	401a      	ands	r2, r3
 8002830:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	019b      	lsls	r3, r3, #6
 8002836:	22ff      	movs	r2, #255	@ 0xff
 8002838:	401a      	ands	r2, r3
 800283a:	1dfb      	adds	r3, r7, #7
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	0018      	movs	r0, r3
 8002840:	2303      	movs	r3, #3
 8002842:	4003      	ands	r3, r0
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002848:	4809      	ldr	r0, [pc, #36]	@ (8002870 <__NVIC_SetPriority+0xd8>)
 800284a:	1dfb      	adds	r3, r7, #7
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	001c      	movs	r4, r3
 8002850:	230f      	movs	r3, #15
 8002852:	4023      	ands	r3, r4
 8002854:	3b08      	subs	r3, #8
 8002856:	089b      	lsrs	r3, r3, #2
 8002858:	430a      	orrs	r2, r1
 800285a:	3306      	adds	r3, #6
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	18c3      	adds	r3, r0, r3
 8002860:	3304      	adds	r3, #4
 8002862:	601a      	str	r2, [r3, #0]
}
 8002864:	46c0      	nop			@ (mov r8, r8)
 8002866:	46bd      	mov	sp, r7
 8002868:	b003      	add	sp, #12
 800286a:	bd90      	pop	{r4, r7, pc}
 800286c:	e000e100 	.word	0xe000e100
 8002870:	e000ed00 	.word	0xe000ed00

08002874 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	1e5a      	subs	r2, r3, #1
 8002880:	2380      	movs	r3, #128	@ 0x80
 8002882:	045b      	lsls	r3, r3, #17
 8002884:	429a      	cmp	r2, r3
 8002886:	d301      	bcc.n	800288c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002888:	2301      	movs	r3, #1
 800288a:	e010      	b.n	80028ae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800288c:	4b0a      	ldr	r3, [pc, #40]	@ (80028b8 <SysTick_Config+0x44>)
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	3a01      	subs	r2, #1
 8002892:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002894:	2301      	movs	r3, #1
 8002896:	425b      	negs	r3, r3
 8002898:	2103      	movs	r1, #3
 800289a:	0018      	movs	r0, r3
 800289c:	f7ff ff7c 	bl	8002798 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028a0:	4b05      	ldr	r3, [pc, #20]	@ (80028b8 <SysTick_Config+0x44>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028a6:	4b04      	ldr	r3, [pc, #16]	@ (80028b8 <SysTick_Config+0x44>)
 80028a8:	2207      	movs	r2, #7
 80028aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	0018      	movs	r0, r3
 80028b0:	46bd      	mov	sp, r7
 80028b2:	b002      	add	sp, #8
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	46c0      	nop			@ (mov r8, r8)
 80028b8:	e000e010 	.word	0xe000e010

080028bc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60b9      	str	r1, [r7, #8]
 80028c4:	607a      	str	r2, [r7, #4]
 80028c6:	210f      	movs	r1, #15
 80028c8:	187b      	adds	r3, r7, r1
 80028ca:	1c02      	adds	r2, r0, #0
 80028cc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80028ce:	68ba      	ldr	r2, [r7, #8]
 80028d0:	187b      	adds	r3, r7, r1
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	b25b      	sxtb	r3, r3
 80028d6:	0011      	movs	r1, r2
 80028d8:	0018      	movs	r0, r3
 80028da:	f7ff ff5d 	bl	8002798 <__NVIC_SetPriority>
}
 80028de:	46c0      	nop			@ (mov r8, r8)
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b004      	add	sp, #16
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b082      	sub	sp, #8
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	0002      	movs	r2, r0
 80028ee:	1dfb      	adds	r3, r7, #7
 80028f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028f2:	1dfb      	adds	r3, r7, #7
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	b25b      	sxtb	r3, r3
 80028f8:	0018      	movs	r0, r3
 80028fa:	f7ff ff33 	bl	8002764 <__NVIC_EnableIRQ>
}
 80028fe:	46c0      	nop			@ (mov r8, r8)
 8002900:	46bd      	mov	sp, r7
 8002902:	b002      	add	sp, #8
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b082      	sub	sp, #8
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	0018      	movs	r0, r3
 8002912:	f7ff ffaf 	bl	8002874 <SysTick_Config>
 8002916:	0003      	movs	r3, r0
}
 8002918:	0018      	movs	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	b002      	add	sp, #8
 800291e:	bd80      	pop	{r7, pc}

08002920 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e04f      	b.n	80029d2 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2225      	movs	r2, #37	@ 0x25
 8002936:	5c9b      	ldrb	r3, [r3, r2]
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b02      	cmp	r3, #2
 800293c:	d008      	beq.n	8002950 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2204      	movs	r2, #4
 8002942:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2224      	movs	r2, #36	@ 0x24
 8002948:	2100      	movs	r1, #0
 800294a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e040      	b.n	80029d2 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	210e      	movs	r1, #14
 800295c:	438a      	bics	r2, r1
 800295e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800296a:	491c      	ldr	r1, [pc, #112]	@ (80029dc <HAL_DMA_Abort+0xbc>)
 800296c:	400a      	ands	r2, r1
 800296e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2101      	movs	r1, #1
 800297c:	438a      	bics	r2, r1
 800297e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002984:	221c      	movs	r2, #28
 8002986:	401a      	ands	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298c:	2101      	movs	r1, #1
 800298e:	4091      	lsls	r1, r2
 8002990:	000a      	movs	r2, r1
 8002992:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800299c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00c      	beq.n	80029c0 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029b0:	490a      	ldr	r1, [pc, #40]	@ (80029dc <HAL_DMA_Abort+0xbc>)
 80029b2:	400a      	ands	r2, r1
 80029b4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80029be:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2225      	movs	r2, #37	@ 0x25
 80029c4:	2101      	movs	r1, #1
 80029c6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2224      	movs	r2, #36	@ 0x24
 80029cc:	2100      	movs	r1, #0
 80029ce:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	0018      	movs	r0, r3
 80029d4:	46bd      	mov	sp, r7
 80029d6:	b002      	add	sp, #8
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	46c0      	nop			@ (mov r8, r8)
 80029dc:	fffffeff 	.word	0xfffffeff

080029e0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029e8:	210f      	movs	r1, #15
 80029ea:	187b      	adds	r3, r7, r1
 80029ec:	2200      	movs	r2, #0
 80029ee:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2225      	movs	r2, #37	@ 0x25
 80029f4:	5c9b      	ldrb	r3, [r3, r2]
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d006      	beq.n	8002a0a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2204      	movs	r2, #4
 8002a00:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002a02:	187b      	adds	r3, r7, r1
 8002a04:	2201      	movs	r2, #1
 8002a06:	701a      	strb	r2, [r3, #0]
 8002a08:	e048      	b.n	8002a9c <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	210e      	movs	r1, #14
 8002a16:	438a      	bics	r2, r1
 8002a18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2101      	movs	r1, #1
 8002a26:	438a      	bics	r2, r1
 8002a28:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a34:	491d      	ldr	r1, [pc, #116]	@ (8002aac <HAL_DMA_Abort_IT+0xcc>)
 8002a36:	400a      	ands	r2, r1
 8002a38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3e:	221c      	movs	r2, #28
 8002a40:	401a      	ands	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a46:	2101      	movs	r1, #1
 8002a48:	4091      	lsls	r1, r2
 8002a4a:	000a      	movs	r2, r1
 8002a4c:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a56:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d00c      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a6a:	4910      	ldr	r1, [pc, #64]	@ (8002aac <HAL_DMA_Abort_IT+0xcc>)
 8002a6c:	400a      	ands	r2, r1
 8002a6e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002a78:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2225      	movs	r2, #37	@ 0x25
 8002a7e:	2101      	movs	r1, #1
 8002a80:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2224      	movs	r2, #36	@ 0x24
 8002a86:	2100      	movs	r1, #0
 8002a88:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d004      	beq.n	8002a9c <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	0010      	movs	r0, r2
 8002a9a:	4798      	blx	r3
    }
  }
  return status;
 8002a9c:	230f      	movs	r3, #15
 8002a9e:	18fb      	adds	r3, r7, r3
 8002aa0:	781b      	ldrb	r3, [r3, #0]
}
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	b004      	add	sp, #16
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	46c0      	nop			@ (mov r8, r8)
 8002aac:	fffffeff 	.word	0xfffffeff

08002ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002abe:	e14d      	b.n	8002d5c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	697a      	ldr	r2, [r7, #20]
 8002ac8:	4091      	lsls	r1, r2
 8002aca:	000a      	movs	r2, r1
 8002acc:	4013      	ands	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d100      	bne.n	8002ad8 <HAL_GPIO_Init+0x28>
 8002ad6:	e13e      	b.n	8002d56 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	2203      	movs	r2, #3
 8002ade:	4013      	ands	r3, r2
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d005      	beq.n	8002af0 <HAL_GPIO_Init+0x40>
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	2203      	movs	r2, #3
 8002aea:	4013      	ands	r3, r2
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d130      	bne.n	8002b52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	2203      	movs	r2, #3
 8002afc:	409a      	lsls	r2, r3
 8002afe:	0013      	movs	r3, r2
 8002b00:	43da      	mvns	r2, r3
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	4013      	ands	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	68da      	ldr	r2, [r3, #12]
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	409a      	lsls	r2, r3
 8002b12:	0013      	movs	r3, r2
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b26:	2201      	movs	r2, #1
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	409a      	lsls	r2, r3
 8002b2c:	0013      	movs	r3, r2
 8002b2e:	43da      	mvns	r2, r3
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	4013      	ands	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	091b      	lsrs	r3, r3, #4
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	401a      	ands	r2, r3
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	409a      	lsls	r2, r3
 8002b44:	0013      	movs	r3, r2
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2203      	movs	r2, #3
 8002b58:	4013      	ands	r3, r2
 8002b5a:	2b03      	cmp	r3, #3
 8002b5c:	d017      	beq.n	8002b8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	2203      	movs	r2, #3
 8002b6a:	409a      	lsls	r2, r3
 8002b6c:	0013      	movs	r3, r2
 8002b6e:	43da      	mvns	r2, r3
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	4013      	ands	r3, r2
 8002b74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	409a      	lsls	r2, r3
 8002b80:	0013      	movs	r3, r2
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2203      	movs	r2, #3
 8002b94:	4013      	ands	r3, r2
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d123      	bne.n	8002be2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	08da      	lsrs	r2, r3, #3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3208      	adds	r2, #8
 8002ba2:	0092      	lsls	r2, r2, #2
 8002ba4:	58d3      	ldr	r3, [r2, r3]
 8002ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	2207      	movs	r2, #7
 8002bac:	4013      	ands	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	220f      	movs	r2, #15
 8002bb2:	409a      	lsls	r2, r3
 8002bb4:	0013      	movs	r3, r2
 8002bb6:	43da      	mvns	r2, r3
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	691a      	ldr	r2, [r3, #16]
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	2107      	movs	r1, #7
 8002bc6:	400b      	ands	r3, r1
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	409a      	lsls	r2, r3
 8002bcc:	0013      	movs	r3, r2
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	08da      	lsrs	r2, r3, #3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3208      	adds	r2, #8
 8002bdc:	0092      	lsls	r2, r2, #2
 8002bde:	6939      	ldr	r1, [r7, #16]
 8002be0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	2203      	movs	r2, #3
 8002bee:	409a      	lsls	r2, r3
 8002bf0:	0013      	movs	r3, r2
 8002bf2:	43da      	mvns	r2, r3
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	2203      	movs	r2, #3
 8002c00:	401a      	ands	r2, r3
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	409a      	lsls	r2, r3
 8002c08:	0013      	movs	r3, r2
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685a      	ldr	r2, [r3, #4]
 8002c1a:	23c0      	movs	r3, #192	@ 0xc0
 8002c1c:	029b      	lsls	r3, r3, #10
 8002c1e:	4013      	ands	r3, r2
 8002c20:	d100      	bne.n	8002c24 <HAL_GPIO_Init+0x174>
 8002c22:	e098      	b.n	8002d56 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002c24:	4a53      	ldr	r2, [pc, #332]	@ (8002d74 <HAL_GPIO_Init+0x2c4>)
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	089b      	lsrs	r3, r3, #2
 8002c2a:	3318      	adds	r3, #24
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	589b      	ldr	r3, [r3, r2]
 8002c30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	2203      	movs	r2, #3
 8002c36:	4013      	ands	r3, r2
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	220f      	movs	r2, #15
 8002c3c:	409a      	lsls	r2, r3
 8002c3e:	0013      	movs	r3, r2
 8002c40:	43da      	mvns	r2, r3
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	4013      	ands	r3, r2
 8002c46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	23a0      	movs	r3, #160	@ 0xa0
 8002c4c:	05db      	lsls	r3, r3, #23
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d019      	beq.n	8002c86 <HAL_GPIO_Init+0x1d6>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a48      	ldr	r2, [pc, #288]	@ (8002d78 <HAL_GPIO_Init+0x2c8>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d013      	beq.n	8002c82 <HAL_GPIO_Init+0x1d2>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a47      	ldr	r2, [pc, #284]	@ (8002d7c <HAL_GPIO_Init+0x2cc>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d00d      	beq.n	8002c7e <HAL_GPIO_Init+0x1ce>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a46      	ldr	r2, [pc, #280]	@ (8002d80 <HAL_GPIO_Init+0x2d0>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d007      	beq.n	8002c7a <HAL_GPIO_Init+0x1ca>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a45      	ldr	r2, [pc, #276]	@ (8002d84 <HAL_GPIO_Init+0x2d4>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d101      	bne.n	8002c76 <HAL_GPIO_Init+0x1c6>
 8002c72:	2304      	movs	r3, #4
 8002c74:	e008      	b.n	8002c88 <HAL_GPIO_Init+0x1d8>
 8002c76:	2305      	movs	r3, #5
 8002c78:	e006      	b.n	8002c88 <HAL_GPIO_Init+0x1d8>
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e004      	b.n	8002c88 <HAL_GPIO_Init+0x1d8>
 8002c7e:	2302      	movs	r3, #2
 8002c80:	e002      	b.n	8002c88 <HAL_GPIO_Init+0x1d8>
 8002c82:	2301      	movs	r3, #1
 8002c84:	e000      	b.n	8002c88 <HAL_GPIO_Init+0x1d8>
 8002c86:	2300      	movs	r3, #0
 8002c88:	697a      	ldr	r2, [r7, #20]
 8002c8a:	2103      	movs	r1, #3
 8002c8c:	400a      	ands	r2, r1
 8002c8e:	00d2      	lsls	r2, r2, #3
 8002c90:	4093      	lsls	r3, r2
 8002c92:	693a      	ldr	r2, [r7, #16]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002c98:	4936      	ldr	r1, [pc, #216]	@ (8002d74 <HAL_GPIO_Init+0x2c4>)
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	089b      	lsrs	r3, r3, #2
 8002c9e:	3318      	adds	r3, #24
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ca6:	4b33      	ldr	r3, [pc, #204]	@ (8002d74 <HAL_GPIO_Init+0x2c4>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685a      	ldr	r2, [r3, #4]
 8002cba:	2380      	movs	r3, #128	@ 0x80
 8002cbc:	035b      	lsls	r3, r3, #13
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	d003      	beq.n	8002cca <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002cca:	4b2a      	ldr	r3, [pc, #168]	@ (8002d74 <HAL_GPIO_Init+0x2c4>)
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002cd0:	4b28      	ldr	r3, [pc, #160]	@ (8002d74 <HAL_GPIO_Init+0x2c4>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	43da      	mvns	r2, r3
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	2380      	movs	r3, #128	@ 0x80
 8002ce6:	039b      	lsls	r3, r3, #14
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d003      	beq.n	8002cf4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002cf4:	4b1f      	ldr	r3, [pc, #124]	@ (8002d74 <HAL_GPIO_Init+0x2c4>)
 8002cf6:	693a      	ldr	r2, [r7, #16]
 8002cf8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002cfa:	4a1e      	ldr	r2, [pc, #120]	@ (8002d74 <HAL_GPIO_Init+0x2c4>)
 8002cfc:	2384      	movs	r3, #132	@ 0x84
 8002cfe:	58d3      	ldr	r3, [r2, r3]
 8002d00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	43da      	mvns	r2, r3
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	2380      	movs	r3, #128	@ 0x80
 8002d12:	029b      	lsls	r3, r3, #10
 8002d14:	4013      	ands	r3, r2
 8002d16:	d003      	beq.n	8002d20 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d20:	4914      	ldr	r1, [pc, #80]	@ (8002d74 <HAL_GPIO_Init+0x2c4>)
 8002d22:	2284      	movs	r2, #132	@ 0x84
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002d28:	4a12      	ldr	r2, [pc, #72]	@ (8002d74 <HAL_GPIO_Init+0x2c4>)
 8002d2a:	2380      	movs	r3, #128	@ 0x80
 8002d2c:	58d3      	ldr	r3, [r2, r3]
 8002d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	43da      	mvns	r2, r3
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	4013      	ands	r3, r2
 8002d38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	2380      	movs	r3, #128	@ 0x80
 8002d40:	025b      	lsls	r3, r3, #9
 8002d42:	4013      	ands	r3, r2
 8002d44:	d003      	beq.n	8002d4e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002d46:	693a      	ldr	r2, [r7, #16]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d4e:	4909      	ldr	r1, [pc, #36]	@ (8002d74 <HAL_GPIO_Init+0x2c4>)
 8002d50:	2280      	movs	r2, #128	@ 0x80
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	3301      	adds	r3, #1
 8002d5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	40da      	lsrs	r2, r3
 8002d64:	1e13      	subs	r3, r2, #0
 8002d66:	d000      	beq.n	8002d6a <HAL_GPIO_Init+0x2ba>
 8002d68:	e6aa      	b.n	8002ac0 <HAL_GPIO_Init+0x10>
  }
}
 8002d6a:	46c0      	nop			@ (mov r8, r8)
 8002d6c:	46c0      	nop			@ (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b006      	add	sp, #24
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	40021800 	.word	0x40021800
 8002d78:	50000400 	.word	0x50000400
 8002d7c:	50000800 	.word	0x50000800
 8002d80:	50000c00 	.word	0x50000c00
 8002d84:	50001000 	.word	0x50001000

08002d88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	000a      	movs	r2, r1
 8002d92:	1cbb      	adds	r3, r7, #2
 8002d94:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	1cba      	adds	r2, r7, #2
 8002d9c:	8812      	ldrh	r2, [r2, #0]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	d004      	beq.n	8002dac <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002da2:	230f      	movs	r3, #15
 8002da4:	18fb      	adds	r3, r7, r3
 8002da6:	2201      	movs	r2, #1
 8002da8:	701a      	strb	r2, [r3, #0]
 8002daa:	e003      	b.n	8002db4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dac:	230f      	movs	r3, #15
 8002dae:	18fb      	adds	r3, r7, r3
 8002db0:	2200      	movs	r2, #0
 8002db2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002db4:	230f      	movs	r3, #15
 8002db6:	18fb      	adds	r3, r7, r3
 8002db8:	781b      	ldrb	r3, [r3, #0]
}
 8002dba:	0018      	movs	r0, r3
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	b004      	add	sp, #16
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b082      	sub	sp, #8
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
 8002dca:	0008      	movs	r0, r1
 8002dcc:	0011      	movs	r1, r2
 8002dce:	1cbb      	adds	r3, r7, #2
 8002dd0:	1c02      	adds	r2, r0, #0
 8002dd2:	801a      	strh	r2, [r3, #0]
 8002dd4:	1c7b      	adds	r3, r7, #1
 8002dd6:	1c0a      	adds	r2, r1, #0
 8002dd8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dda:	1c7b      	adds	r3, r7, #1
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d004      	beq.n	8002dec <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002de2:	1cbb      	adds	r3, r7, #2
 8002de4:	881a      	ldrh	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002dea:	e003      	b.n	8002df4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002dec:	1cbb      	adds	r3, r7, #2
 8002dee:	881a      	ldrh	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002df4:	46c0      	nop			@ (mov r8, r8)
 8002df6:	46bd      	mov	sp, r7
 8002df8:	b002      	add	sp, #8
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002e04:	4b19      	ldr	r3, [pc, #100]	@ (8002e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a19      	ldr	r2, [pc, #100]	@ (8002e70 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	0019      	movs	r1, r3
 8002e0e:	4b17      	ldr	r3, [pc, #92]	@ (8002e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	2380      	movs	r3, #128	@ 0x80
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d11f      	bne.n	8002e60 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002e20:	4b14      	ldr	r3, [pc, #80]	@ (8002e74 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	0013      	movs	r3, r2
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	189b      	adds	r3, r3, r2
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	4912      	ldr	r1, [pc, #72]	@ (8002e78 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f7fd f968 	bl	8000104 <__udivsi3>
 8002e34:	0003      	movs	r3, r0
 8002e36:	3301      	adds	r3, #1
 8002e38:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e3a:	e008      	b.n	8002e4e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	3b01      	subs	r3, #1
 8002e46:	60fb      	str	r3, [r7, #12]
 8002e48:	e001      	b.n	8002e4e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e009      	b.n	8002e62 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e4e:	4b07      	ldr	r3, [pc, #28]	@ (8002e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002e50:	695a      	ldr	r2, [r3, #20]
 8002e52:	2380      	movs	r3, #128	@ 0x80
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	401a      	ands	r2, r3
 8002e58:	2380      	movs	r3, #128	@ 0x80
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d0ed      	beq.n	8002e3c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	0018      	movs	r0, r3
 8002e64:	46bd      	mov	sp, r7
 8002e66:	b004      	add	sp, #16
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	46c0      	nop			@ (mov r8, r8)
 8002e6c:	40007000 	.word	0x40007000
 8002e70:	fffff9ff 	.word	0xfffff9ff
 8002e74:	20000cc0 	.word	0x20000cc0
 8002e78:	000f4240 	.word	0x000f4240

08002e7c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002e80:	4b03      	ldr	r3, [pc, #12]	@ (8002e90 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	23e0      	movs	r3, #224	@ 0xe0
 8002e86:	01db      	lsls	r3, r3, #7
 8002e88:	4013      	ands	r3, r2
}
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40021000 	.word	0x40021000

08002e94 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b088      	sub	sp, #32
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d102      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	f000 fb50 	bl	8003548 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2201      	movs	r2, #1
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d100      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x20>
 8002eb2:	e07c      	b.n	8002fae <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002eb4:	4bc3      	ldr	r3, [pc, #780]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	2238      	movs	r2, #56	@ 0x38
 8002eba:	4013      	ands	r3, r2
 8002ebc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ebe:	4bc1      	ldr	r3, [pc, #772]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	2203      	movs	r2, #3
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	2b10      	cmp	r3, #16
 8002ecc:	d102      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x40>
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	2b03      	cmp	r3, #3
 8002ed2:	d002      	beq.n	8002eda <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	2b08      	cmp	r3, #8
 8002ed8:	d10b      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eda:	4bba      	ldr	r3, [pc, #744]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	2380      	movs	r3, #128	@ 0x80
 8002ee0:	029b      	lsls	r3, r3, #10
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d062      	beq.n	8002fac <HAL_RCC_OscConfig+0x118>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d15e      	bne.n	8002fac <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e32a      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685a      	ldr	r2, [r3, #4]
 8002ef6:	2380      	movs	r3, #128	@ 0x80
 8002ef8:	025b      	lsls	r3, r3, #9
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d107      	bne.n	8002f0e <HAL_RCC_OscConfig+0x7a>
 8002efe:	4bb1      	ldr	r3, [pc, #708]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	4bb0      	ldr	r3, [pc, #704]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f04:	2180      	movs	r1, #128	@ 0x80
 8002f06:	0249      	lsls	r1, r1, #9
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	e020      	b.n	8002f50 <HAL_RCC_OscConfig+0xbc>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	23a0      	movs	r3, #160	@ 0xa0
 8002f14:	02db      	lsls	r3, r3, #11
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d10e      	bne.n	8002f38 <HAL_RCC_OscConfig+0xa4>
 8002f1a:	4baa      	ldr	r3, [pc, #680]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	4ba9      	ldr	r3, [pc, #676]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f20:	2180      	movs	r1, #128	@ 0x80
 8002f22:	02c9      	lsls	r1, r1, #11
 8002f24:	430a      	orrs	r2, r1
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	4ba6      	ldr	r3, [pc, #664]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	4ba5      	ldr	r3, [pc, #660]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f2e:	2180      	movs	r1, #128	@ 0x80
 8002f30:	0249      	lsls	r1, r1, #9
 8002f32:	430a      	orrs	r2, r1
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	e00b      	b.n	8002f50 <HAL_RCC_OscConfig+0xbc>
 8002f38:	4ba2      	ldr	r3, [pc, #648]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	4ba1      	ldr	r3, [pc, #644]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f3e:	49a2      	ldr	r1, [pc, #648]	@ (80031c8 <HAL_RCC_OscConfig+0x334>)
 8002f40:	400a      	ands	r2, r1
 8002f42:	601a      	str	r2, [r3, #0]
 8002f44:	4b9f      	ldr	r3, [pc, #636]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	4b9e      	ldr	r3, [pc, #632]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f4a:	49a0      	ldr	r1, [pc, #640]	@ (80031cc <HAL_RCC_OscConfig+0x338>)
 8002f4c:	400a      	ands	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d014      	beq.n	8002f82 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f58:	f7ff fbc0 	bl	80026dc <HAL_GetTick>
 8002f5c:	0003      	movs	r3, r0
 8002f5e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f62:	f7ff fbbb 	bl	80026dc <HAL_GetTick>
 8002f66:	0002      	movs	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b64      	cmp	r3, #100	@ 0x64
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e2e9      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f74:	4b93      	ldr	r3, [pc, #588]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	2380      	movs	r3, #128	@ 0x80
 8002f7a:	029b      	lsls	r3, r3, #10
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d0f0      	beq.n	8002f62 <HAL_RCC_OscConfig+0xce>
 8002f80:	e015      	b.n	8002fae <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f82:	f7ff fbab 	bl	80026dc <HAL_GetTick>
 8002f86:	0003      	movs	r3, r0
 8002f88:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f8c:	f7ff fba6 	bl	80026dc <HAL_GetTick>
 8002f90:	0002      	movs	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b64      	cmp	r3, #100	@ 0x64
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e2d4      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f9e:	4b89      	ldr	r3, [pc, #548]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	2380      	movs	r3, #128	@ 0x80
 8002fa4:	029b      	lsls	r3, r3, #10
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	d1f0      	bne.n	8002f8c <HAL_RCC_OscConfig+0xf8>
 8002faa:	e000      	b.n	8002fae <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fac:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	d100      	bne.n	8002fba <HAL_RCC_OscConfig+0x126>
 8002fb8:	e099      	b.n	80030ee <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fba:	4b82      	ldr	r3, [pc, #520]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2238      	movs	r2, #56	@ 0x38
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fc4:	4b7f      	ldr	r3, [pc, #508]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	2203      	movs	r2, #3
 8002fca:	4013      	ands	r3, r2
 8002fcc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	2b10      	cmp	r3, #16
 8002fd2:	d102      	bne.n	8002fda <HAL_RCC_OscConfig+0x146>
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d002      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d135      	bne.n	800304c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fe0:	4b78      	ldr	r3, [pc, #480]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	2380      	movs	r3, #128	@ 0x80
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	4013      	ands	r3, r2
 8002fea:	d005      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x164>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d101      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e2a7      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff8:	4b72      	ldr	r3, [pc, #456]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	4a74      	ldr	r2, [pc, #464]	@ (80031d0 <HAL_RCC_OscConfig+0x33c>)
 8002ffe:	4013      	ands	r3, r2
 8003000:	0019      	movs	r1, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	695b      	ldr	r3, [r3, #20]
 8003006:	021a      	lsls	r2, r3, #8
 8003008:	4b6e      	ldr	r3, [pc, #440]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 800300a:	430a      	orrs	r2, r1
 800300c:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d112      	bne.n	800303a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003014:	4b6b      	ldr	r3, [pc, #428]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a6e      	ldr	r2, [pc, #440]	@ (80031d4 <HAL_RCC_OscConfig+0x340>)
 800301a:	4013      	ands	r3, r2
 800301c:	0019      	movs	r1, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	691a      	ldr	r2, [r3, #16]
 8003022:	4b68      	ldr	r3, [pc, #416]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8003024:	430a      	orrs	r2, r1
 8003026:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003028:	4b66      	ldr	r3, [pc, #408]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	0adb      	lsrs	r3, r3, #11
 800302e:	2207      	movs	r2, #7
 8003030:	4013      	ands	r3, r2
 8003032:	4a69      	ldr	r2, [pc, #420]	@ (80031d8 <HAL_RCC_OscConfig+0x344>)
 8003034:	40da      	lsrs	r2, r3
 8003036:	4b69      	ldr	r3, [pc, #420]	@ (80031dc <HAL_RCC_OscConfig+0x348>)
 8003038:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800303a:	4b69      	ldr	r3, [pc, #420]	@ (80031e0 <HAL_RCC_OscConfig+0x34c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	0018      	movs	r0, r3
 8003040:	f7ff faf0 	bl	8002624 <HAL_InitTick>
 8003044:	1e03      	subs	r3, r0, #0
 8003046:	d051      	beq.n	80030ec <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e27d      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d030      	beq.n	80030b6 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003054:	4b5b      	ldr	r3, [pc, #364]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a5e      	ldr	r2, [pc, #376]	@ (80031d4 <HAL_RCC_OscConfig+0x340>)
 800305a:	4013      	ands	r3, r2
 800305c:	0019      	movs	r1, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	691a      	ldr	r2, [r3, #16]
 8003062:	4b58      	ldr	r3, [pc, #352]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8003064:	430a      	orrs	r2, r1
 8003066:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003068:	4b56      	ldr	r3, [pc, #344]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	4b55      	ldr	r3, [pc, #340]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 800306e:	2180      	movs	r1, #128	@ 0x80
 8003070:	0049      	lsls	r1, r1, #1
 8003072:	430a      	orrs	r2, r1
 8003074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003076:	f7ff fb31 	bl	80026dc <HAL_GetTick>
 800307a:	0003      	movs	r3, r0
 800307c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003080:	f7ff fb2c 	bl	80026dc <HAL_GetTick>
 8003084:	0002      	movs	r2, r0
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e25a      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003092:	4b4c      	ldr	r3, [pc, #304]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	2380      	movs	r3, #128	@ 0x80
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	4013      	ands	r3, r2
 800309c:	d0f0      	beq.n	8003080 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800309e:	4b49      	ldr	r3, [pc, #292]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	4a4b      	ldr	r2, [pc, #300]	@ (80031d0 <HAL_RCC_OscConfig+0x33c>)
 80030a4:	4013      	ands	r3, r2
 80030a6:	0019      	movs	r1, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	021a      	lsls	r2, r3, #8
 80030ae:	4b45      	ldr	r3, [pc, #276]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 80030b0:	430a      	orrs	r2, r1
 80030b2:	605a      	str	r2, [r3, #4]
 80030b4:	e01b      	b.n	80030ee <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80030b6:	4b43      	ldr	r3, [pc, #268]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	4b42      	ldr	r3, [pc, #264]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 80030bc:	4949      	ldr	r1, [pc, #292]	@ (80031e4 <HAL_RCC_OscConfig+0x350>)
 80030be:	400a      	ands	r2, r1
 80030c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c2:	f7ff fb0b 	bl	80026dc <HAL_GetTick>
 80030c6:	0003      	movs	r3, r0
 80030c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030ca:	e008      	b.n	80030de <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030cc:	f7ff fb06 	bl	80026dc <HAL_GetTick>
 80030d0:	0002      	movs	r2, r0
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e234      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030de:	4b39      	ldr	r3, [pc, #228]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	2380      	movs	r3, #128	@ 0x80
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	4013      	ands	r3, r2
 80030e8:	d1f0      	bne.n	80030cc <HAL_RCC_OscConfig+0x238>
 80030ea:	e000      	b.n	80030ee <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030ec:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2208      	movs	r2, #8
 80030f4:	4013      	ands	r3, r2
 80030f6:	d047      	beq.n	8003188 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80030f8:	4b32      	ldr	r3, [pc, #200]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	2238      	movs	r2, #56	@ 0x38
 80030fe:	4013      	ands	r3, r2
 8003100:	2b18      	cmp	r3, #24
 8003102:	d10a      	bne.n	800311a <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003104:	4b2f      	ldr	r3, [pc, #188]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8003106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003108:	2202      	movs	r2, #2
 800310a:	4013      	ands	r3, r2
 800310c:	d03c      	beq.n	8003188 <HAL_RCC_OscConfig+0x2f4>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d138      	bne.n	8003188 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e216      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d019      	beq.n	8003156 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003122:	4b28      	ldr	r3, [pc, #160]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8003124:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003126:	4b27      	ldr	r3, [pc, #156]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8003128:	2101      	movs	r1, #1
 800312a:	430a      	orrs	r2, r1
 800312c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800312e:	f7ff fad5 	bl	80026dc <HAL_GetTick>
 8003132:	0003      	movs	r3, r0
 8003134:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003138:	f7ff fad0 	bl	80026dc <HAL_GetTick>
 800313c:	0002      	movs	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e1fe      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800314a:	4b1e      	ldr	r3, [pc, #120]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 800314c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800314e:	2202      	movs	r2, #2
 8003150:	4013      	ands	r3, r2
 8003152:	d0f1      	beq.n	8003138 <HAL_RCC_OscConfig+0x2a4>
 8003154:	e018      	b.n	8003188 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003156:	4b1b      	ldr	r3, [pc, #108]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8003158:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800315a:	4b1a      	ldr	r3, [pc, #104]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 800315c:	2101      	movs	r1, #1
 800315e:	438a      	bics	r2, r1
 8003160:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003162:	f7ff fabb 	bl	80026dc <HAL_GetTick>
 8003166:	0003      	movs	r3, r0
 8003168:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800316c:	f7ff fab6 	bl	80026dc <HAL_GetTick>
 8003170:	0002      	movs	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e1e4      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800317e:	4b11      	ldr	r3, [pc, #68]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 8003180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003182:	2202      	movs	r2, #2
 8003184:	4013      	ands	r3, r2
 8003186:	d1f1      	bne.n	800316c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2204      	movs	r2, #4
 800318e:	4013      	ands	r3, r2
 8003190:	d100      	bne.n	8003194 <HAL_RCC_OscConfig+0x300>
 8003192:	e0c7      	b.n	8003324 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003194:	231f      	movs	r3, #31
 8003196:	18fb      	adds	r3, r7, r3
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800319c:	4b09      	ldr	r3, [pc, #36]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	2238      	movs	r2, #56	@ 0x38
 80031a2:	4013      	ands	r3, r2
 80031a4:	2b20      	cmp	r3, #32
 80031a6:	d11f      	bne.n	80031e8 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80031a8:	4b06      	ldr	r3, [pc, #24]	@ (80031c4 <HAL_RCC_OscConfig+0x330>)
 80031aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ac:	2202      	movs	r2, #2
 80031ae:	4013      	ands	r3, r2
 80031b0:	d100      	bne.n	80031b4 <HAL_RCC_OscConfig+0x320>
 80031b2:	e0b7      	b.n	8003324 <HAL_RCC_OscConfig+0x490>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d000      	beq.n	80031be <HAL_RCC_OscConfig+0x32a>
 80031bc:	e0b2      	b.n	8003324 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e1c2      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
 80031c2:	46c0      	nop			@ (mov r8, r8)
 80031c4:	40021000 	.word	0x40021000
 80031c8:	fffeffff 	.word	0xfffeffff
 80031cc:	fffbffff 	.word	0xfffbffff
 80031d0:	ffff80ff 	.word	0xffff80ff
 80031d4:	ffffc7ff 	.word	0xffffc7ff
 80031d8:	00f42400 	.word	0x00f42400
 80031dc:	20000cc0 	.word	0x20000cc0
 80031e0:	20000cc4 	.word	0x20000cc4
 80031e4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80031e8:	4bb5      	ldr	r3, [pc, #724]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80031ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031ec:	2380      	movs	r3, #128	@ 0x80
 80031ee:	055b      	lsls	r3, r3, #21
 80031f0:	4013      	ands	r3, r2
 80031f2:	d101      	bne.n	80031f8 <HAL_RCC_OscConfig+0x364>
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <HAL_RCC_OscConfig+0x366>
 80031f8:	2300      	movs	r3, #0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d011      	beq.n	8003222 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80031fe:	4bb0      	ldr	r3, [pc, #704]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003200:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003202:	4baf      	ldr	r3, [pc, #700]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003204:	2180      	movs	r1, #128	@ 0x80
 8003206:	0549      	lsls	r1, r1, #21
 8003208:	430a      	orrs	r2, r1
 800320a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800320c:	4bac      	ldr	r3, [pc, #688]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 800320e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003210:	2380      	movs	r3, #128	@ 0x80
 8003212:	055b      	lsls	r3, r3, #21
 8003214:	4013      	ands	r3, r2
 8003216:	60fb      	str	r3, [r7, #12]
 8003218:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800321a:	231f      	movs	r3, #31
 800321c:	18fb      	adds	r3, r7, r3
 800321e:	2201      	movs	r2, #1
 8003220:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003222:	4ba8      	ldr	r3, [pc, #672]	@ (80034c4 <HAL_RCC_OscConfig+0x630>)
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	2380      	movs	r3, #128	@ 0x80
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	4013      	ands	r3, r2
 800322c:	d11a      	bne.n	8003264 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800322e:	4ba5      	ldr	r3, [pc, #660]	@ (80034c4 <HAL_RCC_OscConfig+0x630>)
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	4ba4      	ldr	r3, [pc, #656]	@ (80034c4 <HAL_RCC_OscConfig+0x630>)
 8003234:	2180      	movs	r1, #128	@ 0x80
 8003236:	0049      	lsls	r1, r1, #1
 8003238:	430a      	orrs	r2, r1
 800323a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800323c:	f7ff fa4e 	bl	80026dc <HAL_GetTick>
 8003240:	0003      	movs	r3, r0
 8003242:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003244:	e008      	b.n	8003258 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003246:	f7ff fa49 	bl	80026dc <HAL_GetTick>
 800324a:	0002      	movs	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e177      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003258:	4b9a      	ldr	r3, [pc, #616]	@ (80034c4 <HAL_RCC_OscConfig+0x630>)
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	2380      	movs	r3, #128	@ 0x80
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	4013      	ands	r3, r2
 8003262:	d0f0      	beq.n	8003246 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d106      	bne.n	800327a <HAL_RCC_OscConfig+0x3e6>
 800326c:	4b94      	ldr	r3, [pc, #592]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 800326e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003270:	4b93      	ldr	r3, [pc, #588]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003272:	2101      	movs	r1, #1
 8003274:	430a      	orrs	r2, r1
 8003276:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003278:	e01c      	b.n	80032b4 <HAL_RCC_OscConfig+0x420>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	2b05      	cmp	r3, #5
 8003280:	d10c      	bne.n	800329c <HAL_RCC_OscConfig+0x408>
 8003282:	4b8f      	ldr	r3, [pc, #572]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003284:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003286:	4b8e      	ldr	r3, [pc, #568]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003288:	2104      	movs	r1, #4
 800328a:	430a      	orrs	r2, r1
 800328c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800328e:	4b8c      	ldr	r3, [pc, #560]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003290:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003292:	4b8b      	ldr	r3, [pc, #556]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003294:	2101      	movs	r1, #1
 8003296:	430a      	orrs	r2, r1
 8003298:	65da      	str	r2, [r3, #92]	@ 0x5c
 800329a:	e00b      	b.n	80032b4 <HAL_RCC_OscConfig+0x420>
 800329c:	4b88      	ldr	r3, [pc, #544]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 800329e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032a0:	4b87      	ldr	r3, [pc, #540]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80032a2:	2101      	movs	r1, #1
 80032a4:	438a      	bics	r2, r1
 80032a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80032a8:	4b85      	ldr	r3, [pc, #532]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80032aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032ac:	4b84      	ldr	r3, [pc, #528]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80032ae:	2104      	movs	r1, #4
 80032b0:	438a      	bics	r2, r1
 80032b2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d014      	beq.n	80032e6 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032bc:	f7ff fa0e 	bl	80026dc <HAL_GetTick>
 80032c0:	0003      	movs	r3, r0
 80032c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032c4:	e009      	b.n	80032da <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032c6:	f7ff fa09 	bl	80026dc <HAL_GetTick>
 80032ca:	0002      	movs	r2, r0
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	4a7d      	ldr	r2, [pc, #500]	@ (80034c8 <HAL_RCC_OscConfig+0x634>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e136      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032da:	4b79      	ldr	r3, [pc, #484]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80032dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032de:	2202      	movs	r2, #2
 80032e0:	4013      	ands	r3, r2
 80032e2:	d0f0      	beq.n	80032c6 <HAL_RCC_OscConfig+0x432>
 80032e4:	e013      	b.n	800330e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e6:	f7ff f9f9 	bl	80026dc <HAL_GetTick>
 80032ea:	0003      	movs	r3, r0
 80032ec:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032ee:	e009      	b.n	8003304 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032f0:	f7ff f9f4 	bl	80026dc <HAL_GetTick>
 80032f4:	0002      	movs	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	4a73      	ldr	r2, [pc, #460]	@ (80034c8 <HAL_RCC_OscConfig+0x634>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e121      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003304:	4b6e      	ldr	r3, [pc, #440]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003308:	2202      	movs	r2, #2
 800330a:	4013      	ands	r3, r2
 800330c:	d1f0      	bne.n	80032f0 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800330e:	231f      	movs	r3, #31
 8003310:	18fb      	adds	r3, r7, r3
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d105      	bne.n	8003324 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003318:	4b69      	ldr	r3, [pc, #420]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 800331a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800331c:	4b68      	ldr	r3, [pc, #416]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 800331e:	496b      	ldr	r1, [pc, #428]	@ (80034cc <HAL_RCC_OscConfig+0x638>)
 8003320:	400a      	ands	r2, r1
 8003322:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2220      	movs	r2, #32
 800332a:	4013      	ands	r3, r2
 800332c:	d039      	beq.n	80033a2 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d01b      	beq.n	800336e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003336:	4b62      	ldr	r3, [pc, #392]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	4b61      	ldr	r3, [pc, #388]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 800333c:	2180      	movs	r1, #128	@ 0x80
 800333e:	03c9      	lsls	r1, r1, #15
 8003340:	430a      	orrs	r2, r1
 8003342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003344:	f7ff f9ca 	bl	80026dc <HAL_GetTick>
 8003348:	0003      	movs	r3, r0
 800334a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800334e:	f7ff f9c5 	bl	80026dc <HAL_GetTick>
 8003352:	0002      	movs	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e0f3      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003360:	4b57      	ldr	r3, [pc, #348]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	2380      	movs	r3, #128	@ 0x80
 8003366:	041b      	lsls	r3, r3, #16
 8003368:	4013      	ands	r3, r2
 800336a:	d0f0      	beq.n	800334e <HAL_RCC_OscConfig+0x4ba>
 800336c:	e019      	b.n	80033a2 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800336e:	4b54      	ldr	r3, [pc, #336]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	4b53      	ldr	r3, [pc, #332]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003374:	4956      	ldr	r1, [pc, #344]	@ (80034d0 <HAL_RCC_OscConfig+0x63c>)
 8003376:	400a      	ands	r2, r1
 8003378:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337a:	f7ff f9af 	bl	80026dc <HAL_GetTick>
 800337e:	0003      	movs	r3, r0
 8003380:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003384:	f7ff f9aa 	bl	80026dc <HAL_GetTick>
 8003388:	0002      	movs	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e0d8      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003396:	4b4a      	ldr	r3, [pc, #296]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	2380      	movs	r3, #128	@ 0x80
 800339c:	041b      	lsls	r3, r3, #16
 800339e:	4013      	ands	r3, r2
 80033a0:	d1f0      	bne.n	8003384 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a1b      	ldr	r3, [r3, #32]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d100      	bne.n	80033ac <HAL_RCC_OscConfig+0x518>
 80033aa:	e0cc      	b.n	8003546 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033ac:	4b44      	ldr	r3, [pc, #272]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	2238      	movs	r2, #56	@ 0x38
 80033b2:	4013      	ands	r3, r2
 80033b4:	2b10      	cmp	r3, #16
 80033b6:	d100      	bne.n	80033ba <HAL_RCC_OscConfig+0x526>
 80033b8:	e07b      	b.n	80034b2 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d156      	bne.n	8003470 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c2:	4b3f      	ldr	r3, [pc, #252]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	4b3e      	ldr	r3, [pc, #248]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80033c8:	4942      	ldr	r1, [pc, #264]	@ (80034d4 <HAL_RCC_OscConfig+0x640>)
 80033ca:	400a      	ands	r2, r1
 80033cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ce:	f7ff f985 	bl	80026dc <HAL_GetTick>
 80033d2:	0003      	movs	r3, r0
 80033d4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d8:	f7ff f980 	bl	80026dc <HAL_GetTick>
 80033dc:	0002      	movs	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e0ae      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033ea:	4b35      	ldr	r3, [pc, #212]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	2380      	movs	r3, #128	@ 0x80
 80033f0:	049b      	lsls	r3, r3, #18
 80033f2:	4013      	ands	r3, r2
 80033f4:	d1f0      	bne.n	80033d8 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033f6:	4b32      	ldr	r3, [pc, #200]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	4a37      	ldr	r2, [pc, #220]	@ (80034d8 <HAL_RCC_OscConfig+0x644>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	0019      	movs	r1, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003408:	431a      	orrs	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340e:	021b      	lsls	r3, r3, #8
 8003410:	431a      	orrs	r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800341c:	431a      	orrs	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003422:	431a      	orrs	r2, r3
 8003424:	4b26      	ldr	r3, [pc, #152]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003426:	430a      	orrs	r2, r1
 8003428:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800342a:	4b25      	ldr	r3, [pc, #148]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	4b24      	ldr	r3, [pc, #144]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003430:	2180      	movs	r1, #128	@ 0x80
 8003432:	0449      	lsls	r1, r1, #17
 8003434:	430a      	orrs	r2, r1
 8003436:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003438:	4b21      	ldr	r3, [pc, #132]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 800343a:	68da      	ldr	r2, [r3, #12]
 800343c:	4b20      	ldr	r3, [pc, #128]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 800343e:	2180      	movs	r1, #128	@ 0x80
 8003440:	0549      	lsls	r1, r1, #21
 8003442:	430a      	orrs	r2, r1
 8003444:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003446:	f7ff f949 	bl	80026dc <HAL_GetTick>
 800344a:	0003      	movs	r3, r0
 800344c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800344e:	e008      	b.n	8003462 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003450:	f7ff f944 	bl	80026dc <HAL_GetTick>
 8003454:	0002      	movs	r2, r0
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b02      	cmp	r3, #2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e072      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003462:	4b17      	ldr	r3, [pc, #92]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	2380      	movs	r3, #128	@ 0x80
 8003468:	049b      	lsls	r3, r3, #18
 800346a:	4013      	ands	r3, r2
 800346c:	d0f0      	beq.n	8003450 <HAL_RCC_OscConfig+0x5bc>
 800346e:	e06a      	b.n	8003546 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003470:	4b13      	ldr	r3, [pc, #76]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	4b12      	ldr	r3, [pc, #72]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 8003476:	4917      	ldr	r1, [pc, #92]	@ (80034d4 <HAL_RCC_OscConfig+0x640>)
 8003478:	400a      	ands	r2, r1
 800347a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800347c:	f7ff f92e 	bl	80026dc <HAL_GetTick>
 8003480:	0003      	movs	r3, r0
 8003482:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003484:	e008      	b.n	8003498 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003486:	f7ff f929 	bl	80026dc <HAL_GetTick>
 800348a:	0002      	movs	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e057      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003498:	4b09      	ldr	r3, [pc, #36]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	2380      	movs	r3, #128	@ 0x80
 800349e:	049b      	lsls	r3, r3, #18
 80034a0:	4013      	ands	r3, r2
 80034a2:	d1f0      	bne.n	8003486 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80034a4:	4b06      	ldr	r3, [pc, #24]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80034a6:	68da      	ldr	r2, [r3, #12]
 80034a8:	4b05      	ldr	r3, [pc, #20]	@ (80034c0 <HAL_RCC_OscConfig+0x62c>)
 80034aa:	490c      	ldr	r1, [pc, #48]	@ (80034dc <HAL_RCC_OscConfig+0x648>)
 80034ac:	400a      	ands	r2, r1
 80034ae:	60da      	str	r2, [r3, #12]
 80034b0:	e049      	b.n	8003546 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d112      	bne.n	80034e0 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e044      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
 80034be:	46c0      	nop			@ (mov r8, r8)
 80034c0:	40021000 	.word	0x40021000
 80034c4:	40007000 	.word	0x40007000
 80034c8:	00001388 	.word	0x00001388
 80034cc:	efffffff 	.word	0xefffffff
 80034d0:	ffbfffff 	.word	0xffbfffff
 80034d4:	feffffff 	.word	0xfeffffff
 80034d8:	11c1808c 	.word	0x11c1808c
 80034dc:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80034e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003550 <HAL_RCC_OscConfig+0x6bc>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	2203      	movs	r2, #3
 80034ea:	401a      	ands	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d126      	bne.n	8003542 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	2270      	movs	r2, #112	@ 0x70
 80034f8:	401a      	ands	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034fe:	429a      	cmp	r2, r3
 8003500:	d11f      	bne.n	8003542 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	23fe      	movs	r3, #254	@ 0xfe
 8003506:	01db      	lsls	r3, r3, #7
 8003508:	401a      	ands	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003510:	429a      	cmp	r2, r3
 8003512:	d116      	bne.n	8003542 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	23f8      	movs	r3, #248	@ 0xf8
 8003518:	039b      	lsls	r3, r3, #14
 800351a:	401a      	ands	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003520:	429a      	cmp	r2, r3
 8003522:	d10e      	bne.n	8003542 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	23e0      	movs	r3, #224	@ 0xe0
 8003528:	051b      	lsls	r3, r3, #20
 800352a:	401a      	ands	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003530:	429a      	cmp	r2, r3
 8003532:	d106      	bne.n	8003542 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	0f5b      	lsrs	r3, r3, #29
 8003538:	075a      	lsls	r2, r3, #29
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800353e:	429a      	cmp	r2, r3
 8003540:	d001      	beq.n	8003546 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e000      	b.n	8003548 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	0018      	movs	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	b008      	add	sp, #32
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40021000 	.word	0x40021000

08003554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d101      	bne.n	8003568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e0e9      	b.n	800373c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003568:	4b76      	ldr	r3, [pc, #472]	@ (8003744 <HAL_RCC_ClockConfig+0x1f0>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2207      	movs	r2, #7
 800356e:	4013      	ands	r3, r2
 8003570:	683a      	ldr	r2, [r7, #0]
 8003572:	429a      	cmp	r2, r3
 8003574:	d91e      	bls.n	80035b4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003576:	4b73      	ldr	r3, [pc, #460]	@ (8003744 <HAL_RCC_ClockConfig+0x1f0>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2207      	movs	r2, #7
 800357c:	4393      	bics	r3, r2
 800357e:	0019      	movs	r1, r3
 8003580:	4b70      	ldr	r3, [pc, #448]	@ (8003744 <HAL_RCC_ClockConfig+0x1f0>)
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003588:	f7ff f8a8 	bl	80026dc <HAL_GetTick>
 800358c:	0003      	movs	r3, r0
 800358e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003590:	e009      	b.n	80035a6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003592:	f7ff f8a3 	bl	80026dc <HAL_GetTick>
 8003596:	0002      	movs	r2, r0
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	4a6a      	ldr	r2, [pc, #424]	@ (8003748 <HAL_RCC_ClockConfig+0x1f4>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e0ca      	b.n	800373c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035a6:	4b67      	ldr	r3, [pc, #412]	@ (8003744 <HAL_RCC_ClockConfig+0x1f0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2207      	movs	r2, #7
 80035ac:	4013      	ands	r3, r2
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d1ee      	bne.n	8003592 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2202      	movs	r2, #2
 80035ba:	4013      	ands	r3, r2
 80035bc:	d015      	beq.n	80035ea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2204      	movs	r2, #4
 80035c4:	4013      	ands	r3, r2
 80035c6:	d006      	beq.n	80035d6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80035c8:	4b60      	ldr	r3, [pc, #384]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	4b5f      	ldr	r3, [pc, #380]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 80035ce:	21e0      	movs	r1, #224	@ 0xe0
 80035d0:	01c9      	lsls	r1, r1, #7
 80035d2:	430a      	orrs	r2, r1
 80035d4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035d6:	4b5d      	ldr	r3, [pc, #372]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	4a5d      	ldr	r2, [pc, #372]	@ (8003750 <HAL_RCC_ClockConfig+0x1fc>)
 80035dc:	4013      	ands	r3, r2
 80035de:	0019      	movs	r1, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	4b59      	ldr	r3, [pc, #356]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 80035e6:	430a      	orrs	r2, r1
 80035e8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2201      	movs	r2, #1
 80035f0:	4013      	ands	r3, r2
 80035f2:	d057      	beq.n	80036a4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d107      	bne.n	800360c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035fc:	4b53      	ldr	r3, [pc, #332]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	2380      	movs	r3, #128	@ 0x80
 8003602:	029b      	lsls	r3, r3, #10
 8003604:	4013      	ands	r3, r2
 8003606:	d12b      	bne.n	8003660 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e097      	b.n	800373c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	2b02      	cmp	r3, #2
 8003612:	d107      	bne.n	8003624 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003614:	4b4d      	ldr	r3, [pc, #308]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	2380      	movs	r3, #128	@ 0x80
 800361a:	049b      	lsls	r3, r3, #18
 800361c:	4013      	ands	r3, r2
 800361e:	d11f      	bne.n	8003660 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e08b      	b.n	800373c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d107      	bne.n	800363c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800362c:	4b47      	ldr	r3, [pc, #284]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	2380      	movs	r3, #128	@ 0x80
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4013      	ands	r3, r2
 8003636:	d113      	bne.n	8003660 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e07f      	b.n	800373c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	2b03      	cmp	r3, #3
 8003642:	d106      	bne.n	8003652 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003644:	4b41      	ldr	r3, [pc, #260]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 8003646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003648:	2202      	movs	r2, #2
 800364a:	4013      	ands	r3, r2
 800364c:	d108      	bne.n	8003660 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e074      	b.n	800373c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003652:	4b3e      	ldr	r3, [pc, #248]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 8003654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003656:	2202      	movs	r2, #2
 8003658:	4013      	ands	r3, r2
 800365a:	d101      	bne.n	8003660 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e06d      	b.n	800373c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003660:	4b3a      	ldr	r3, [pc, #232]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	2207      	movs	r2, #7
 8003666:	4393      	bics	r3, r2
 8003668:	0019      	movs	r1, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685a      	ldr	r2, [r3, #4]
 800366e:	4b37      	ldr	r3, [pc, #220]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 8003670:	430a      	orrs	r2, r1
 8003672:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003674:	f7ff f832 	bl	80026dc <HAL_GetTick>
 8003678:	0003      	movs	r3, r0
 800367a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367c:	e009      	b.n	8003692 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800367e:	f7ff f82d 	bl	80026dc <HAL_GetTick>
 8003682:	0002      	movs	r2, r0
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	4a2f      	ldr	r2, [pc, #188]	@ (8003748 <HAL_RCC_ClockConfig+0x1f4>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e054      	b.n	800373c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003692:	4b2e      	ldr	r3, [pc, #184]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	2238      	movs	r2, #56	@ 0x38
 8003698:	401a      	ands	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d1ec      	bne.n	800367e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036a4:	4b27      	ldr	r3, [pc, #156]	@ (8003744 <HAL_RCC_ClockConfig+0x1f0>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2207      	movs	r2, #7
 80036aa:	4013      	ands	r3, r2
 80036ac:	683a      	ldr	r2, [r7, #0]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d21e      	bcs.n	80036f0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036b2:	4b24      	ldr	r3, [pc, #144]	@ (8003744 <HAL_RCC_ClockConfig+0x1f0>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2207      	movs	r2, #7
 80036b8:	4393      	bics	r3, r2
 80036ba:	0019      	movs	r1, r3
 80036bc:	4b21      	ldr	r3, [pc, #132]	@ (8003744 <HAL_RCC_ClockConfig+0x1f0>)
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80036c4:	f7ff f80a 	bl	80026dc <HAL_GetTick>
 80036c8:	0003      	movs	r3, r0
 80036ca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80036cc:	e009      	b.n	80036e2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ce:	f7ff f805 	bl	80026dc <HAL_GetTick>
 80036d2:	0002      	movs	r2, r0
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	4a1b      	ldr	r2, [pc, #108]	@ (8003748 <HAL_RCC_ClockConfig+0x1f4>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e02c      	b.n	800373c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80036e2:	4b18      	ldr	r3, [pc, #96]	@ (8003744 <HAL_RCC_ClockConfig+0x1f0>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2207      	movs	r2, #7
 80036e8:	4013      	ands	r3, r2
 80036ea:	683a      	ldr	r2, [r7, #0]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d1ee      	bne.n	80036ce <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2204      	movs	r2, #4
 80036f6:	4013      	ands	r3, r2
 80036f8:	d009      	beq.n	800370e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80036fa:	4b14      	ldr	r3, [pc, #80]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	4a15      	ldr	r2, [pc, #84]	@ (8003754 <HAL_RCC_ClockConfig+0x200>)
 8003700:	4013      	ands	r3, r2
 8003702:	0019      	movs	r1, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	68da      	ldr	r2, [r3, #12]
 8003708:	4b10      	ldr	r3, [pc, #64]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 800370a:	430a      	orrs	r2, r1
 800370c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800370e:	f000 f829 	bl	8003764 <HAL_RCC_GetSysClockFreq>
 8003712:	0001      	movs	r1, r0
 8003714:	4b0d      	ldr	r3, [pc, #52]	@ (800374c <HAL_RCC_ClockConfig+0x1f8>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	0a1b      	lsrs	r3, r3, #8
 800371a:	220f      	movs	r2, #15
 800371c:	401a      	ands	r2, r3
 800371e:	4b0e      	ldr	r3, [pc, #56]	@ (8003758 <HAL_RCC_ClockConfig+0x204>)
 8003720:	0092      	lsls	r2, r2, #2
 8003722:	58d3      	ldr	r3, [r2, r3]
 8003724:	221f      	movs	r2, #31
 8003726:	4013      	ands	r3, r2
 8003728:	000a      	movs	r2, r1
 800372a:	40da      	lsrs	r2, r3
 800372c:	4b0b      	ldr	r3, [pc, #44]	@ (800375c <HAL_RCC_ClockConfig+0x208>)
 800372e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003730:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <HAL_RCC_ClockConfig+0x20c>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	0018      	movs	r0, r3
 8003736:	f7fe ff75 	bl	8002624 <HAL_InitTick>
 800373a:	0003      	movs	r3, r0
}
 800373c:	0018      	movs	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	b004      	add	sp, #16
 8003742:	bd80      	pop	{r7, pc}
 8003744:	40022000 	.word	0x40022000
 8003748:	00001388 	.word	0x00001388
 800374c:	40021000 	.word	0x40021000
 8003750:	fffff0ff 	.word	0xfffff0ff
 8003754:	ffff8fff 	.word	0xffff8fff
 8003758:	08006720 	.word	0x08006720
 800375c:	20000cc0 	.word	0x20000cc0
 8003760:	20000cc4 	.word	0x20000cc4

08003764 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800376a:	4b3c      	ldr	r3, [pc, #240]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	2238      	movs	r2, #56	@ 0x38
 8003770:	4013      	ands	r3, r2
 8003772:	d10f      	bne.n	8003794 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003774:	4b39      	ldr	r3, [pc, #228]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	0adb      	lsrs	r3, r3, #11
 800377a:	2207      	movs	r2, #7
 800377c:	4013      	ands	r3, r2
 800377e:	2201      	movs	r2, #1
 8003780:	409a      	lsls	r2, r3
 8003782:	0013      	movs	r3, r2
 8003784:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003786:	6839      	ldr	r1, [r7, #0]
 8003788:	4835      	ldr	r0, [pc, #212]	@ (8003860 <HAL_RCC_GetSysClockFreq+0xfc>)
 800378a:	f7fc fcbb 	bl	8000104 <__udivsi3>
 800378e:	0003      	movs	r3, r0
 8003790:	613b      	str	r3, [r7, #16]
 8003792:	e05d      	b.n	8003850 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003794:	4b31      	ldr	r3, [pc, #196]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	2238      	movs	r2, #56	@ 0x38
 800379a:	4013      	ands	r3, r2
 800379c:	2b08      	cmp	r3, #8
 800379e:	d102      	bne.n	80037a6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037a0:	4b30      	ldr	r3, [pc, #192]	@ (8003864 <HAL_RCC_GetSysClockFreq+0x100>)
 80037a2:	613b      	str	r3, [r7, #16]
 80037a4:	e054      	b.n	8003850 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037a6:	4b2d      	ldr	r3, [pc, #180]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2238      	movs	r2, #56	@ 0x38
 80037ac:	4013      	ands	r3, r2
 80037ae:	2b10      	cmp	r3, #16
 80037b0:	d138      	bne.n	8003824 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80037b2:	4b2a      	ldr	r3, [pc, #168]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	2203      	movs	r2, #3
 80037b8:	4013      	ands	r3, r2
 80037ba:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037bc:	4b27      	ldr	r3, [pc, #156]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	091b      	lsrs	r3, r3, #4
 80037c2:	2207      	movs	r2, #7
 80037c4:	4013      	ands	r3, r2
 80037c6:	3301      	adds	r3, #1
 80037c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b03      	cmp	r3, #3
 80037ce:	d10d      	bne.n	80037ec <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80037d0:	68b9      	ldr	r1, [r7, #8]
 80037d2:	4824      	ldr	r0, [pc, #144]	@ (8003864 <HAL_RCC_GetSysClockFreq+0x100>)
 80037d4:	f7fc fc96 	bl	8000104 <__udivsi3>
 80037d8:	0003      	movs	r3, r0
 80037da:	0019      	movs	r1, r3
 80037dc:	4b1f      	ldr	r3, [pc, #124]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	0a1b      	lsrs	r3, r3, #8
 80037e2:	227f      	movs	r2, #127	@ 0x7f
 80037e4:	4013      	ands	r3, r2
 80037e6:	434b      	muls	r3, r1
 80037e8:	617b      	str	r3, [r7, #20]
        break;
 80037ea:	e00d      	b.n	8003808 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	481c      	ldr	r0, [pc, #112]	@ (8003860 <HAL_RCC_GetSysClockFreq+0xfc>)
 80037f0:	f7fc fc88 	bl	8000104 <__udivsi3>
 80037f4:	0003      	movs	r3, r0
 80037f6:	0019      	movs	r1, r3
 80037f8:	4b18      	ldr	r3, [pc, #96]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	0a1b      	lsrs	r3, r3, #8
 80037fe:	227f      	movs	r2, #127	@ 0x7f
 8003800:	4013      	ands	r3, r2
 8003802:	434b      	muls	r3, r1
 8003804:	617b      	str	r3, [r7, #20]
        break;
 8003806:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003808:	4b14      	ldr	r3, [pc, #80]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	0f5b      	lsrs	r3, r3, #29
 800380e:	2207      	movs	r2, #7
 8003810:	4013      	ands	r3, r2
 8003812:	3301      	adds	r3, #1
 8003814:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003816:	6879      	ldr	r1, [r7, #4]
 8003818:	6978      	ldr	r0, [r7, #20]
 800381a:	f7fc fc73 	bl	8000104 <__udivsi3>
 800381e:	0003      	movs	r3, r0
 8003820:	613b      	str	r3, [r7, #16]
 8003822:	e015      	b.n	8003850 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003824:	4b0d      	ldr	r3, [pc, #52]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	2238      	movs	r2, #56	@ 0x38
 800382a:	4013      	ands	r3, r2
 800382c:	2b20      	cmp	r3, #32
 800382e:	d103      	bne.n	8003838 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003830:	2380      	movs	r3, #128	@ 0x80
 8003832:	021b      	lsls	r3, r3, #8
 8003834:	613b      	str	r3, [r7, #16]
 8003836:	e00b      	b.n	8003850 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003838:	4b08      	ldr	r3, [pc, #32]	@ (800385c <HAL_RCC_GetSysClockFreq+0xf8>)
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	2238      	movs	r2, #56	@ 0x38
 800383e:	4013      	ands	r3, r2
 8003840:	2b18      	cmp	r3, #24
 8003842:	d103      	bne.n	800384c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003844:	23fa      	movs	r3, #250	@ 0xfa
 8003846:	01db      	lsls	r3, r3, #7
 8003848:	613b      	str	r3, [r7, #16]
 800384a:	e001      	b.n	8003850 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003850:	693b      	ldr	r3, [r7, #16]
}
 8003852:	0018      	movs	r0, r3
 8003854:	46bd      	mov	sp, r7
 8003856:	b006      	add	sp, #24
 8003858:	bd80      	pop	{r7, pc}
 800385a:	46c0      	nop			@ (mov r8, r8)
 800385c:	40021000 	.word	0x40021000
 8003860:	00f42400 	.word	0x00f42400
 8003864:	007a1200 	.word	0x007a1200

08003868 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800386c:	4b02      	ldr	r3, [pc, #8]	@ (8003878 <HAL_RCC_GetHCLKFreq+0x10>)
 800386e:	681b      	ldr	r3, [r3, #0]
}
 8003870:	0018      	movs	r0, r3
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	46c0      	nop			@ (mov r8, r8)
 8003878:	20000cc0 	.word	0x20000cc0

0800387c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800387c:	b5b0      	push	{r4, r5, r7, lr}
 800387e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003880:	f7ff fff2 	bl	8003868 <HAL_RCC_GetHCLKFreq>
 8003884:	0004      	movs	r4, r0
 8003886:	f7ff faf9 	bl	8002e7c <LL_RCC_GetAPB1Prescaler>
 800388a:	0003      	movs	r3, r0
 800388c:	0b1a      	lsrs	r2, r3, #12
 800388e:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003890:	0092      	lsls	r2, r2, #2
 8003892:	58d3      	ldr	r3, [r2, r3]
 8003894:	221f      	movs	r2, #31
 8003896:	4013      	ands	r3, r2
 8003898:	40dc      	lsrs	r4, r3
 800389a:	0023      	movs	r3, r4
}
 800389c:	0018      	movs	r0, r3
 800389e:	46bd      	mov	sp, r7
 80038a0:	bdb0      	pop	{r4, r5, r7, pc}
 80038a2:	46c0      	nop			@ (mov r8, r8)
 80038a4:	08006760 	.word	0x08006760

080038a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b086      	sub	sp, #24
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80038b0:	2313      	movs	r3, #19
 80038b2:	18fb      	adds	r3, r7, r3
 80038b4:	2200      	movs	r2, #0
 80038b6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80038b8:	2312      	movs	r3, #18
 80038ba:	18fb      	adds	r3, r7, r3
 80038bc:	2200      	movs	r2, #0
 80038be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	2380      	movs	r3, #128	@ 0x80
 80038c6:	029b      	lsls	r3, r3, #10
 80038c8:	4013      	ands	r3, r2
 80038ca:	d100      	bne.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x26>
 80038cc:	e0ad      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ce:	2011      	movs	r0, #17
 80038d0:	183b      	adds	r3, r7, r0
 80038d2:	2200      	movs	r2, #0
 80038d4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038d6:	4b47      	ldr	r3, [pc, #284]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80038d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038da:	2380      	movs	r3, #128	@ 0x80
 80038dc:	055b      	lsls	r3, r3, #21
 80038de:	4013      	ands	r3, r2
 80038e0:	d110      	bne.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038e2:	4b44      	ldr	r3, [pc, #272]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80038e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038e6:	4b43      	ldr	r3, [pc, #268]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80038e8:	2180      	movs	r1, #128	@ 0x80
 80038ea:	0549      	lsls	r1, r1, #21
 80038ec:	430a      	orrs	r2, r1
 80038ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80038f0:	4b40      	ldr	r3, [pc, #256]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80038f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038f4:	2380      	movs	r3, #128	@ 0x80
 80038f6:	055b      	lsls	r3, r3, #21
 80038f8:	4013      	ands	r3, r2
 80038fa:	60bb      	str	r3, [r7, #8]
 80038fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038fe:	183b      	adds	r3, r7, r0
 8003900:	2201      	movs	r2, #1
 8003902:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003904:	4b3c      	ldr	r3, [pc, #240]	@ (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	4b3b      	ldr	r3, [pc, #236]	@ (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800390a:	2180      	movs	r1, #128	@ 0x80
 800390c:	0049      	lsls	r1, r1, #1
 800390e:	430a      	orrs	r2, r1
 8003910:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003912:	f7fe fee3 	bl	80026dc <HAL_GetTick>
 8003916:	0003      	movs	r3, r0
 8003918:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800391a:	e00b      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800391c:	f7fe fede 	bl	80026dc <HAL_GetTick>
 8003920:	0002      	movs	r2, r0
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d904      	bls.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800392a:	2313      	movs	r3, #19
 800392c:	18fb      	adds	r3, r7, r3
 800392e:	2203      	movs	r2, #3
 8003930:	701a      	strb	r2, [r3, #0]
        break;
 8003932:	e005      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003934:	4b30      	ldr	r3, [pc, #192]	@ (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	2380      	movs	r3, #128	@ 0x80
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	4013      	ands	r3, r2
 800393e:	d0ed      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003940:	2313      	movs	r3, #19
 8003942:	18fb      	adds	r3, r7, r3
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d15e      	bne.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800394a:	4b2a      	ldr	r3, [pc, #168]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800394c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800394e:	23c0      	movs	r3, #192	@ 0xc0
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	4013      	ands	r3, r2
 8003954:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d019      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	429a      	cmp	r2, r3
 8003964:	d014      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003966:	4b23      	ldr	r3, [pc, #140]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003968:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800396a:	4a24      	ldr	r2, [pc, #144]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800396c:	4013      	ands	r3, r2
 800396e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003970:	4b20      	ldr	r3, [pc, #128]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003972:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003974:	4b1f      	ldr	r3, [pc, #124]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003976:	2180      	movs	r1, #128	@ 0x80
 8003978:	0249      	lsls	r1, r1, #9
 800397a:	430a      	orrs	r2, r1
 800397c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800397e:	4b1d      	ldr	r3, [pc, #116]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003980:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003982:	4b1c      	ldr	r3, [pc, #112]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003984:	491e      	ldr	r1, [pc, #120]	@ (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8003986:	400a      	ands	r2, r1
 8003988:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800398a:	4b1a      	ldr	r3, [pc, #104]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800398c:	697a      	ldr	r2, [r7, #20]
 800398e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	2201      	movs	r2, #1
 8003994:	4013      	ands	r3, r2
 8003996:	d016      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003998:	f7fe fea0 	bl	80026dc <HAL_GetTick>
 800399c:	0003      	movs	r3, r0
 800399e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039a0:	e00c      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a2:	f7fe fe9b 	bl	80026dc <HAL_GetTick>
 80039a6:	0002      	movs	r2, r0
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	4a15      	ldr	r2, [pc, #84]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d904      	bls.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80039b2:	2313      	movs	r3, #19
 80039b4:	18fb      	adds	r3, r7, r3
 80039b6:	2203      	movs	r2, #3
 80039b8:	701a      	strb	r2, [r3, #0]
            break;
 80039ba:	e004      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039bc:	4b0d      	ldr	r3, [pc, #52]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80039be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c0:	2202      	movs	r2, #2
 80039c2:	4013      	ands	r3, r2
 80039c4:	d0ed      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80039c6:	2313      	movs	r3, #19
 80039c8:	18fb      	adds	r3, r7, r3
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10a      	bne.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039d0:	4b08      	ldr	r3, [pc, #32]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80039d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d4:	4a09      	ldr	r2, [pc, #36]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80039d6:	4013      	ands	r3, r2
 80039d8:	0019      	movs	r1, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039de:	4b05      	ldr	r3, [pc, #20]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80039e0:	430a      	orrs	r2, r1
 80039e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039e4:	e016      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039e6:	2312      	movs	r3, #18
 80039e8:	18fb      	adds	r3, r7, r3
 80039ea:	2213      	movs	r2, #19
 80039ec:	18ba      	adds	r2, r7, r2
 80039ee:	7812      	ldrb	r2, [r2, #0]
 80039f0:	701a      	strb	r2, [r3, #0]
 80039f2:	e00f      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80039f4:	40021000 	.word	0x40021000
 80039f8:	40007000 	.word	0x40007000
 80039fc:	fffffcff 	.word	0xfffffcff
 8003a00:	fffeffff 	.word	0xfffeffff
 8003a04:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a08:	2312      	movs	r3, #18
 8003a0a:	18fb      	adds	r3, r7, r3
 8003a0c:	2213      	movs	r2, #19
 8003a0e:	18ba      	adds	r2, r7, r2
 8003a10:	7812      	ldrb	r2, [r2, #0]
 8003a12:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a14:	2311      	movs	r3, #17
 8003a16:	18fb      	adds	r3, r7, r3
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d105      	bne.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a1e:	4bb6      	ldr	r3, [pc, #728]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a22:	4bb5      	ldr	r3, [pc, #724]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a24:	49b5      	ldr	r1, [pc, #724]	@ (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8003a26:	400a      	ands	r2, r1
 8003a28:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	4013      	ands	r3, r2
 8003a32:	d009      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a34:	4bb0      	ldr	r3, [pc, #704]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a38:	2203      	movs	r2, #3
 8003a3a:	4393      	bics	r3, r2
 8003a3c:	0019      	movs	r1, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685a      	ldr	r2, [r3, #4]
 8003a42:	4bad      	ldr	r3, [pc, #692]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a44:	430a      	orrs	r2, r1
 8003a46:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	4013      	ands	r3, r2
 8003a50:	d009      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a52:	4ba9      	ldr	r3, [pc, #676]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a56:	220c      	movs	r2, #12
 8003a58:	4393      	bics	r3, r2
 8003a5a:	0019      	movs	r1, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	689a      	ldr	r2, [r3, #8]
 8003a60:	4ba5      	ldr	r3, [pc, #660]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a62:	430a      	orrs	r2, r1
 8003a64:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2204      	movs	r2, #4
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	d009      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a70:	4ba1      	ldr	r3, [pc, #644]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a74:	2230      	movs	r2, #48	@ 0x30
 8003a76:	4393      	bics	r3, r2
 8003a78:	0019      	movs	r1, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	68da      	ldr	r2, [r3, #12]
 8003a7e:	4b9e      	ldr	r3, [pc, #632]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a80:	430a      	orrs	r2, r1
 8003a82:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2210      	movs	r2, #16
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	d009      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a8e:	4b9a      	ldr	r3, [pc, #616]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a92:	4a9b      	ldr	r2, [pc, #620]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8003a94:	4013      	ands	r3, r2
 8003a96:	0019      	movs	r1, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	691a      	ldr	r2, [r3, #16]
 8003a9c:	4b96      	ldr	r3, [pc, #600]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	2380      	movs	r3, #128	@ 0x80
 8003aa8:	015b      	lsls	r3, r3, #5
 8003aaa:	4013      	ands	r3, r2
 8003aac:	d009      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8003aae:	4b92      	ldr	r3, [pc, #584]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab2:	4a94      	ldr	r2, [pc, #592]	@ (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	0019      	movs	r1, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	695a      	ldr	r2, [r3, #20]
 8003abc:	4b8e      	ldr	r3, [pc, #568]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	2380      	movs	r3, #128	@ 0x80
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4013      	ands	r3, r2
 8003acc:	d009      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ace:	4b8a      	ldr	r3, [pc, #552]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad2:	4a8d      	ldr	r2, [pc, #564]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	0019      	movs	r1, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003adc:	4b86      	ldr	r3, [pc, #536]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	2380      	movs	r3, #128	@ 0x80
 8003ae8:	00db      	lsls	r3, r3, #3
 8003aea:	4013      	ands	r3, r2
 8003aec:	d009      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003aee:	4b82      	ldr	r3, [pc, #520]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003af2:	4a86      	ldr	r2, [pc, #536]	@ (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8003af4:	4013      	ands	r3, r2
 8003af6:	0019      	movs	r1, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003afc:	4b7e      	ldr	r3, [pc, #504]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003afe:	430a      	orrs	r2, r1
 8003b00:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2220      	movs	r2, #32
 8003b08:	4013      	ands	r3, r2
 8003b0a:	d009      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b0c:	4b7a      	ldr	r3, [pc, #488]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b10:	4a7f      	ldr	r2, [pc, #508]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003b12:	4013      	ands	r3, r2
 8003b14:	0019      	movs	r1, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699a      	ldr	r2, [r3, #24]
 8003b1a:	4b77      	ldr	r3, [pc, #476]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2240      	movs	r2, #64	@ 0x40
 8003b26:	4013      	ands	r3, r2
 8003b28:	d009      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b2a:	4b73      	ldr	r3, [pc, #460]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b2e:	4a79      	ldr	r2, [pc, #484]	@ (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8003b30:	4013      	ands	r3, r2
 8003b32:	0019      	movs	r1, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	69da      	ldr	r2, [r3, #28]
 8003b38:	4b6f      	ldr	r3, [pc, #444]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	2380      	movs	r3, #128	@ 0x80
 8003b44:	01db      	lsls	r3, r3, #7
 8003b46:	4013      	ands	r3, r2
 8003b48:	d015      	beq.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b4a:	4b6b      	ldr	r3, [pc, #428]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	0899      	lsrs	r1, r3, #2
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b56:	4b68      	ldr	r3, [pc, #416]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b60:	2380      	movs	r3, #128	@ 0x80
 8003b62:	05db      	lsls	r3, r3, #23
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d106      	bne.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003b68:	4b63      	ldr	r3, [pc, #396]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b6a:	68da      	ldr	r2, [r3, #12]
 8003b6c:	4b62      	ldr	r3, [pc, #392]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b6e:	2180      	movs	r1, #128	@ 0x80
 8003b70:	0249      	lsls	r1, r1, #9
 8003b72:	430a      	orrs	r2, r1
 8003b74:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	2380      	movs	r3, #128	@ 0x80
 8003b7c:	031b      	lsls	r3, r3, #12
 8003b7e:	4013      	ands	r3, r2
 8003b80:	d009      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003b82:	4b5d      	ldr	r3, [pc, #372]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b86:	2240      	movs	r2, #64	@ 0x40
 8003b88:	4393      	bics	r3, r2
 8003b8a:	0019      	movs	r1, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b90:	4b59      	ldr	r3, [pc, #356]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b92:	430a      	orrs	r2, r1
 8003b94:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	2380      	movs	r3, #128	@ 0x80
 8003b9c:	039b      	lsls	r3, r3, #14
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d016      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003ba2:	4b55      	ldr	r3, [pc, #340]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba6:	4a5c      	ldr	r2, [pc, #368]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8003ba8:	4013      	ands	r3, r2
 8003baa:	0019      	movs	r1, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bb0:	4b51      	ldr	r3, [pc, #324]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bba:	2380      	movs	r3, #128	@ 0x80
 8003bbc:	03db      	lsls	r3, r3, #15
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d106      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003bc2:	4b4d      	ldr	r3, [pc, #308]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003bc4:	68da      	ldr	r2, [r3, #12]
 8003bc6:	4b4c      	ldr	r3, [pc, #304]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003bc8:	2180      	movs	r1, #128	@ 0x80
 8003bca:	0449      	lsls	r1, r1, #17
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	2380      	movs	r3, #128	@ 0x80
 8003bd6:	03db      	lsls	r3, r3, #15
 8003bd8:	4013      	ands	r3, r2
 8003bda:	d016      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003bdc:	4b46      	ldr	r3, [pc, #280]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be0:	4a4e      	ldr	r2, [pc, #312]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003be2:	4013      	ands	r3, r2
 8003be4:	0019      	movs	r1, r3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003bea:	4b43      	ldr	r3, [pc, #268]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003bec:	430a      	orrs	r2, r1
 8003bee:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003bf4:	2380      	movs	r3, #128	@ 0x80
 8003bf6:	045b      	lsls	r3, r3, #17
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d106      	bne.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003bfc:	4b3e      	ldr	r3, [pc, #248]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003bfe:	68da      	ldr	r2, [r3, #12]
 8003c00:	4b3d      	ldr	r3, [pc, #244]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c02:	2180      	movs	r1, #128	@ 0x80
 8003c04:	0449      	lsls	r1, r1, #17
 8003c06:	430a      	orrs	r2, r1
 8003c08:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	2380      	movs	r3, #128	@ 0x80
 8003c10:	011b      	lsls	r3, r3, #4
 8003c12:	4013      	ands	r3, r2
 8003c14:	d014      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003c16:	4b38      	ldr	r3, [pc, #224]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c1a:	2203      	movs	r2, #3
 8003c1c:	4393      	bics	r3, r2
 8003c1e:	0019      	movs	r1, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a1a      	ldr	r2, [r3, #32]
 8003c24:	4b34      	ldr	r3, [pc, #208]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c26:	430a      	orrs	r2, r1
 8003c28:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d106      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003c32:	4b31      	ldr	r3, [pc, #196]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c34:	68da      	ldr	r2, [r3, #12]
 8003c36:	4b30      	ldr	r3, [pc, #192]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c38:	2180      	movs	r1, #128	@ 0x80
 8003c3a:	0249      	lsls	r1, r1, #9
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	2380      	movs	r3, #128	@ 0x80
 8003c46:	019b      	lsls	r3, r3, #6
 8003c48:	4013      	ands	r3, r2
 8003c4a:	d014      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003c4c:	4b2a      	ldr	r3, [pc, #168]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c50:	220c      	movs	r2, #12
 8003c52:	4393      	bics	r3, r2
 8003c54:	0019      	movs	r1, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c5a:	4b27      	ldr	r3, [pc, #156]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c64:	2b04      	cmp	r3, #4
 8003c66:	d106      	bne.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003c68:	4b23      	ldr	r3, [pc, #140]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c6a:	68da      	ldr	r2, [r3, #12]
 8003c6c:	4b22      	ldr	r3, [pc, #136]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c6e:	2180      	movs	r1, #128	@ 0x80
 8003c70:	0249      	lsls	r1, r1, #9
 8003c72:	430a      	orrs	r2, r1
 8003c74:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	2380      	movs	r3, #128	@ 0x80
 8003c7c:	045b      	lsls	r3, r3, #17
 8003c7e:	4013      	ands	r3, r2
 8003c80:	d016      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c82:	4b1d      	ldr	r3, [pc, #116]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c86:	4a22      	ldr	r2, [pc, #136]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	0019      	movs	r1, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c90:	4b19      	ldr	r3, [pc, #100]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c92:	430a      	orrs	r2, r1
 8003c94:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c9a:	2380      	movs	r3, #128	@ 0x80
 8003c9c:	019b      	lsls	r3, r3, #6
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d106      	bne.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003ca2:	4b15      	ldr	r3, [pc, #84]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ca4:	68da      	ldr	r2, [r3, #12]
 8003ca6:	4b14      	ldr	r3, [pc, #80]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ca8:	2180      	movs	r1, #128	@ 0x80
 8003caa:	0449      	lsls	r1, r1, #17
 8003cac:	430a      	orrs	r2, r1
 8003cae:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	2380      	movs	r3, #128	@ 0x80
 8003cb6:	049b      	lsls	r3, r3, #18
 8003cb8:	4013      	ands	r3, r2
 8003cba:	d016      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc0:	4a10      	ldr	r2, [pc, #64]	@ (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	0019      	movs	r1, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003cca:	4b0b      	ldr	r3, [pc, #44]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003cd4:	2380      	movs	r3, #128	@ 0x80
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d106      	bne.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003cdc:	4b06      	ldr	r3, [pc, #24]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cde:	68da      	ldr	r2, [r3, #12]
 8003ce0:	4b05      	ldr	r3, [pc, #20]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ce2:	2180      	movs	r1, #128	@ 0x80
 8003ce4:	0449      	lsls	r1, r1, #17
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003cea:	2312      	movs	r3, #18
 8003cec:	18fb      	adds	r3, r7, r3
 8003cee:	781b      	ldrb	r3, [r3, #0]
}
 8003cf0:	0018      	movs	r0, r3
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	b006      	add	sp, #24
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	efffffff 	.word	0xefffffff
 8003d00:	fffff3ff 	.word	0xfffff3ff
 8003d04:	fffffcff 	.word	0xfffffcff
 8003d08:	fff3ffff 	.word	0xfff3ffff
 8003d0c:	ffcfffff 	.word	0xffcfffff
 8003d10:	ffffcfff 	.word	0xffffcfff
 8003d14:	ffff3fff 	.word	0xffff3fff
 8003d18:	ffbfffff 	.word	0xffbfffff
 8003d1c:	feffffff 	.word	0xfeffffff

08003d20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e04a      	b.n	8003dc8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	223d      	movs	r2, #61	@ 0x3d
 8003d36:	5c9b      	ldrb	r3, [r3, r2]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d107      	bne.n	8003d4e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	223c      	movs	r2, #60	@ 0x3c
 8003d42:	2100      	movs	r1, #0
 8003d44:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f7fe fb35 	bl	80023b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	223d      	movs	r2, #61	@ 0x3d
 8003d52:	2102      	movs	r1, #2
 8003d54:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	3304      	adds	r3, #4
 8003d5e:	0019      	movs	r1, r3
 8003d60:	0010      	movs	r0, r2
 8003d62:	f000 fbdb 	bl	800451c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2248      	movs	r2, #72	@ 0x48
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	223e      	movs	r2, #62	@ 0x3e
 8003d72:	2101      	movs	r1, #1
 8003d74:	5499      	strb	r1, [r3, r2]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	223f      	movs	r2, #63	@ 0x3f
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	5499      	strb	r1, [r3, r2]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2240      	movs	r2, #64	@ 0x40
 8003d82:	2101      	movs	r1, #1
 8003d84:	5499      	strb	r1, [r3, r2]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2241      	movs	r2, #65	@ 0x41
 8003d8a:	2101      	movs	r1, #1
 8003d8c:	5499      	strb	r1, [r3, r2]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2242      	movs	r2, #66	@ 0x42
 8003d92:	2101      	movs	r1, #1
 8003d94:	5499      	strb	r1, [r3, r2]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2243      	movs	r2, #67	@ 0x43
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2244      	movs	r2, #68	@ 0x44
 8003da2:	2101      	movs	r1, #1
 8003da4:	5499      	strb	r1, [r3, r2]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2245      	movs	r2, #69	@ 0x45
 8003daa:	2101      	movs	r1, #1
 8003dac:	5499      	strb	r1, [r3, r2]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2246      	movs	r2, #70	@ 0x46
 8003db2:	2101      	movs	r1, #1
 8003db4:	5499      	strb	r1, [r3, r2]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2247      	movs	r2, #71	@ 0x47
 8003dba:	2101      	movs	r1, #1
 8003dbc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	223d      	movs	r2, #61	@ 0x3d
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	0018      	movs	r0, r3
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	b002      	add	sp, #8
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	223d      	movs	r2, #61	@ 0x3d
 8003ddc:	5c9b      	ldrb	r3, [r3, r2]
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d001      	beq.n	8003de8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e03f      	b.n	8003e68 <HAL_TIM_Base_Start+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	223d      	movs	r2, #61	@ 0x3d
 8003dec:	2102      	movs	r1, #2
 8003dee:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a1e      	ldr	r2, [pc, #120]	@ (8003e70 <HAL_TIM_Base_Start+0xa0>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d014      	beq.n	8003e24 <HAL_TIM_Base_Start+0x54>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	2380      	movs	r3, #128	@ 0x80
 8003e00:	05db      	lsls	r3, r3, #23
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d00e      	beq.n	8003e24 <HAL_TIM_Base_Start+0x54>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a1a      	ldr	r2, [pc, #104]	@ (8003e74 <HAL_TIM_Base_Start+0xa4>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d009      	beq.n	8003e24 <HAL_TIM_Base_Start+0x54>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a18      	ldr	r2, [pc, #96]	@ (8003e78 <HAL_TIM_Base_Start+0xa8>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d004      	beq.n	8003e24 <HAL_TIM_Base_Start+0x54>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a17      	ldr	r2, [pc, #92]	@ (8003e7c <HAL_TIM_Base_Start+0xac>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d116      	bne.n	8003e52 <HAL_TIM_Base_Start+0x82>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	4a15      	ldr	r2, [pc, #84]	@ (8003e80 <HAL_TIM_Base_Start+0xb0>)
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2b06      	cmp	r3, #6
 8003e34:	d016      	beq.n	8003e64 <HAL_TIM_Base_Start+0x94>
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	2380      	movs	r3, #128	@ 0x80
 8003e3a:	025b      	lsls	r3, r3, #9
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d011      	beq.n	8003e64 <HAL_TIM_Base_Start+0x94>
    {
      __HAL_TIM_ENABLE(htim);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2101      	movs	r1, #1
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e50:	e008      	b.n	8003e64 <HAL_TIM_Base_Start+0x94>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	e000      	b.n	8003e66 <HAL_TIM_Base_Start+0x96>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e64:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	0018      	movs	r0, r3
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	b004      	add	sp, #16
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40012c00 	.word	0x40012c00
 8003e74:	40000400 	.word	0x40000400
 8003e78:	40000800 	.word	0x40000800
 8003e7c:	40014000 	.word	0x40014000
 8003e80:	00010007 	.word	0x00010007

08003e84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e04a      	b.n	8003f2c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	223d      	movs	r2, #61	@ 0x3d
 8003e9a:	5c9b      	ldrb	r3, [r3, r2]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d107      	bne.n	8003eb2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	223c      	movs	r2, #60	@ 0x3c
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	0018      	movs	r0, r3
 8003eae:	f000 f841 	bl	8003f34 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	223d      	movs	r2, #61	@ 0x3d
 8003eb6:	2102      	movs	r1, #2
 8003eb8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	0019      	movs	r1, r3
 8003ec4:	0010      	movs	r0, r2
 8003ec6:	f000 fb29 	bl	800451c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2248      	movs	r2, #72	@ 0x48
 8003ece:	2101      	movs	r1, #1
 8003ed0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	223e      	movs	r2, #62	@ 0x3e
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	5499      	strb	r1, [r3, r2]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	223f      	movs	r2, #63	@ 0x3f
 8003ede:	2101      	movs	r1, #1
 8003ee0:	5499      	strb	r1, [r3, r2]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2240      	movs	r2, #64	@ 0x40
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	5499      	strb	r1, [r3, r2]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2241      	movs	r2, #65	@ 0x41
 8003eee:	2101      	movs	r1, #1
 8003ef0:	5499      	strb	r1, [r3, r2]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2242      	movs	r2, #66	@ 0x42
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	5499      	strb	r1, [r3, r2]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2243      	movs	r2, #67	@ 0x43
 8003efe:	2101      	movs	r1, #1
 8003f00:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2244      	movs	r2, #68	@ 0x44
 8003f06:	2101      	movs	r1, #1
 8003f08:	5499      	strb	r1, [r3, r2]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2245      	movs	r2, #69	@ 0x45
 8003f0e:	2101      	movs	r1, #1
 8003f10:	5499      	strb	r1, [r3, r2]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2246      	movs	r2, #70	@ 0x46
 8003f16:	2101      	movs	r1, #1
 8003f18:	5499      	strb	r1, [r3, r2]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2247      	movs	r2, #71	@ 0x47
 8003f1e:	2101      	movs	r1, #1
 8003f20:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	223d      	movs	r2, #61	@ 0x3d
 8003f26:	2101      	movs	r1, #1
 8003f28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	b002      	add	sp, #8
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003f3c:	46c0      	nop			@ (mov r8, r8)
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	b002      	add	sp, #8
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d108      	bne.n	8003f66 <HAL_TIM_PWM_Start+0x22>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	223e      	movs	r2, #62	@ 0x3e
 8003f58:	5c9b      	ldrb	r3, [r3, r2]
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	1e5a      	subs	r2, r3, #1
 8003f60:	4193      	sbcs	r3, r2
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	e037      	b.n	8003fd6 <HAL_TIM_PWM_Start+0x92>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2b04      	cmp	r3, #4
 8003f6a:	d108      	bne.n	8003f7e <HAL_TIM_PWM_Start+0x3a>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	223f      	movs	r2, #63	@ 0x3f
 8003f70:	5c9b      	ldrb	r3, [r3, r2]
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	3b01      	subs	r3, #1
 8003f76:	1e5a      	subs	r2, r3, #1
 8003f78:	4193      	sbcs	r3, r2
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	e02b      	b.n	8003fd6 <HAL_TIM_PWM_Start+0x92>
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	2b08      	cmp	r3, #8
 8003f82:	d108      	bne.n	8003f96 <HAL_TIM_PWM_Start+0x52>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2240      	movs	r2, #64	@ 0x40
 8003f88:	5c9b      	ldrb	r3, [r3, r2]
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	3b01      	subs	r3, #1
 8003f8e:	1e5a      	subs	r2, r3, #1
 8003f90:	4193      	sbcs	r3, r2
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	e01f      	b.n	8003fd6 <HAL_TIM_PWM_Start+0x92>
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	2b0c      	cmp	r3, #12
 8003f9a:	d108      	bne.n	8003fae <HAL_TIM_PWM_Start+0x6a>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2241      	movs	r2, #65	@ 0x41
 8003fa0:	5c9b      	ldrb	r3, [r3, r2]
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	1e5a      	subs	r2, r3, #1
 8003fa8:	4193      	sbcs	r3, r2
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	e013      	b.n	8003fd6 <HAL_TIM_PWM_Start+0x92>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	2b10      	cmp	r3, #16
 8003fb2:	d108      	bne.n	8003fc6 <HAL_TIM_PWM_Start+0x82>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2242      	movs	r2, #66	@ 0x42
 8003fb8:	5c9b      	ldrb	r3, [r3, r2]
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	1e5a      	subs	r2, r3, #1
 8003fc0:	4193      	sbcs	r3, r2
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	e007      	b.n	8003fd6 <HAL_TIM_PWM_Start+0x92>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2243      	movs	r2, #67	@ 0x43
 8003fca:	5c9b      	ldrb	r3, [r3, r2]
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	1e5a      	subs	r2, r3, #1
 8003fd2:	4193      	sbcs	r3, r2
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e090      	b.n	8004100 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d104      	bne.n	8003fee <HAL_TIM_PWM_Start+0xaa>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	223e      	movs	r2, #62	@ 0x3e
 8003fe8:	2102      	movs	r1, #2
 8003fea:	5499      	strb	r1, [r3, r2]
 8003fec:	e023      	b.n	8004036 <HAL_TIM_PWM_Start+0xf2>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d104      	bne.n	8003ffe <HAL_TIM_PWM_Start+0xba>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	223f      	movs	r2, #63	@ 0x3f
 8003ff8:	2102      	movs	r1, #2
 8003ffa:	5499      	strb	r1, [r3, r2]
 8003ffc:	e01b      	b.n	8004036 <HAL_TIM_PWM_Start+0xf2>
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b08      	cmp	r3, #8
 8004002:	d104      	bne.n	800400e <HAL_TIM_PWM_Start+0xca>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2240      	movs	r2, #64	@ 0x40
 8004008:	2102      	movs	r1, #2
 800400a:	5499      	strb	r1, [r3, r2]
 800400c:	e013      	b.n	8004036 <HAL_TIM_PWM_Start+0xf2>
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b0c      	cmp	r3, #12
 8004012:	d104      	bne.n	800401e <HAL_TIM_PWM_Start+0xda>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2241      	movs	r2, #65	@ 0x41
 8004018:	2102      	movs	r1, #2
 800401a:	5499      	strb	r1, [r3, r2]
 800401c:	e00b      	b.n	8004036 <HAL_TIM_PWM_Start+0xf2>
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b10      	cmp	r3, #16
 8004022:	d104      	bne.n	800402e <HAL_TIM_PWM_Start+0xea>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2242      	movs	r2, #66	@ 0x42
 8004028:	2102      	movs	r1, #2
 800402a:	5499      	strb	r1, [r3, r2]
 800402c:	e003      	b.n	8004036 <HAL_TIM_PWM_Start+0xf2>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2243      	movs	r2, #67	@ 0x43
 8004032:	2102      	movs	r1, #2
 8004034:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	6839      	ldr	r1, [r7, #0]
 800403c:	2201      	movs	r2, #1
 800403e:	0018      	movs	r0, r3
 8004040:	f000 fe64 	bl	8004d0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a2f      	ldr	r2, [pc, #188]	@ (8004108 <HAL_TIM_PWM_Start+0x1c4>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d00e      	beq.n	800406c <HAL_TIM_PWM_Start+0x128>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a2e      	ldr	r2, [pc, #184]	@ (800410c <HAL_TIM_PWM_Start+0x1c8>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d009      	beq.n	800406c <HAL_TIM_PWM_Start+0x128>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a2c      	ldr	r2, [pc, #176]	@ (8004110 <HAL_TIM_PWM_Start+0x1cc>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d004      	beq.n	800406c <HAL_TIM_PWM_Start+0x128>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a2b      	ldr	r2, [pc, #172]	@ (8004114 <HAL_TIM_PWM_Start+0x1d0>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d101      	bne.n	8004070 <HAL_TIM_PWM_Start+0x12c>
 800406c:	2301      	movs	r3, #1
 800406e:	e000      	b.n	8004072 <HAL_TIM_PWM_Start+0x12e>
 8004070:	2300      	movs	r3, #0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d008      	beq.n	8004088 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2180      	movs	r1, #128	@ 0x80
 8004082:	0209      	lsls	r1, r1, #8
 8004084:	430a      	orrs	r2, r1
 8004086:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a1e      	ldr	r2, [pc, #120]	@ (8004108 <HAL_TIM_PWM_Start+0x1c4>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d014      	beq.n	80040bc <HAL_TIM_PWM_Start+0x178>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	2380      	movs	r3, #128	@ 0x80
 8004098:	05db      	lsls	r3, r3, #23
 800409a:	429a      	cmp	r2, r3
 800409c:	d00e      	beq.n	80040bc <HAL_TIM_PWM_Start+0x178>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004118 <HAL_TIM_PWM_Start+0x1d4>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d009      	beq.n	80040bc <HAL_TIM_PWM_Start+0x178>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a1b      	ldr	r2, [pc, #108]	@ (800411c <HAL_TIM_PWM_Start+0x1d8>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d004      	beq.n	80040bc <HAL_TIM_PWM_Start+0x178>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a15      	ldr	r2, [pc, #84]	@ (800410c <HAL_TIM_PWM_Start+0x1c8>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d116      	bne.n	80040ea <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	4a17      	ldr	r2, [pc, #92]	@ (8004120 <HAL_TIM_PWM_Start+0x1dc>)
 80040c4:	4013      	ands	r3, r2
 80040c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2b06      	cmp	r3, #6
 80040cc:	d016      	beq.n	80040fc <HAL_TIM_PWM_Start+0x1b8>
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	2380      	movs	r3, #128	@ 0x80
 80040d2:	025b      	lsls	r3, r3, #9
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d011      	beq.n	80040fc <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2101      	movs	r1, #1
 80040e4:	430a      	orrs	r2, r1
 80040e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040e8:	e008      	b.n	80040fc <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2101      	movs	r1, #1
 80040f6:	430a      	orrs	r2, r1
 80040f8:	601a      	str	r2, [r3, #0]
 80040fa:	e000      	b.n	80040fe <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040fc:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	0018      	movs	r0, r3
 8004102:	46bd      	mov	sp, r7
 8004104:	b004      	add	sp, #16
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40012c00 	.word	0x40012c00
 800410c:	40014000 	.word	0x40014000
 8004110:	40014400 	.word	0x40014400
 8004114:	40014800 	.word	0x40014800
 8004118:	40000400 	.word	0x40000400
 800411c:	40000800 	.word	0x40000800
 8004120:	00010007 	.word	0x00010007

08004124 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004130:	2317      	movs	r3, #23
 8004132:	18fb      	adds	r3, r7, r3
 8004134:	2200      	movs	r2, #0
 8004136:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	223c      	movs	r2, #60	@ 0x3c
 800413c:	5c9b      	ldrb	r3, [r3, r2]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d101      	bne.n	8004146 <HAL_TIM_PWM_ConfigChannel+0x22>
 8004142:	2302      	movs	r3, #2
 8004144:	e0e5      	b.n	8004312 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	223c      	movs	r2, #60	@ 0x3c
 800414a:	2101      	movs	r1, #1
 800414c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b14      	cmp	r3, #20
 8004152:	d900      	bls.n	8004156 <HAL_TIM_PWM_ConfigChannel+0x32>
 8004154:	e0d1      	b.n	80042fa <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	009a      	lsls	r2, r3, #2
 800415a:	4b70      	ldr	r3, [pc, #448]	@ (800431c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800415c:	18d3      	adds	r3, r2, r3
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68ba      	ldr	r2, [r7, #8]
 8004168:	0011      	movs	r1, r2
 800416a:	0018      	movs	r0, r3
 800416c:	f000 fa6e 	bl	800464c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	699a      	ldr	r2, [r3, #24]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2108      	movs	r1, #8
 800417c:	430a      	orrs	r2, r1
 800417e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	699a      	ldr	r2, [r3, #24]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2104      	movs	r1, #4
 800418c:	438a      	bics	r2, r1
 800418e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6999      	ldr	r1, [r3, #24]
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	691a      	ldr	r2, [r3, #16]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	619a      	str	r2, [r3, #24]
      break;
 80041a2:	e0af      	b.n	8004304 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68ba      	ldr	r2, [r7, #8]
 80041aa:	0011      	movs	r1, r2
 80041ac:	0018      	movs	r0, r3
 80041ae:	f000 fad7 	bl	8004760 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699a      	ldr	r2, [r3, #24]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2180      	movs	r1, #128	@ 0x80
 80041be:	0109      	lsls	r1, r1, #4
 80041c0:	430a      	orrs	r2, r1
 80041c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	699a      	ldr	r2, [r3, #24]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4954      	ldr	r1, [pc, #336]	@ (8004320 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80041d0:	400a      	ands	r2, r1
 80041d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	6999      	ldr	r1, [r3, #24]
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	021a      	lsls	r2, r3, #8
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	430a      	orrs	r2, r1
 80041e6:	619a      	str	r2, [r3, #24]
      break;
 80041e8:	e08c      	b.n	8004304 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	0011      	movs	r1, r2
 80041f2:	0018      	movs	r0, r3
 80041f4:	f000 fb38 	bl	8004868 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	69da      	ldr	r2, [r3, #28]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2108      	movs	r1, #8
 8004204:	430a      	orrs	r2, r1
 8004206:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	69da      	ldr	r2, [r3, #28]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2104      	movs	r1, #4
 8004214:	438a      	bics	r2, r1
 8004216:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	69d9      	ldr	r1, [r3, #28]
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	691a      	ldr	r2, [r3, #16]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	61da      	str	r2, [r3, #28]
      break;
 800422a:	e06b      	b.n	8004304 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68ba      	ldr	r2, [r7, #8]
 8004232:	0011      	movs	r1, r2
 8004234:	0018      	movs	r0, r3
 8004236:	f000 fb9f 	bl	8004978 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	69da      	ldr	r2, [r3, #28]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2180      	movs	r1, #128	@ 0x80
 8004246:	0109      	lsls	r1, r1, #4
 8004248:	430a      	orrs	r2, r1
 800424a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	69da      	ldr	r2, [r3, #28]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4932      	ldr	r1, [pc, #200]	@ (8004320 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004258:	400a      	ands	r2, r1
 800425a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	69d9      	ldr	r1, [r3, #28]
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	021a      	lsls	r2, r3, #8
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	430a      	orrs	r2, r1
 800426e:	61da      	str	r2, [r3, #28]
      break;
 8004270:	e048      	b.n	8004304 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68ba      	ldr	r2, [r7, #8]
 8004278:	0011      	movs	r1, r2
 800427a:	0018      	movs	r0, r3
 800427c:	f000 fbe6 	bl	8004a4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2108      	movs	r1, #8
 800428c:	430a      	orrs	r2, r1
 800428e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2104      	movs	r1, #4
 800429c:	438a      	bics	r2, r1
 800429e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	691a      	ldr	r2, [r3, #16]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80042b2:	e027      	b.n	8004304 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	68ba      	ldr	r2, [r7, #8]
 80042ba:	0011      	movs	r1, r2
 80042bc:	0018      	movs	r0, r3
 80042be:	f000 fc25 	bl	8004b0c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2180      	movs	r1, #128	@ 0x80
 80042ce:	0109      	lsls	r1, r1, #4
 80042d0:	430a      	orrs	r2, r1
 80042d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4910      	ldr	r1, [pc, #64]	@ (8004320 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80042e0:	400a      	ands	r2, r1
 80042e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	021a      	lsls	r2, r3, #8
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80042f8:	e004      	b.n	8004304 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80042fa:	2317      	movs	r3, #23
 80042fc:	18fb      	adds	r3, r7, r3
 80042fe:	2201      	movs	r2, #1
 8004300:	701a      	strb	r2, [r3, #0]
      break;
 8004302:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	223c      	movs	r2, #60	@ 0x3c
 8004308:	2100      	movs	r1, #0
 800430a:	5499      	strb	r1, [r3, r2]

  return status;
 800430c:	2317      	movs	r3, #23
 800430e:	18fb      	adds	r3, r7, r3
 8004310:	781b      	ldrb	r3, [r3, #0]
}
 8004312:	0018      	movs	r0, r3
 8004314:	46bd      	mov	sp, r7
 8004316:	b006      	add	sp, #24
 8004318:	bd80      	pop	{r7, pc}
 800431a:	46c0      	nop			@ (mov r8, r8)
 800431c:	08006780 	.word	0x08006780
 8004320:	fffffbff 	.word	0xfffffbff

08004324 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	223c      	movs	r2, #60	@ 0x3c
 8004332:	5c9b      	ldrb	r3, [r3, r2]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d101      	bne.n	800433c <HAL_TIM_GenerateEvent+0x18>
 8004338:	2302      	movs	r3, #2
 800433a:	e014      	b.n	8004366 <HAL_TIM_GenerateEvent+0x42>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	223c      	movs	r2, #60	@ 0x3c
 8004340:	2101      	movs	r1, #1
 8004342:	5499      	strb	r1, [r3, r2]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	223d      	movs	r2, #61	@ 0x3d
 8004348:	2102      	movs	r1, #2
 800434a:	5499      	strb	r1, [r3, r2]

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	223d      	movs	r2, #61	@ 0x3d
 8004358:	2101      	movs	r1, #1
 800435a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	223c      	movs	r2, #60	@ 0x3c
 8004360:	2100      	movs	r1, #0
 8004362:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	0018      	movs	r0, r3
 8004368:	46bd      	mov	sp, r7
 800436a:	b002      	add	sp, #8
 800436c:	bd80      	pop	{r7, pc}
	...

08004370 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800437a:	230f      	movs	r3, #15
 800437c:	18fb      	adds	r3, r7, r3
 800437e:	2200      	movs	r2, #0
 8004380:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	223c      	movs	r2, #60	@ 0x3c
 8004386:	5c9b      	ldrb	r3, [r3, r2]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d101      	bne.n	8004390 <HAL_TIM_ConfigClockSource+0x20>
 800438c:	2302      	movs	r3, #2
 800438e:	e0bc      	b.n	800450a <HAL_TIM_ConfigClockSource+0x19a>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	223c      	movs	r2, #60	@ 0x3c
 8004394:	2101      	movs	r1, #1
 8004396:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	223d      	movs	r2, #61	@ 0x3d
 800439c:	2102      	movs	r1, #2
 800439e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	4a5a      	ldr	r2, [pc, #360]	@ (8004514 <HAL_TIM_ConfigClockSource+0x1a4>)
 80043ac:	4013      	ands	r3, r2
 80043ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	4a59      	ldr	r2, [pc, #356]	@ (8004518 <HAL_TIM_ConfigClockSource+0x1a8>)
 80043b4:	4013      	ands	r3, r2
 80043b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2280      	movs	r2, #128	@ 0x80
 80043c6:	0192      	lsls	r2, r2, #6
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d040      	beq.n	800444e <HAL_TIM_ConfigClockSource+0xde>
 80043cc:	2280      	movs	r2, #128	@ 0x80
 80043ce:	0192      	lsls	r2, r2, #6
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d900      	bls.n	80043d6 <HAL_TIM_ConfigClockSource+0x66>
 80043d4:	e088      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x178>
 80043d6:	2280      	movs	r2, #128	@ 0x80
 80043d8:	0152      	lsls	r2, r2, #5
 80043da:	4293      	cmp	r3, r2
 80043dc:	d100      	bne.n	80043e0 <HAL_TIM_ConfigClockSource+0x70>
 80043de:	e088      	b.n	80044f2 <HAL_TIM_ConfigClockSource+0x182>
 80043e0:	2280      	movs	r2, #128	@ 0x80
 80043e2:	0152      	lsls	r2, r2, #5
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d900      	bls.n	80043ea <HAL_TIM_ConfigClockSource+0x7a>
 80043e8:	e07e      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x178>
 80043ea:	2b70      	cmp	r3, #112	@ 0x70
 80043ec:	d018      	beq.n	8004420 <HAL_TIM_ConfigClockSource+0xb0>
 80043ee:	d900      	bls.n	80043f2 <HAL_TIM_ConfigClockSource+0x82>
 80043f0:	e07a      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x178>
 80043f2:	2b60      	cmp	r3, #96	@ 0x60
 80043f4:	d04f      	beq.n	8004496 <HAL_TIM_ConfigClockSource+0x126>
 80043f6:	d900      	bls.n	80043fa <HAL_TIM_ConfigClockSource+0x8a>
 80043f8:	e076      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x178>
 80043fa:	2b50      	cmp	r3, #80	@ 0x50
 80043fc:	d03b      	beq.n	8004476 <HAL_TIM_ConfigClockSource+0x106>
 80043fe:	d900      	bls.n	8004402 <HAL_TIM_ConfigClockSource+0x92>
 8004400:	e072      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x178>
 8004402:	2b40      	cmp	r3, #64	@ 0x40
 8004404:	d057      	beq.n	80044b6 <HAL_TIM_ConfigClockSource+0x146>
 8004406:	d900      	bls.n	800440a <HAL_TIM_ConfigClockSource+0x9a>
 8004408:	e06e      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x178>
 800440a:	2b30      	cmp	r3, #48	@ 0x30
 800440c:	d063      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x166>
 800440e:	d86b      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x178>
 8004410:	2b20      	cmp	r3, #32
 8004412:	d060      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x166>
 8004414:	d868      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x178>
 8004416:	2b00      	cmp	r3, #0
 8004418:	d05d      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x166>
 800441a:	2b10      	cmp	r3, #16
 800441c:	d05b      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x166>
 800441e:	e063      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004430:	f000 fc4c 	bl	8004ccc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	2277      	movs	r2, #119	@ 0x77
 8004440:	4313      	orrs	r3, r2
 8004442:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68ba      	ldr	r2, [r7, #8]
 800444a:	609a      	str	r2, [r3, #8]
      break;
 800444c:	e052      	b.n	80044f4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800445e:	f000 fc35 	bl	8004ccc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	689a      	ldr	r2, [r3, #8]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2180      	movs	r1, #128	@ 0x80
 800446e:	01c9      	lsls	r1, r1, #7
 8004470:	430a      	orrs	r2, r1
 8004472:	609a      	str	r2, [r3, #8]
      break;
 8004474:	e03e      	b.n	80044f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004482:	001a      	movs	r2, r3
 8004484:	f000 fba6 	bl	8004bd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2150      	movs	r1, #80	@ 0x50
 800448e:	0018      	movs	r0, r3
 8004490:	f000 fc00 	bl	8004c94 <TIM_ITRx_SetConfig>
      break;
 8004494:	e02e      	b.n	80044f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044a2:	001a      	movs	r2, r3
 80044a4:	f000 fbc4 	bl	8004c30 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2160      	movs	r1, #96	@ 0x60
 80044ae:	0018      	movs	r0, r3
 80044b0:	f000 fbf0 	bl	8004c94 <TIM_ITRx_SetConfig>
      break;
 80044b4:	e01e      	b.n	80044f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044c2:	001a      	movs	r2, r3
 80044c4:	f000 fb86 	bl	8004bd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2140      	movs	r1, #64	@ 0x40
 80044ce:	0018      	movs	r0, r3
 80044d0:	f000 fbe0 	bl	8004c94 <TIM_ITRx_SetConfig>
      break;
 80044d4:	e00e      	b.n	80044f4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	0019      	movs	r1, r3
 80044e0:	0010      	movs	r0, r2
 80044e2:	f000 fbd7 	bl	8004c94 <TIM_ITRx_SetConfig>
      break;
 80044e6:	e005      	b.n	80044f4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80044e8:	230f      	movs	r3, #15
 80044ea:	18fb      	adds	r3, r7, r3
 80044ec:	2201      	movs	r2, #1
 80044ee:	701a      	strb	r2, [r3, #0]
      break;
 80044f0:	e000      	b.n	80044f4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80044f2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	223d      	movs	r2, #61	@ 0x3d
 80044f8:	2101      	movs	r1, #1
 80044fa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	223c      	movs	r2, #60	@ 0x3c
 8004500:	2100      	movs	r1, #0
 8004502:	5499      	strb	r1, [r3, r2]

  return status;
 8004504:	230f      	movs	r3, #15
 8004506:	18fb      	adds	r3, r7, r3
 8004508:	781b      	ldrb	r3, [r3, #0]
}
 800450a:	0018      	movs	r0, r3
 800450c:	46bd      	mov	sp, r7
 800450e:	b004      	add	sp, #16
 8004510:	bd80      	pop	{r7, pc}
 8004512:	46c0      	nop			@ (mov r8, r8)
 8004514:	ffceff88 	.word	0xffceff88
 8004518:	ffff00ff 	.word	0xffff00ff

0800451c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a3f      	ldr	r2, [pc, #252]	@ (800462c <TIM_Base_SetConfig+0x110>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d00c      	beq.n	800454e <TIM_Base_SetConfig+0x32>
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	2380      	movs	r3, #128	@ 0x80
 8004538:	05db      	lsls	r3, r3, #23
 800453a:	429a      	cmp	r2, r3
 800453c:	d007      	beq.n	800454e <TIM_Base_SetConfig+0x32>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a3b      	ldr	r2, [pc, #236]	@ (8004630 <TIM_Base_SetConfig+0x114>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d003      	beq.n	800454e <TIM_Base_SetConfig+0x32>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a3a      	ldr	r2, [pc, #232]	@ (8004634 <TIM_Base_SetConfig+0x118>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d108      	bne.n	8004560 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2270      	movs	r2, #112	@ 0x70
 8004552:	4393      	bics	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	4313      	orrs	r3, r2
 800455e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a32      	ldr	r2, [pc, #200]	@ (800462c <TIM_Base_SetConfig+0x110>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d01c      	beq.n	80045a2 <TIM_Base_SetConfig+0x86>
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	2380      	movs	r3, #128	@ 0x80
 800456c:	05db      	lsls	r3, r3, #23
 800456e:	429a      	cmp	r2, r3
 8004570:	d017      	beq.n	80045a2 <TIM_Base_SetConfig+0x86>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a2e      	ldr	r2, [pc, #184]	@ (8004630 <TIM_Base_SetConfig+0x114>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d013      	beq.n	80045a2 <TIM_Base_SetConfig+0x86>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a2d      	ldr	r2, [pc, #180]	@ (8004634 <TIM_Base_SetConfig+0x118>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d00f      	beq.n	80045a2 <TIM_Base_SetConfig+0x86>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a2c      	ldr	r2, [pc, #176]	@ (8004638 <TIM_Base_SetConfig+0x11c>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d00b      	beq.n	80045a2 <TIM_Base_SetConfig+0x86>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a2b      	ldr	r2, [pc, #172]	@ (800463c <TIM_Base_SetConfig+0x120>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d007      	beq.n	80045a2 <TIM_Base_SetConfig+0x86>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a2a      	ldr	r2, [pc, #168]	@ (8004640 <TIM_Base_SetConfig+0x124>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d003      	beq.n	80045a2 <TIM_Base_SetConfig+0x86>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a29      	ldr	r2, [pc, #164]	@ (8004644 <TIM_Base_SetConfig+0x128>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d108      	bne.n	80045b4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	4a28      	ldr	r2, [pc, #160]	@ (8004648 <TIM_Base_SetConfig+0x12c>)
 80045a6:	4013      	ands	r3, r2
 80045a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2280      	movs	r2, #128	@ 0x80
 80045b8:	4393      	bics	r3, r2
 80045ba:	001a      	movs	r2, r3
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	689a      	ldr	r2, [r3, #8]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a13      	ldr	r2, [pc, #76]	@ (800462c <TIM_Base_SetConfig+0x110>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00b      	beq.n	80045fa <TIM_Base_SetConfig+0xde>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a15      	ldr	r2, [pc, #84]	@ (800463c <TIM_Base_SetConfig+0x120>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d007      	beq.n	80045fa <TIM_Base_SetConfig+0xde>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a14      	ldr	r2, [pc, #80]	@ (8004640 <TIM_Base_SetConfig+0x124>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d003      	beq.n	80045fa <TIM_Base_SetConfig+0xde>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a13      	ldr	r2, [pc, #76]	@ (8004644 <TIM_Base_SetConfig+0x128>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d103      	bne.n	8004602 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	691a      	ldr	r2, [r3, #16]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2201      	movs	r2, #1
 8004606:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	2201      	movs	r2, #1
 800460e:	4013      	ands	r3, r2
 8004610:	2b01      	cmp	r3, #1
 8004612:	d106      	bne.n	8004622 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	691b      	ldr	r3, [r3, #16]
 8004618:	2201      	movs	r2, #1
 800461a:	4393      	bics	r3, r2
 800461c:	001a      	movs	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	611a      	str	r2, [r3, #16]
  }
}
 8004622:	46c0      	nop			@ (mov r8, r8)
 8004624:	46bd      	mov	sp, r7
 8004626:	b004      	add	sp, #16
 8004628:	bd80      	pop	{r7, pc}
 800462a:	46c0      	nop			@ (mov r8, r8)
 800462c:	40012c00 	.word	0x40012c00
 8004630:	40000400 	.word	0x40000400
 8004634:	40000800 	.word	0x40000800
 8004638:	40002000 	.word	0x40002000
 800463c:	40014000 	.word	0x40014000
 8004640:	40014400 	.word	0x40014400
 8004644:	40014800 	.word	0x40014800
 8004648:	fffffcff 	.word	0xfffffcff

0800464c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b086      	sub	sp, #24
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a1b      	ldr	r3, [r3, #32]
 8004660:	2201      	movs	r2, #1
 8004662:	4393      	bics	r3, r2
 8004664:	001a      	movs	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	4a32      	ldr	r2, [pc, #200]	@ (8004744 <TIM_OC1_SetConfig+0xf8>)
 800467a:	4013      	ands	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2203      	movs	r2, #3
 8004682:	4393      	bics	r3, r2
 8004684:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	4313      	orrs	r3, r2
 800468e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	2202      	movs	r2, #2
 8004694:	4393      	bics	r3, r2
 8004696:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	4313      	orrs	r3, r2
 80046a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a28      	ldr	r2, [pc, #160]	@ (8004748 <TIM_OC1_SetConfig+0xfc>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d00b      	beq.n	80046c2 <TIM_OC1_SetConfig+0x76>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a27      	ldr	r2, [pc, #156]	@ (800474c <TIM_OC1_SetConfig+0x100>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d007      	beq.n	80046c2 <TIM_OC1_SetConfig+0x76>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a26      	ldr	r2, [pc, #152]	@ (8004750 <TIM_OC1_SetConfig+0x104>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d003      	beq.n	80046c2 <TIM_OC1_SetConfig+0x76>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a25      	ldr	r2, [pc, #148]	@ (8004754 <TIM_OC1_SetConfig+0x108>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d10c      	bne.n	80046dc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	2208      	movs	r2, #8
 80046c6:	4393      	bics	r3, r2
 80046c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	2204      	movs	r2, #4
 80046d8:	4393      	bics	r3, r2
 80046da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a1a      	ldr	r2, [pc, #104]	@ (8004748 <TIM_OC1_SetConfig+0xfc>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00b      	beq.n	80046fc <TIM_OC1_SetConfig+0xb0>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a19      	ldr	r2, [pc, #100]	@ (800474c <TIM_OC1_SetConfig+0x100>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d007      	beq.n	80046fc <TIM_OC1_SetConfig+0xb0>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a18      	ldr	r2, [pc, #96]	@ (8004750 <TIM_OC1_SetConfig+0x104>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d003      	beq.n	80046fc <TIM_OC1_SetConfig+0xb0>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a17      	ldr	r2, [pc, #92]	@ (8004754 <TIM_OC1_SetConfig+0x108>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d111      	bne.n	8004720 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	4a16      	ldr	r2, [pc, #88]	@ (8004758 <TIM_OC1_SetConfig+0x10c>)
 8004700:	4013      	ands	r3, r2
 8004702:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	4a15      	ldr	r2, [pc, #84]	@ (800475c <TIM_OC1_SetConfig+0x110>)
 8004708:	4013      	ands	r3, r2
 800470a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	4313      	orrs	r3, r2
 8004714:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	4313      	orrs	r3, r2
 800471e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	693a      	ldr	r2, [r7, #16]
 8004724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	621a      	str	r2, [r3, #32]
}
 800473a:	46c0      	nop			@ (mov r8, r8)
 800473c:	46bd      	mov	sp, r7
 800473e:	b006      	add	sp, #24
 8004740:	bd80      	pop	{r7, pc}
 8004742:	46c0      	nop			@ (mov r8, r8)
 8004744:	fffeff8f 	.word	0xfffeff8f
 8004748:	40012c00 	.word	0x40012c00
 800474c:	40014000 	.word	0x40014000
 8004750:	40014400 	.word	0x40014400
 8004754:	40014800 	.word	0x40014800
 8004758:	fffffeff 	.word	0xfffffeff
 800475c:	fffffdff 	.word	0xfffffdff

08004760 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b086      	sub	sp, #24
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	2210      	movs	r2, #16
 8004776:	4393      	bics	r3, r2
 8004778:	001a      	movs	r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	4a2e      	ldr	r2, [pc, #184]	@ (8004848 <TIM_OC2_SetConfig+0xe8>)
 800478e:	4013      	ands	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	4a2d      	ldr	r2, [pc, #180]	@ (800484c <TIM_OC2_SetConfig+0xec>)
 8004796:	4013      	ands	r3, r2
 8004798:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	021b      	lsls	r3, r3, #8
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	2220      	movs	r2, #32
 80047aa:	4393      	bics	r3, r2
 80047ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	011b      	lsls	r3, r3, #4
 80047b4:	697a      	ldr	r2, [r7, #20]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a24      	ldr	r2, [pc, #144]	@ (8004850 <TIM_OC2_SetConfig+0xf0>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d10d      	bne.n	80047de <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	2280      	movs	r2, #128	@ 0x80
 80047c6:	4393      	bics	r3, r2
 80047c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	011b      	lsls	r3, r3, #4
 80047d0:	697a      	ldr	r2, [r7, #20]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	2240      	movs	r2, #64	@ 0x40
 80047da:	4393      	bics	r3, r2
 80047dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a1b      	ldr	r2, [pc, #108]	@ (8004850 <TIM_OC2_SetConfig+0xf0>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d00b      	beq.n	80047fe <TIM_OC2_SetConfig+0x9e>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a1a      	ldr	r2, [pc, #104]	@ (8004854 <TIM_OC2_SetConfig+0xf4>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d007      	beq.n	80047fe <TIM_OC2_SetConfig+0x9e>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a19      	ldr	r2, [pc, #100]	@ (8004858 <TIM_OC2_SetConfig+0xf8>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d003      	beq.n	80047fe <TIM_OC2_SetConfig+0x9e>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a18      	ldr	r2, [pc, #96]	@ (800485c <TIM_OC2_SetConfig+0xfc>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d113      	bne.n	8004826 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	4a17      	ldr	r2, [pc, #92]	@ (8004860 <TIM_OC2_SetConfig+0x100>)
 8004802:	4013      	ands	r3, r2
 8004804:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	4a16      	ldr	r2, [pc, #88]	@ (8004864 <TIM_OC2_SetConfig+0x104>)
 800480a:	4013      	ands	r3, r2
 800480c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	693a      	ldr	r2, [r7, #16]
 8004816:	4313      	orrs	r3, r2
 8004818:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	699b      	ldr	r3, [r3, #24]
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	4313      	orrs	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68fa      	ldr	r2, [r7, #12]
 8004830:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	685a      	ldr	r2, [r3, #4]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	621a      	str	r2, [r3, #32]
}
 8004840:	46c0      	nop			@ (mov r8, r8)
 8004842:	46bd      	mov	sp, r7
 8004844:	b006      	add	sp, #24
 8004846:	bd80      	pop	{r7, pc}
 8004848:	feff8fff 	.word	0xfeff8fff
 800484c:	fffffcff 	.word	0xfffffcff
 8004850:	40012c00 	.word	0x40012c00
 8004854:	40014000 	.word	0x40014000
 8004858:	40014400 	.word	0x40014400
 800485c:	40014800 	.word	0x40014800
 8004860:	fffffbff 	.word	0xfffffbff
 8004864:	fffff7ff 	.word	0xfffff7ff

08004868 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a1b      	ldr	r3, [r3, #32]
 800487c:	4a33      	ldr	r2, [pc, #204]	@ (800494c <TIM_OC3_SetConfig+0xe4>)
 800487e:	401a      	ands	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	69db      	ldr	r3, [r3, #28]
 800488e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4a2f      	ldr	r2, [pc, #188]	@ (8004950 <TIM_OC3_SetConfig+0xe8>)
 8004894:	4013      	ands	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2203      	movs	r2, #3
 800489c:	4393      	bics	r3, r2
 800489e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	4a29      	ldr	r2, [pc, #164]	@ (8004954 <TIM_OC3_SetConfig+0xec>)
 80048ae:	4013      	ands	r3, r2
 80048b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	021b      	lsls	r3, r3, #8
 80048b8:	697a      	ldr	r2, [r7, #20]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a25      	ldr	r2, [pc, #148]	@ (8004958 <TIM_OC3_SetConfig+0xf0>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d10d      	bne.n	80048e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	4a24      	ldr	r2, [pc, #144]	@ (800495c <TIM_OC3_SetConfig+0xf4>)
 80048ca:	4013      	ands	r3, r2
 80048cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	021b      	lsls	r3, r3, #8
 80048d4:	697a      	ldr	r2, [r7, #20]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	4a20      	ldr	r2, [pc, #128]	@ (8004960 <TIM_OC3_SetConfig+0xf8>)
 80048de:	4013      	ands	r3, r2
 80048e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a1c      	ldr	r2, [pc, #112]	@ (8004958 <TIM_OC3_SetConfig+0xf0>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d00b      	beq.n	8004902 <TIM_OC3_SetConfig+0x9a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004964 <TIM_OC3_SetConfig+0xfc>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d007      	beq.n	8004902 <TIM_OC3_SetConfig+0x9a>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a1c      	ldr	r2, [pc, #112]	@ (8004968 <TIM_OC3_SetConfig+0x100>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d003      	beq.n	8004902 <TIM_OC3_SetConfig+0x9a>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a1b      	ldr	r2, [pc, #108]	@ (800496c <TIM_OC3_SetConfig+0x104>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d113      	bne.n	800492a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	4a1a      	ldr	r2, [pc, #104]	@ (8004970 <TIM_OC3_SetConfig+0x108>)
 8004906:	4013      	ands	r3, r2
 8004908:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	4a19      	ldr	r2, [pc, #100]	@ (8004974 <TIM_OC3_SetConfig+0x10c>)
 800490e:	4013      	ands	r3, r2
 8004910:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	4313      	orrs	r3, r2
 800491c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	699b      	ldr	r3, [r3, #24]
 8004922:	011b      	lsls	r3, r3, #4
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	4313      	orrs	r3, r2
 8004928:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	621a      	str	r2, [r3, #32]
}
 8004944:	46c0      	nop			@ (mov r8, r8)
 8004946:	46bd      	mov	sp, r7
 8004948:	b006      	add	sp, #24
 800494a:	bd80      	pop	{r7, pc}
 800494c:	fffffeff 	.word	0xfffffeff
 8004950:	fffeff8f 	.word	0xfffeff8f
 8004954:	fffffdff 	.word	0xfffffdff
 8004958:	40012c00 	.word	0x40012c00
 800495c:	fffff7ff 	.word	0xfffff7ff
 8004960:	fffffbff 	.word	0xfffffbff
 8004964:	40014000 	.word	0x40014000
 8004968:	40014400 	.word	0x40014400
 800496c:	40014800 	.word	0x40014800
 8004970:	ffffefff 	.word	0xffffefff
 8004974:	ffffdfff 	.word	0xffffdfff

08004978 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b086      	sub	sp, #24
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	4a26      	ldr	r2, [pc, #152]	@ (8004a28 <TIM_OC4_SetConfig+0xb0>)
 800498e:	401a      	ands	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	69db      	ldr	r3, [r3, #28]
 800499e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	4a22      	ldr	r2, [pc, #136]	@ (8004a2c <TIM_OC4_SetConfig+0xb4>)
 80049a4:	4013      	ands	r3, r2
 80049a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	4a21      	ldr	r2, [pc, #132]	@ (8004a30 <TIM_OC4_SetConfig+0xb8>)
 80049ac:	4013      	ands	r3, r2
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	021b      	lsls	r3, r3, #8
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	4a1d      	ldr	r2, [pc, #116]	@ (8004a34 <TIM_OC4_SetConfig+0xbc>)
 80049c0:	4013      	ands	r3, r2
 80049c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	031b      	lsls	r3, r3, #12
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a19      	ldr	r2, [pc, #100]	@ (8004a38 <TIM_OC4_SetConfig+0xc0>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d00b      	beq.n	80049f0 <TIM_OC4_SetConfig+0x78>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a18      	ldr	r2, [pc, #96]	@ (8004a3c <TIM_OC4_SetConfig+0xc4>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d007      	beq.n	80049f0 <TIM_OC4_SetConfig+0x78>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a17      	ldr	r2, [pc, #92]	@ (8004a40 <TIM_OC4_SetConfig+0xc8>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d003      	beq.n	80049f0 <TIM_OC4_SetConfig+0x78>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a16      	ldr	r2, [pc, #88]	@ (8004a44 <TIM_OC4_SetConfig+0xcc>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d109      	bne.n	8004a04 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	4a15      	ldr	r2, [pc, #84]	@ (8004a48 <TIM_OC4_SetConfig+0xd0>)
 80049f4:	4013      	ands	r3, r2
 80049f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	019b      	lsls	r3, r3, #6
 80049fe:	697a      	ldr	r2, [r7, #20]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	621a      	str	r2, [r3, #32]
}
 8004a1e:	46c0      	nop			@ (mov r8, r8)
 8004a20:	46bd      	mov	sp, r7
 8004a22:	b006      	add	sp, #24
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	46c0      	nop			@ (mov r8, r8)
 8004a28:	ffffefff 	.word	0xffffefff
 8004a2c:	feff8fff 	.word	0xfeff8fff
 8004a30:	fffffcff 	.word	0xfffffcff
 8004a34:	ffffdfff 	.word	0xffffdfff
 8004a38:	40012c00 	.word	0x40012c00
 8004a3c:	40014000 	.word	0x40014000
 8004a40:	40014400 	.word	0x40014400
 8004a44:	40014800 	.word	0x40014800
 8004a48:	ffffbfff 	.word	0xffffbfff

08004a4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b086      	sub	sp, #24
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	4a23      	ldr	r2, [pc, #140]	@ (8004af0 <TIM_OC5_SetConfig+0xa4>)
 8004a62:	401a      	ands	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	4a1f      	ldr	r2, [pc, #124]	@ (8004af4 <TIM_OC5_SetConfig+0xa8>)
 8004a78:	4013      	ands	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	4a1b      	ldr	r2, [pc, #108]	@ (8004af8 <TIM_OC5_SetConfig+0xac>)
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	041b      	lsls	r3, r3, #16
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a17      	ldr	r2, [pc, #92]	@ (8004afc <TIM_OC5_SetConfig+0xb0>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d00b      	beq.n	8004aba <TIM_OC5_SetConfig+0x6e>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a16      	ldr	r2, [pc, #88]	@ (8004b00 <TIM_OC5_SetConfig+0xb4>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d007      	beq.n	8004aba <TIM_OC5_SetConfig+0x6e>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a15      	ldr	r2, [pc, #84]	@ (8004b04 <TIM_OC5_SetConfig+0xb8>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d003      	beq.n	8004aba <TIM_OC5_SetConfig+0x6e>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a14      	ldr	r2, [pc, #80]	@ (8004b08 <TIM_OC5_SetConfig+0xbc>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d109      	bne.n	8004ace <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	4a0c      	ldr	r2, [pc, #48]	@ (8004af0 <TIM_OC5_SetConfig+0xa4>)
 8004abe:	4013      	ands	r3, r2
 8004ac0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	021b      	lsls	r3, r3, #8
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	685a      	ldr	r2, [r3, #4]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	621a      	str	r2, [r3, #32]
}
 8004ae8:	46c0      	nop			@ (mov r8, r8)
 8004aea:	46bd      	mov	sp, r7
 8004aec:	b006      	add	sp, #24
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	fffeffff 	.word	0xfffeffff
 8004af4:	fffeff8f 	.word	0xfffeff8f
 8004af8:	fffdffff 	.word	0xfffdffff
 8004afc:	40012c00 	.word	0x40012c00
 8004b00:	40014000 	.word	0x40014000
 8004b04:	40014400 	.word	0x40014400
 8004b08:	40014800 	.word	0x40014800

08004b0c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	4a24      	ldr	r2, [pc, #144]	@ (8004bb4 <TIM_OC6_SetConfig+0xa8>)
 8004b22:	401a      	ands	r2, r3
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4a20      	ldr	r2, [pc, #128]	@ (8004bb8 <TIM_OC6_SetConfig+0xac>)
 8004b38:	4013      	ands	r3, r2
 8004b3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	021b      	lsls	r3, r3, #8
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	4a1c      	ldr	r2, [pc, #112]	@ (8004bbc <TIM_OC6_SetConfig+0xb0>)
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	051b      	lsls	r3, r3, #20
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4a18      	ldr	r2, [pc, #96]	@ (8004bc0 <TIM_OC6_SetConfig+0xb4>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d00b      	beq.n	8004b7c <TIM_OC6_SetConfig+0x70>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4a17      	ldr	r2, [pc, #92]	@ (8004bc4 <TIM_OC6_SetConfig+0xb8>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d007      	beq.n	8004b7c <TIM_OC6_SetConfig+0x70>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a16      	ldr	r2, [pc, #88]	@ (8004bc8 <TIM_OC6_SetConfig+0xbc>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d003      	beq.n	8004b7c <TIM_OC6_SetConfig+0x70>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a15      	ldr	r2, [pc, #84]	@ (8004bcc <TIM_OC6_SetConfig+0xc0>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d109      	bne.n	8004b90 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	4a14      	ldr	r2, [pc, #80]	@ (8004bd0 <TIM_OC6_SetConfig+0xc4>)
 8004b80:	4013      	ands	r3, r2
 8004b82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	029b      	lsls	r3, r3, #10
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	685a      	ldr	r2, [r3, #4]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	621a      	str	r2, [r3, #32]
}
 8004baa:	46c0      	nop			@ (mov r8, r8)
 8004bac:	46bd      	mov	sp, r7
 8004bae:	b006      	add	sp, #24
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	46c0      	nop			@ (mov r8, r8)
 8004bb4:	ffefffff 	.word	0xffefffff
 8004bb8:	feff8fff 	.word	0xfeff8fff
 8004bbc:	ffdfffff 	.word	0xffdfffff
 8004bc0:	40012c00 	.word	0x40012c00
 8004bc4:	40014000 	.word	0x40014000
 8004bc8:	40014400 	.word	0x40014400
 8004bcc:	40014800 	.word	0x40014800
 8004bd0:	fffbffff 	.word	0xfffbffff

08004bd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b086      	sub	sp, #24
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	2201      	movs	r2, #1
 8004bec:	4393      	bics	r3, r2
 8004bee:	001a      	movs	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	22f0      	movs	r2, #240	@ 0xf0
 8004bfe:	4393      	bics	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	011b      	lsls	r3, r3, #4
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	220a      	movs	r2, #10
 8004c10:	4393      	bics	r3, r2
 8004c12:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	697a      	ldr	r2, [r7, #20]
 8004c26:	621a      	str	r2, [r3, #32]
}
 8004c28:	46c0      	nop			@ (mov r8, r8)
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	b006      	add	sp, #24
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
 8004c40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	2210      	movs	r2, #16
 8004c48:	4393      	bics	r3, r2
 8004c4a:	001a      	movs	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	4a0d      	ldr	r2, [pc, #52]	@ (8004c90 <TIM_TI2_ConfigInputStage+0x60>)
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	031b      	lsls	r3, r3, #12
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	22a0      	movs	r2, #160	@ 0xa0
 8004c6c:	4393      	bics	r3, r2
 8004c6e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	011b      	lsls	r3, r3, #4
 8004c74:	697a      	ldr	r2, [r7, #20]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	693a      	ldr	r2, [r7, #16]
 8004c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	621a      	str	r2, [r3, #32]
}
 8004c86:	46c0      	nop			@ (mov r8, r8)
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	b006      	add	sp, #24
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	46c0      	nop			@ (mov r8, r8)
 8004c90:	ffff0fff 	.word	0xffff0fff

08004c94 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	4a08      	ldr	r2, [pc, #32]	@ (8004cc8 <TIM_ITRx_SetConfig+0x34>)
 8004ca8:	4013      	ands	r3, r2
 8004caa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cac:	683a      	ldr	r2, [r7, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	2207      	movs	r2, #7
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	609a      	str	r2, [r3, #8]
}
 8004cbe:	46c0      	nop			@ (mov r8, r8)
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	b004      	add	sp, #16
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	46c0      	nop			@ (mov r8, r8)
 8004cc8:	ffcfff8f 	.word	0xffcfff8f

08004ccc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b086      	sub	sp, #24
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]
 8004cd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	4a09      	ldr	r2, [pc, #36]	@ (8004d08 <TIM_ETR_SetConfig+0x3c>)
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	021a      	lsls	r2, r3, #8
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	609a      	str	r2, [r3, #8]
}
 8004d00:	46c0      	nop			@ (mov r8, r8)
 8004d02:	46bd      	mov	sp, r7
 8004d04:	b006      	add	sp, #24
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	ffff00ff 	.word	0xffff00ff

08004d0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b086      	sub	sp, #24
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	221f      	movs	r2, #31
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	2201      	movs	r2, #1
 8004d20:	409a      	lsls	r2, r3
 8004d22:	0013      	movs	r3, r2
 8004d24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	43d2      	mvns	r2, r2
 8004d2e:	401a      	ands	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6a1a      	ldr	r2, [r3, #32]
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	211f      	movs	r1, #31
 8004d3c:	400b      	ands	r3, r1
 8004d3e:	6879      	ldr	r1, [r7, #4]
 8004d40:	4099      	lsls	r1, r3
 8004d42:	000b      	movs	r3, r1
 8004d44:	431a      	orrs	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	621a      	str	r2, [r3, #32]
}
 8004d4a:	46c0      	nop			@ (mov r8, r8)
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	b006      	add	sp, #24
 8004d50:	bd80      	pop	{r7, pc}
	...

08004d54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	223c      	movs	r2, #60	@ 0x3c
 8004d62:	5c9b      	ldrb	r3, [r3, r2]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d101      	bne.n	8004d6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e05a      	b.n	8004e22 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	223c      	movs	r2, #60	@ 0x3c
 8004d70:	2101      	movs	r1, #1
 8004d72:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	223d      	movs	r2, #61	@ 0x3d
 8004d78:	2102      	movs	r1, #2
 8004d7a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a26      	ldr	r2, [pc, #152]	@ (8004e2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d108      	bne.n	8004da8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	4a25      	ldr	r2, [pc, #148]	@ (8004e30 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2270      	movs	r2, #112	@ 0x70
 8004dac:	4393      	bics	r3, r2
 8004dae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68fa      	ldr	r2, [r7, #12]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a19      	ldr	r2, [pc, #100]	@ (8004e2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d014      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	2380      	movs	r3, #128	@ 0x80
 8004dd2:	05db      	lsls	r3, r3, #23
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d00e      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a15      	ldr	r2, [pc, #84]	@ (8004e34 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d009      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a14      	ldr	r2, [pc, #80]	@ (8004e38 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d004      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a12      	ldr	r2, [pc, #72]	@ (8004e3c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d10c      	bne.n	8004e10 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	2280      	movs	r2, #128	@ 0x80
 8004dfa:	4393      	bics	r3, r2
 8004dfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	223d      	movs	r2, #61	@ 0x3d
 8004e14:	2101      	movs	r1, #1
 8004e16:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	223c      	movs	r2, #60	@ 0x3c
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	0018      	movs	r0, r3
 8004e24:	46bd      	mov	sp, r7
 8004e26:	b004      	add	sp, #16
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	46c0      	nop			@ (mov r8, r8)
 8004e2c:	40012c00 	.word	0x40012c00
 8004e30:	ff0fffff 	.word	0xff0fffff
 8004e34:	40000400 	.word	0x40000400
 8004e38:	40000800 	.word	0x40000800
 8004e3c:	40014000 	.word	0x40014000

08004e40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d101      	bne.n	8004e52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e046      	b.n	8004ee0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2288      	movs	r2, #136	@ 0x88
 8004e56:	589b      	ldr	r3, [r3, r2]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d107      	bne.n	8004e6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2284      	movs	r2, #132	@ 0x84
 8004e60:	2100      	movs	r1, #0
 8004e62:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	0018      	movs	r0, r3
 8004e68:	f7fd fafe 	bl	8002468 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2288      	movs	r2, #136	@ 0x88
 8004e70:	2124      	movs	r1, #36	@ 0x24
 8004e72:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2101      	movs	r1, #1
 8004e80:	438a      	bics	r2, r1
 8004e82:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d003      	beq.n	8004e94 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	0018      	movs	r0, r3
 8004e90:	f000 ffaa 	bl	8005de8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	0018      	movs	r0, r3
 8004e98:	f000 fc50 	bl	800573c <UART_SetConfig>
 8004e9c:	0003      	movs	r3, r0
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d101      	bne.n	8004ea6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e01c      	b.n	8004ee0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	685a      	ldr	r2, [r3, #4]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	490d      	ldr	r1, [pc, #52]	@ (8004ee8 <HAL_UART_Init+0xa8>)
 8004eb2:	400a      	ands	r2, r1
 8004eb4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	689a      	ldr	r2, [r3, #8]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	212a      	movs	r1, #42	@ 0x2a
 8004ec2:	438a      	bics	r2, r1
 8004ec4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2101      	movs	r1, #1
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	0018      	movs	r0, r3
 8004eda:	f001 f839 	bl	8005f50 <UART_CheckIdleState>
 8004ede:	0003      	movs	r3, r0
}
 8004ee0:	0018      	movs	r0, r3
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	b002      	add	sp, #8
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	ffffb7ff 	.word	0xffffb7ff

08004eec <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b08a      	sub	sp, #40	@ 0x28
 8004ef0:	af02      	add	r7, sp, #8
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	603b      	str	r3, [r7, #0]
 8004ef8:	1dbb      	adds	r3, r7, #6
 8004efa:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	228c      	movs	r2, #140	@ 0x8c
 8004f00:	589b      	ldr	r3, [r3, r2]
 8004f02:	2b20      	cmp	r3, #32
 8004f04:	d000      	beq.n	8004f08 <HAL_UART_Receive+0x1c>
 8004f06:	e0d0      	b.n	80050aa <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <HAL_UART_Receive+0x2a>
 8004f0e:	1dbb      	adds	r3, r7, #6
 8004f10:	881b      	ldrh	r3, [r3, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e0c8      	b.n	80050ac <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	689a      	ldr	r2, [r3, #8]
 8004f1e:	2380      	movs	r3, #128	@ 0x80
 8004f20:	015b      	lsls	r3, r3, #5
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d109      	bne.n	8004f3a <HAL_UART_Receive+0x4e>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d105      	bne.n	8004f3a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	2201      	movs	r2, #1
 8004f32:	4013      	ands	r3, r2
 8004f34:	d001      	beq.n	8004f3a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e0b8      	b.n	80050ac <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2290      	movs	r2, #144	@ 0x90
 8004f3e:	2100      	movs	r1, #0
 8004f40:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	228c      	movs	r2, #140	@ 0x8c
 8004f46:	2122      	movs	r1, #34	@ 0x22
 8004f48:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f50:	f7fd fbc4 	bl	80026dc <HAL_GetTick>
 8004f54:	0003      	movs	r3, r0
 8004f56:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	1dba      	adds	r2, r7, #6
 8004f5c:	215c      	movs	r1, #92	@ 0x5c
 8004f5e:	8812      	ldrh	r2, [r2, #0]
 8004f60:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	1dba      	adds	r2, r7, #6
 8004f66:	215e      	movs	r1, #94	@ 0x5e
 8004f68:	8812      	ldrh	r2, [r2, #0]
 8004f6a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	689a      	ldr	r2, [r3, #8]
 8004f70:	2380      	movs	r3, #128	@ 0x80
 8004f72:	015b      	lsls	r3, r3, #5
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d10d      	bne.n	8004f94 <HAL_UART_Receive+0xa8>
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	691b      	ldr	r3, [r3, #16]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d104      	bne.n	8004f8a <HAL_UART_Receive+0x9e>
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2260      	movs	r2, #96	@ 0x60
 8004f84:	494b      	ldr	r1, [pc, #300]	@ (80050b4 <HAL_UART_Receive+0x1c8>)
 8004f86:	5299      	strh	r1, [r3, r2]
 8004f88:	e02e      	b.n	8004fe8 <HAL_UART_Receive+0xfc>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2260      	movs	r2, #96	@ 0x60
 8004f8e:	21ff      	movs	r1, #255	@ 0xff
 8004f90:	5299      	strh	r1, [r3, r2]
 8004f92:	e029      	b.n	8004fe8 <HAL_UART_Receive+0xfc>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10d      	bne.n	8004fb8 <HAL_UART_Receive+0xcc>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d104      	bne.n	8004fae <HAL_UART_Receive+0xc2>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2260      	movs	r2, #96	@ 0x60
 8004fa8:	21ff      	movs	r1, #255	@ 0xff
 8004faa:	5299      	strh	r1, [r3, r2]
 8004fac:	e01c      	b.n	8004fe8 <HAL_UART_Receive+0xfc>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2260      	movs	r2, #96	@ 0x60
 8004fb2:	217f      	movs	r1, #127	@ 0x7f
 8004fb4:	5299      	strh	r1, [r3, r2]
 8004fb6:	e017      	b.n	8004fe8 <HAL_UART_Receive+0xfc>
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	689a      	ldr	r2, [r3, #8]
 8004fbc:	2380      	movs	r3, #128	@ 0x80
 8004fbe:	055b      	lsls	r3, r3, #21
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d10d      	bne.n	8004fe0 <HAL_UART_Receive+0xf4>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	691b      	ldr	r3, [r3, #16]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d104      	bne.n	8004fd6 <HAL_UART_Receive+0xea>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2260      	movs	r2, #96	@ 0x60
 8004fd0:	217f      	movs	r1, #127	@ 0x7f
 8004fd2:	5299      	strh	r1, [r3, r2]
 8004fd4:	e008      	b.n	8004fe8 <HAL_UART_Receive+0xfc>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2260      	movs	r2, #96	@ 0x60
 8004fda:	213f      	movs	r1, #63	@ 0x3f
 8004fdc:	5299      	strh	r1, [r3, r2]
 8004fde:	e003      	b.n	8004fe8 <HAL_UART_Receive+0xfc>
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2260      	movs	r2, #96	@ 0x60
 8004fe4:	2100      	movs	r1, #0
 8004fe6:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8004fe8:	2312      	movs	r3, #18
 8004fea:	18fb      	adds	r3, r7, r3
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	2160      	movs	r1, #96	@ 0x60
 8004ff0:	5a52      	ldrh	r2, [r2, r1]
 8004ff2:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	689a      	ldr	r2, [r3, #8]
 8004ff8:	2380      	movs	r3, #128	@ 0x80
 8004ffa:	015b      	lsls	r3, r3, #5
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d108      	bne.n	8005012 <HAL_UART_Receive+0x126>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d104      	bne.n	8005012 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8005008:	2300      	movs	r3, #0
 800500a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	61bb      	str	r3, [r7, #24]
 8005010:	e003      	b.n	800501a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005016:	2300      	movs	r3, #0
 8005018:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800501a:	e03a      	b.n	8005092 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	9300      	str	r3, [sp, #0]
 8005024:	0013      	movs	r3, r2
 8005026:	2200      	movs	r2, #0
 8005028:	2120      	movs	r1, #32
 800502a:	f001 f83b 	bl	80060a4 <UART_WaitOnFlagUntilTimeout>
 800502e:	1e03      	subs	r3, r0, #0
 8005030:	d005      	beq.n	800503e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	228c      	movs	r2, #140	@ 0x8c
 8005036:	2120      	movs	r1, #32
 8005038:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e036      	b.n	80050ac <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10e      	bne.n	8005062 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504a:	b29b      	uxth	r3, r3
 800504c:	2212      	movs	r2, #18
 800504e:	18ba      	adds	r2, r7, r2
 8005050:	8812      	ldrh	r2, [r2, #0]
 8005052:	4013      	ands	r3, r2
 8005054:	b29a      	uxth	r2, r3
 8005056:	69bb      	ldr	r3, [r7, #24]
 8005058:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	3302      	adds	r3, #2
 800505e:	61bb      	str	r3, [r7, #24]
 8005060:	e00e      	b.n	8005080 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005068:	b2db      	uxtb	r3, r3
 800506a:	2212      	movs	r2, #18
 800506c:	18ba      	adds	r2, r7, r2
 800506e:	8812      	ldrh	r2, [r2, #0]
 8005070:	b2d2      	uxtb	r2, r2
 8005072:	4013      	ands	r3, r2
 8005074:	b2da      	uxtb	r2, r3
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	3301      	adds	r3, #1
 800507e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	225e      	movs	r2, #94	@ 0x5e
 8005084:	5a9b      	ldrh	r3, [r3, r2]
 8005086:	b29b      	uxth	r3, r3
 8005088:	3b01      	subs	r3, #1
 800508a:	b299      	uxth	r1, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	225e      	movs	r2, #94	@ 0x5e
 8005090:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	225e      	movs	r2, #94	@ 0x5e
 8005096:	5a9b      	ldrh	r3, [r3, r2]
 8005098:	b29b      	uxth	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1be      	bne.n	800501c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	228c      	movs	r2, #140	@ 0x8c
 80050a2:	2120      	movs	r1, #32
 80050a4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80050a6:	2300      	movs	r3, #0
 80050a8:	e000      	b.n	80050ac <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80050aa:	2302      	movs	r3, #2
  }
}
 80050ac:	0018      	movs	r0, r3
 80050ae:	46bd      	mov	sp, r7
 80050b0:	b008      	add	sp, #32
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	000001ff 	.word	0x000001ff

080050b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050b8:	b5b0      	push	{r4, r5, r7, lr}
 80050ba:	b0aa      	sub	sp, #168	@ 0xa8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	69db      	ldr	r3, [r3, #28]
 80050c6:	22a4      	movs	r2, #164	@ 0xa4
 80050c8:	18b9      	adds	r1, r7, r2
 80050ca:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	20a0      	movs	r0, #160	@ 0xa0
 80050d4:	1839      	adds	r1, r7, r0
 80050d6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	249c      	movs	r4, #156	@ 0x9c
 80050e0:	1939      	adds	r1, r7, r4
 80050e2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80050e4:	0011      	movs	r1, r2
 80050e6:	18bb      	adds	r3, r7, r2
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4aa2      	ldr	r2, [pc, #648]	@ (8005374 <HAL_UART_IRQHandler+0x2bc>)
 80050ec:	4013      	ands	r3, r2
 80050ee:	2298      	movs	r2, #152	@ 0x98
 80050f0:	18bd      	adds	r5, r7, r2
 80050f2:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80050f4:	18bb      	adds	r3, r7, r2
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d11a      	bne.n	8005132 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80050fc:	187b      	adds	r3, r7, r1
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2220      	movs	r2, #32
 8005102:	4013      	ands	r3, r2
 8005104:	d015      	beq.n	8005132 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005106:	183b      	adds	r3, r7, r0
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2220      	movs	r2, #32
 800510c:	4013      	ands	r3, r2
 800510e:	d105      	bne.n	800511c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005110:	193b      	adds	r3, r7, r4
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	2380      	movs	r3, #128	@ 0x80
 8005116:	055b      	lsls	r3, r3, #21
 8005118:	4013      	ands	r3, r2
 800511a:	d00a      	beq.n	8005132 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005120:	2b00      	cmp	r3, #0
 8005122:	d100      	bne.n	8005126 <HAL_UART_IRQHandler+0x6e>
 8005124:	e2dc      	b.n	80056e0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	0010      	movs	r0, r2
 800512e:	4798      	blx	r3
      }
      return;
 8005130:	e2d6      	b.n	80056e0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005132:	2398      	movs	r3, #152	@ 0x98
 8005134:	18fb      	adds	r3, r7, r3
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d100      	bne.n	800513e <HAL_UART_IRQHandler+0x86>
 800513c:	e122      	b.n	8005384 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800513e:	239c      	movs	r3, #156	@ 0x9c
 8005140:	18fb      	adds	r3, r7, r3
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a8c      	ldr	r2, [pc, #560]	@ (8005378 <HAL_UART_IRQHandler+0x2c0>)
 8005146:	4013      	ands	r3, r2
 8005148:	d106      	bne.n	8005158 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800514a:	23a0      	movs	r3, #160	@ 0xa0
 800514c:	18fb      	adds	r3, r7, r3
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a8a      	ldr	r2, [pc, #552]	@ (800537c <HAL_UART_IRQHandler+0x2c4>)
 8005152:	4013      	ands	r3, r2
 8005154:	d100      	bne.n	8005158 <HAL_UART_IRQHandler+0xa0>
 8005156:	e115      	b.n	8005384 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005158:	23a4      	movs	r3, #164	@ 0xa4
 800515a:	18fb      	adds	r3, r7, r3
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2201      	movs	r2, #1
 8005160:	4013      	ands	r3, r2
 8005162:	d012      	beq.n	800518a <HAL_UART_IRQHandler+0xd2>
 8005164:	23a0      	movs	r3, #160	@ 0xa0
 8005166:	18fb      	adds	r3, r7, r3
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	2380      	movs	r3, #128	@ 0x80
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	4013      	ands	r3, r2
 8005170:	d00b      	beq.n	800518a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2201      	movs	r2, #1
 8005178:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2290      	movs	r2, #144	@ 0x90
 800517e:	589b      	ldr	r3, [r3, r2]
 8005180:	2201      	movs	r2, #1
 8005182:	431a      	orrs	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2190      	movs	r1, #144	@ 0x90
 8005188:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800518a:	23a4      	movs	r3, #164	@ 0xa4
 800518c:	18fb      	adds	r3, r7, r3
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2202      	movs	r2, #2
 8005192:	4013      	ands	r3, r2
 8005194:	d011      	beq.n	80051ba <HAL_UART_IRQHandler+0x102>
 8005196:	239c      	movs	r3, #156	@ 0x9c
 8005198:	18fb      	adds	r3, r7, r3
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2201      	movs	r2, #1
 800519e:	4013      	ands	r3, r2
 80051a0:	d00b      	beq.n	80051ba <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2202      	movs	r2, #2
 80051a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2290      	movs	r2, #144	@ 0x90
 80051ae:	589b      	ldr	r3, [r3, r2]
 80051b0:	2204      	movs	r2, #4
 80051b2:	431a      	orrs	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2190      	movs	r1, #144	@ 0x90
 80051b8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051ba:	23a4      	movs	r3, #164	@ 0xa4
 80051bc:	18fb      	adds	r3, r7, r3
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2204      	movs	r2, #4
 80051c2:	4013      	ands	r3, r2
 80051c4:	d011      	beq.n	80051ea <HAL_UART_IRQHandler+0x132>
 80051c6:	239c      	movs	r3, #156	@ 0x9c
 80051c8:	18fb      	adds	r3, r7, r3
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2201      	movs	r2, #1
 80051ce:	4013      	ands	r3, r2
 80051d0:	d00b      	beq.n	80051ea <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2204      	movs	r2, #4
 80051d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2290      	movs	r2, #144	@ 0x90
 80051de:	589b      	ldr	r3, [r3, r2]
 80051e0:	2202      	movs	r2, #2
 80051e2:	431a      	orrs	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2190      	movs	r1, #144	@ 0x90
 80051e8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80051ea:	23a4      	movs	r3, #164	@ 0xa4
 80051ec:	18fb      	adds	r3, r7, r3
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2208      	movs	r2, #8
 80051f2:	4013      	ands	r3, r2
 80051f4:	d017      	beq.n	8005226 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80051f6:	23a0      	movs	r3, #160	@ 0xa0
 80051f8:	18fb      	adds	r3, r7, r3
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2220      	movs	r2, #32
 80051fe:	4013      	ands	r3, r2
 8005200:	d105      	bne.n	800520e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005202:	239c      	movs	r3, #156	@ 0x9c
 8005204:	18fb      	adds	r3, r7, r3
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a5b      	ldr	r2, [pc, #364]	@ (8005378 <HAL_UART_IRQHandler+0x2c0>)
 800520a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800520c:	d00b      	beq.n	8005226 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2208      	movs	r2, #8
 8005214:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2290      	movs	r2, #144	@ 0x90
 800521a:	589b      	ldr	r3, [r3, r2]
 800521c:	2208      	movs	r2, #8
 800521e:	431a      	orrs	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2190      	movs	r1, #144	@ 0x90
 8005224:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005226:	23a4      	movs	r3, #164	@ 0xa4
 8005228:	18fb      	adds	r3, r7, r3
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	2380      	movs	r3, #128	@ 0x80
 800522e:	011b      	lsls	r3, r3, #4
 8005230:	4013      	ands	r3, r2
 8005232:	d013      	beq.n	800525c <HAL_UART_IRQHandler+0x1a4>
 8005234:	23a0      	movs	r3, #160	@ 0xa0
 8005236:	18fb      	adds	r3, r7, r3
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	2380      	movs	r3, #128	@ 0x80
 800523c:	04db      	lsls	r3, r3, #19
 800523e:	4013      	ands	r3, r2
 8005240:	d00c      	beq.n	800525c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2280      	movs	r2, #128	@ 0x80
 8005248:	0112      	lsls	r2, r2, #4
 800524a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2290      	movs	r2, #144	@ 0x90
 8005250:	589b      	ldr	r3, [r3, r2]
 8005252:	2220      	movs	r2, #32
 8005254:	431a      	orrs	r2, r3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2190      	movs	r1, #144	@ 0x90
 800525a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2290      	movs	r2, #144	@ 0x90
 8005260:	589b      	ldr	r3, [r3, r2]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d100      	bne.n	8005268 <HAL_UART_IRQHandler+0x1b0>
 8005266:	e23d      	b.n	80056e4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005268:	23a4      	movs	r3, #164	@ 0xa4
 800526a:	18fb      	adds	r3, r7, r3
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2220      	movs	r2, #32
 8005270:	4013      	ands	r3, r2
 8005272:	d015      	beq.n	80052a0 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005274:	23a0      	movs	r3, #160	@ 0xa0
 8005276:	18fb      	adds	r3, r7, r3
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2220      	movs	r2, #32
 800527c:	4013      	ands	r3, r2
 800527e:	d106      	bne.n	800528e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005280:	239c      	movs	r3, #156	@ 0x9c
 8005282:	18fb      	adds	r3, r7, r3
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	2380      	movs	r3, #128	@ 0x80
 8005288:	055b      	lsls	r3, r3, #21
 800528a:	4013      	ands	r3, r2
 800528c:	d008      	beq.n	80052a0 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005292:	2b00      	cmp	r3, #0
 8005294:	d004      	beq.n	80052a0 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	0010      	movs	r0, r2
 800529e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2290      	movs	r2, #144	@ 0x90
 80052a4:	589b      	ldr	r3, [r3, r2]
 80052a6:	2194      	movs	r1, #148	@ 0x94
 80052a8:	187a      	adds	r2, r7, r1
 80052aa:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	2240      	movs	r2, #64	@ 0x40
 80052b4:	4013      	ands	r3, r2
 80052b6:	2b40      	cmp	r3, #64	@ 0x40
 80052b8:	d004      	beq.n	80052c4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80052ba:	187b      	adds	r3, r7, r1
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2228      	movs	r2, #40	@ 0x28
 80052c0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052c2:	d04c      	beq.n	800535e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	0018      	movs	r0, r3
 80052c8:	f000 ff5c 	bl	8006184 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	2240      	movs	r2, #64	@ 0x40
 80052d4:	4013      	ands	r3, r2
 80052d6:	2b40      	cmp	r3, #64	@ 0x40
 80052d8:	d13c      	bne.n	8005354 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052da:	f3ef 8310 	mrs	r3, PRIMASK
 80052de:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80052e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052e2:	2090      	movs	r0, #144	@ 0x90
 80052e4:	183a      	adds	r2, r7, r0
 80052e6:	6013      	str	r3, [r2, #0]
 80052e8:	2301      	movs	r3, #1
 80052ea:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052ee:	f383 8810 	msr	PRIMASK, r3
}
 80052f2:	46c0      	nop			@ (mov r8, r8)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	689a      	ldr	r2, [r3, #8]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2140      	movs	r1, #64	@ 0x40
 8005300:	438a      	bics	r2, r1
 8005302:	609a      	str	r2, [r3, #8]
 8005304:	183b      	adds	r3, r7, r0
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800530a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800530c:	f383 8810 	msr	PRIMASK, r3
}
 8005310:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2280      	movs	r2, #128	@ 0x80
 8005316:	589b      	ldr	r3, [r3, r2]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d016      	beq.n	800534a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2280      	movs	r2, #128	@ 0x80
 8005320:	589b      	ldr	r3, [r3, r2]
 8005322:	4a17      	ldr	r2, [pc, #92]	@ (8005380 <HAL_UART_IRQHandler+0x2c8>)
 8005324:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2280      	movs	r2, #128	@ 0x80
 800532a:	589b      	ldr	r3, [r3, r2]
 800532c:	0018      	movs	r0, r3
 800532e:	f7fd fb57 	bl	80029e0 <HAL_DMA_Abort_IT>
 8005332:	1e03      	subs	r3, r0, #0
 8005334:	d01c      	beq.n	8005370 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2280      	movs	r2, #128	@ 0x80
 800533a:	589b      	ldr	r3, [r3, r2]
 800533c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	2180      	movs	r1, #128	@ 0x80
 8005342:	5852      	ldr	r2, [r2, r1]
 8005344:	0010      	movs	r0, r2
 8005346:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005348:	e012      	b.n	8005370 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	0018      	movs	r0, r3
 800534e:	f000 f9e1 	bl	8005714 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005352:	e00d      	b.n	8005370 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	0018      	movs	r0, r3
 8005358:	f000 f9dc 	bl	8005714 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800535c:	e008      	b.n	8005370 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	0018      	movs	r0, r3
 8005362:	f000 f9d7 	bl	8005714 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2290      	movs	r2, #144	@ 0x90
 800536a:	2100      	movs	r1, #0
 800536c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800536e:	e1b9      	b.n	80056e4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005370:	46c0      	nop			@ (mov r8, r8)
    return;
 8005372:	e1b7      	b.n	80056e4 <HAL_UART_IRQHandler+0x62c>
 8005374:	0000080f 	.word	0x0000080f
 8005378:	10000001 	.word	0x10000001
 800537c:	04000120 	.word	0x04000120
 8005380:	08006251 	.word	0x08006251

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005388:	2b01      	cmp	r3, #1
 800538a:	d000      	beq.n	800538e <HAL_UART_IRQHandler+0x2d6>
 800538c:	e13e      	b.n	800560c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800538e:	23a4      	movs	r3, #164	@ 0xa4
 8005390:	18fb      	adds	r3, r7, r3
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2210      	movs	r2, #16
 8005396:	4013      	ands	r3, r2
 8005398:	d100      	bne.n	800539c <HAL_UART_IRQHandler+0x2e4>
 800539a:	e137      	b.n	800560c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800539c:	23a0      	movs	r3, #160	@ 0xa0
 800539e:	18fb      	adds	r3, r7, r3
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2210      	movs	r2, #16
 80053a4:	4013      	ands	r3, r2
 80053a6:	d100      	bne.n	80053aa <HAL_UART_IRQHandler+0x2f2>
 80053a8:	e130      	b.n	800560c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2210      	movs	r2, #16
 80053b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	2240      	movs	r2, #64	@ 0x40
 80053ba:	4013      	ands	r3, r2
 80053bc:	2b40      	cmp	r3, #64	@ 0x40
 80053be:	d000      	beq.n	80053c2 <HAL_UART_IRQHandler+0x30a>
 80053c0:	e0a4      	b.n	800550c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2280      	movs	r2, #128	@ 0x80
 80053c6:	589b      	ldr	r3, [r3, r2]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	217e      	movs	r1, #126	@ 0x7e
 80053ce:	187b      	adds	r3, r7, r1
 80053d0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80053d2:	187b      	adds	r3, r7, r1
 80053d4:	881b      	ldrh	r3, [r3, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d100      	bne.n	80053dc <HAL_UART_IRQHandler+0x324>
 80053da:	e185      	b.n	80056e8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	225c      	movs	r2, #92	@ 0x5c
 80053e0:	5a9b      	ldrh	r3, [r3, r2]
 80053e2:	187a      	adds	r2, r7, r1
 80053e4:	8812      	ldrh	r2, [r2, #0]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d300      	bcc.n	80053ec <HAL_UART_IRQHandler+0x334>
 80053ea:	e17d      	b.n	80056e8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	187a      	adds	r2, r7, r1
 80053f0:	215e      	movs	r1, #94	@ 0x5e
 80053f2:	8812      	ldrh	r2, [r2, #0]
 80053f4:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2280      	movs	r2, #128	@ 0x80
 80053fa:	589b      	ldr	r3, [r3, r2]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2220      	movs	r2, #32
 8005402:	4013      	ands	r3, r2
 8005404:	d170      	bne.n	80054e8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005406:	f3ef 8310 	mrs	r3, PRIMASK
 800540a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800540c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800540e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005410:	2301      	movs	r3, #1
 8005412:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005416:	f383 8810 	msr	PRIMASK, r3
}
 800541a:	46c0      	nop			@ (mov r8, r8)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	49b4      	ldr	r1, [pc, #720]	@ (80056f8 <HAL_UART_IRQHandler+0x640>)
 8005428:	400a      	ands	r2, r1
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800542e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005432:	f383 8810 	msr	PRIMASK, r3
}
 8005436:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005438:	f3ef 8310 	mrs	r3, PRIMASK
 800543c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800543e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005440:	677b      	str	r3, [r7, #116]	@ 0x74
 8005442:	2301      	movs	r3, #1
 8005444:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005448:	f383 8810 	msr	PRIMASK, r3
}
 800544c:	46c0      	nop			@ (mov r8, r8)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	689a      	ldr	r2, [r3, #8]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2101      	movs	r1, #1
 800545a:	438a      	bics	r2, r1
 800545c:	609a      	str	r2, [r3, #8]
 800545e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005460:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005462:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005464:	f383 8810 	msr	PRIMASK, r3
}
 8005468:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800546a:	f3ef 8310 	mrs	r3, PRIMASK
 800546e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005470:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005472:	673b      	str	r3, [r7, #112]	@ 0x70
 8005474:	2301      	movs	r3, #1
 8005476:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005478:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800547a:	f383 8810 	msr	PRIMASK, r3
}
 800547e:	46c0      	nop			@ (mov r8, r8)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	689a      	ldr	r2, [r3, #8]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2140      	movs	r1, #64	@ 0x40
 800548c:	438a      	bics	r2, r1
 800548e:	609a      	str	r2, [r3, #8]
 8005490:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005492:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005494:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005496:	f383 8810 	msr	PRIMASK, r3
}
 800549a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	228c      	movs	r2, #140	@ 0x8c
 80054a0:	2120      	movs	r1, #32
 80054a2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054aa:	f3ef 8310 	mrs	r3, PRIMASK
 80054ae:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80054b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80054b4:	2301      	movs	r3, #1
 80054b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80054ba:	f383 8810 	msr	PRIMASK, r3
}
 80054be:	46c0      	nop			@ (mov r8, r8)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2110      	movs	r1, #16
 80054cc:	438a      	bics	r2, r1
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80054d6:	f383 8810 	msr	PRIMASK, r3
}
 80054da:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2280      	movs	r2, #128	@ 0x80
 80054e0:	589b      	ldr	r3, [r3, r2]
 80054e2:	0018      	movs	r0, r3
 80054e4:	f7fd fa1c 	bl	8002920 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2202      	movs	r2, #2
 80054ec:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	225c      	movs	r2, #92	@ 0x5c
 80054f2:	5a9a      	ldrh	r2, [r3, r2]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	215e      	movs	r1, #94	@ 0x5e
 80054f8:	5a5b      	ldrh	r3, [r3, r1]
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	b29a      	uxth	r2, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	0011      	movs	r1, r2
 8005504:	0018      	movs	r0, r3
 8005506:	f000 f90d 	bl	8005724 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800550a:	e0ed      	b.n	80056e8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	225c      	movs	r2, #92	@ 0x5c
 8005510:	5a99      	ldrh	r1, [r3, r2]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	225e      	movs	r2, #94	@ 0x5e
 8005516:	5a9b      	ldrh	r3, [r3, r2]
 8005518:	b29a      	uxth	r2, r3
 800551a:	208e      	movs	r0, #142	@ 0x8e
 800551c:	183b      	adds	r3, r7, r0
 800551e:	1a8a      	subs	r2, r1, r2
 8005520:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	225e      	movs	r2, #94	@ 0x5e
 8005526:	5a9b      	ldrh	r3, [r3, r2]
 8005528:	b29b      	uxth	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d100      	bne.n	8005530 <HAL_UART_IRQHandler+0x478>
 800552e:	e0dd      	b.n	80056ec <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005530:	183b      	adds	r3, r7, r0
 8005532:	881b      	ldrh	r3, [r3, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d100      	bne.n	800553a <HAL_UART_IRQHandler+0x482>
 8005538:	e0d8      	b.n	80056ec <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800553a:	f3ef 8310 	mrs	r3, PRIMASK
 800553e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005540:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005542:	2488      	movs	r4, #136	@ 0x88
 8005544:	193a      	adds	r2, r7, r4
 8005546:	6013      	str	r3, [r2, #0]
 8005548:	2301      	movs	r3, #1
 800554a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	f383 8810 	msr	PRIMASK, r3
}
 8005552:	46c0      	nop			@ (mov r8, r8)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4967      	ldr	r1, [pc, #412]	@ (80056fc <HAL_UART_IRQHandler+0x644>)
 8005560:	400a      	ands	r2, r1
 8005562:	601a      	str	r2, [r3, #0]
 8005564:	193b      	adds	r3, r7, r4
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	f383 8810 	msr	PRIMASK, r3
}
 8005570:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005572:	f3ef 8310 	mrs	r3, PRIMASK
 8005576:	61bb      	str	r3, [r7, #24]
  return(result);
 8005578:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800557a:	2484      	movs	r4, #132	@ 0x84
 800557c:	193a      	adds	r2, r7, r4
 800557e:	6013      	str	r3, [r2, #0]
 8005580:	2301      	movs	r3, #1
 8005582:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	f383 8810 	msr	PRIMASK, r3
}
 800558a:	46c0      	nop			@ (mov r8, r8)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	689a      	ldr	r2, [r3, #8]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	495a      	ldr	r1, [pc, #360]	@ (8005700 <HAL_UART_IRQHandler+0x648>)
 8005598:	400a      	ands	r2, r1
 800559a:	609a      	str	r2, [r3, #8]
 800559c:	193b      	adds	r3, r7, r4
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055a2:	6a3b      	ldr	r3, [r7, #32]
 80055a4:	f383 8810 	msr	PRIMASK, r3
}
 80055a8:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	228c      	movs	r2, #140	@ 0x8c
 80055ae:	2120      	movs	r1, #32
 80055b0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055be:	f3ef 8310 	mrs	r3, PRIMASK
 80055c2:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80055c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055c6:	2480      	movs	r4, #128	@ 0x80
 80055c8:	193a      	adds	r2, r7, r4
 80055ca:	6013      	str	r3, [r2, #0]
 80055cc:	2301      	movs	r3, #1
 80055ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d2:	f383 8810 	msr	PRIMASK, r3
}
 80055d6:	46c0      	nop			@ (mov r8, r8)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2110      	movs	r1, #16
 80055e4:	438a      	bics	r2, r1
 80055e6:	601a      	str	r2, [r3, #0]
 80055e8:	193b      	adds	r3, r7, r4
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055f0:	f383 8810 	msr	PRIMASK, r3
}
 80055f4:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2202      	movs	r2, #2
 80055fa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055fc:	183b      	adds	r3, r7, r0
 80055fe:	881a      	ldrh	r2, [r3, #0]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	0011      	movs	r1, r2
 8005604:	0018      	movs	r0, r3
 8005606:	f000 f88d 	bl	8005724 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800560a:	e06f      	b.n	80056ec <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800560c:	23a4      	movs	r3, #164	@ 0xa4
 800560e:	18fb      	adds	r3, r7, r3
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	2380      	movs	r3, #128	@ 0x80
 8005614:	035b      	lsls	r3, r3, #13
 8005616:	4013      	ands	r3, r2
 8005618:	d010      	beq.n	800563c <HAL_UART_IRQHandler+0x584>
 800561a:	239c      	movs	r3, #156	@ 0x9c
 800561c:	18fb      	adds	r3, r7, r3
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	2380      	movs	r3, #128	@ 0x80
 8005622:	03db      	lsls	r3, r3, #15
 8005624:	4013      	ands	r3, r2
 8005626:	d009      	beq.n	800563c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2280      	movs	r2, #128	@ 0x80
 800562e:	0352      	lsls	r2, r2, #13
 8005630:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	0018      	movs	r0, r3
 8005636:	f000 fe4e 	bl	80062d6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800563a:	e05a      	b.n	80056f2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800563c:	23a4      	movs	r3, #164	@ 0xa4
 800563e:	18fb      	adds	r3, r7, r3
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2280      	movs	r2, #128	@ 0x80
 8005644:	4013      	ands	r3, r2
 8005646:	d016      	beq.n	8005676 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005648:	23a0      	movs	r3, #160	@ 0xa0
 800564a:	18fb      	adds	r3, r7, r3
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2280      	movs	r2, #128	@ 0x80
 8005650:	4013      	ands	r3, r2
 8005652:	d106      	bne.n	8005662 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005654:	239c      	movs	r3, #156	@ 0x9c
 8005656:	18fb      	adds	r3, r7, r3
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	2380      	movs	r3, #128	@ 0x80
 800565c:	041b      	lsls	r3, r3, #16
 800565e:	4013      	ands	r3, r2
 8005660:	d009      	beq.n	8005676 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005666:	2b00      	cmp	r3, #0
 8005668:	d042      	beq.n	80056f0 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	0010      	movs	r0, r2
 8005672:	4798      	blx	r3
    }
    return;
 8005674:	e03c      	b.n	80056f0 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005676:	23a4      	movs	r3, #164	@ 0xa4
 8005678:	18fb      	adds	r3, r7, r3
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2240      	movs	r2, #64	@ 0x40
 800567e:	4013      	ands	r3, r2
 8005680:	d00a      	beq.n	8005698 <HAL_UART_IRQHandler+0x5e0>
 8005682:	23a0      	movs	r3, #160	@ 0xa0
 8005684:	18fb      	adds	r3, r7, r3
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2240      	movs	r2, #64	@ 0x40
 800568a:	4013      	ands	r3, r2
 800568c:	d004      	beq.n	8005698 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	0018      	movs	r0, r3
 8005692:	f000 fdf4 	bl	800627e <UART_EndTransmit_IT>
    return;
 8005696:	e02c      	b.n	80056f2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005698:	23a4      	movs	r3, #164	@ 0xa4
 800569a:	18fb      	adds	r3, r7, r3
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	2380      	movs	r3, #128	@ 0x80
 80056a0:	041b      	lsls	r3, r3, #16
 80056a2:	4013      	ands	r3, r2
 80056a4:	d00b      	beq.n	80056be <HAL_UART_IRQHandler+0x606>
 80056a6:	23a0      	movs	r3, #160	@ 0xa0
 80056a8:	18fb      	adds	r3, r7, r3
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	2380      	movs	r3, #128	@ 0x80
 80056ae:	05db      	lsls	r3, r3, #23
 80056b0:	4013      	ands	r3, r2
 80056b2:	d004      	beq.n	80056be <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	0018      	movs	r0, r3
 80056b8:	f000 fe1d 	bl	80062f6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056bc:	e019      	b.n	80056f2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80056be:	23a4      	movs	r3, #164	@ 0xa4
 80056c0:	18fb      	adds	r3, r7, r3
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	2380      	movs	r3, #128	@ 0x80
 80056c6:	045b      	lsls	r3, r3, #17
 80056c8:	4013      	ands	r3, r2
 80056ca:	d012      	beq.n	80056f2 <HAL_UART_IRQHandler+0x63a>
 80056cc:	23a0      	movs	r3, #160	@ 0xa0
 80056ce:	18fb      	adds	r3, r7, r3
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	da0d      	bge.n	80056f2 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	0018      	movs	r0, r3
 80056da:	f000 fe04 	bl	80062e6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056de:	e008      	b.n	80056f2 <HAL_UART_IRQHandler+0x63a>
      return;
 80056e0:	46c0      	nop			@ (mov r8, r8)
 80056e2:	e006      	b.n	80056f2 <HAL_UART_IRQHandler+0x63a>
    return;
 80056e4:	46c0      	nop			@ (mov r8, r8)
 80056e6:	e004      	b.n	80056f2 <HAL_UART_IRQHandler+0x63a>
      return;
 80056e8:	46c0      	nop			@ (mov r8, r8)
 80056ea:	e002      	b.n	80056f2 <HAL_UART_IRQHandler+0x63a>
      return;
 80056ec:	46c0      	nop			@ (mov r8, r8)
 80056ee:	e000      	b.n	80056f2 <HAL_UART_IRQHandler+0x63a>
    return;
 80056f0:	46c0      	nop			@ (mov r8, r8)
  }
}
 80056f2:	46bd      	mov	sp, r7
 80056f4:	b02a      	add	sp, #168	@ 0xa8
 80056f6:	bdb0      	pop	{r4, r5, r7, pc}
 80056f8:	fffffeff 	.word	0xfffffeff
 80056fc:	fffffedf 	.word	0xfffffedf
 8005700:	effffffe 	.word	0xeffffffe

08005704 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800570c:	46c0      	nop			@ (mov r8, r8)
 800570e:	46bd      	mov	sp, r7
 8005710:	b002      	add	sp, #8
 8005712:	bd80      	pop	{r7, pc}

08005714 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800571c:	46c0      	nop			@ (mov r8, r8)
 800571e:	46bd      	mov	sp, r7
 8005720:	b002      	add	sp, #8
 8005722:	bd80      	pop	{r7, pc}

08005724 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	000a      	movs	r2, r1
 800572e:	1cbb      	adds	r3, r7, #2
 8005730:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005732:	46c0      	nop			@ (mov r8, r8)
 8005734:	46bd      	mov	sp, r7
 8005736:	b002      	add	sp, #8
 8005738:	bd80      	pop	{r7, pc}
	...

0800573c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800573c:	b5b0      	push	{r4, r5, r7, lr}
 800573e:	b090      	sub	sp, #64	@ 0x40
 8005740:	af00      	add	r7, sp, #0
 8005742:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005744:	231a      	movs	r3, #26
 8005746:	2220      	movs	r2, #32
 8005748:	189b      	adds	r3, r3, r2
 800574a:	19db      	adds	r3, r3, r7
 800574c:	2200      	movs	r2, #0
 800574e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	431a      	orrs	r2, r3
 800575a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	431a      	orrs	r2, r3
 8005760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005762:	69db      	ldr	r3, [r3, #28]
 8005764:	4313      	orrs	r3, r2
 8005766:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4ac1      	ldr	r2, [pc, #772]	@ (8005a74 <UART_SetConfig+0x338>)
 8005770:	4013      	ands	r3, r2
 8005772:	0019      	movs	r1, r3
 8005774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800577a:	430b      	orrs	r3, r1
 800577c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800577e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	4abc      	ldr	r2, [pc, #752]	@ (8005a78 <UART_SetConfig+0x33c>)
 8005786:	4013      	ands	r3, r2
 8005788:	0018      	movs	r0, r3
 800578a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578c:	68d9      	ldr	r1, [r3, #12]
 800578e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	0003      	movs	r3, r0
 8005794:	430b      	orrs	r3, r1
 8005796:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800579e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4ab6      	ldr	r2, [pc, #728]	@ (8005a7c <UART_SetConfig+0x340>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d009      	beq.n	80057bc <UART_SetConfig+0x80>
 80057a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4ab4      	ldr	r2, [pc, #720]	@ (8005a80 <UART_SetConfig+0x344>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d004      	beq.n	80057bc <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80057b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b4:	6a1b      	ldr	r3, [r3, #32]
 80057b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057b8:	4313      	orrs	r3, r2
 80057ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	4ab0      	ldr	r2, [pc, #704]	@ (8005a84 <UART_SetConfig+0x348>)
 80057c4:	4013      	ands	r3, r2
 80057c6:	0019      	movs	r1, r3
 80057c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ce:	430b      	orrs	r3, r1
 80057d0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80057d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d8:	220f      	movs	r2, #15
 80057da:	4393      	bics	r3, r2
 80057dc:	0018      	movs	r0, r3
 80057de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80057e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	0003      	movs	r3, r0
 80057e8:	430b      	orrs	r3, r1
 80057ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4aa5      	ldr	r2, [pc, #660]	@ (8005a88 <UART_SetConfig+0x34c>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d131      	bne.n	800585a <UART_SetConfig+0x11e>
 80057f6:	4ba5      	ldr	r3, [pc, #660]	@ (8005a8c <UART_SetConfig+0x350>)
 80057f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fa:	2203      	movs	r2, #3
 80057fc:	4013      	ands	r3, r2
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d01d      	beq.n	800583e <UART_SetConfig+0x102>
 8005802:	d823      	bhi.n	800584c <UART_SetConfig+0x110>
 8005804:	2b02      	cmp	r3, #2
 8005806:	d00c      	beq.n	8005822 <UART_SetConfig+0xe6>
 8005808:	d820      	bhi.n	800584c <UART_SetConfig+0x110>
 800580a:	2b00      	cmp	r3, #0
 800580c:	d002      	beq.n	8005814 <UART_SetConfig+0xd8>
 800580e:	2b01      	cmp	r3, #1
 8005810:	d00e      	beq.n	8005830 <UART_SetConfig+0xf4>
 8005812:	e01b      	b.n	800584c <UART_SetConfig+0x110>
 8005814:	231b      	movs	r3, #27
 8005816:	2220      	movs	r2, #32
 8005818:	189b      	adds	r3, r3, r2
 800581a:	19db      	adds	r3, r3, r7
 800581c:	2200      	movs	r2, #0
 800581e:	701a      	strb	r2, [r3, #0]
 8005820:	e154      	b.n	8005acc <UART_SetConfig+0x390>
 8005822:	231b      	movs	r3, #27
 8005824:	2220      	movs	r2, #32
 8005826:	189b      	adds	r3, r3, r2
 8005828:	19db      	adds	r3, r3, r7
 800582a:	2202      	movs	r2, #2
 800582c:	701a      	strb	r2, [r3, #0]
 800582e:	e14d      	b.n	8005acc <UART_SetConfig+0x390>
 8005830:	231b      	movs	r3, #27
 8005832:	2220      	movs	r2, #32
 8005834:	189b      	adds	r3, r3, r2
 8005836:	19db      	adds	r3, r3, r7
 8005838:	2204      	movs	r2, #4
 800583a:	701a      	strb	r2, [r3, #0]
 800583c:	e146      	b.n	8005acc <UART_SetConfig+0x390>
 800583e:	231b      	movs	r3, #27
 8005840:	2220      	movs	r2, #32
 8005842:	189b      	adds	r3, r3, r2
 8005844:	19db      	adds	r3, r3, r7
 8005846:	2208      	movs	r2, #8
 8005848:	701a      	strb	r2, [r3, #0]
 800584a:	e13f      	b.n	8005acc <UART_SetConfig+0x390>
 800584c:	231b      	movs	r3, #27
 800584e:	2220      	movs	r2, #32
 8005850:	189b      	adds	r3, r3, r2
 8005852:	19db      	adds	r3, r3, r7
 8005854:	2210      	movs	r2, #16
 8005856:	701a      	strb	r2, [r3, #0]
 8005858:	e138      	b.n	8005acc <UART_SetConfig+0x390>
 800585a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a8c      	ldr	r2, [pc, #560]	@ (8005a90 <UART_SetConfig+0x354>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d131      	bne.n	80058c8 <UART_SetConfig+0x18c>
 8005864:	4b89      	ldr	r3, [pc, #548]	@ (8005a8c <UART_SetConfig+0x350>)
 8005866:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005868:	220c      	movs	r2, #12
 800586a:	4013      	ands	r3, r2
 800586c:	2b0c      	cmp	r3, #12
 800586e:	d01d      	beq.n	80058ac <UART_SetConfig+0x170>
 8005870:	d823      	bhi.n	80058ba <UART_SetConfig+0x17e>
 8005872:	2b08      	cmp	r3, #8
 8005874:	d00c      	beq.n	8005890 <UART_SetConfig+0x154>
 8005876:	d820      	bhi.n	80058ba <UART_SetConfig+0x17e>
 8005878:	2b00      	cmp	r3, #0
 800587a:	d002      	beq.n	8005882 <UART_SetConfig+0x146>
 800587c:	2b04      	cmp	r3, #4
 800587e:	d00e      	beq.n	800589e <UART_SetConfig+0x162>
 8005880:	e01b      	b.n	80058ba <UART_SetConfig+0x17e>
 8005882:	231b      	movs	r3, #27
 8005884:	2220      	movs	r2, #32
 8005886:	189b      	adds	r3, r3, r2
 8005888:	19db      	adds	r3, r3, r7
 800588a:	2200      	movs	r2, #0
 800588c:	701a      	strb	r2, [r3, #0]
 800588e:	e11d      	b.n	8005acc <UART_SetConfig+0x390>
 8005890:	231b      	movs	r3, #27
 8005892:	2220      	movs	r2, #32
 8005894:	189b      	adds	r3, r3, r2
 8005896:	19db      	adds	r3, r3, r7
 8005898:	2202      	movs	r2, #2
 800589a:	701a      	strb	r2, [r3, #0]
 800589c:	e116      	b.n	8005acc <UART_SetConfig+0x390>
 800589e:	231b      	movs	r3, #27
 80058a0:	2220      	movs	r2, #32
 80058a2:	189b      	adds	r3, r3, r2
 80058a4:	19db      	adds	r3, r3, r7
 80058a6:	2204      	movs	r2, #4
 80058a8:	701a      	strb	r2, [r3, #0]
 80058aa:	e10f      	b.n	8005acc <UART_SetConfig+0x390>
 80058ac:	231b      	movs	r3, #27
 80058ae:	2220      	movs	r2, #32
 80058b0:	189b      	adds	r3, r3, r2
 80058b2:	19db      	adds	r3, r3, r7
 80058b4:	2208      	movs	r2, #8
 80058b6:	701a      	strb	r2, [r3, #0]
 80058b8:	e108      	b.n	8005acc <UART_SetConfig+0x390>
 80058ba:	231b      	movs	r3, #27
 80058bc:	2220      	movs	r2, #32
 80058be:	189b      	adds	r3, r3, r2
 80058c0:	19db      	adds	r3, r3, r7
 80058c2:	2210      	movs	r2, #16
 80058c4:	701a      	strb	r2, [r3, #0]
 80058c6:	e101      	b.n	8005acc <UART_SetConfig+0x390>
 80058c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a71      	ldr	r2, [pc, #452]	@ (8005a94 <UART_SetConfig+0x358>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d131      	bne.n	8005936 <UART_SetConfig+0x1fa>
 80058d2:	4b6e      	ldr	r3, [pc, #440]	@ (8005a8c <UART_SetConfig+0x350>)
 80058d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058d6:	2230      	movs	r2, #48	@ 0x30
 80058d8:	4013      	ands	r3, r2
 80058da:	2b30      	cmp	r3, #48	@ 0x30
 80058dc:	d01d      	beq.n	800591a <UART_SetConfig+0x1de>
 80058de:	d823      	bhi.n	8005928 <UART_SetConfig+0x1ec>
 80058e0:	2b20      	cmp	r3, #32
 80058e2:	d00c      	beq.n	80058fe <UART_SetConfig+0x1c2>
 80058e4:	d820      	bhi.n	8005928 <UART_SetConfig+0x1ec>
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d002      	beq.n	80058f0 <UART_SetConfig+0x1b4>
 80058ea:	2b10      	cmp	r3, #16
 80058ec:	d00e      	beq.n	800590c <UART_SetConfig+0x1d0>
 80058ee:	e01b      	b.n	8005928 <UART_SetConfig+0x1ec>
 80058f0:	231b      	movs	r3, #27
 80058f2:	2220      	movs	r2, #32
 80058f4:	189b      	adds	r3, r3, r2
 80058f6:	19db      	adds	r3, r3, r7
 80058f8:	2200      	movs	r2, #0
 80058fa:	701a      	strb	r2, [r3, #0]
 80058fc:	e0e6      	b.n	8005acc <UART_SetConfig+0x390>
 80058fe:	231b      	movs	r3, #27
 8005900:	2220      	movs	r2, #32
 8005902:	189b      	adds	r3, r3, r2
 8005904:	19db      	adds	r3, r3, r7
 8005906:	2202      	movs	r2, #2
 8005908:	701a      	strb	r2, [r3, #0]
 800590a:	e0df      	b.n	8005acc <UART_SetConfig+0x390>
 800590c:	231b      	movs	r3, #27
 800590e:	2220      	movs	r2, #32
 8005910:	189b      	adds	r3, r3, r2
 8005912:	19db      	adds	r3, r3, r7
 8005914:	2204      	movs	r2, #4
 8005916:	701a      	strb	r2, [r3, #0]
 8005918:	e0d8      	b.n	8005acc <UART_SetConfig+0x390>
 800591a:	231b      	movs	r3, #27
 800591c:	2220      	movs	r2, #32
 800591e:	189b      	adds	r3, r3, r2
 8005920:	19db      	adds	r3, r3, r7
 8005922:	2208      	movs	r2, #8
 8005924:	701a      	strb	r2, [r3, #0]
 8005926:	e0d1      	b.n	8005acc <UART_SetConfig+0x390>
 8005928:	231b      	movs	r3, #27
 800592a:	2220      	movs	r2, #32
 800592c:	189b      	adds	r3, r3, r2
 800592e:	19db      	adds	r3, r3, r7
 8005930:	2210      	movs	r2, #16
 8005932:	701a      	strb	r2, [r3, #0]
 8005934:	e0ca      	b.n	8005acc <UART_SetConfig+0x390>
 8005936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a57      	ldr	r2, [pc, #348]	@ (8005a98 <UART_SetConfig+0x35c>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d106      	bne.n	800594e <UART_SetConfig+0x212>
 8005940:	231b      	movs	r3, #27
 8005942:	2220      	movs	r2, #32
 8005944:	189b      	adds	r3, r3, r2
 8005946:	19db      	adds	r3, r3, r7
 8005948:	2200      	movs	r2, #0
 800594a:	701a      	strb	r2, [r3, #0]
 800594c:	e0be      	b.n	8005acc <UART_SetConfig+0x390>
 800594e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a52      	ldr	r2, [pc, #328]	@ (8005a9c <UART_SetConfig+0x360>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d106      	bne.n	8005966 <UART_SetConfig+0x22a>
 8005958:	231b      	movs	r3, #27
 800595a:	2220      	movs	r2, #32
 800595c:	189b      	adds	r3, r3, r2
 800595e:	19db      	adds	r3, r3, r7
 8005960:	2200      	movs	r2, #0
 8005962:	701a      	strb	r2, [r3, #0]
 8005964:	e0b2      	b.n	8005acc <UART_SetConfig+0x390>
 8005966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a4d      	ldr	r2, [pc, #308]	@ (8005aa0 <UART_SetConfig+0x364>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d106      	bne.n	800597e <UART_SetConfig+0x242>
 8005970:	231b      	movs	r3, #27
 8005972:	2220      	movs	r2, #32
 8005974:	189b      	adds	r3, r3, r2
 8005976:	19db      	adds	r3, r3, r7
 8005978:	2200      	movs	r2, #0
 800597a:	701a      	strb	r2, [r3, #0]
 800597c:	e0a6      	b.n	8005acc <UART_SetConfig+0x390>
 800597e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a3e      	ldr	r2, [pc, #248]	@ (8005a7c <UART_SetConfig+0x340>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d13e      	bne.n	8005a06 <UART_SetConfig+0x2ca>
 8005988:	4b40      	ldr	r3, [pc, #256]	@ (8005a8c <UART_SetConfig+0x350>)
 800598a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800598c:	23c0      	movs	r3, #192	@ 0xc0
 800598e:	011b      	lsls	r3, r3, #4
 8005990:	4013      	ands	r3, r2
 8005992:	22c0      	movs	r2, #192	@ 0xc0
 8005994:	0112      	lsls	r2, r2, #4
 8005996:	4293      	cmp	r3, r2
 8005998:	d027      	beq.n	80059ea <UART_SetConfig+0x2ae>
 800599a:	22c0      	movs	r2, #192	@ 0xc0
 800599c:	0112      	lsls	r2, r2, #4
 800599e:	4293      	cmp	r3, r2
 80059a0:	d82a      	bhi.n	80059f8 <UART_SetConfig+0x2bc>
 80059a2:	2280      	movs	r2, #128	@ 0x80
 80059a4:	0112      	lsls	r2, r2, #4
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d011      	beq.n	80059ce <UART_SetConfig+0x292>
 80059aa:	2280      	movs	r2, #128	@ 0x80
 80059ac:	0112      	lsls	r2, r2, #4
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d822      	bhi.n	80059f8 <UART_SetConfig+0x2bc>
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d004      	beq.n	80059c0 <UART_SetConfig+0x284>
 80059b6:	2280      	movs	r2, #128	@ 0x80
 80059b8:	00d2      	lsls	r2, r2, #3
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d00e      	beq.n	80059dc <UART_SetConfig+0x2a0>
 80059be:	e01b      	b.n	80059f8 <UART_SetConfig+0x2bc>
 80059c0:	231b      	movs	r3, #27
 80059c2:	2220      	movs	r2, #32
 80059c4:	189b      	adds	r3, r3, r2
 80059c6:	19db      	adds	r3, r3, r7
 80059c8:	2200      	movs	r2, #0
 80059ca:	701a      	strb	r2, [r3, #0]
 80059cc:	e07e      	b.n	8005acc <UART_SetConfig+0x390>
 80059ce:	231b      	movs	r3, #27
 80059d0:	2220      	movs	r2, #32
 80059d2:	189b      	adds	r3, r3, r2
 80059d4:	19db      	adds	r3, r3, r7
 80059d6:	2202      	movs	r2, #2
 80059d8:	701a      	strb	r2, [r3, #0]
 80059da:	e077      	b.n	8005acc <UART_SetConfig+0x390>
 80059dc:	231b      	movs	r3, #27
 80059de:	2220      	movs	r2, #32
 80059e0:	189b      	adds	r3, r3, r2
 80059e2:	19db      	adds	r3, r3, r7
 80059e4:	2204      	movs	r2, #4
 80059e6:	701a      	strb	r2, [r3, #0]
 80059e8:	e070      	b.n	8005acc <UART_SetConfig+0x390>
 80059ea:	231b      	movs	r3, #27
 80059ec:	2220      	movs	r2, #32
 80059ee:	189b      	adds	r3, r3, r2
 80059f0:	19db      	adds	r3, r3, r7
 80059f2:	2208      	movs	r2, #8
 80059f4:	701a      	strb	r2, [r3, #0]
 80059f6:	e069      	b.n	8005acc <UART_SetConfig+0x390>
 80059f8:	231b      	movs	r3, #27
 80059fa:	2220      	movs	r2, #32
 80059fc:	189b      	adds	r3, r3, r2
 80059fe:	19db      	adds	r3, r3, r7
 8005a00:	2210      	movs	r2, #16
 8005a02:	701a      	strb	r2, [r3, #0]
 8005a04:	e062      	b.n	8005acc <UART_SetConfig+0x390>
 8005a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a1d      	ldr	r2, [pc, #116]	@ (8005a80 <UART_SetConfig+0x344>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d157      	bne.n	8005ac0 <UART_SetConfig+0x384>
 8005a10:	4b1e      	ldr	r3, [pc, #120]	@ (8005a8c <UART_SetConfig+0x350>)
 8005a12:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a14:	23c0      	movs	r3, #192	@ 0xc0
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	4013      	ands	r3, r2
 8005a1a:	22c0      	movs	r2, #192	@ 0xc0
 8005a1c:	0092      	lsls	r2, r2, #2
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d040      	beq.n	8005aa4 <UART_SetConfig+0x368>
 8005a22:	22c0      	movs	r2, #192	@ 0xc0
 8005a24:	0092      	lsls	r2, r2, #2
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d843      	bhi.n	8005ab2 <UART_SetConfig+0x376>
 8005a2a:	2280      	movs	r2, #128	@ 0x80
 8005a2c:	0092      	lsls	r2, r2, #2
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d011      	beq.n	8005a56 <UART_SetConfig+0x31a>
 8005a32:	2280      	movs	r2, #128	@ 0x80
 8005a34:	0092      	lsls	r2, r2, #2
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d83b      	bhi.n	8005ab2 <UART_SetConfig+0x376>
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d004      	beq.n	8005a48 <UART_SetConfig+0x30c>
 8005a3e:	2280      	movs	r2, #128	@ 0x80
 8005a40:	0052      	lsls	r2, r2, #1
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00e      	beq.n	8005a64 <UART_SetConfig+0x328>
 8005a46:	e034      	b.n	8005ab2 <UART_SetConfig+0x376>
 8005a48:	231b      	movs	r3, #27
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	189b      	adds	r3, r3, r2
 8005a4e:	19db      	adds	r3, r3, r7
 8005a50:	2200      	movs	r2, #0
 8005a52:	701a      	strb	r2, [r3, #0]
 8005a54:	e03a      	b.n	8005acc <UART_SetConfig+0x390>
 8005a56:	231b      	movs	r3, #27
 8005a58:	2220      	movs	r2, #32
 8005a5a:	189b      	adds	r3, r3, r2
 8005a5c:	19db      	adds	r3, r3, r7
 8005a5e:	2202      	movs	r2, #2
 8005a60:	701a      	strb	r2, [r3, #0]
 8005a62:	e033      	b.n	8005acc <UART_SetConfig+0x390>
 8005a64:	231b      	movs	r3, #27
 8005a66:	2220      	movs	r2, #32
 8005a68:	189b      	adds	r3, r3, r2
 8005a6a:	19db      	adds	r3, r3, r7
 8005a6c:	2204      	movs	r2, #4
 8005a6e:	701a      	strb	r2, [r3, #0]
 8005a70:	e02c      	b.n	8005acc <UART_SetConfig+0x390>
 8005a72:	46c0      	nop			@ (mov r8, r8)
 8005a74:	cfff69f3 	.word	0xcfff69f3
 8005a78:	ffffcfff 	.word	0xffffcfff
 8005a7c:	40008000 	.word	0x40008000
 8005a80:	40008400 	.word	0x40008400
 8005a84:	11fff4ff 	.word	0x11fff4ff
 8005a88:	40013800 	.word	0x40013800
 8005a8c:	40021000 	.word	0x40021000
 8005a90:	40004400 	.word	0x40004400
 8005a94:	40004800 	.word	0x40004800
 8005a98:	40004c00 	.word	0x40004c00
 8005a9c:	40005000 	.word	0x40005000
 8005aa0:	40013c00 	.word	0x40013c00
 8005aa4:	231b      	movs	r3, #27
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	189b      	adds	r3, r3, r2
 8005aaa:	19db      	adds	r3, r3, r7
 8005aac:	2208      	movs	r2, #8
 8005aae:	701a      	strb	r2, [r3, #0]
 8005ab0:	e00c      	b.n	8005acc <UART_SetConfig+0x390>
 8005ab2:	231b      	movs	r3, #27
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	189b      	adds	r3, r3, r2
 8005ab8:	19db      	adds	r3, r3, r7
 8005aba:	2210      	movs	r2, #16
 8005abc:	701a      	strb	r2, [r3, #0]
 8005abe:	e005      	b.n	8005acc <UART_SetConfig+0x390>
 8005ac0:	231b      	movs	r3, #27
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	189b      	adds	r3, r3, r2
 8005ac6:	19db      	adds	r3, r3, r7
 8005ac8:	2210      	movs	r2, #16
 8005aca:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4ac1      	ldr	r2, [pc, #772]	@ (8005dd8 <UART_SetConfig+0x69c>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d005      	beq.n	8005ae2 <UART_SetConfig+0x3a6>
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4ac0      	ldr	r2, [pc, #768]	@ (8005ddc <UART_SetConfig+0x6a0>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d000      	beq.n	8005ae2 <UART_SetConfig+0x3a6>
 8005ae0:	e093      	b.n	8005c0a <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ae2:	231b      	movs	r3, #27
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	189b      	adds	r3, r3, r2
 8005ae8:	19db      	adds	r3, r3, r7
 8005aea:	781b      	ldrb	r3, [r3, #0]
 8005aec:	2b08      	cmp	r3, #8
 8005aee:	d015      	beq.n	8005b1c <UART_SetConfig+0x3e0>
 8005af0:	dc18      	bgt.n	8005b24 <UART_SetConfig+0x3e8>
 8005af2:	2b04      	cmp	r3, #4
 8005af4:	d00d      	beq.n	8005b12 <UART_SetConfig+0x3d6>
 8005af6:	dc15      	bgt.n	8005b24 <UART_SetConfig+0x3e8>
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <UART_SetConfig+0x3c6>
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d005      	beq.n	8005b0c <UART_SetConfig+0x3d0>
 8005b00:	e010      	b.n	8005b24 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b02:	f7fd febb 	bl	800387c <HAL_RCC_GetPCLK1Freq>
 8005b06:	0003      	movs	r3, r0
 8005b08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b0a:	e014      	b.n	8005b36 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b0c:	4bb4      	ldr	r3, [pc, #720]	@ (8005de0 <UART_SetConfig+0x6a4>)
 8005b0e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b10:	e011      	b.n	8005b36 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b12:	f7fd fe27 	bl	8003764 <HAL_RCC_GetSysClockFreq>
 8005b16:	0003      	movs	r3, r0
 8005b18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b1a:	e00c      	b.n	8005b36 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b1c:	2380      	movs	r3, #128	@ 0x80
 8005b1e:	021b      	lsls	r3, r3, #8
 8005b20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b22:	e008      	b.n	8005b36 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8005b24:	2300      	movs	r3, #0
 8005b26:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005b28:	231a      	movs	r3, #26
 8005b2a:	2220      	movs	r2, #32
 8005b2c:	189b      	adds	r3, r3, r2
 8005b2e:	19db      	adds	r3, r3, r7
 8005b30:	2201      	movs	r2, #1
 8005b32:	701a      	strb	r2, [r3, #0]
        break;
 8005b34:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d100      	bne.n	8005b3e <UART_SetConfig+0x402>
 8005b3c:	e135      	b.n	8005daa <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b42:	4ba8      	ldr	r3, [pc, #672]	@ (8005de4 <UART_SetConfig+0x6a8>)
 8005b44:	0052      	lsls	r2, r2, #1
 8005b46:	5ad3      	ldrh	r3, [r2, r3]
 8005b48:	0019      	movs	r1, r3
 8005b4a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005b4c:	f7fa fada 	bl	8000104 <__udivsi3>
 8005b50:	0003      	movs	r3, r0
 8005b52:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	0013      	movs	r3, r2
 8005b5a:	005b      	lsls	r3, r3, #1
 8005b5c:	189b      	adds	r3, r3, r2
 8005b5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d305      	bcc.n	8005b70 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d906      	bls.n	8005b7e <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8005b70:	231a      	movs	r3, #26
 8005b72:	2220      	movs	r2, #32
 8005b74:	189b      	adds	r3, r3, r2
 8005b76:	19db      	adds	r3, r3, r7
 8005b78:	2201      	movs	r2, #1
 8005b7a:	701a      	strb	r2, [r3, #0]
 8005b7c:	e044      	b.n	8005c08 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b80:	61bb      	str	r3, [r7, #24]
 8005b82:	2300      	movs	r3, #0
 8005b84:	61fb      	str	r3, [r7, #28]
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b8a:	4b96      	ldr	r3, [pc, #600]	@ (8005de4 <UART_SetConfig+0x6a8>)
 8005b8c:	0052      	lsls	r2, r2, #1
 8005b8e:	5ad3      	ldrh	r3, [r2, r3]
 8005b90:	613b      	str	r3, [r7, #16]
 8005b92:	2300      	movs	r3, #0
 8005b94:	617b      	str	r3, [r7, #20]
 8005b96:	693a      	ldr	r2, [r7, #16]
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	69b8      	ldr	r0, [r7, #24]
 8005b9c:	69f9      	ldr	r1, [r7, #28]
 8005b9e:	f7fa fc27 	bl	80003f0 <__aeabi_uldivmod>
 8005ba2:	0002      	movs	r2, r0
 8005ba4:	000b      	movs	r3, r1
 8005ba6:	0e11      	lsrs	r1, r2, #24
 8005ba8:	021d      	lsls	r5, r3, #8
 8005baa:	430d      	orrs	r5, r1
 8005bac:	0214      	lsls	r4, r2, #8
 8005bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	085b      	lsrs	r3, r3, #1
 8005bb4:	60bb      	str	r3, [r7, #8]
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	60fb      	str	r3, [r7, #12]
 8005bba:	68b8      	ldr	r0, [r7, #8]
 8005bbc:	68f9      	ldr	r1, [r7, #12]
 8005bbe:	1900      	adds	r0, r0, r4
 8005bc0:	4169      	adcs	r1, r5
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	603b      	str	r3, [r7, #0]
 8005bc8:	2300      	movs	r3, #0
 8005bca:	607b      	str	r3, [r7, #4]
 8005bcc:	683a      	ldr	r2, [r7, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f7fa fc0e 	bl	80003f0 <__aeabi_uldivmod>
 8005bd4:	0002      	movs	r2, r0
 8005bd6:	000b      	movs	r3, r1
 8005bd8:	0013      	movs	r3, r2
 8005bda:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005bdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bde:	23c0      	movs	r3, #192	@ 0xc0
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d309      	bcc.n	8005bfa <UART_SetConfig+0x4be>
 8005be6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005be8:	2380      	movs	r3, #128	@ 0x80
 8005bea:	035b      	lsls	r3, r3, #13
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d204      	bcs.n	8005bfa <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bf6:	60da      	str	r2, [r3, #12]
 8005bf8:	e006      	b.n	8005c08 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005bfa:	231a      	movs	r3, #26
 8005bfc:	2220      	movs	r2, #32
 8005bfe:	189b      	adds	r3, r3, r2
 8005c00:	19db      	adds	r3, r3, r7
 8005c02:	2201      	movs	r2, #1
 8005c04:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8005c06:	e0d0      	b.n	8005daa <UART_SetConfig+0x66e>
 8005c08:	e0cf      	b.n	8005daa <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0c:	69da      	ldr	r2, [r3, #28]
 8005c0e:	2380      	movs	r3, #128	@ 0x80
 8005c10:	021b      	lsls	r3, r3, #8
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d000      	beq.n	8005c18 <UART_SetConfig+0x4dc>
 8005c16:	e070      	b.n	8005cfa <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8005c18:	231b      	movs	r3, #27
 8005c1a:	2220      	movs	r2, #32
 8005c1c:	189b      	adds	r3, r3, r2
 8005c1e:	19db      	adds	r3, r3, r7
 8005c20:	781b      	ldrb	r3, [r3, #0]
 8005c22:	2b08      	cmp	r3, #8
 8005c24:	d015      	beq.n	8005c52 <UART_SetConfig+0x516>
 8005c26:	dc18      	bgt.n	8005c5a <UART_SetConfig+0x51e>
 8005c28:	2b04      	cmp	r3, #4
 8005c2a:	d00d      	beq.n	8005c48 <UART_SetConfig+0x50c>
 8005c2c:	dc15      	bgt.n	8005c5a <UART_SetConfig+0x51e>
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d002      	beq.n	8005c38 <UART_SetConfig+0x4fc>
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d005      	beq.n	8005c42 <UART_SetConfig+0x506>
 8005c36:	e010      	b.n	8005c5a <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c38:	f7fd fe20 	bl	800387c <HAL_RCC_GetPCLK1Freq>
 8005c3c:	0003      	movs	r3, r0
 8005c3e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c40:	e014      	b.n	8005c6c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c42:	4b67      	ldr	r3, [pc, #412]	@ (8005de0 <UART_SetConfig+0x6a4>)
 8005c44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c46:	e011      	b.n	8005c6c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c48:	f7fd fd8c 	bl	8003764 <HAL_RCC_GetSysClockFreq>
 8005c4c:	0003      	movs	r3, r0
 8005c4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c50:	e00c      	b.n	8005c6c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c52:	2380      	movs	r3, #128	@ 0x80
 8005c54:	021b      	lsls	r3, r3, #8
 8005c56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c58:	e008      	b.n	8005c6c <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005c5e:	231a      	movs	r3, #26
 8005c60:	2220      	movs	r2, #32
 8005c62:	189b      	adds	r3, r3, r2
 8005c64:	19db      	adds	r3, r3, r7
 8005c66:	2201      	movs	r2, #1
 8005c68:	701a      	strb	r2, [r3, #0]
        break;
 8005c6a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d100      	bne.n	8005c74 <UART_SetConfig+0x538>
 8005c72:	e09a      	b.n	8005daa <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c78:	4b5a      	ldr	r3, [pc, #360]	@ (8005de4 <UART_SetConfig+0x6a8>)
 8005c7a:	0052      	lsls	r2, r2, #1
 8005c7c:	5ad3      	ldrh	r3, [r2, r3]
 8005c7e:	0019      	movs	r1, r3
 8005c80:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005c82:	f7fa fa3f 	bl	8000104 <__udivsi3>
 8005c86:	0003      	movs	r3, r0
 8005c88:	005a      	lsls	r2, r3, #1
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	085b      	lsrs	r3, r3, #1
 8005c90:	18d2      	adds	r2, r2, r3
 8005c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	0019      	movs	r1, r3
 8005c98:	0010      	movs	r0, r2
 8005c9a:	f7fa fa33 	bl	8000104 <__udivsi3>
 8005c9e:	0003      	movs	r3, r0
 8005ca0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca4:	2b0f      	cmp	r3, #15
 8005ca6:	d921      	bls.n	8005cec <UART_SetConfig+0x5b0>
 8005ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005caa:	2380      	movs	r3, #128	@ 0x80
 8005cac:	025b      	lsls	r3, r3, #9
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d21c      	bcs.n	8005cec <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	200e      	movs	r0, #14
 8005cb8:	2420      	movs	r4, #32
 8005cba:	1903      	adds	r3, r0, r4
 8005cbc:	19db      	adds	r3, r3, r7
 8005cbe:	210f      	movs	r1, #15
 8005cc0:	438a      	bics	r2, r1
 8005cc2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc6:	085b      	lsrs	r3, r3, #1
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	2207      	movs	r2, #7
 8005ccc:	4013      	ands	r3, r2
 8005cce:	b299      	uxth	r1, r3
 8005cd0:	1903      	adds	r3, r0, r4
 8005cd2:	19db      	adds	r3, r3, r7
 8005cd4:	1902      	adds	r2, r0, r4
 8005cd6:	19d2      	adds	r2, r2, r7
 8005cd8:	8812      	ldrh	r2, [r2, #0]
 8005cda:	430a      	orrs	r2, r1
 8005cdc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	1902      	adds	r2, r0, r4
 8005ce4:	19d2      	adds	r2, r2, r7
 8005ce6:	8812      	ldrh	r2, [r2, #0]
 8005ce8:	60da      	str	r2, [r3, #12]
 8005cea:	e05e      	b.n	8005daa <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8005cec:	231a      	movs	r3, #26
 8005cee:	2220      	movs	r2, #32
 8005cf0:	189b      	adds	r3, r3, r2
 8005cf2:	19db      	adds	r3, r3, r7
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	701a      	strb	r2, [r3, #0]
 8005cf8:	e057      	b.n	8005daa <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005cfa:	231b      	movs	r3, #27
 8005cfc:	2220      	movs	r2, #32
 8005cfe:	189b      	adds	r3, r3, r2
 8005d00:	19db      	adds	r3, r3, r7
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	2b08      	cmp	r3, #8
 8005d06:	d015      	beq.n	8005d34 <UART_SetConfig+0x5f8>
 8005d08:	dc18      	bgt.n	8005d3c <UART_SetConfig+0x600>
 8005d0a:	2b04      	cmp	r3, #4
 8005d0c:	d00d      	beq.n	8005d2a <UART_SetConfig+0x5ee>
 8005d0e:	dc15      	bgt.n	8005d3c <UART_SetConfig+0x600>
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d002      	beq.n	8005d1a <UART_SetConfig+0x5de>
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d005      	beq.n	8005d24 <UART_SetConfig+0x5e8>
 8005d18:	e010      	b.n	8005d3c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d1a:	f7fd fdaf 	bl	800387c <HAL_RCC_GetPCLK1Freq>
 8005d1e:	0003      	movs	r3, r0
 8005d20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d22:	e014      	b.n	8005d4e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d24:	4b2e      	ldr	r3, [pc, #184]	@ (8005de0 <UART_SetConfig+0x6a4>)
 8005d26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d28:	e011      	b.n	8005d4e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d2a:	f7fd fd1b 	bl	8003764 <HAL_RCC_GetSysClockFreq>
 8005d2e:	0003      	movs	r3, r0
 8005d30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d32:	e00c      	b.n	8005d4e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d34:	2380      	movs	r3, #128	@ 0x80
 8005d36:	021b      	lsls	r3, r3, #8
 8005d38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d3a:	e008      	b.n	8005d4e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005d40:	231a      	movs	r3, #26
 8005d42:	2220      	movs	r2, #32
 8005d44:	189b      	adds	r3, r3, r2
 8005d46:	19db      	adds	r3, r3, r7
 8005d48:	2201      	movs	r2, #1
 8005d4a:	701a      	strb	r2, [r3, #0]
        break;
 8005d4c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d02a      	beq.n	8005daa <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d58:	4b22      	ldr	r3, [pc, #136]	@ (8005de4 <UART_SetConfig+0x6a8>)
 8005d5a:	0052      	lsls	r2, r2, #1
 8005d5c:	5ad3      	ldrh	r3, [r2, r3]
 8005d5e:	0019      	movs	r1, r3
 8005d60:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005d62:	f7fa f9cf 	bl	8000104 <__udivsi3>
 8005d66:	0003      	movs	r3, r0
 8005d68:	001a      	movs	r2, r3
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	085b      	lsrs	r3, r3, #1
 8005d70:	18d2      	adds	r2, r2, r3
 8005d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	0019      	movs	r1, r3
 8005d78:	0010      	movs	r0, r2
 8005d7a:	f7fa f9c3 	bl	8000104 <__udivsi3>
 8005d7e:	0003      	movs	r3, r0
 8005d80:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d84:	2b0f      	cmp	r3, #15
 8005d86:	d90a      	bls.n	8005d9e <UART_SetConfig+0x662>
 8005d88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d8a:	2380      	movs	r3, #128	@ 0x80
 8005d8c:	025b      	lsls	r3, r3, #9
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d205      	bcs.n	8005d9e <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d94:	b29a      	uxth	r2, r3
 8005d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	60da      	str	r2, [r3, #12]
 8005d9c:	e005      	b.n	8005daa <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8005d9e:	231a      	movs	r3, #26
 8005da0:	2220      	movs	r2, #32
 8005da2:	189b      	adds	r3, r3, r2
 8005da4:	19db      	adds	r3, r3, r7
 8005da6:	2201      	movs	r2, #1
 8005da8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dac:	226a      	movs	r2, #106	@ 0x6a
 8005dae:	2101      	movs	r1, #1
 8005db0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db4:	2268      	movs	r2, #104	@ 0x68
 8005db6:	2101      	movs	r1, #1
 8005db8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005dc6:	231a      	movs	r3, #26
 8005dc8:	2220      	movs	r2, #32
 8005dca:	189b      	adds	r3, r3, r2
 8005dcc:	19db      	adds	r3, r3, r7
 8005dce:	781b      	ldrb	r3, [r3, #0]
}
 8005dd0:	0018      	movs	r0, r3
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	b010      	add	sp, #64	@ 0x40
 8005dd6:	bdb0      	pop	{r4, r5, r7, pc}
 8005dd8:	40008000 	.word	0x40008000
 8005ddc:	40008400 	.word	0x40008400
 8005de0:	00f42400 	.word	0x00f42400
 8005de4:	080067d4 	.word	0x080067d4

08005de8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df4:	2208      	movs	r2, #8
 8005df6:	4013      	ands	r3, r2
 8005df8:	d00b      	beq.n	8005e12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	4a4a      	ldr	r2, [pc, #296]	@ (8005f2c <UART_AdvFeatureConfig+0x144>)
 8005e02:	4013      	ands	r3, r2
 8005e04:	0019      	movs	r1, r3
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	430a      	orrs	r2, r1
 8005e10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e16:	2201      	movs	r2, #1
 8005e18:	4013      	ands	r3, r2
 8005e1a:	d00b      	beq.n	8005e34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	4a43      	ldr	r2, [pc, #268]	@ (8005f30 <UART_AdvFeatureConfig+0x148>)
 8005e24:	4013      	ands	r3, r2
 8005e26:	0019      	movs	r1, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	430a      	orrs	r2, r1
 8005e32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e38:	2202      	movs	r2, #2
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	d00b      	beq.n	8005e56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	4a3b      	ldr	r2, [pc, #236]	@ (8005f34 <UART_AdvFeatureConfig+0x14c>)
 8005e46:	4013      	ands	r3, r2
 8005e48:	0019      	movs	r1, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	430a      	orrs	r2, r1
 8005e54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5a:	2204      	movs	r2, #4
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	d00b      	beq.n	8005e78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	4a34      	ldr	r2, [pc, #208]	@ (8005f38 <UART_AdvFeatureConfig+0x150>)
 8005e68:	4013      	ands	r3, r2
 8005e6a:	0019      	movs	r1, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	430a      	orrs	r2, r1
 8005e76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e7c:	2210      	movs	r2, #16
 8005e7e:	4013      	ands	r3, r2
 8005e80:	d00b      	beq.n	8005e9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	4a2c      	ldr	r2, [pc, #176]	@ (8005f3c <UART_AdvFeatureConfig+0x154>)
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	0019      	movs	r1, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	430a      	orrs	r2, r1
 8005e98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	d00b      	beq.n	8005ebc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	4a25      	ldr	r2, [pc, #148]	@ (8005f40 <UART_AdvFeatureConfig+0x158>)
 8005eac:	4013      	ands	r3, r2
 8005eae:	0019      	movs	r1, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	430a      	orrs	r2, r1
 8005eba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec0:	2240      	movs	r2, #64	@ 0x40
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	d01d      	beq.n	8005f02 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	4a1d      	ldr	r2, [pc, #116]	@ (8005f44 <UART_AdvFeatureConfig+0x15c>)
 8005ece:	4013      	ands	r3, r2
 8005ed0:	0019      	movs	r1, r3
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ee2:	2380      	movs	r3, #128	@ 0x80
 8005ee4:	035b      	lsls	r3, r3, #13
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d10b      	bne.n	8005f02 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	4a15      	ldr	r2, [pc, #84]	@ (8005f48 <UART_AdvFeatureConfig+0x160>)
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	0019      	movs	r1, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	430a      	orrs	r2, r1
 8005f00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f06:	2280      	movs	r2, #128	@ 0x80
 8005f08:	4013      	ands	r3, r2
 8005f0a:	d00b      	beq.n	8005f24 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	4a0e      	ldr	r2, [pc, #56]	@ (8005f4c <UART_AdvFeatureConfig+0x164>)
 8005f14:	4013      	ands	r3, r2
 8005f16:	0019      	movs	r1, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	430a      	orrs	r2, r1
 8005f22:	605a      	str	r2, [r3, #4]
  }
}
 8005f24:	46c0      	nop			@ (mov r8, r8)
 8005f26:	46bd      	mov	sp, r7
 8005f28:	b002      	add	sp, #8
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	ffff7fff 	.word	0xffff7fff
 8005f30:	fffdffff 	.word	0xfffdffff
 8005f34:	fffeffff 	.word	0xfffeffff
 8005f38:	fffbffff 	.word	0xfffbffff
 8005f3c:	ffffefff 	.word	0xffffefff
 8005f40:	ffffdfff 	.word	0xffffdfff
 8005f44:	ffefffff 	.word	0xffefffff
 8005f48:	ff9fffff 	.word	0xff9fffff
 8005f4c:	fff7ffff 	.word	0xfff7ffff

08005f50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b092      	sub	sp, #72	@ 0x48
 8005f54:	af02      	add	r7, sp, #8
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2290      	movs	r2, #144	@ 0x90
 8005f5c:	2100      	movs	r1, #0
 8005f5e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f60:	f7fc fbbc 	bl	80026dc <HAL_GetTick>
 8005f64:	0003      	movs	r3, r0
 8005f66:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2208      	movs	r2, #8
 8005f70:	4013      	ands	r3, r2
 8005f72:	2b08      	cmp	r3, #8
 8005f74:	d12d      	bne.n	8005fd2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f78:	2280      	movs	r2, #128	@ 0x80
 8005f7a:	0391      	lsls	r1, r2, #14
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	4a47      	ldr	r2, [pc, #284]	@ (800609c <UART_CheckIdleState+0x14c>)
 8005f80:	9200      	str	r2, [sp, #0]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f000 f88e 	bl	80060a4 <UART_WaitOnFlagUntilTimeout>
 8005f88:	1e03      	subs	r3, r0, #0
 8005f8a:	d022      	beq.n	8005fd2 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f8c:	f3ef 8310 	mrs	r3, PRIMASK
 8005f90:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005f94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f96:	2301      	movs	r3, #1
 8005f98:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f9c:	f383 8810 	msr	PRIMASK, r3
}
 8005fa0:	46c0      	nop			@ (mov r8, r8)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2180      	movs	r1, #128	@ 0x80
 8005fae:	438a      	bics	r2, r1
 8005fb0:	601a      	str	r2, [r3, #0]
 8005fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb8:	f383 8810 	msr	PRIMASK, r3
}
 8005fbc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2288      	movs	r2, #136	@ 0x88
 8005fc2:	2120      	movs	r1, #32
 8005fc4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2284      	movs	r2, #132	@ 0x84
 8005fca:	2100      	movs	r1, #0
 8005fcc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e060      	b.n	8006094 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2204      	movs	r2, #4
 8005fda:	4013      	ands	r3, r2
 8005fdc:	2b04      	cmp	r3, #4
 8005fde:	d146      	bne.n	800606e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fe2:	2280      	movs	r2, #128	@ 0x80
 8005fe4:	03d1      	lsls	r1, r2, #15
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	4a2c      	ldr	r2, [pc, #176]	@ (800609c <UART_CheckIdleState+0x14c>)
 8005fea:	9200      	str	r2, [sp, #0]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f000 f859 	bl	80060a4 <UART_WaitOnFlagUntilTimeout>
 8005ff2:	1e03      	subs	r3, r0, #0
 8005ff4:	d03b      	beq.n	800606e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ff6:	f3ef 8310 	mrs	r3, PRIMASK
 8005ffa:	60fb      	str	r3, [r7, #12]
  return(result);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ffe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006000:	2301      	movs	r3, #1
 8006002:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	f383 8810 	msr	PRIMASK, r3
}
 800600a:	46c0      	nop			@ (mov r8, r8)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4922      	ldr	r1, [pc, #136]	@ (80060a0 <UART_CheckIdleState+0x150>)
 8006018:	400a      	ands	r2, r1
 800601a:	601a      	str	r2, [r3, #0]
 800601c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800601e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	f383 8810 	msr	PRIMASK, r3
}
 8006026:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006028:	f3ef 8310 	mrs	r3, PRIMASK
 800602c:	61bb      	str	r3, [r7, #24]
  return(result);
 800602e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006030:	633b      	str	r3, [r7, #48]	@ 0x30
 8006032:	2301      	movs	r3, #1
 8006034:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	f383 8810 	msr	PRIMASK, r3
}
 800603c:	46c0      	nop			@ (mov r8, r8)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689a      	ldr	r2, [r3, #8]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2101      	movs	r1, #1
 800604a:	438a      	bics	r2, r1
 800604c:	609a      	str	r2, [r3, #8]
 800604e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006050:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006052:	6a3b      	ldr	r3, [r7, #32]
 8006054:	f383 8810 	msr	PRIMASK, r3
}
 8006058:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	228c      	movs	r2, #140	@ 0x8c
 800605e:	2120      	movs	r1, #32
 8006060:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2284      	movs	r2, #132	@ 0x84
 8006066:	2100      	movs	r1, #0
 8006068:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e012      	b.n	8006094 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2288      	movs	r2, #136	@ 0x88
 8006072:	2120      	movs	r1, #32
 8006074:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	228c      	movs	r2, #140	@ 0x8c
 800607a:	2120      	movs	r1, #32
 800607c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2284      	movs	r2, #132	@ 0x84
 800608e:	2100      	movs	r1, #0
 8006090:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006092:	2300      	movs	r3, #0
}
 8006094:	0018      	movs	r0, r3
 8006096:	46bd      	mov	sp, r7
 8006098:	b010      	add	sp, #64	@ 0x40
 800609a:	bd80      	pop	{r7, pc}
 800609c:	01ffffff 	.word	0x01ffffff
 80060a0:	fffffedf 	.word	0xfffffedf

080060a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	603b      	str	r3, [r7, #0]
 80060b0:	1dfb      	adds	r3, r7, #7
 80060b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060b4:	e051      	b.n	800615a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	3301      	adds	r3, #1
 80060ba:	d04e      	beq.n	800615a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060bc:	f7fc fb0e 	bl	80026dc <HAL_GetTick>
 80060c0:	0002      	movs	r2, r0
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	69ba      	ldr	r2, [r7, #24]
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d302      	bcc.n	80060d2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80060cc:	69bb      	ldr	r3, [r7, #24]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80060d2:	2303      	movs	r3, #3
 80060d4:	e051      	b.n	800617a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2204      	movs	r2, #4
 80060de:	4013      	ands	r3, r2
 80060e0:	d03b      	beq.n	800615a <UART_WaitOnFlagUntilTimeout+0xb6>
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	2b80      	cmp	r3, #128	@ 0x80
 80060e6:	d038      	beq.n	800615a <UART_WaitOnFlagUntilTimeout+0xb6>
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	2b40      	cmp	r3, #64	@ 0x40
 80060ec:	d035      	beq.n	800615a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	69db      	ldr	r3, [r3, #28]
 80060f4:	2208      	movs	r2, #8
 80060f6:	4013      	ands	r3, r2
 80060f8:	2b08      	cmp	r3, #8
 80060fa:	d111      	bne.n	8006120 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2208      	movs	r2, #8
 8006102:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	0018      	movs	r0, r3
 8006108:	f000 f83c 	bl	8006184 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2290      	movs	r2, #144	@ 0x90
 8006110:	2108      	movs	r1, #8
 8006112:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2284      	movs	r2, #132	@ 0x84
 8006118:	2100      	movs	r1, #0
 800611a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e02c      	b.n	800617a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	69da      	ldr	r2, [r3, #28]
 8006126:	2380      	movs	r3, #128	@ 0x80
 8006128:	011b      	lsls	r3, r3, #4
 800612a:	401a      	ands	r2, r3
 800612c:	2380      	movs	r3, #128	@ 0x80
 800612e:	011b      	lsls	r3, r3, #4
 8006130:	429a      	cmp	r2, r3
 8006132:	d112      	bne.n	800615a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2280      	movs	r2, #128	@ 0x80
 800613a:	0112      	lsls	r2, r2, #4
 800613c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	0018      	movs	r0, r3
 8006142:	f000 f81f 	bl	8006184 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2290      	movs	r2, #144	@ 0x90
 800614a:	2120      	movs	r1, #32
 800614c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2284      	movs	r2, #132	@ 0x84
 8006152:	2100      	movs	r1, #0
 8006154:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006156:	2303      	movs	r3, #3
 8006158:	e00f      	b.n	800617a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	69db      	ldr	r3, [r3, #28]
 8006160:	68ba      	ldr	r2, [r7, #8]
 8006162:	4013      	ands	r3, r2
 8006164:	68ba      	ldr	r2, [r7, #8]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	425a      	negs	r2, r3
 800616a:	4153      	adcs	r3, r2
 800616c:	b2db      	uxtb	r3, r3
 800616e:	001a      	movs	r2, r3
 8006170:	1dfb      	adds	r3, r7, #7
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	429a      	cmp	r2, r3
 8006176:	d09e      	beq.n	80060b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	0018      	movs	r0, r3
 800617c:	46bd      	mov	sp, r7
 800617e:	b004      	add	sp, #16
 8006180:	bd80      	pop	{r7, pc}
	...

08006184 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b08e      	sub	sp, #56	@ 0x38
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800618c:	f3ef 8310 	mrs	r3, PRIMASK
 8006190:	617b      	str	r3, [r7, #20]
  return(result);
 8006192:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006194:	637b      	str	r3, [r7, #52]	@ 0x34
 8006196:	2301      	movs	r3, #1
 8006198:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	f383 8810 	msr	PRIMASK, r3
}
 80061a0:	46c0      	nop			@ (mov r8, r8)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4926      	ldr	r1, [pc, #152]	@ (8006248 <UART_EndRxTransfer+0xc4>)
 80061ae:	400a      	ands	r2, r1
 80061b0:	601a      	str	r2, [r3, #0]
 80061b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	f383 8810 	msr	PRIMASK, r3
}
 80061bc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061be:	f3ef 8310 	mrs	r3, PRIMASK
 80061c2:	623b      	str	r3, [r7, #32]
  return(result);
 80061c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80061c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80061c8:	2301      	movs	r3, #1
 80061ca:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ce:	f383 8810 	msr	PRIMASK, r3
}
 80061d2:	46c0      	nop			@ (mov r8, r8)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	689a      	ldr	r2, [r3, #8]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	491b      	ldr	r1, [pc, #108]	@ (800624c <UART_EndRxTransfer+0xc8>)
 80061e0:	400a      	ands	r2, r1
 80061e2:	609a      	str	r2, [r3, #8]
 80061e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ea:	f383 8810 	msr	PRIMASK, r3
}
 80061ee:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d118      	bne.n	800622a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061f8:	f3ef 8310 	mrs	r3, PRIMASK
 80061fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80061fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006200:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006202:	2301      	movs	r3, #1
 8006204:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f383 8810 	msr	PRIMASK, r3
}
 800620c:	46c0      	nop			@ (mov r8, r8)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2110      	movs	r1, #16
 800621a:	438a      	bics	r2, r1
 800621c:	601a      	str	r2, [r3, #0]
 800621e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006220:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	f383 8810 	msr	PRIMASK, r3
}
 8006228:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	228c      	movs	r2, #140	@ 0x8c
 800622e:	2120      	movs	r1, #32
 8006230:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800623e:	46c0      	nop			@ (mov r8, r8)
 8006240:	46bd      	mov	sp, r7
 8006242:	b00e      	add	sp, #56	@ 0x38
 8006244:	bd80      	pop	{r7, pc}
 8006246:	46c0      	nop			@ (mov r8, r8)
 8006248:	fffffedf 	.word	0xfffffedf
 800624c:	effffffe 	.word	0xeffffffe

08006250 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800625c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	225e      	movs	r2, #94	@ 0x5e
 8006262:	2100      	movs	r1, #0
 8006264:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2256      	movs	r2, #86	@ 0x56
 800626a:	2100      	movs	r1, #0
 800626c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	0018      	movs	r0, r3
 8006272:	f7ff fa4f 	bl	8005714 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006276:	46c0      	nop			@ (mov r8, r8)
 8006278:	46bd      	mov	sp, r7
 800627a:	b004      	add	sp, #16
 800627c:	bd80      	pop	{r7, pc}

0800627e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800627e:	b580      	push	{r7, lr}
 8006280:	b086      	sub	sp, #24
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006286:	f3ef 8310 	mrs	r3, PRIMASK
 800628a:	60bb      	str	r3, [r7, #8]
  return(result);
 800628c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800628e:	617b      	str	r3, [r7, #20]
 8006290:	2301      	movs	r3, #1
 8006292:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f383 8810 	msr	PRIMASK, r3
}
 800629a:	46c0      	nop			@ (mov r8, r8)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	2140      	movs	r1, #64	@ 0x40
 80062a8:	438a      	bics	r2, r1
 80062aa:	601a      	str	r2, [r3, #0]
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	f383 8810 	msr	PRIMASK, r3
}
 80062b6:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2288      	movs	r2, #136	@ 0x88
 80062bc:	2120      	movs	r1, #32
 80062be:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	0018      	movs	r0, r3
 80062ca:	f7ff fa1b 	bl	8005704 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062ce:	46c0      	nop			@ (mov r8, r8)
 80062d0:	46bd      	mov	sp, r7
 80062d2:	b006      	add	sp, #24
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b082      	sub	sp, #8
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80062de:	46c0      	nop			@ (mov r8, r8)
 80062e0:	46bd      	mov	sp, r7
 80062e2:	b002      	add	sp, #8
 80062e4:	bd80      	pop	{r7, pc}

080062e6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	b082      	sub	sp, #8
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80062ee:	46c0      	nop			@ (mov r8, r8)
 80062f0:	46bd      	mov	sp, r7
 80062f2:	b002      	add	sp, #8
 80062f4:	bd80      	pop	{r7, pc}

080062f6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80062f6:	b580      	push	{r7, lr}
 80062f8:	b082      	sub	sp, #8
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80062fe:	46c0      	nop			@ (mov r8, r8)
 8006300:	46bd      	mov	sp, r7
 8006302:	b002      	add	sp, #8
 8006304:	bd80      	pop	{r7, pc}
	...

08006308 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2284      	movs	r2, #132	@ 0x84
 8006314:	5c9b      	ldrb	r3, [r3, r2]
 8006316:	2b01      	cmp	r3, #1
 8006318:	d101      	bne.n	800631e <HAL_UARTEx_DisableFifoMode+0x16>
 800631a:	2302      	movs	r3, #2
 800631c:	e027      	b.n	800636e <HAL_UARTEx_DisableFifoMode+0x66>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2284      	movs	r2, #132	@ 0x84
 8006322:	2101      	movs	r1, #1
 8006324:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2288      	movs	r2, #136	@ 0x88
 800632a:	2124      	movs	r1, #36	@ 0x24
 800632c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2101      	movs	r1, #1
 8006342:	438a      	bics	r2, r1
 8006344:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	4a0b      	ldr	r2, [pc, #44]	@ (8006378 <HAL_UARTEx_DisableFifoMode+0x70>)
 800634a:	4013      	ands	r3, r2
 800634c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2288      	movs	r2, #136	@ 0x88
 8006360:	2120      	movs	r1, #32
 8006362:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2284      	movs	r2, #132	@ 0x84
 8006368:	2100      	movs	r1, #0
 800636a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800636c:	2300      	movs	r3, #0
}
 800636e:	0018      	movs	r0, r3
 8006370:	46bd      	mov	sp, r7
 8006372:	b004      	add	sp, #16
 8006374:	bd80      	pop	{r7, pc}
 8006376:	46c0      	nop			@ (mov r8, r8)
 8006378:	dfffffff 	.word	0xdfffffff

0800637c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2284      	movs	r2, #132	@ 0x84
 800638a:	5c9b      	ldrb	r3, [r3, r2]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d101      	bne.n	8006394 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006390:	2302      	movs	r3, #2
 8006392:	e02e      	b.n	80063f2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2284      	movs	r2, #132	@ 0x84
 8006398:	2101      	movs	r1, #1
 800639a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2288      	movs	r2, #136	@ 0x88
 80063a0:	2124      	movs	r1, #36	@ 0x24
 80063a2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2101      	movs	r1, #1
 80063b8:	438a      	bics	r2, r1
 80063ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	00db      	lsls	r3, r3, #3
 80063c4:	08d9      	lsrs	r1, r3, #3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	430a      	orrs	r2, r1
 80063ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	0018      	movs	r0, r3
 80063d4:	f000 f854 	bl	8006480 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2288      	movs	r2, #136	@ 0x88
 80063e4:	2120      	movs	r1, #32
 80063e6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2284      	movs	r2, #132	@ 0x84
 80063ec:	2100      	movs	r1, #0
 80063ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	0018      	movs	r0, r3
 80063f4:	46bd      	mov	sp, r7
 80063f6:	b004      	add	sp, #16
 80063f8:	bd80      	pop	{r7, pc}
	...

080063fc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2284      	movs	r2, #132	@ 0x84
 800640a:	5c9b      	ldrb	r3, [r3, r2]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d101      	bne.n	8006414 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006410:	2302      	movs	r3, #2
 8006412:	e02f      	b.n	8006474 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2284      	movs	r2, #132	@ 0x84
 8006418:	2101      	movs	r1, #1
 800641a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2288      	movs	r2, #136	@ 0x88
 8006420:	2124      	movs	r1, #36	@ 0x24
 8006422:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	2101      	movs	r1, #1
 8006438:	438a      	bics	r2, r1
 800643a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	4a0e      	ldr	r2, [pc, #56]	@ (800647c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006444:	4013      	ands	r3, r2
 8006446:	0019      	movs	r1, r3
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	683a      	ldr	r2, [r7, #0]
 800644e:	430a      	orrs	r2, r1
 8006450:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	0018      	movs	r0, r3
 8006456:	f000 f813 	bl	8006480 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2288      	movs	r2, #136	@ 0x88
 8006466:	2120      	movs	r1, #32
 8006468:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2284      	movs	r2, #132	@ 0x84
 800646e:	2100      	movs	r1, #0
 8006470:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	0018      	movs	r0, r3
 8006476:	46bd      	mov	sp, r7
 8006478:	b004      	add	sp, #16
 800647a:	bd80      	pop	{r7, pc}
 800647c:	f1ffffff 	.word	0xf1ffffff

08006480 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800648c:	2b00      	cmp	r3, #0
 800648e:	d108      	bne.n	80064a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	226a      	movs	r2, #106	@ 0x6a
 8006494:	2101      	movs	r1, #1
 8006496:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2268      	movs	r2, #104	@ 0x68
 800649c:	2101      	movs	r1, #1
 800649e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80064a0:	e043      	b.n	800652a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80064a2:	260f      	movs	r6, #15
 80064a4:	19bb      	adds	r3, r7, r6
 80064a6:	2208      	movs	r2, #8
 80064a8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80064aa:	200e      	movs	r0, #14
 80064ac:	183b      	adds	r3, r7, r0
 80064ae:	2208      	movs	r2, #8
 80064b0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	0e5b      	lsrs	r3, r3, #25
 80064ba:	b2da      	uxtb	r2, r3
 80064bc:	240d      	movs	r4, #13
 80064be:	193b      	adds	r3, r7, r4
 80064c0:	2107      	movs	r1, #7
 80064c2:	400a      	ands	r2, r1
 80064c4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	0f5b      	lsrs	r3, r3, #29
 80064ce:	b2da      	uxtb	r2, r3
 80064d0:	250c      	movs	r5, #12
 80064d2:	197b      	adds	r3, r7, r5
 80064d4:	2107      	movs	r1, #7
 80064d6:	400a      	ands	r2, r1
 80064d8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80064da:	183b      	adds	r3, r7, r0
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	197a      	adds	r2, r7, r5
 80064e0:	7812      	ldrb	r2, [r2, #0]
 80064e2:	4914      	ldr	r1, [pc, #80]	@ (8006534 <UARTEx_SetNbDataToProcess+0xb4>)
 80064e4:	5c8a      	ldrb	r2, [r1, r2]
 80064e6:	435a      	muls	r2, r3
 80064e8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80064ea:	197b      	adds	r3, r7, r5
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	4a12      	ldr	r2, [pc, #72]	@ (8006538 <UARTEx_SetNbDataToProcess+0xb8>)
 80064f0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80064f2:	0019      	movs	r1, r3
 80064f4:	f7f9 fe90 	bl	8000218 <__divsi3>
 80064f8:	0003      	movs	r3, r0
 80064fa:	b299      	uxth	r1, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	226a      	movs	r2, #106	@ 0x6a
 8006500:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006502:	19bb      	adds	r3, r7, r6
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	193a      	adds	r2, r7, r4
 8006508:	7812      	ldrb	r2, [r2, #0]
 800650a:	490a      	ldr	r1, [pc, #40]	@ (8006534 <UARTEx_SetNbDataToProcess+0xb4>)
 800650c:	5c8a      	ldrb	r2, [r1, r2]
 800650e:	435a      	muls	r2, r3
 8006510:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006512:	193b      	adds	r3, r7, r4
 8006514:	781b      	ldrb	r3, [r3, #0]
 8006516:	4a08      	ldr	r2, [pc, #32]	@ (8006538 <UARTEx_SetNbDataToProcess+0xb8>)
 8006518:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800651a:	0019      	movs	r1, r3
 800651c:	f7f9 fe7c 	bl	8000218 <__divsi3>
 8006520:	0003      	movs	r3, r0
 8006522:	b299      	uxth	r1, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2268      	movs	r2, #104	@ 0x68
 8006528:	5299      	strh	r1, [r3, r2]
}
 800652a:	46c0      	nop			@ (mov r8, r8)
 800652c:	46bd      	mov	sp, r7
 800652e:	b005      	add	sp, #20
 8006530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006532:	46c0      	nop			@ (mov r8, r8)
 8006534:	080067ec 	.word	0x080067ec
 8006538:	080067f4 	.word	0x080067f4

0800653c <memset>:
 800653c:	0003      	movs	r3, r0
 800653e:	1882      	adds	r2, r0, r2
 8006540:	4293      	cmp	r3, r2
 8006542:	d100      	bne.n	8006546 <memset+0xa>
 8006544:	4770      	bx	lr
 8006546:	7019      	strb	r1, [r3, #0]
 8006548:	3301      	adds	r3, #1
 800654a:	e7f9      	b.n	8006540 <memset+0x4>

0800654c <__libc_init_array>:
 800654c:	b570      	push	{r4, r5, r6, lr}
 800654e:	2600      	movs	r6, #0
 8006550:	4c0c      	ldr	r4, [pc, #48]	@ (8006584 <__libc_init_array+0x38>)
 8006552:	4d0d      	ldr	r5, [pc, #52]	@ (8006588 <__libc_init_array+0x3c>)
 8006554:	1b64      	subs	r4, r4, r5
 8006556:	10a4      	asrs	r4, r4, #2
 8006558:	42a6      	cmp	r6, r4
 800655a:	d109      	bne.n	8006570 <__libc_init_array+0x24>
 800655c:	2600      	movs	r6, #0
 800655e:	f000 f819 	bl	8006594 <_init>
 8006562:	4c0a      	ldr	r4, [pc, #40]	@ (800658c <__libc_init_array+0x40>)
 8006564:	4d0a      	ldr	r5, [pc, #40]	@ (8006590 <__libc_init_array+0x44>)
 8006566:	1b64      	subs	r4, r4, r5
 8006568:	10a4      	asrs	r4, r4, #2
 800656a:	42a6      	cmp	r6, r4
 800656c:	d105      	bne.n	800657a <__libc_init_array+0x2e>
 800656e:	bd70      	pop	{r4, r5, r6, pc}
 8006570:	00b3      	lsls	r3, r6, #2
 8006572:	58eb      	ldr	r3, [r5, r3]
 8006574:	4798      	blx	r3
 8006576:	3601      	adds	r6, #1
 8006578:	e7ee      	b.n	8006558 <__libc_init_array+0xc>
 800657a:	00b3      	lsls	r3, r6, #2
 800657c:	58eb      	ldr	r3, [r5, r3]
 800657e:	4798      	blx	r3
 8006580:	3601      	adds	r6, #1
 8006582:	e7f2      	b.n	800656a <__libc_init_array+0x1e>
 8006584:	08006804 	.word	0x08006804
 8006588:	08006804 	.word	0x08006804
 800658c:	08006808 	.word	0x08006808
 8006590:	08006804 	.word	0x08006804

08006594 <_init>:
 8006594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006596:	46c0      	nop			@ (mov r8, r8)
 8006598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800659a:	bc08      	pop	{r3}
 800659c:	469e      	mov	lr, r3
 800659e:	4770      	bx	lr

080065a0 <_fini>:
 80065a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a2:	46c0      	nop			@ (mov r8, r8)
 80065a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065a6:	bc08      	pop	{r3}
 80065a8:	469e      	mov	lr, r3
 80065aa:	4770      	bx	lr
