#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb 29 11:31:27 2024
# Process ID: 24420
# Current directory: /home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.runs/synth_1/top.vds
# Journal file: /home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.runs/synth_1/vivado.jou
# Running On: kobal, OS: Linux, CPU Frequency: 1397.023 MHz, CPU Physical cores: 8, Host memory: 16108 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2032.648 ; gain = 113.992 ; free physical = 191 ; free virtual = 33841
Command: read_checkpoint -auto_incremental -incremental /home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24456
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2441.137 ; gain = 377.738 ; free physical = 1470 ; free virtual = 34822
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.539; parent = 1656.332; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3422.664; parent = 2441.141; children = 981.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/instructionMemory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/instructionMemory.v:1]
INFO: [Synth 8-6157] synthesizing module 'Controller_mem' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Controller_mem' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:1]
WARNING: [Synth 8-7071] port 'ASel' of module 'Controller_mem' is unconnected for instance 'controller' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/top.v:45]
WARNING: [Synth 8-7023] instance 'controller' of module 'Controller_mem' has 11 connections declared, but only 10 given [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/top.v:45]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/RegFile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/RegFile.v:1]
INFO: [Synth 8-6157] synthesizing module 'main_ALU' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/main_ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'main_ALU' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/main_ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'im_gen' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/im_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'im_gen' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/im_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/DMEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/DMEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4_1' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/mux4_1.v:1]
INFO: [Synth 8-226] default block is never used [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/mux4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mux4_1' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/mux4_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Branch_comp' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/Branch_comp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_comp' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/Branch_comp.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC_final' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/PC_final.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC_final' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/PC_final.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3848] Net BSel in module/entity Controller_mem does not have driver. [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:9]
WARNING: [Synth 8-3848] Net ASel in module/entity Controller_mem does not have driver. [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:10]
WARNING: [Synth 8-3848] Net MemRW in module/entity Controller_mem does not have driver. [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:11]
WARNING: [Synth 8-3848] Net wire_pc_incremented in module/entity top does not have driver. [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/top.v:20]
WARNING: [Synth 8-3848] Net wire_ASel in module/entity top does not have driver. [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/top.v:28]
WARNING: [Synth 8-3848] Net wire_BrUn in module/entity top does not have driver. [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/top.v:30]
WARNING: [Synth 8-7129] Port addr[31] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module DMEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[19] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[18] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[17] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[16] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[15] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port BSel in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASel in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port MemRW in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[31] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[30] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[29] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[28] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[27] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[26] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[25] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[24] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[23] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[22] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[21] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[20] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[19] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[18] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[17] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[16] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[15] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[14] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[13] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[12] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[11] in module Controller_mem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.105 ; gain = 457.707 ; free physical = 1548 ; free virtual = 34900
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.539; parent = 1656.332; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3502.633; parent = 2521.109; children = 981.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2535.949 ; gain = 472.551 ; free physical = 1536 ; free virtual = 34890
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.539; parent = 1656.332; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3517.477; parent = 2535.953; children = 981.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2543.953 ; gain = 480.555 ; free physical = 1536 ; free virtual = 34890
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.539; parent = 1656.332; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3525.480; parent = 2543.957; children = 981.523
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ALU_control_reg' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'PCSel_reg' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'ImmSel_reg' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'RegWEn_reg' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'WBSel_reg' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_result_reg' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/main_ALU.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/main_ALU.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2557.898 ; gain = 494.500 ; free physical = 1483 ; free virtual = 34837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.539; parent = 1656.332; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3539.426; parent = 2557.902; children = 981.523
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data_in[19] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[18] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[17] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[16] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[15] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module im_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port BSel in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASel in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port MemRW in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[31] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[30] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[29] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[28] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[27] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[26] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[25] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[24] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[23] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[22] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[21] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[20] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[19] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[18] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[17] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[16] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[15] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[14] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[13] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[12] in module Controller_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[11] in module Controller_mem is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (controller/ALU_control_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/ALU_control_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/ALU_control_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/ALU_control_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/ALU_control_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/ALU_control_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/ALU_control_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/PCSel_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/ImmSel_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/ImmSel_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/ImmSel_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/RegWEn_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/WBSel_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/WBSel_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/ALU_result_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (main_ALU/overflow_reg) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1232 ; free virtual = 34590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2070.455; parent = 1865.279; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3654.801; parent = 2673.277; children = 981.523
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1232 ; free virtual = 34590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.400; parent = 1870.225; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3654.801; parent = 2673.277; children = 981.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1230 ; free virtual = 34588
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.400; parent = 1870.225; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3654.801; parent = 2673.277; children = 981.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1228 ; free virtual = 34594
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.400; parent = 1870.225; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3654.801; parent = 2673.277; children = 981.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1228 ; free virtual = 34595
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.400; parent = 1870.225; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3654.801; parent = 2673.277; children = 981.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1227 ; free virtual = 34594
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.400; parent = 1870.225; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3654.801; parent = 2673.277; children = 981.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1229 ; free virtual = 34596
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.400; parent = 1870.225; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3654.801; parent = 2673.277; children = 981.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1229 ; free virtual = 34596
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.400; parent = 1870.225; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3654.801; parent = 2673.277; children = 981.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1229 ; free virtual = 34596
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.400; parent = 1870.225; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3654.801; parent = 2673.277; children = 981.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1228 ; free virtual = 34596
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.400; parent = 1870.225; children = 205.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3654.801; parent = 2673.277; children = 981.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 163 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2673.273 ; gain = 609.875 ; free physical = 1228 ; free virtual = 34596
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2673.281 ; gain = 609.875 ; free physical = 1228 ; free virtual = 34596
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.281 ; gain = 0.000 ; free physical = 1220 ; free virtual = 34590
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.898 ; gain = 0.000 ; free physical = 1245 ; free virtual = 34613
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d8fee92f
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 163 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2761.898 ; gain = 706.438 ; free physical = 1457 ; free virtual = 34825
INFO: [Common 17-1381] The checkpoint '/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 29 11:31:53 2024...
