<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file reu_impl1.ncd.
Design name: REU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-640HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Apr 28 18:25:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o REU_impl1.twr -gui -msgset C:/Users/garre/Repos/GW4302/cpld/promote.xml REU_impl1.ncd REU_impl1.prf 
Design file:     reu_impl1.ncd
Preference file: reu_impl1.prf
Device,speed:    LCMXO2-640HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns (0 errors)</A></LI>            207 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.150 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;
            207 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 112.386ns
         The internal maximum frequency of the following component is 104.015 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    CLK            RCLK_MGIOL

   Delay:               9.614ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 114.202ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMRD_117  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/nRAS_141  (to C8M_c +)

   Delay:               7.632ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      7.632ns physical path delay SLICE_50 to ramctrl/SLICE_91 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.202ns

 Physical Path Details:

      Data path SLICE_50 to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5B.CLK to       R3C5B.Q0 SLICE_50 (from PHI2_c)
ROUTE         7     2.986       R3C5B.Q0 to      R3C14B.B1 RAMRD
CTOF_DEL    ---     0.495      R3C14B.B1 to      R3C14B.F1 ramctrl/SLICE_176
ROUTE         3     0.453      R3C14B.F1 to      R3C14B.C0 ramctrl/n3782
CTOF_DEL    ---     0.495      R3C14B.C0 to      R3C14B.F0 ramctrl/SLICE_176
ROUTE         2     0.995      R3C14B.F0 to      R4C14D.A1 ramctrl/n2416
CTOF_DEL    ---     0.495      R4C14D.A1 to      R4C14D.F1 ramctrl/SLICE_208
ROUTE         1     0.766      R4C14D.F1 to      R2C14D.C0 ramctrl/n3
CTOF_DEL    ---     0.495      R2C14D.C0 to      R2C14D.F0 ramctrl/SLICE_91
ROUTE         1     0.000      R2C14D.F0 to     R2C14D.DI0 ramctrl/nRAS_N_84 (to C8M_c)
                  --------
                    7.632   (31.9% logic, 68.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R3C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R2C14D.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 114.297ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMRD_117  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/nCS_140  (to C8M_c +)

   Delay:               7.537ns  (32.3% logic, 67.7% route), 5 logic levels.

 Constraint Details:

      7.537ns physical path delay SLICE_50 to ramctrl/SLICE_90 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.297ns

 Physical Path Details:

      Data path SLICE_50 to ramctrl/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5B.CLK to       R3C5B.Q0 SLICE_50 (from PHI2_c)
ROUTE         7     2.986       R3C5B.Q0 to      R3C14B.B1 RAMRD
CTOF_DEL    ---     0.495      R3C14B.B1 to      R3C14B.F1 ramctrl/SLICE_176
ROUTE         3     0.453      R3C14B.F1 to      R3C14B.C0 ramctrl/n3782
CTOF_DEL    ---     0.495      R3C14B.C0 to      R3C14B.F0 ramctrl/SLICE_176
ROUTE         2     0.973      R3C14B.F0 to      R2C14C.A1 ramctrl/n2416
CTOF_DEL    ---     0.495      R2C14C.A1 to      R2C14C.F1 ramctrl/SLICE_207
ROUTE         1     0.693      R2C14C.F1 to      R2C14B.B0 ramctrl/n2460
CTOF_DEL    ---     0.495      R2C14B.B0 to      R2C14B.F0 ramctrl/SLICE_90
ROUTE         1     0.000      R2C14B.F0 to     R2C14B.DI0 ramctrl/nCS_N_64 (to C8M_c)
                  --------
                    7.537   (32.3% logic, 67.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R3C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R2C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 114.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMWR_118  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/nRAS_141  (to C8M_c +)

   Delay:               7.016ns  (34.7% logic, 65.3% route), 5 logic levels.

 Constraint Details:

      7.016ns physical path delay dmaseq/SLICE_55 to ramctrl/SLICE_91 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.818ns

 Physical Path Details:

      Data path dmaseq/SLICE_55 to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5D.CLK to       R3C5D.Q0 dmaseq/SLICE_55 (from PHI2_c)
ROUTE        12     2.370       R3C5D.Q0 to      R3C14B.A1 RAMWR
CTOF_DEL    ---     0.495      R3C14B.A1 to      R3C14B.F1 ramctrl/SLICE_176
ROUTE         3     0.453      R3C14B.F1 to      R3C14B.C0 ramctrl/n3782
CTOF_DEL    ---     0.495      R3C14B.C0 to      R3C14B.F0 ramctrl/SLICE_176
ROUTE         2     0.995      R3C14B.F0 to      R4C14D.A1 ramctrl/n2416
CTOF_DEL    ---     0.495      R4C14D.A1 to      R4C14D.F1 ramctrl/SLICE_208
ROUTE         1     0.766      R4C14D.F1 to      R2C14D.C0 ramctrl/n3
CTOF_DEL    ---     0.495      R2C14D.C0 to      R2C14D.F0 ramctrl/SLICE_91
ROUTE         1     0.000      R2C14D.F0 to     R2C14D.DI0 ramctrl/nRAS_N_84 (to C8M_c)
                  --------
                    7.016   (34.7% logic, 65.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R3C5D.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R2C14D.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 114.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_248__i1  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nRAS_141  (to C8M_c +)

   Delay:               6.975ns  (42.0% logic, 58.0% route), 6 logic levels.

 Constraint Details:

      6.975ns physical path delay ramctrl/SLICE_99 to ramctrl/SLICE_91 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.859ns

 Physical Path Details:

      Data path ramctrl/SLICE_99 to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q1 ramctrl/SLICE_99 (from C8M_c)
ROUTE         4     1.036      R2C13B.Q1 to      R2C14B.B1 ramctrl/RefCnt_1
CTOF_DEL    ---     0.495      R2C14B.B1 to      R2C14B.F1 ramctrl/SLICE_90
ROUTE         5     0.798      R2C14B.F1 to      R3C14B.C1 ramctrl/n3795
CTOF_DEL    ---     0.495      R3C14B.C1 to      R3C14B.F1 ramctrl/SLICE_176
ROUTE         3     0.453      R3C14B.F1 to      R3C14B.C0 ramctrl/n3782
CTOF_DEL    ---     0.495      R3C14B.C0 to      R3C14B.F0 ramctrl/SLICE_176
ROUTE         2     0.995      R3C14B.F0 to      R4C14D.A1 ramctrl/n2416
CTOF_DEL    ---     0.495      R4C14D.A1 to      R4C14D.F1 ramctrl/SLICE_208
ROUTE         1     0.766      R4C14D.F1 to      R2C14D.C0 ramctrl/n3
CTOF_DEL    ---     0.495      R2C14D.C0 to      R2C14D.F0 ramctrl/SLICE_91
ROUTE         1     0.000      R2C14D.F0 to     R2C14D.DI0 ramctrl/nRAS_N_84 (to C8M_c)
                  --------
                    6.975   (42.0% logic, 58.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 114.913ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMWR_118  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/nCS_140  (to C8M_c +)

   Delay:               6.921ns  (35.1% logic, 64.9% route), 5 logic levels.

 Constraint Details:

      6.921ns physical path delay dmaseq/SLICE_55 to ramctrl/SLICE_90 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.913ns

 Physical Path Details:

      Data path dmaseq/SLICE_55 to ramctrl/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5D.CLK to       R3C5D.Q0 dmaseq/SLICE_55 (from PHI2_c)
ROUTE        12     2.370       R3C5D.Q0 to      R3C14B.A1 RAMWR
CTOF_DEL    ---     0.495      R3C14B.A1 to      R3C14B.F1 ramctrl/SLICE_176
ROUTE         3     0.453      R3C14B.F1 to      R3C14B.C0 ramctrl/n3782
CTOF_DEL    ---     0.495      R3C14B.C0 to      R3C14B.F0 ramctrl/SLICE_176
ROUTE         2     0.973      R3C14B.F0 to      R2C14C.A1 ramctrl/n2416
CTOF_DEL    ---     0.495      R2C14C.A1 to      R2C14C.F1 ramctrl/SLICE_207
ROUTE         1     0.693      R2C14C.F1 to      R2C14B.B0 ramctrl/n2460
CTOF_DEL    ---     0.495      R2C14B.B0 to      R2C14B.F0 ramctrl/SLICE_90
ROUTE         1     0.000      R2C14B.F0 to     R2C14B.DI0 ramctrl/nCS_N_64 (to C8M_c)
                  --------
                    6.921   (35.1% logic, 64.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R3C5D.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R2C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 114.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_248__i0  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nRAS_141  (to C8M_c +)

   Delay:               6.916ns  (42.3% logic, 57.7% route), 6 logic levels.

 Constraint Details:

      6.916ns physical path delay ramctrl/SLICE_99 to ramctrl/SLICE_91 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.918ns

 Physical Path Details:

      Data path ramctrl/SLICE_99 to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q0 ramctrl/SLICE_99 (from C8M_c)
ROUTE         5     0.977      R2C13B.Q0 to      R2C14B.A1 ramctrl/RefCnt_0
CTOF_DEL    ---     0.495      R2C14B.A1 to      R2C14B.F1 ramctrl/SLICE_90
ROUTE         5     0.798      R2C14B.F1 to      R3C14B.C1 ramctrl/n3795
CTOF_DEL    ---     0.495      R3C14B.C1 to      R3C14B.F1 ramctrl/SLICE_176
ROUTE         3     0.453      R3C14B.F1 to      R3C14B.C0 ramctrl/n3782
CTOF_DEL    ---     0.495      R3C14B.C0 to      R3C14B.F0 ramctrl/SLICE_176
ROUTE         2     0.995      R3C14B.F0 to      R4C14D.A1 ramctrl/n2416
CTOF_DEL    ---     0.495      R4C14D.A1 to      R4C14D.F1 ramctrl/SLICE_208
ROUTE         1     0.766      R4C14D.F1 to      R2C14D.C0 ramctrl/n3
CTOF_DEL    ---     0.495      R2C14D.C0 to      R2C14D.F0 ramctrl/SLICE_91
ROUTE         1     0.000      R2C14D.F0 to     R2C14D.DI0 ramctrl/nRAS_N_84 (to C8M_c)
                  --------
                    6.916   (42.3% logic, 57.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 114.954ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_248__i1  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nCS_140  (to C8M_c +)

   Delay:               6.880ns  (42.5% logic, 57.5% route), 6 logic levels.

 Constraint Details:

      6.880ns physical path delay ramctrl/SLICE_99 to ramctrl/SLICE_90 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 114.954ns

 Physical Path Details:

      Data path ramctrl/SLICE_99 to ramctrl/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q1 ramctrl/SLICE_99 (from C8M_c)
ROUTE         4     1.036      R2C13B.Q1 to      R2C14B.B1 ramctrl/RefCnt_1
CTOF_DEL    ---     0.495      R2C14B.B1 to      R2C14B.F1 ramctrl/SLICE_90
ROUTE         5     0.798      R2C14B.F1 to      R3C14B.C1 ramctrl/n3795
CTOF_DEL    ---     0.495      R3C14B.C1 to      R3C14B.F1 ramctrl/SLICE_176
ROUTE         3     0.453      R3C14B.F1 to      R3C14B.C0 ramctrl/n3782
CTOF_DEL    ---     0.495      R3C14B.C0 to      R3C14B.F0 ramctrl/SLICE_176
ROUTE         2     0.973      R3C14B.F0 to      R2C14C.A1 ramctrl/n2416
CTOF_DEL    ---     0.495      R2C14C.A1 to      R2C14C.F1 ramctrl/SLICE_207
ROUTE         1     0.693      R2C14C.F1 to      R2C14B.B0 ramctrl/n2460
CTOF_DEL    ---     0.495      R2C14B.B0 to      R2C14B.F0 ramctrl/SLICE_90
ROUTE         1     0.000      R2C14B.F0 to     R2C14B.DI0 ramctrl/nCS_N_64 (to C8M_c)
                  --------
                    6.880   (42.5% logic, 57.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C14B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 115.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_248__i0  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nCS_140  (to C8M_c +)

   Delay:               6.821ns  (42.9% logic, 57.1% route), 6 logic levels.

 Constraint Details:

      6.821ns physical path delay ramctrl/SLICE_99 to ramctrl/SLICE_90 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.013ns

 Physical Path Details:

      Data path ramctrl/SLICE_99 to ramctrl/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q0 ramctrl/SLICE_99 (from C8M_c)
ROUTE         5     0.977      R2C13B.Q0 to      R2C14B.A1 ramctrl/RefCnt_0
CTOF_DEL    ---     0.495      R2C14B.A1 to      R2C14B.F1 ramctrl/SLICE_90
ROUTE         5     0.798      R2C14B.F1 to      R3C14B.C1 ramctrl/n3795
CTOF_DEL    ---     0.495      R3C14B.C1 to      R3C14B.F1 ramctrl/SLICE_176
ROUTE         3     0.453      R3C14B.F1 to      R3C14B.C0 ramctrl/n3782
CTOF_DEL    ---     0.495      R3C14B.C0 to      R3C14B.F0 ramctrl/SLICE_176
ROUTE         2     0.973      R3C14B.F0 to      R2C14C.A1 ramctrl/n2416
CTOF_DEL    ---     0.495      R2C14C.A1 to      R2C14C.F1 ramctrl/SLICE_207
ROUTE         1     0.693      R2C14C.F1 to      R2C14B.B0 ramctrl/n2460
CTOF_DEL    ---     0.495      R2C14B.B0 to      R2C14B.F0 ramctrl/SLICE_90
ROUTE         1     0.000      R2C14B.F0 to     R2C14B.DI0 ramctrl/nCS_N_64 (to C8M_c)
                  --------
                    6.821   (42.9% logic, 57.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C14B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 115.206ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/InitDone_138  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nRAS_141  (to C8M_c +)

   Delay:               6.628ns  (44.2% logic, 55.8% route), 6 logic levels.

 Constraint Details:

      6.628ns physical path delay ramctrl/SLICE_94 to ramctrl/SLICE_91 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.206ns

 Physical Path Details:

      Data path ramctrl/SLICE_94 to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14C.CLK to      R4C14C.Q0 ramctrl/SLICE_94 (from C8M_c)
ROUTE        10     0.689      R4C14C.Q0 to      R2C14B.D1 ramctrl/InitDone
CTOF_DEL    ---     0.495      R2C14B.D1 to      R2C14B.F1 ramctrl/SLICE_90
ROUTE         5     0.798      R2C14B.F1 to      R3C14B.C1 ramctrl/n3795
CTOF_DEL    ---     0.495      R3C14B.C1 to      R3C14B.F1 ramctrl/SLICE_176
ROUTE         3     0.453      R3C14B.F1 to      R3C14B.C0 ramctrl/n3782
CTOF_DEL    ---     0.495      R3C14B.C0 to      R3C14B.F0 ramctrl/SLICE_176
ROUTE         2     0.995      R3C14B.F0 to      R4C14D.A1 ramctrl/n2416
CTOF_DEL    ---     0.495      R4C14D.A1 to      R4C14D.F1 ramctrl/SLICE_208
ROUTE         1     0.766      R4C14D.F1 to      R2C14D.C0 ramctrl/n3
CTOF_DEL    ---     0.495      R2C14D.C0 to      R2C14D.F0 ramctrl/SLICE_91
ROUTE         1     0.000      R2C14D.F0 to     R2C14D.DI0 ramctrl/nRAS_N_84 (to C8M_c)
                  --------
                    6.628   (44.2% logic, 55.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R4C14C.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 115.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/InitDone_138  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/nCS_140  (to C8M_c +)

   Delay:               6.533ns  (44.8% logic, 55.2% route), 6 logic levels.

 Constraint Details:

      6.533ns physical path delay ramctrl/SLICE_94 to ramctrl/SLICE_90 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.301ns

 Physical Path Details:

      Data path ramctrl/SLICE_94 to ramctrl/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14C.CLK to      R4C14C.Q0 ramctrl/SLICE_94 (from C8M_c)
ROUTE        10     0.689      R4C14C.Q0 to      R2C14B.D1 ramctrl/InitDone
CTOF_DEL    ---     0.495      R2C14B.D1 to      R2C14B.F1 ramctrl/SLICE_90
ROUTE         5     0.798      R2C14B.F1 to      R3C14B.C1 ramctrl/n3795
CTOF_DEL    ---     0.495      R3C14B.C1 to      R3C14B.F1 ramctrl/SLICE_176
ROUTE         3     0.453      R3C14B.F1 to      R3C14B.C0 ramctrl/n3782
CTOF_DEL    ---     0.495      R3C14B.C0 to      R3C14B.F0 ramctrl/SLICE_176
ROUTE         2     0.973      R3C14B.F0 to      R2C14C.A1 ramctrl/n2416
CTOF_DEL    ---     0.495      R2C14C.A1 to      R2C14C.F1 ramctrl/SLICE_207
ROUTE         1     0.693      R2C14C.F1 to      R2C14B.B0 ramctrl/n2460
CTOF_DEL    ---     0.495      R2C14B.B0 to      R2C14B.F0 ramctrl/SLICE_90
ROUTE         1     0.000      R2C14B.F0 to     R2C14B.DI0 ramctrl/nCS_N_64 (to C8M_c)
                  --------
                    6.533   (44.8% logic, 55.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R4C14C.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.981       34.PADDI to     R2C14B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

Report:    9.614ns is the minimum period for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 115.839ns (weighted slack = 926.712ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i7  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.995ns  (44.1% logic, 55.9% route), 5 logic levels.

 Constraint Details:

      5.995ns physical path delay ramctrl/SLICE_176 to SLICE_48 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.839ns

 Physical Path Details:

      Data path ramctrl/SLICE_176 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 ramctrl/SLICE_176 (from C8M_c)
ROUTE         2     1.350      R3C14B.Q1 to      R4C13A.B1 RAMRDD_7
C1TOFCO_DE  ---     0.889      R4C13A.B1 to     R4C13A.FCO SLICE_2
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI n2900
FCITOFCO_D  ---     0.162     R4C13B.FCI to     R4C13B.FCO SLICE_1
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI n2901
FCITOF1_DE  ---     0.643     R4C13C.FCI to      R4C13C.F1 SLICE_0
ROUTE         2     2.004      R4C13C.F1 to       R5C6C.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R5C6C.A0 to       R5C6C.F0 SLICE_48
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 n3448 (to PHI2_c)
                  --------
                    5.995   (44.1% logic, 55.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R5C6C.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.839ns (weighted slack = 926.712ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i7  (from C8M_c +)
   Destination:    FF         Data in        dmaseq/SetFault_122  (to PHI2_c -)

   Delay:               5.995ns  (44.1% logic, 55.9% route), 5 logic levels.

 Constraint Details:

      5.995ns physical path delay ramctrl/SLICE_176 to dmaseq/SLICE_81 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.839ns

 Physical Path Details:

      Data path ramctrl/SLICE_176 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 ramctrl/SLICE_176 (from C8M_c)
ROUTE         2     1.350      R3C14B.Q1 to      R4C13A.B1 RAMRDD_7
C1TOFCO_DE  ---     0.889      R4C13A.B1 to     R4C13A.FCO SLICE_2
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI n2900
FCITOFCO_D  ---     0.162     R4C13B.FCI to     R4C13B.FCO SLICE_1
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI n2901
FCITOF1_DE  ---     0.643     R4C13C.FCI to      R4C13C.F1 SLICE_0
ROUTE         2     2.004      R4C13C.F1 to       R5C5B.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R5C5B.A0 to       R5C5B.F0 dmaseq/SLICE_81
ROUTE         1     0.000       R5C5B.F0 to      R5C5B.DI0 dmaseq/SetFault_N_637 (to PHI2_c)
                  --------
                    5.995   (44.1% logic, 55.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R5C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.181ns (weighted slack = 929.448ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i2  (from C8M_c +)
   Destination:    FF         Data in        dmaseq/SetFault_122  (to PHI2_c -)

   Delay:               5.653ns  (43.9% logic, 56.1% route), 4 logic levels.

 Constraint Details:

      5.653ns physical path delay ramctrl/SLICE_208 to dmaseq/SLICE_81 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.181ns

 Physical Path Details:

      Data path ramctrl/SLICE_208 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14D.CLK to      R4C14D.Q0 ramctrl/SLICE_208 (from C8M_c)
ROUTE         2     1.170      R4C14D.Q0 to      R4C13B.C1 RAMRDD_2
C1TOFCO_DE  ---     0.889      R4C13B.C1 to     R4C13B.FCO SLICE_1
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI n2901
FCITOF1_DE  ---     0.643     R4C13C.FCI to      R4C13C.F1 SLICE_0
ROUTE         2     2.004      R4C13C.F1 to       R5C5B.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R5C5B.A0 to       R5C5B.F0 dmaseq/SLICE_81
ROUTE         1     0.000       R5C5B.F0 to      R5C5B.DI0 dmaseq/SetFault_N_637 (to PHI2_c)
                  --------
                    5.653   (43.9% logic, 56.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R4C14D.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R5C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.181ns (weighted slack = 929.448ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i2  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.653ns  (43.9% logic, 56.1% route), 4 logic levels.

 Constraint Details:

      5.653ns physical path delay ramctrl/SLICE_208 to SLICE_48 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.181ns

 Physical Path Details:

      Data path ramctrl/SLICE_208 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14D.CLK to      R4C14D.Q0 ramctrl/SLICE_208 (from C8M_c)
ROUTE         2     1.170      R4C14D.Q0 to      R4C13B.C1 RAMRDD_2
C1TOFCO_DE  ---     0.889      R4C13B.C1 to     R4C13B.FCO SLICE_1
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI n2901
FCITOF1_DE  ---     0.643     R4C13C.FCI to      R4C13C.F1 SLICE_0
ROUTE         2     2.004      R4C13C.F1 to       R5C6C.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R5C6C.A0 to       R5C6C.F0 SLICE_48
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 n3448 (to PHI2_c)
                  --------
                    5.653   (43.9% logic, 56.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R4C14D.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R5C6C.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.224ns (weighted slack = 929.792ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i6  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.610ns  (47.1% logic, 52.9% route), 5 logic levels.

 Constraint Details:

      5.610ns physical path delay ramctrl/SLICE_176 to SLICE_48 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.224ns

 Physical Path Details:

      Data path ramctrl/SLICE_176 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q0 ramctrl/SLICE_176 (from C8M_c)
ROUTE         2     0.965      R3C14B.Q0 to      R4C13A.D1 RAMRDD_6
C1TOFCO_DE  ---     0.889      R4C13A.D1 to     R4C13A.FCO SLICE_2
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI n2900
FCITOFCO_D  ---     0.162     R4C13B.FCI to     R4C13B.FCO SLICE_1
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI n2901
FCITOF1_DE  ---     0.643     R4C13C.FCI to      R4C13C.F1 SLICE_0
ROUTE         2     2.004      R4C13C.F1 to       R5C6C.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R5C6C.A0 to       R5C6C.F0 SLICE_48
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 n3448 (to PHI2_c)
                  --------
                    5.610   (47.1% logic, 52.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R5C6C.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.224ns (weighted slack = 929.792ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i6  (from C8M_c +)
   Destination:    FF         Data in        dmaseq/SetFault_122  (to PHI2_c -)

   Delay:               5.610ns  (47.1% logic, 52.9% route), 5 logic levels.

 Constraint Details:

      5.610ns physical path delay ramctrl/SLICE_176 to dmaseq/SLICE_81 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.224ns

 Physical Path Details:

      Data path ramctrl/SLICE_176 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q0 ramctrl/SLICE_176 (from C8M_c)
ROUTE         2     0.965      R3C14B.Q0 to      R4C13A.D1 RAMRDD_6
C1TOFCO_DE  ---     0.889      R4C13A.D1 to     R4C13A.FCO SLICE_2
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI n2900
FCITOFCO_D  ---     0.162     R4C13B.FCI to     R4C13B.FCO SLICE_1
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI n2901
FCITOF1_DE  ---     0.643     R4C13C.FCI to      R4C13C.F1 SLICE_0
ROUTE         2     2.004      R4C13C.F1 to       R5C5B.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R5C5B.A0 to       R5C5B.F0 dmaseq/SLICE_81
ROUTE         1     0.000       R5C5B.F0 to      R5C5B.DI0 dmaseq/SetFault_N_637 (to PHI2_c)
                  --------
                    5.610   (47.1% logic, 52.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R3C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R5C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.239ns (weighted slack = 929.912ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i4  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.595ns  (46.7% logic, 53.3% route), 4 logic levels.

 Constraint Details:

      5.595ns physical path delay ramctrl/SLICE_215 to SLICE_48 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.239ns

 Physical Path Details:

      Data path ramctrl/SLICE_215 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14A.CLK to      R4C14A.Q0 ramctrl/SLICE_215 (from C8M_c)
ROUTE         2     0.978      R4C14A.Q0 to      R4C13B.A0 RAMRDD_4
C0TOFCO_DE  ---     1.023      R4C13B.A0 to     R4C13B.FCO SLICE_1
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI n2901
FCITOF1_DE  ---     0.643     R4C13C.FCI to      R4C13C.F1 SLICE_0
ROUTE         2     2.004      R4C13C.F1 to       R5C6C.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R5C6C.A0 to       R5C6C.F0 SLICE_48
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 n3448 (to PHI2_c)
                  --------
                    5.595   (46.7% logic, 53.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R4C14A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R5C6C.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.239ns (weighted slack = 929.912ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i4  (from C8M_c +)
   Destination:    FF         Data in        dmaseq/SetFault_122  (to PHI2_c -)

   Delay:               5.595ns  (46.7% logic, 53.3% route), 4 logic levels.

 Constraint Details:

      5.595ns physical path delay ramctrl/SLICE_215 to dmaseq/SLICE_81 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.239ns

 Physical Path Details:

      Data path ramctrl/SLICE_215 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14A.CLK to      R4C14A.Q0 ramctrl/SLICE_215 (from C8M_c)
ROUTE         2     0.978      R4C14A.Q0 to      R4C13B.A0 RAMRDD_4
C0TOFCO_DE  ---     1.023      R4C13B.A0 to     R4C13B.FCO SLICE_1
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI n2901
FCITOF1_DE  ---     0.643     R4C13C.FCI to      R4C13C.F1 SLICE_0
ROUTE         2     2.004      R4C13C.F1 to       R5C5B.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R5C5B.A0 to       R5C5B.F0 dmaseq/SLICE_81
ROUTE         1     0.000       R5C5B.F0 to      R5C5B.DI0 dmaseq/SetFault_N_637 (to PHI2_c)
                  --------
                    5.595   (46.7% logic, 53.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R4C14A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R5C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.587ns (weighted slack = 932.696ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i5  (from C8M_c +)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               5.247ns  (49.8% logic, 50.2% route), 4 logic levels.

 Constraint Details:

      5.247ns physical path delay ramctrl/SLICE_215 to SLICE_48 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.587ns

 Physical Path Details:

      Data path ramctrl/SLICE_215 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14A.CLK to      R4C14A.Q1 ramctrl/SLICE_215 (from C8M_c)
ROUTE         2     0.630      R4C14A.Q1 to      R4C13B.D0 RAMRDD_5
C0TOFCO_DE  ---     1.023      R4C13B.D0 to     R4C13B.FCO SLICE_1
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI n2901
FCITOF1_DE  ---     0.643     R4C13C.FCI to      R4C13C.F1 SLICE_0
ROUTE         2     2.004      R4C13C.F1 to       R5C6C.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R5C6C.A0 to       R5C6C.F0 SLICE_48
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 n3448 (to PHI2_c)
                  --------
                    5.247   (49.8% logic, 50.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R4C14A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R5C6C.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.587ns (weighted slack = 932.696ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RDD_i0_i5  (from C8M_c +)
   Destination:    FF         Data in        dmaseq/SetFault_122  (to PHI2_c -)

   Delay:               5.247ns  (49.8% logic, 50.2% route), 4 logic levels.

 Constraint Details:

      5.247ns physical path delay ramctrl/SLICE_215 to dmaseq/SLICE_81 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.587ns

 Physical Path Details:

      Data path ramctrl/SLICE_215 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14A.CLK to      R4C14A.Q1 ramctrl/SLICE_215 (from C8M_c)
ROUTE         2     0.630      R4C14A.Q1 to      R4C13B.D0 RAMRDD_5
C0TOFCO_DE  ---     1.023      R4C13B.D0 to     R4C13B.FCO SLICE_1
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI n2901
FCITOF1_DE  ---     0.643     R4C13C.FCI to      R4C13C.F1 SLICE_0
ROUTE         2     2.004      R4C13C.F1 to       R5C5B.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R5C5B.A0 to       R5C5B.F0 dmaseq/SLICE_81
ROUTE         1     0.000       R5C5B.F0 to      R5C5B.DI0 dmaseq/SetFault_N_637 (to PHI2_c)
                  --------
                    5.247   (49.8% logic, 50.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        28     1.981       34.PADDI to     R4C14A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        91     1.981       38.PADDI to      R5C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

Report:   49.288ns is the minimum period for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
PERIOD PORT "C8M" 122.000000 ns HIGH    |             |             |
61.000000 ns ;                          |   122.000 ns|     9.614 ns|   0  
                                        |             |             |
PERIOD PORT "PHI2" 976.000000 ns HIGH   |             |             |
488.000000 ns ;                         |   976.000 ns|    49.288 ns|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PHI2_c   Source: PHI2.PAD   Loads: 91
   Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;

   Data transfers from:
   Clock Domain: C8M_c   Source: C8M.PAD
      Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;   Transfers: 8

Clock Domain: C8M_c   Source: C8M.PAD   Loads: 28
   Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;

   Data transfers from:
   Clock Domain: PHI2_c   Source: PHI2.PAD
      Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;   Transfers: 26


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 15880 paths, 2 nets, and 1128 connections (63.51% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Apr 28 18:25:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o REU_impl1.twr -gui -msgset C:/Users/garre/Repos/GW4302/cpld/promote.xml REU_impl1.ncd REU_impl1.prf 
Design file:     reu_impl1.ncd
Preference file: reu_impl1.prf
Device,speed:    LCMXO2-640HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns (0 errors)</A></LI>            207 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.150 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;
            207 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/REUA_0__625  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/DQMH_147  (to C8M_c +)

   Delay:               0.291ns  (45.7% logic, 54.3% route), 1 logic levels.

 Constraint Details:

      0.291ns physical path delay reureg/SLICE_65 to SLICE_47 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.310ns

 Physical Path Details:

      Data path reureg/SLICE_65 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C9A.CLK to       R2C9A.Q0 reureg/SLICE_65 (from PHI2_c)
ROUTE         5     0.158       R2C9A.Q0 to      R2C10A.M1 REUA_0 (to C8M_c)
                  --------
                    0.291   (45.7% logic, 54.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         38.PAD to       38.PADDI PHI2
ROUTE        91     0.646       38.PADDI to      R2C9A.CLK PHI2_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.

      Destination Clock Path C8M to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         34.PAD to       34.PADDI C8M
ROUTE        28     0.646       34.PADDI to     R2C10A.CLK C8M_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.


Passed: The following path meets requirements by 0.354ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/S__i2  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/RA_i11  (to C8M_c +)

   Delay:               0.297ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.297ns physical path delay ramctrl/SLICE_101 to ramctrl/SLICE_62 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.354ns

 Physical Path Details:

      Data path ramctrl/SLICE_101 to ramctrl/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C13B.CLK to      R3C13B.Q1 ramctrl/SLICE_101 (from C8M_c)
ROUTE        16     0.164      R3C13B.Q1 to     R3C13D.LSR ramctrl/S_2 (to C8M_c)
                  --------
                    0.297   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C13B.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C13D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_248__i2  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/RefCnt_248__i2  (to C8M_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay ramctrl/SLICE_102 to ramctrl/SLICE_102 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path ramctrl/SLICE_102 to ramctrl/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13A.CLK to      R2C13A.Q0 ramctrl/SLICE_102 (from C8M_c)
ROUTE         2     0.132      R2C13A.Q0 to      R2C13A.A0 ramctrl/n1_adj_654
CTOF_DEL    ---     0.101      R2C13A.A0 to      R2C13A.F0 ramctrl/SLICE_102
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 ramctrl/n15 (to C8M_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R2C13A.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R2C13A.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_248__i1  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/RefCnt_248__i1  (to C8M_c +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ramctrl/SLICE_99 to ramctrl/SLICE_99 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ramctrl/SLICE_99 to ramctrl/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13B.CLK to      R2C13B.Q1 ramctrl/SLICE_99 (from C8M_c)
ROUTE         4     0.133      R2C13B.Q1 to      R2C13B.A1 ramctrl/RefCnt_1
CTOF_DEL    ---     0.101      R2C13B.A1 to      R2C13B.F1 ramctrl/SLICE_99
ROUTE         1     0.000      R2C13B.F1 to     R2C13B.DI1 ramctrl/n16 (to C8M_c)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/RefCnt_248__i0  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/RefCnt_248__i0  (to C8M_c +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ramctrl/SLICE_99 to ramctrl/SLICE_99 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ramctrl/SLICE_99 to ramctrl/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13B.CLK to      R2C13B.Q0 ramctrl/SLICE_99 (from C8M_c)
ROUTE         5     0.133      R2C13B.Q0 to      R2C13B.A0 ramctrl/RefCnt_0
CTOF_DEL    ---     0.101      R2C13B.A0 to      R2C13B.F0 ramctrl/SLICE_99
ROUTE         1     0.000      R2C13B.F0 to     R2C13B.DI0 ramctrl/n17 (to C8M_c)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/S__i1  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/S__i1  (to C8M_c +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ramctrl/SLICE_101 to ramctrl/SLICE_101 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ramctrl/SLICE_101 to ramctrl/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C13B.CLK to      R3C13B.Q0 ramctrl/SLICE_101 (from C8M_c)
ROUTE        19     0.133      R3C13B.Q0 to      R3C13B.A0 ramctrl/S_1
CTOF_DEL    ---     0.101      R3C13B.A0 to      R3C13B.F0 ramctrl/SLICE_101
ROUTE         1     0.000      R3C13B.F0 to     R3C13B.DI0 ramctrl/n18 (to C8M_c)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C13B.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R3C13B.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ramctrl/S__i0  (from C8M_c +)
   Destination:    FF         Data in        ramctrl/S__i0  (to C8M_c +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay ramctrl/SLICE_100 to ramctrl/SLICE_100 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path ramctrl/SLICE_100 to ramctrl/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13C.CLK to      R2C13C.Q0 ramctrl/SLICE_100 (from C8M_c)
ROUTE        28     0.134      R2C13C.Q0 to      R2C13C.A0 ramctrl/S_0
CTOF_DEL    ---     0.101      R2C13C.A0 to      R2C13C.F0 ramctrl/SLICE_100
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 ramctrl/S_2_N_51_0 (to C8M_c)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ramctrl/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R2C13C.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.646       34.PADDI to     R2C13C.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/REUA_6__619  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/RA_i6  (to C8M_c +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay reureg/SLICE_69 to ramctrl/SLICE_58 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      Data path reureg/SLICE_69 to ramctrl/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C9C.CLK to       R2C9C.Q0 reureg/SLICE_69 (from PHI2_c)
ROUTE         4     0.136       R2C9C.Q0 to       R2C9D.D1 REUA_6
CTOF_DEL    ---     0.101       R2C9D.D1 to       R2C9D.F1 ramctrl/SLICE_58
ROUTE         1     0.000       R2C9D.F1 to      R2C9D.DI1 ramctrl/n1_adj_659 (to C8M_c)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         38.PAD to       38.PADDI PHI2
ROUTE        91     0.646       38.PADDI to      R2C9C.CLK PHI2_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         34.PAD to       34.PADDI C8M
ROUTE        28     0.646       34.PADDI to      R2C9D.CLK C8M_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/REUA_5__620  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/RA_i5  (to C8M_c +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay reureg/SLICE_68 to ramctrl/SLICE_58 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path reureg/SLICE_68 to ramctrl/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C8C.CLK to       R2C8C.Q0 reureg/SLICE_68 (from PHI2_c)
ROUTE         4     0.137       R2C8C.Q0 to       R2C9D.D0 REUA_5
CTOF_DEL    ---     0.101       R2C9D.D0 to       R2C9D.F0 ramctrl/SLICE_58
ROUTE         1     0.000       R2C9D.F0 to      R2C9D.DI0 ramctrl/n1_adj_658 (to C8M_c)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         38.PAD to       38.PADDI PHI2
ROUTE        91     0.646       38.PADDI to      R2C8C.CLK PHI2_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         34.PAD to       34.PADDI C8M
ROUTE        28     0.646       34.PADDI to      R2C9D.CLK C8M_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.


Passed: The following path meets requirements by 0.387ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/REUA_2__623  (from PHI2_c -)
   Destination:    FF         Data in        ramctrl/RA_i2  (to C8M_c +)

   Delay:               0.374ns  (62.6% logic, 37.4% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay reureg/SLICE_66 to ramctrl/SLICE_56 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.387ns

 Physical Path Details:

      Data path reureg/SLICE_66 to ramctrl/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C6B.CLK to       R4C6B.Q1 reureg/SLICE_66 (from PHI2_c)
ROUTE         4     0.140       R4C6B.Q1 to       R2C6B.C1 REUA_2
CTOF_DEL    ---     0.101       R2C6B.C1 to       R2C6B.F1 ramctrl/SLICE_56
ROUTE         1     0.000       R2C6B.F1 to      R2C6B.DI1 ramctrl/n1_adj_655 (to C8M_c)
                  --------
                    0.374   (62.6% logic, 37.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         38.PAD to       38.PADDI PHI2
ROUTE        91     0.646       38.PADDI to      R4C6B.CLK PHI2_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.

      Destination Clock Path C8M to ramctrl/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         34.PAD to       34.PADDI C8M
ROUTE        28     0.646       34.PADDI to      R2C6B.CLK C8M_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/nRESETr_i1  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/nRESETr_i2  (to PHI2_c -)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_177 to SLICE_177 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_177 to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R6C6C.CLK to       R6C6C.Q0 SLICE_177 (from PHI2_c)
ROUTE         6     0.154       R6C6C.Q0 to       R6C6C.M1 dmaseq/nRESETr_1 (to PHI2_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R6C6C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R6C6C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_115  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/DMA_115  (to PHI2_c -)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_45 to SLICE_45 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C6A.CLK to       R4C6A.Q0 SLICE_45 (from PHI2_c)
ROUTE        34     0.137       R4C6A.Q0 to       R4C6A.A0 DMA
CTOF_DEL    ---     0.101       R4C6A.A0 to       R4C6A.F0 SLICE_45
ROUTE         1     0.000       R4C6A.F0 to      R4C6A.DI0 dmaseq/DMA_N_596 (to PHI2_c)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R4C6A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R4C6A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.385ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/XferType__i1  (from PHI2_c -)
   Destination:    FF         Data in        reureg/XferType__i1  (to PHI2_c -)

   Delay:               0.372ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay SLICE_152 to SLICE_152 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.385ns

 Physical Path Details:

      Data path SLICE_152 to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C5A.CLK to       R4C5A.Q0 SLICE_152 (from PHI2_c)
ROUTE         4     0.132       R4C5A.Q0 to       R4C5A.A0 reureg/XferType_1
CTOF_DEL    ---     0.101       R4C5A.A0 to       R4C5A.F0 SLICE_152
ROUTE         9     0.006       R4C5A.F0 to      R4C5A.DI0 n3762 (to PHI2_c)
                  --------
                    0.372   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R4C5A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R4C5A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/XferType__i0  (from PHI2_c -)
   Destination:    FF         Data in        reureg/XferType__i0  (to PHI2_c -)

   Delay:               0.373ns  (62.7% logic, 37.3% route), 2 logic levels.

 Constraint Details:

      0.373ns physical path delay SLICE_153 to SLICE_153 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.386ns

 Physical Path Details:

      Data path SLICE_153 to SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C5C.CLK to       R4C5C.Q0 SLICE_153 (from PHI2_c)
ROUTE         2     0.132       R4C5C.Q0 to       R4C5C.A0 reureg/XferType_0_adj_665
CTOF_DEL    ---     0.101       R4C5C.A0 to       R4C5C.F0 SLICE_153
ROUTE        11     0.007       R4C5C.F0 to      R4C5C.DI0 XferType_0 (to PHI2_c)
                  --------
                    0.373   (62.7% logic, 37.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R4C5C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R4C5C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.387ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/EndBlock_578  (from PHI2_c -)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               0.374ns  (62.6% logic, 37.4% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay SLICE_48 to SLICE_48 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.387ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C6C.CLK to       R5C6C.Q0 SLICE_48 (from PHI2_c)
ROUTE         4     0.140       R5C6C.Q0 to       R5C6C.D0 EndBlock
CTOF_DEL    ---     0.101       R5C6C.D0 to       R5C6C.F0 SLICE_48
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 n3448 (to PHI2_c)
                  --------
                    0.374   (62.6% logic, 37.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R5C6C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R5C6C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.420ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/SetFault_122  (from PHI2_c -)
   Destination:    FF         Data in        reureg/Fault_579  (to PHI2_c -)

   Delay:               0.392ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.392ns physical path delay dmaseq/SLICE_81 to SLICE_117 meets
     -0.028ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.028ns) by 0.420ns

 Physical Path Details:

      Data path dmaseq/SLICE_81 to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C5B.CLK to       R5C5B.Q0 dmaseq/SLICE_81 (from PHI2_c)
ROUTE         5     0.259       R5C5B.Q0 to       R6C5D.CE SetFault (to PHI2_c)
                  --------
                    0.392   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R5C5B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R6C5D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.474ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/SetFault_122  (from PHI2_c -)
   Destination:    FF         Data in        reureg/EndBlock_578  (to PHI2_c -)

   Delay:               0.461ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay dmaseq/SLICE_81 to SLICE_48 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.474ns

 Physical Path Details:

      Data path dmaseq/SLICE_81 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C5B.CLK to       R5C5B.Q0 dmaseq/SLICE_81 (from PHI2_c)
ROUTE         5     0.227       R5C5B.Q0 to       R5C6C.B0 SetFault
CTOF_DEL    ---     0.101       R5C6C.B0 to       R5C6C.F0 SLICE_48
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 n3448 (to PHI2_c)
                  --------
                    0.461   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R5C5B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R5C6C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.482ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_115  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/RAMWR_118  (to PHI2_c -)

   Delay:               0.469ns  (49.9% logic, 50.1% route), 2 logic levels.

 Constraint Details:

      0.469ns physical path delay SLICE_45 to dmaseq/SLICE_55 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.482ns

 Physical Path Details:

      Data path SLICE_45 to dmaseq/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C6A.CLK to       R4C6A.Q0 SLICE_45 (from PHI2_c)
ROUTE        34     0.235       R4C6A.Q0 to       R3C5D.D0 DMA
CTOF_DEL    ---     0.101       R3C5D.D0 to       R3C5D.F0 dmaseq/SLICE_55
ROUTE         1     0.000       R3C5D.F0 to      R3C5D.DI0 dmaseq/RAMWR_N_584 (to PHI2_c)
                  --------
                    0.469   (49.9% logic, 50.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R4C6A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R3C5D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.514ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_115  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/nWEDMA_116  (to PHI2_c -)

   Delay:               0.501ns  (45.5% logic, 54.5% route), 2 logic levels.

 Constraint Details:

      0.501ns physical path delay SLICE_45 to dmaseq/SLICE_93 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.514ns

 Physical Path Details:

      Data path SLICE_45 to dmaseq/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C6A.CLK to       R4C6A.Q0 SLICE_45 (from PHI2_c)
ROUTE        34     0.273       R4C6A.Q0 to       R4C5D.M0 DMA
MTOOFX_DEL  ---     0.095       R4C5D.M0 to     R4C5D.OFX0 dmaseq/SLICE_93
ROUTE         1     0.000     R4C5D.OFX0 to      R4C5D.DI0 dmaseq/nWEDMA_N_610 (to PHI2_c)
                  --------
                    0.501   (45.5% logic, 54.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R4C6A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R4C5D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.520ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_115  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/DMAr_120  (to PHI2_c -)

   Delay:               0.501ns  (26.5% logic, 73.5% route), 1 logic levels.

 Constraint Details:

      0.501ns physical path delay SLICE_45 to SLICE_173 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.520ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C6A.CLK to       R4C6A.Q0 SLICE_45 (from PHI2_c)
ROUTE        34     0.368       R4C6A.Q0 to       R5C5C.M0 DMA (to PHI2_c)
                  --------
                    0.501   (26.5% logic, 73.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R4C6A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.646       38.PADDI to      R5C5C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
PERIOD PORT "C8M" 122.000000 ns HIGH    |             |             |
61.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
PERIOD PORT "PHI2" 976.000000 ns HIGH   |             |             |
488.000000 ns ;                         |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PHI2_c   Source: PHI2.PAD   Loads: 91
   Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;

   Data transfers from:
   Clock Domain: C8M_c   Source: C8M.PAD
      Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;   Transfers: 8

Clock Domain: C8M_c   Source: C8M.PAD   Loads: 28
   Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;

   Data transfers from:
   Clock Domain: PHI2_c   Source: PHI2.PAD
      Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;   Transfers: 26


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 15880 paths, 2 nets, and 1128 connections (63.51% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
