Microchip MPLAB XC8 Compiler V2.31

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.31\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\Lab3_Maestro.X.production.sym \
  --cmf=dist/default/production\Lab3_Maestro.X.production.cmf -z -Q16F887 \
  -oC:\Users\ANDYBO~1\AppData\Local\Temp\skr8.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/Lab3_Maestro.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\ANDYBO~1\AppData\Local\Temp\skr8.o \
  dist/default/production\Lab3_Maestro.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\ANDYBO~1\AppData\Local\Temp\skr8.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\Lab3_Maestro.X.production.o
                cinit                                11       11       13        8       0
                intentry                              4        4        A        8       0
                config                             2007     2007        2        0       4
                text10                              298      298       26        8       0
                text9                               26E      26E       2A        8       0
                text8                               121      121       69        8       0
                text7                               18A      18A       5B        8       0
                text6                               235      235       39        8       0
                text5                               2BE      2BE       1E        8       0
                text4                               1E5      1E5       50        8       0
                text3                               2E5      2E5        7        8       0
                text2                               2DC      2DC        9        8       0
                text1                               2EC      2EC        6        8       0
                maintext                             24       24       FD        8       0
                cstackBANK0                          20       20       13       20       1
                cstackCOMMON                         70       70        6       70       1
                bssBANK0                             33       33        B       20       1
                bssCOMMON                            76       76        2       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11       13         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text10                              298      298       26         0
                text9                               26E      26E       2A         0
                text8                               121      121       69         0
                text7                               18A      18A       5B         0
                text6                               235      235       39         0
                text5                               2BE      2BE       1E         0
                text4                               1E5      1E5       50         0
                text3                               2E5      2E5        7         0
                text2                               2DC      2DC        9         0
                text1                               2EC      2EC        6         0
                maintext                             24       24       FD         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        6         1
                bssCOMMON                            76       76        2         1

        CLASS   BANK0          
                cstackBANK0                          20       20       13         1
                bssBANK0                             33       33        B         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  0002EE  0002F2         8       0  CODE        2
                cstackBANK0                    000020  00001E  00003E        20       1  BANK0       1
                cstackCOMMON                   000070  000008  000078        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            003E-006F             32           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         02F2-1FFF            800
        COMMON           0078-007D              6           1
        CONST            0003-0003              1           2
                         02F2-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         02F2-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              003E-006F             32           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         02F2-1FFF           1D0E
        STRING           0003-0003              1           2
                         02F2-1FFF            100

                                  Symbol Table

?___awdiv                cstackBANK0  0020
?___awmod                cstackBANK0  0029
_ADCON0bits              (abs)        001F
_ADCON1bits              (abs)        009F
_ANSEL                   (abs)        0188
_ANSELH                  (abs)        0189
_BAUDCTLbits             (abs)        0187
_INTCONbits              (abs)        000B
_OPTION_REGbits          (abs)        0081
_OSCCONbits              (abs)        008F
_PIE1bits                (abs)        008C
_PIR1bits                (abs)        000C
_PORTB                   (abs)        0006
_PORTCbits               (abs)        0007
_PORTD                   (abs)        0008
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_SPBRGH                  (abs)        009A
_SSPBUF                  (abs)        0013
_SSPCON                  (abs)        0014
_SSPSTAT                 (abs)        0094
_SSPSTATbits             (abs)        0094
_TMR0                    (abs)        0001
_TRISB                   (abs)        0086
_TRISC3                  (abs)        043B
_TRISCbits               (abs)        0087
_TRISD                   (abs)        0088
_TXSTAbits               (abs)        0098
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssBANK0              bssBANK0     0000
__HbssCOMMON             bssCOMMON    0000
__Hcinit                 cinit        0024
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2009
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0011
__Hfunctab               functab      0000
__Hinit                  init         000E
__Hintentry              intentry     000E
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0003
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        02F2
__Hspace_1               (abs)        0078
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        4010
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssBANK0              bssBANK0     0000
__LbssCOMMON             bssCOMMON    0000
__Lcinit                 cinit        0011
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000E
__Lfunctab               functab      0000
__Linit                  init         000E
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        02F2
__S1                     (abs)        0078
__S2                     (abs)        0000
__S3                     (abs)        0000
___awdiv                 text8        0121
___awdiv@counter         cstackBANK0  0025
___awdiv@dividend        cstackBANK0  0022
___awdiv@divisor         cstackBANK0  0020
___awdiv@quotient        cstackBANK0  0027
___awdiv@sign            cstackBANK0  0026
___awmod                 text7        018A
___awmod@counter         cstackBANK0  002E
___awmod@dividend        cstackBANK0  002B
___awmod@divisor         cstackBANK0  0029
___awmod@sign            cstackBANK0  002F
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of___awdiv         text8        018A
__end_of___awmod         text7        01E5
__end_of__initialization cinit        0020
__end_of_isr             text9        0298
__end_of_main            maintext     0121
__end_of_mandar_datos    text10       02BE
__end_of_osc_config      text6        026E
__end_of_setup           text4        0235
__end_of_spiInit         text5        02DC
__end_of_spiRead         text2        02E5
__end_of_spiReceiveWait  text3        02EC
__end_of_spiWrite        text1        02F2
__initialization         cinit        0011
__pbssBANK0              bssBANK0     0033
__pbssCOMMON             bssCOMMON    0076
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0070
__pintentry              intentry     0004
__pmaintext              maintext     0024
__ptext1                 text1        02EC
__ptext10                text10       0298
__ptext2                 text2        02DC
__ptext3                 text3        02E5
__ptext4                 text4        01E5
__ptext5                 text5        02BE
__ptext6                 text6        0235
__ptext7                 text7        018A
__ptext8                 text8        0121
__ptext9                 text9        026E
__size_of___awdiv        (abs)        0000
__size_of___awmod        (abs)        0000
__size_of_isr            (abs)        0000
__size_of_main           (abs)        0000
__size_of_mandar_datos   (abs)        0000
__size_of_osc_config     (abs)        0000
__size_of_setup          (abs)        0000
__size_of_spiInit        (abs)        0000
__size_of_spiRead        (abs)        0000
__size_of_spiReceiveWait (abs)        0000
__size_of_spiWrite       (abs)        0000
_cuenta1_timer0          bssBANK0     003B
_cuenta2_timer0          bssCOMMON    0077
_cuenta_uart             bssCOMMON    0076
_isr                     text9        026E
_main                    maintext     0024
_mandar_datos            text10       0298
_map_pot1_cen            bssBANK0     003A
_map_pot1_dec            bssBANK0     0039
_map_pot2_cen            bssBANK0     0038
_map_pot2_dec            bssBANK0     0037
_osc_config              text6        0235
_setup                   text4        01E5
_spiInit                 text5        02BE
_spiRead                 text2        02DC
_spiReceiveWait          text3        02E5
_spiWrite                text1        02EC
_uart_cen_pot1           bssBANK0     0036
_uart_cen_pot2           bssBANK0     0034
_uart_dec_pot1           bssBANK0     0035
_uart_dec_pot2           bssBANK0     0033
_uart_recibido1          bssBANK0     003D
_uart_recibido2          bssBANK0     003C
btemp                    (abs)        007E
end_of_initialization    cinit        0020
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
osc_config@freq          cstackBANK0  0022
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
spiInit@sClockIdle       cstackBANK0  0021
spiInit@sDataSample      cstackBANK0  0020
spiInit@sTransmitEdge    cstackBANK0  0022
spiInit@sType            cstackBANK0  0023
spiWrite@dat             cstackBANK0  0020
start                    init         000E
start_initialization     cinit        0011
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 94 in file "Main_maestro.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       3       0       0       0
      Totals:         0       3       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels required when called:    4
 This function calls:
		___awdiv
		___awmod
		_setup
		_spiRead
		_spiWrite
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _spiWrite *****************
 Defined at:
		line 43 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
 Parameters:    Size  Location     Type
  dat             1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  dat             1    0[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _spiRead *****************
 Defined at:
		line 56 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		_spiReceiveWait
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _spiReceiveWait *****************
 Defined at:
		line 38 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		None
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_spiRead
 This function uses a non-reentrant model


 *************** function _setup *****************
 Defined at:
		line 150 in file "Main_maestro.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		_osc_config
		_spiInit
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _spiInit *****************
 Defined at:
		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
 Parameters:    Size  Location     Type
  sType           1    wreg     enum E1292
  sDataSample     1    0[BANK0 ] enum E1300
  sClockIdle      1    1[BANK0 ] enum E1304
  sTransmitEdg    1    2[BANK0 ] enum E1308
 Auto vars:     Size  Location     Type
  sType           1    3[BANK0 ] enum E1292
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       3       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       4       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_setup
 This function uses a non-reentrant model


 *************** function _osc_config *****************
 Defined at:
		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c"
 Parameters:    Size  Location     Type
  freq            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  freq            1    2[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       2       0       0       0
      Totals:         0       3       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_setup
 This function uses a non-reentrant model


 *************** function ___awmod *****************
 Defined at:
		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\awmod.c"
 Parameters:    Size  Location     Type
  divisor         2    9[BANK0 ] int 
  dividend        2   11[BANK0 ] int 
 Auto vars:     Size  Location     Type
  sign            1   15[BANK0 ] unsigned char 
  counter         1   14[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  2    9[BANK0 ] int 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       2       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0       7       0       0       0
Total ram usage:        7 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function ___awdiv *****************
 Defined at:
		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\awdiv.c"
 Parameters:    Size  Location     Type
  divisor         2    0[BANK0 ] int 
  dividend        2    2[BANK0 ] int 
 Auto vars:     Size  Location     Type
  quotient        2    7[BANK0 ] int 
  sign            1    6[BANK0 ] unsigned char 
  counter         1    5[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  2    0[BANK0 ] int 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       4       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0       9       0       0       0
Total ram usage:        9 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _isr *****************
 Defined at:
		line 72 in file "Main_maestro.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          4       0       0       0       0
      Totals:         4       0       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		_mandar_datos
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model


 *************** function _mandar_datos *****************
 Defined at:
		line 220 in file "Main_maestro.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          2       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_isr
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c
		_spiWrite      		CODE           	02EC	0000	6
		_spiInit       		CODE           	02BE	0000	30
		_spiReceiveWait		CODE           	02E5	0000	7
		_spiRead       		CODE           	02DC	0000	9

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c estimated size: 52

C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\awmod.c
		___awmod       		CODE           	018A	0000	91

C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\awmod.c estimated size: 91

C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\awdiv.c
		___awdiv       		CODE           	0121	0000	105

C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\awdiv.c estimated size: 105

shared
		__initialization		CODE           	0011	0000	15

shared estimated size: 15

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c
		_osc_config    		CODE           	0235	0000	57

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c estimated size: 57

Main_maestro.c
		_main          		CODE           	0024	0000	253
		_isr           		CODE           	026E	0000	42
		_setup         		CODE           	01E5	0000	80
		_mandar_datos  		CODE           	0298	0000	38

Main_maestro.c estimated size: 413

