<profile>

<section name = "Vivado HLS Report for 'separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s'" level="0">
<item name = "Date">Fri Mar  1 15:46:03 2024
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50 ns, 10.046 ns, 3.12 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14409, 14409, 0.145 ms, 0.145 ms, 14403, 14403, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0">pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s, 14402, 14402, 0.145 ms, 0.145 ms, 14402, 14402, none</column>
<column name="depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0">depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s, 8194, 8194, 82.321 us, 82.321 us, 8194, 8194, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">3, -, 150, 249, -</column>
<column name="Instance">0, 11, 5671, 4627, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 9, -</column>
<column name="Register">-, -, 1, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 5, 5, 9, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0">depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s, 0, 6, 2500, 1637, 0</column>
<column name="pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0">pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s, 0, 5, 3171, 2990, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="depthwise_res_V_data_0_V_U">1, 50, 0, -, 900, 16, 14400</column>
<column name="depthwise_res_V_data_1_V_U">1, 50, 0, -, 900, 16, 14400</column>
<column name="depthwise_res_V_data_2_V_U">1, 50, 0, -, 900, 16, 14400</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_start">in, 1, ap_ctrl_hs, separable_conv_2d_cl&lt;array,array,array&lt;ap_fixed,32u&gt;,config2&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, separable_conv_2d_cl&lt;array,array,array&lt;ap_fixed,32u&gt;,config2&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, separable_conv_2d_cl&lt;array,array,array&lt;ap_fixed,32u&gt;,config2&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, separable_conv_2d_cl&lt;array,array,array&lt;ap_fixed,32u&gt;,config2&gt;, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, separable_conv_2d_cl&lt;array,array,array&lt;ap_fixed,32u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, separable_conv_2d_cl&lt;array,array,array&lt;ap_fixed,32u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, separable_conv_2d_cl&lt;array,array,array&lt;ap_fixed,32u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, separable_conv_2d_cl&lt;array,array,array&lt;ap_fixed,32u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, separable_conv_2d_cl&lt;array,array,array&lt;ap_fixed,32u&gt;,config2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, separable_conv_2d_cl&lt;array,array,array&lt;ap_fixed,32u&gt;,config2&gt;, return value</column>
<column name="data_V_data_0_V_TDATA">in, 16, axis, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_TVALID">in, 1, axis, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_TREADY">out, 1, axis, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_TDATA">in, 16, axis, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_TVALID">in, 1, axis, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_TREADY">out, 1, axis, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_TDATA">in, 16, axis, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_TVALID">in, 1, axis, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_TREADY">out, 1, axis, data_V_data_2_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 16, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 16, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 16, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 16, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_8_V_din">out, 16, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_full_n">in, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_write">out, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_9_V_din">out, 16, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_full_n">in, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_write">out, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_10_V_din">out, 16, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_full_n">in, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_write">out, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_11_V_din">out, 16, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_full_n">in, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_write">out, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_12_V_din">out, 16, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_full_n">in, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_write">out, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_13_V_din">out, 16, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_full_n">in, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_write">out, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_14_V_din">out, 16, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_full_n">in, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_write">out, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_15_V_din">out, 16, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_full_n">in, 1, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_write">out, 1, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_16_V_din">out, 16, ap_fifo, res_V_data_16_V, pointer</column>
<column name="res_V_data_16_V_full_n">in, 1, ap_fifo, res_V_data_16_V, pointer</column>
<column name="res_V_data_16_V_write">out, 1, ap_fifo, res_V_data_16_V, pointer</column>
<column name="res_V_data_17_V_din">out, 16, ap_fifo, res_V_data_17_V, pointer</column>
<column name="res_V_data_17_V_full_n">in, 1, ap_fifo, res_V_data_17_V, pointer</column>
<column name="res_V_data_17_V_write">out, 1, ap_fifo, res_V_data_17_V, pointer</column>
<column name="res_V_data_18_V_din">out, 16, ap_fifo, res_V_data_18_V, pointer</column>
<column name="res_V_data_18_V_full_n">in, 1, ap_fifo, res_V_data_18_V, pointer</column>
<column name="res_V_data_18_V_write">out, 1, ap_fifo, res_V_data_18_V, pointer</column>
<column name="res_V_data_19_V_din">out, 16, ap_fifo, res_V_data_19_V, pointer</column>
<column name="res_V_data_19_V_full_n">in, 1, ap_fifo, res_V_data_19_V, pointer</column>
<column name="res_V_data_19_V_write">out, 1, ap_fifo, res_V_data_19_V, pointer</column>
<column name="res_V_data_20_V_din">out, 16, ap_fifo, res_V_data_20_V, pointer</column>
<column name="res_V_data_20_V_full_n">in, 1, ap_fifo, res_V_data_20_V, pointer</column>
<column name="res_V_data_20_V_write">out, 1, ap_fifo, res_V_data_20_V, pointer</column>
<column name="res_V_data_21_V_din">out, 16, ap_fifo, res_V_data_21_V, pointer</column>
<column name="res_V_data_21_V_full_n">in, 1, ap_fifo, res_V_data_21_V, pointer</column>
<column name="res_V_data_21_V_write">out, 1, ap_fifo, res_V_data_21_V, pointer</column>
<column name="res_V_data_22_V_din">out, 16, ap_fifo, res_V_data_22_V, pointer</column>
<column name="res_V_data_22_V_full_n">in, 1, ap_fifo, res_V_data_22_V, pointer</column>
<column name="res_V_data_22_V_write">out, 1, ap_fifo, res_V_data_22_V, pointer</column>
<column name="res_V_data_23_V_din">out, 16, ap_fifo, res_V_data_23_V, pointer</column>
<column name="res_V_data_23_V_full_n">in, 1, ap_fifo, res_V_data_23_V, pointer</column>
<column name="res_V_data_23_V_write">out, 1, ap_fifo, res_V_data_23_V, pointer</column>
<column name="res_V_data_24_V_din">out, 16, ap_fifo, res_V_data_24_V, pointer</column>
<column name="res_V_data_24_V_full_n">in, 1, ap_fifo, res_V_data_24_V, pointer</column>
<column name="res_V_data_24_V_write">out, 1, ap_fifo, res_V_data_24_V, pointer</column>
<column name="res_V_data_25_V_din">out, 16, ap_fifo, res_V_data_25_V, pointer</column>
<column name="res_V_data_25_V_full_n">in, 1, ap_fifo, res_V_data_25_V, pointer</column>
<column name="res_V_data_25_V_write">out, 1, ap_fifo, res_V_data_25_V, pointer</column>
<column name="res_V_data_26_V_din">out, 16, ap_fifo, res_V_data_26_V, pointer</column>
<column name="res_V_data_26_V_full_n">in, 1, ap_fifo, res_V_data_26_V, pointer</column>
<column name="res_V_data_26_V_write">out, 1, ap_fifo, res_V_data_26_V, pointer</column>
<column name="res_V_data_27_V_din">out, 16, ap_fifo, res_V_data_27_V, pointer</column>
<column name="res_V_data_27_V_full_n">in, 1, ap_fifo, res_V_data_27_V, pointer</column>
<column name="res_V_data_27_V_write">out, 1, ap_fifo, res_V_data_27_V, pointer</column>
<column name="res_V_data_28_V_din">out, 16, ap_fifo, res_V_data_28_V, pointer</column>
<column name="res_V_data_28_V_full_n">in, 1, ap_fifo, res_V_data_28_V, pointer</column>
<column name="res_V_data_28_V_write">out, 1, ap_fifo, res_V_data_28_V, pointer</column>
<column name="res_V_data_29_V_din">out, 16, ap_fifo, res_V_data_29_V, pointer</column>
<column name="res_V_data_29_V_full_n">in, 1, ap_fifo, res_V_data_29_V, pointer</column>
<column name="res_V_data_29_V_write">out, 1, ap_fifo, res_V_data_29_V, pointer</column>
<column name="res_V_data_30_V_din">out, 16, ap_fifo, res_V_data_30_V, pointer</column>
<column name="res_V_data_30_V_full_n">in, 1, ap_fifo, res_V_data_30_V, pointer</column>
<column name="res_V_data_30_V_write">out, 1, ap_fifo, res_V_data_30_V, pointer</column>
<column name="res_V_data_31_V_din">out, 16, ap_fifo, res_V_data_31_V, pointer</column>
<column name="res_V_data_31_V_full_n">in, 1, ap_fifo, res_V_data_31_V, pointer</column>
<column name="res_V_data_31_V_write">out, 1, ap_fifo, res_V_data_31_V, pointer</column>
</table>
</item>
</section>
</profile>
