frame_buffer1.v,verilog,xil_defaultlib,../../../../ECE544_Final2.srcs/sources_1/ip/frame_buffer1_1/sim/frame_buffer1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
