Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab4_top_behav xil_defaultlib.lab4_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/1hanv/OneDrive/Documents/EE4301/Lab/EE4301-Labs/lab4/lab4.srcs/sources_1/new/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/1hanv/OneDrive/Documents/EE4301/Lab/EE4301-Labs/lab4/lab4.srcs/sources_1/new/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lab4_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_top_behav
