<paper id="1741528175"><title>Automatic verification of Pipelined Microprocessor Control</title><year>1994</year><authors><author org="Stanford, University" id="2331980844">Jerry R. Burch</author><author org="Stanford, University" id="2148325455">David L. Dill</author></authors><n_citation>445</n_citation><doc_type>Conference</doc_type><references><reference>23915378</reference><reference>1501637912</reference><reference>1555915743</reference><reference>1988192943</reference><reference>2095572512</reference><reference>2113251992</reference><reference>2114092850</reference><reference>2135453964</reference><reference>2144928994</reference><reference>2150119568</reference><reference>2164778826</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-58179-0_44</doi><keywords><keyword weight="0.50697">Uclid</keyword><keyword weight="0.4037">Architecture</keyword><keyword weight="0.52713">Central processing unit</keyword><keyword weight="0.5422">Uninterpreted function</keyword><keyword weight="0.45756">Computer science</keyword><keyword weight="0.51846">Microprocessor</keyword><keyword weight="0.52523">Register file</keyword><keyword weight="0.53062">Control logic</keyword><keyword weight="0.46839">Computer hardware</keyword><keyword weight="0.51338">Debugging</keyword></keywords><publisher>Springer-Verlag</publisher><abstract>We describe a technique for verifying the control logic of pipelined microprocessors. It handles more complicated designs, and requires less human intervention, than existing methods. The technique automatically compares a pipelined implementation to an architectural description. The CPU time needed for verification is independent of the data path width, the register file size, and the number of ALU operations. Debugging information is automatically produced for incorrect processor designs. Much of the power of the method results from an efficient validity checker for a logic of uninterpreted functions with equality. Empirical results include the verification of a pipelined implementation of a subset of the DLX architecture.</abstract></paper>