#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  4 23:37:06 2022
# Process ID: 3140
# Current directory: E:/UofTCourse/ECE532/Assignment/proj3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15940 E:\UofTCourse\ECE532\Assignment\proj3\proj_p3.xpr
# Log file: E:/UofTCourse/ECE532/Assignment/proj3/vivado.log
# Journal file: E:/UofTCourse/ECE532/Assignment/proj3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
run 2000 ns
run 2000 ns
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/m00_axi_awaddr}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/m00_axi_awvalid}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/m00_axi_awready}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/m00_axi_wdata}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/m00_axi_wvalid}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/m00_axi_wready}} 
run 2000 ns
save_wave_config {E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg}
close_sim
