#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000028ae8340f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028ae8341120 .scope module, "processor_top" "processor_top" 3 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_t";
    .port_info 1 /INPUT 1 "clk_t";
    .port_info 2 /OUTPUT 64 "ALU_O_t";
    .port_info 3 /OUTPUT 64 "read_data_o_t";
P_0000028ae8342d70 .param/l "ADDRESS_WIDTH_inst_memory_t" 0 3 9, +C4<00000000000000000000000000100000>;
P_0000028ae8342da8 .param/l "DATA_WIDTH_t" 0 3 6, +C4<00000000000000000000000001000000>;
P_0000028ae8342de0 .param/l "INSTRUC_WIDTH_t" 0 3 7, +C4<00000000000000000000000000100000>;
P_0000028ae8342e18 .param/l "IndexWidth_t" 0 3 13, +C4<00000000000000000000000000000101>;
P_0000028ae8342e50 .param/l "MEM_SIZE_t" 0 3 10, +C4<00000000000000000000000100000000>;
P_0000028ae8342e88 .param/l "NumRegs_t" 0 3 12, +C4<00000000000000000000000000100000>;
P_0000028ae8342ec0 .param/l "address_data_mem_t" 0 3 8, +C4<00000000000000000000000000000110>;
P_0000028ae8342ef8 .param/l "const_sumador_pc_t" 0 3 14, +C4<00000000000000000000000000000100>;
P_0000028ae8342f30 .param/l "width_instruc_main_control_t" 0 3 11, +C4<00000000000000000000000000000111>;
L_0000028ae83736c0 .functor AND 1, v0000028ae83e4a70_0, v0000028ae83e4cf0_0, C4<1>, C4<1>;
L_0000028ae83737a0 .functor BUFZ 64, v0000028ae83e4250_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000028ae8373810 .functor BUFZ 64, v0000028ae83e5470_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000028ae83e6c60_0 .net "ALU_O_t", 63 0, L_0000028ae83737a0;  1 drivers
o0000028ae838bca8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028ae83e6d00_0 .net "clk_t", 0 0, o0000028ae838bca8;  0 drivers
v0000028ae83e6620_0 .net "read_data_o_t", 63 0, L_0000028ae8373810;  1 drivers
o0000028ae838bcd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028ae83e73e0_0 .net "rst_t", 0 0, o0000028ae838bcd8;  0 drivers
v0000028ae83e6da0_0 .net "sel_mux_3", 0 0, L_0000028ae83736c0;  1 drivers
v0000028ae83e6f80_0 .net "w_ALUOp", 1 0, v0000028ae83e4bb0_0;  1 drivers
v0000028ae83e7160_0 .net "w_ALUSrc", 0 0, v0000028ae83e5830_0;  1 drivers
v0000028ae83e7840_0 .net "w_ALU_RESULT", 63 0, v0000028ae83e4250_0;  1 drivers
v0000028ae83e7ca0_0 .net "w_Branch", 0 0, v0000028ae83e4a70_0;  1 drivers
v0000028ae83e68a0_0 .net "w_INSTRUCTION", 31 0, L_0000028ae8373c00;  1 drivers
v0000028ae83e6120_0 .net "w_MemRead", 0 0, v0000028ae83e46b0_0;  1 drivers
v0000028ae83e7d40_0 .net "w_MemWrite", 0 0, v0000028ae83e4c50_0;  1 drivers
v0000028ae83e7700_0 .net "w_MemtoReg", 0 0, v0000028ae83e4570_0;  1 drivers
v0000028ae83e6260_0 .net "w_RegWrite", 0 0, v0000028ae83e58d0_0;  1 drivers
v0000028ae83e6300_0 .net "w_addBranch_out", 31 0, L_0000028ae84c1ed0;  1 drivers
v0000028ae83e7020_0 .net "w_addpc_out", 31 0, L_0000028ae84c0210;  1 drivers
v0000028ae83e69e0_0 .net "w_alu_inst", 1 0, v0000028ae83e53d0_0;  1 drivers
v0000028ae83e78e0_0 .net "w_data1", 63 0, L_0000028ae8373650;  1 drivers
v0000028ae83e6440_0 .net "w_data2", 63 0, L_0000028ae8374220;  1 drivers
v0000028ae83e64e0_0 .net "w_data_in", 63 0, v0000028ae83e4f70_0;  1 drivers
v0000028ae83e66c0_0 .net "w_data_memory_read", 63 0, v0000028ae83e5470_0;  1 drivers
v0000028ae83e7200_0 .net "w_imm_to_shift", 63 0, v0000028ae83e5c90_0;  1 drivers
v0000028ae83e6940_0 .net "w_mux1_to_ALU", 63 0, v0000028ae83e4750_0;  1 drivers
v0000028ae83e72a0_0 .net "w_mux3_to_pc", 31 0, v0000028ae83e5f10_0;  1 drivers
v0000028ae83e7340_0 .net "w_pc_out", 31 0, v0000028ae83868b0_0;  1 drivers
v0000028ae84c1070_0 .net "w_shift_to_addbranch", 31 0, L_0000028ae84c00d0;  1 drivers
v0000028ae84c1b10_0 .net "w_zero", 0 0, v0000028ae83e4cf0_0;  1 drivers
L_0000028ae84c0530 .part L_0000028ae8373c00, 0, 7;
L_0000028ae84c0350 .part L_0000028ae8373c00, 7, 5;
L_0000028ae84c05d0 .part L_0000028ae8373c00, 15, 5;
L_0000028ae84c0df0 .part L_0000028ae8373c00, 20, 5;
S_0000028ae8342f70 .scope module, "PC" "pc_counter" 3 97, 4 3 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "PC_next";
    .port_info 3 /OUTPUT 32 "address_o";
P_0000028ae8330090 .param/l "ADDRESS_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000028ae8386810_0 .net "PC_next", 31 0, v0000028ae83e5f10_0;  alias, 1 drivers
v0000028ae83868b0_0 .var "address_o", 31 0;
v0000028ae83869f0_0 .net "clk", 0 0, o0000028ae838bca8;  alias, 0 drivers
v0000028ae83872b0_0 .net "rst", 0 0, o0000028ae838bcd8;  alias, 0 drivers
E_0000028ae8330350 .event posedge, v0000028ae83869f0_0;
S_0000028ae8344ac0 .scope module, "addBranch" "sumadorb" 3 117, 5 4 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /OUTPUT 32 "sum_o";
P_0000028ae8330610 .param/l "N" 0 5 4, +C4<00000000000000000000000000100000>;
v0000028ae8386a90_0 .net "a_i", 31 0, v0000028ae83868b0_0;  alias, 1 drivers
v0000028ae8386b30_0 .net "b_i", 31 0, L_0000028ae84c00d0;  alias, 1 drivers
v0000028ae8386ef0_0 .net "sum_o", 31 0, L_0000028ae84c1ed0;  alias, 1 drivers
L_0000028ae84c1ed0 .arith/sum 32, v0000028ae83868b0_0, L_0000028ae84c00d0;
S_0000028ae8344c50 .scope module, "addPC" "sumadorpc" 3 110, 6 4 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /OUTPUT 32 "sum_o";
P_0000028ae8330390 .param/l "N" 0 6 4, +C4<00000000000000000000000000100000>;
v0000028ae83870d0_0 .net "a_i", 31 0, v0000028ae83868b0_0;  alias, 1 drivers
v0000028ae8387170_0 .var "b_i", 31 0;
v0000028ae8386450_0 .net "sum_o", 31 0, L_0000028ae84c0210;  alias, 1 drivers
L_0000028ae84c0210 .arith/sum 32, v0000028ae83868b0_0, v0000028ae8387170_0;
S_0000028ae83494d0 .scope module, "alu_control_ins" "ALU_CONTROL" 3 133, 7 1 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruccion";
    .port_info 1 /INPUT 2 "ALU_OP";
    .port_info 2 /OUTPUT 2 "alu_inst";
P_0000028ae83300d0 .param/l "width_instruc" 0 7 2, +C4<00000000000000000000000000100000>;
v0000028ae8386c70_0 .net "ALU_OP", 1 0, v0000028ae83e4bb0_0;  alias, 1 drivers
v0000028ae8386bd0_0 .net "I_30", 0 0, L_0000028ae84c1570;  1 drivers
v0000028ae83e55b0_0 .net *"_ivl_1", 2 0, L_0000028ae84c16b0;  1 drivers
L_0000028ae84c20e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028ae83e4610_0 .net *"_ivl_5", 0 0, L_0000028ae84c20e0;  1 drivers
v0000028ae83e53d0_0 .var "alu_inst", 1 0;
v0000028ae83e5970_0 .net "field_3", 3 0, L_0000028ae84c0990;  1 drivers
v0000028ae83e5ab0_0 .net "instruccion", 31 0, L_0000028ae8373c00;  alias, 1 drivers
E_0000028ae832fa90 .event anyedge, v0000028ae8386c70_0, v0000028ae8386bd0_0, v0000028ae83e5970_0;
L_0000028ae84c16b0 .part L_0000028ae8373c00, 12, 3;
L_0000028ae84c0990 .concat [ 3 1 0 0], L_0000028ae84c16b0, L_0000028ae84c20e0;
L_0000028ae84c1570 .part L_0000028ae8373c00, 30, 1;
S_0000028ae8349660 .scope module, "alu_ins" "ALU" 3 125, 8 1 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "data_rs1";
    .port_info 1 /INPUT 64 "source_2";
    .port_info 2 /INPUT 2 "alu_inst";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000028ae8330590 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000001000000>;
L_0000028ae8373570 .functor BUFZ 64, v0000028ae83e4250_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000028ae83e5010_0 .net "ALUResult", 63 0, L_0000028ae8373570;  1 drivers
v0000028ae83e4250_0 .var "ALU_result", 63 0;
v0000028ae83e47f0_0 .net "alu_inst", 1 0, v0000028ae83e53d0_0;  alias, 1 drivers
v0000028ae83e4b10_0 .net "data_rs1", 63 0, L_0000028ae8373650;  alias, 1 drivers
v0000028ae83e5650_0 .net "source_2", 63 0, v0000028ae83e4750_0;  alias, 1 drivers
v0000028ae83e4cf0_0 .var "zero", 0 0;
E_0000028ae8330290 .event anyedge, v0000028ae83e53d0_0, v0000028ae83e4b10_0, v0000028ae83e5650_0;
E_0000028ae8330110 .event anyedge, v0000028ae83e5010_0;
S_0000028ae834e200 .scope module, "data_memory_ins" "data_memory" 3 139, 9 1 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_data";
P_0000028ae8375830 .param/l "N" 0 9 3, +C4<00000000000000000000000000000110>;
P_0000028ae8375868 .param/l "W" 0 9 2, +C4<00000000000000000000000001000000>;
v0000028ae83e4070_0 .net "MemRead", 0 0, v0000028ae83e46b0_0;  alias, 1 drivers
v0000028ae83e4390_0 .net "MemWrite", 0 0, v0000028ae83e4c50_0;  alias, 1 drivers
v0000028ae83e5510_0 .net "address", 63 0, v0000028ae83e4250_0;  alias, 1 drivers
v0000028ae83e4d90_0 .net "clk", 0 0, o0000028ae838bca8;  alias, 0 drivers
v0000028ae83e41b0 .array "mem", 0 63, 63 0;
v0000028ae83e5470_0 .var "read_data", 63 0;
v0000028ae83e44d0_0 .net "rst", 0 0, o0000028ae838bcd8;  alias, 0 drivers
v0000028ae83e5290_0 .net "write_data", 63 0, L_0000028ae8373650;  alias, 1 drivers
S_0000028ae834e390 .scope begin, "$ivl_foreach1" "$ivl_foreach1" 9 22, 9 22 0, S_0000028ae834e200;
 .timescale -9 -12;
v0000028ae83e49d0_0 .var/2s "i", 31 0;
S_0000028ae8350130 .scope module, "immediate_g" "imm" 3 174, 10 1 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
P_0000028ae8330710 .param/l "N" 0 10 1, +C4<00000000000000000000000001000000>;
v0000028ae83e5b50_0 .net "in", 31 0, L_0000028ae8373c00;  alias, 1 drivers
v0000028ae83e5bf0_0 .var "inmediato", 11 0;
v0000028ae83e4e30_0 .var "opcode", 6 0;
v0000028ae83e5c90_0 .var "out", 63 0;
E_0000028ae8330750 .event anyedge, v0000028ae83e5ab0_0, v0000028ae83e4e30_0, v0000028ae83e5bf0_0;
S_0000028ae83502c0 .scope module, "instruction_mem" "inst_memory" 3 105, 11 1 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0000028ae84b6c60 .param/l "ADDRESS_WIDTH" 0 11 3, +C4<00000000000000000000000000100000>;
P_0000028ae84b6c98 .param/l "DATA_WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
P_0000028ae84b6cd0 .param/l "MEM_SIZE" 0 11 4, +C4<00000000000000000000000100000000>;
L_0000028ae8373c00 .functor BUFZ 32, L_0000028ae84c1cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028ae83e4890_0 .net *"_ivl_0", 31 0, L_0000028ae84c1cf0;  1 drivers
v0000028ae83e56f0_0 .net *"_ivl_3", 7 0, L_0000028ae84c1f70;  1 drivers
v0000028ae83e5790_0 .net *"_ivl_4", 9 0, L_0000028ae84c14d0;  1 drivers
L_0000028ae84c2098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028ae83e5d30_0 .net *"_ivl_7", 1 0, L_0000028ae84c2098;  1 drivers
v0000028ae83e5dd0_0 .net "address", 31 0, v0000028ae83868b0_0;  alias, 1 drivers
v0000028ae83e4930 .array "inst_memory", 0 255, 31 0;
v0000028ae83e4110_0 .net "instruction", 31 0, L_0000028ae8373c00;  alias, 1 drivers
L_0000028ae84c1cf0 .array/port v0000028ae83e4930, L_0000028ae84c14d0;
L_0000028ae84c1f70 .part v0000028ae83868b0_0, 2, 8;
L_0000028ae84c14d0 .concat [ 8 2 0 0], L_0000028ae84c1f70, L_0000028ae84c2098;
S_0000028ae8350ab0 .scope module, "main_control" "main_control" 3 181, 12 1 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
P_0000028ae832ff50 .param/l "width_instruc" 0 12 1, +C4<00000000000000000000000000000111>;
v0000028ae83e4bb0_0 .var "ALUOp", 1 0;
v0000028ae83e5830_0 .var "ALUSrc", 0 0;
v0000028ae83e4a70_0 .var "Branch", 0 0;
v0000028ae83e46b0_0 .var "MemRead", 0 0;
v0000028ae83e4c50_0 .var "MemWrite", 0 0;
v0000028ae83e4570_0 .var "MemtoReg", 0 0;
v0000028ae83e58d0_0 .var "RegWrite", 0 0;
v0000028ae83e50b0_0 .net "opcode", 6 0, L_0000028ae84c0530;  1 drivers
E_0000028ae8330150 .event anyedge, v0000028ae83e50b0_0;
S_0000028ae8350c40 .scope module, "mux_1" "mux" 3 153, 13 1 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 64 "in_1";
    .port_info 2 /INPUT 64 "in_2";
    .port_info 3 /OUTPUT 64 "salida";
P_0000028ae8330550 .param/l "ancho" 0 13 1, +C4<00000000000000000000000001000000>;
v0000028ae83e4ed0_0 .net "in_1", 63 0, L_0000028ae8374220;  alias, 1 drivers
v0000028ae83e42f0_0 .net "in_2", 63 0, v0000028ae83e5c90_0;  alias, 1 drivers
v0000028ae83e4750_0 .var "salida", 63 0;
v0000028ae83e4430_0 .net "sel", 0 0, v0000028ae83e5830_0;  alias, 1 drivers
E_0000028ae8330190 .event anyedge, v0000028ae83e5830_0, v0000028ae83e4ed0_0, v0000028ae83e5c90_0;
S_0000028ae83597d0 .scope module, "mux_2" "mux" 3 160, 13 1 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 64 "in_1";
    .port_info 2 /INPUT 64 "in_2";
    .port_info 3 /OUTPUT 64 "salida";
P_0000028ae83305d0 .param/l "ancho" 0 13 1, +C4<00000000000000000000000001000000>;
v0000028ae83e5a10_0 .net "in_1", 63 0, v0000028ae83e4250_0;  alias, 1 drivers
v0000028ae83e5e70_0 .net "in_2", 63 0, v0000028ae83e5470_0;  alias, 1 drivers
v0000028ae83e4f70_0 .var "salida", 63 0;
v0000028ae83e5150_0 .net "sel", 0 0, v0000028ae83e4570_0;  alias, 1 drivers
E_0000028ae832fcd0 .event anyedge, v0000028ae83e4570_0, v0000028ae83e4250_0, v0000028ae83e5470_0;
S_0000028ae8359960 .scope module, "mux_3" "mux" 3 167, 13 1 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /OUTPUT 32 "salida";
P_0000028ae83301d0 .param/l "ancho" 0 13 1, +C4<00000000000000000000000000100000>;
v0000028ae83e51f0_0 .net "in_1", 31 0, L_0000028ae84c0210;  alias, 1 drivers
v0000028ae83e5330_0 .net "in_2", 31 0, L_0000028ae84c1ed0;  alias, 1 drivers
v0000028ae83e5f10_0 .var "salida", 31 0;
v0000028ae83e6080_0 .net "sel", 0 0, L_0000028ae83736c0;  alias, 1 drivers
E_0000028ae832fbd0 .event anyedge, v0000028ae83e6080_0, v0000028ae8386450_0, v0000028ae8386ef0_0;
S_0000028ae835f130 .scope module, "registers" "reg_file" 3 196, 14 6 0, S_0000028ae8341120;
 .timescale -7 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "writeEn";
    .port_info 3 /INPUT 64 "writeData";
    .port_info 4 /INPUT 5 "writeAddr";
    .port_info 5 /INPUT 5 "readAddr1";
    .port_info 6 /INPUT 5 "readAddr2";
    .port_info 7 /OUTPUT 64 "readData1";
    .port_info 8 /OUTPUT 64 "readData2";
P_0000028ae8343100 .param/l "DataWidth" 0 14 7, +C4<00000000000000000000000001000000>;
P_0000028ae8343138 .param/l "IndexWidth" 0 14 9, +C4<00000000000000000000000000000101>;
P_0000028ae8343170 .param/l "NumRegs" 0 14 8, +C4<00000000000000000000000000100000>;
L_0000028ae8373650 .functor BUFZ 64, L_0000028ae84c1610, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000028ae8374220 .functor BUFZ 64, L_0000028ae84c0710, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000028ae83e77a0_0 .net *"_ivl_0", 63 0, L_0000028ae84c1610;  1 drivers
v0000028ae83e6bc0_0 .net *"_ivl_10", 6 0, L_0000028ae84c1750;  1 drivers
L_0000028ae84c2170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028ae83e7f20_0 .net *"_ivl_13", 1 0, L_0000028ae84c2170;  1 drivers
v0000028ae83e63a0_0 .net *"_ivl_2", 6 0, L_0000028ae84c02b0;  1 drivers
L_0000028ae84c2128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028ae83e61c0_0 .net *"_ivl_5", 1 0, L_0000028ae84c2128;  1 drivers
v0000028ae83e7de0_0 .net *"_ivl_8", 63 0, L_0000028ae84c0710;  1 drivers
v0000028ae83e70c0_0 .net "clk", 0 0, o0000028ae838bca8;  alias, 0 drivers
v0000028ae83e6e40_0 .net "readAddr1", 4 0, L_0000028ae84c05d0;  1 drivers
v0000028ae83e75c0_0 .net "readAddr2", 4 0, L_0000028ae84c0df0;  1 drivers
v0000028ae83e7b60_0 .net "readData1", 63 0, L_0000028ae8373650;  alias, 1 drivers
v0000028ae83e7e80_0 .net "readData2", 63 0, L_0000028ae8374220;  alias, 1 drivers
v0000028ae83e7ac0 .array "regs", 0 31, 63 0;
v0000028ae83e7520_0 .net "rst", 0 0, o0000028ae838bcd8;  alias, 0 drivers
v0000028ae83e6760_0 .net "writeAddr", 4 0, L_0000028ae84c0350;  1 drivers
v0000028ae83e7660_0 .net "writeData", 63 0, v0000028ae83e4f70_0;  alias, 1 drivers
v0000028ae83e6580_0 .net "writeEn", 0 0, v0000028ae83e58d0_0;  alias, 1 drivers
L_0000028ae84c1610 .array/port v0000028ae83e7ac0, L_0000028ae84c02b0;
L_0000028ae84c02b0 .concat [ 5 2 0 0], L_0000028ae84c05d0, L_0000028ae84c2128;
L_0000028ae84c0710 .array/port v0000028ae83e7ac0, L_0000028ae84c1750;
L_0000028ae84c1750 .concat [ 5 2 0 0], L_0000028ae84c0df0, L_0000028ae84c2170;
S_0000028ae83ead20 .scope begin, "$ivl_foreach0" "$ivl_foreach0" 14 29, 14 29 0, S_0000028ae835f130;
 .timescale -7 -12;
v0000028ae83e6b20_0 .var/2s "i", 31 0;
S_0000028ae83ea550 .scope module, "shifter" "shift" 3 209, 15 1 0, S_0000028ae8341120;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0000028ae8330990 .param/l "N" 0 15 1, +C4<00000000000000000000000001000000>;
v0000028ae83e7480_0 .net *"_ivl_2", 62 0, L_0000028ae84c1890;  1 drivers
L_0000028ae84c21b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028ae83e7a20_0 .net *"_ivl_4", 0 0, L_0000028ae84c21b8;  1 drivers
v0000028ae83e7980_0 .net *"_ivl_7", 31 0, L_0000028ae84c1c50;  1 drivers
v0000028ae83e6800_0 .net "in", 63 0, v0000028ae83e5c90_0;  alias, 1 drivers
v0000028ae83e6ee0_0 .net "intermedio", 63 0, L_0000028ae84c1110;  1 drivers
v0000028ae83e7c00_0 .net "out", 31 0, L_0000028ae84c00d0;  alias, 1 drivers
L_0000028ae84c1890 .part v0000028ae83e5c90_0, 0, 63;
L_0000028ae84c1110 .concat [ 1 63 0 0], L_0000028ae84c21b8, L_0000028ae84c1890;
L_0000028ae84c1c50 .part L_0000028ae84c1110, 0, 32;
L_0000028ae84c00d0 .concat [ 32 0 0 0], L_0000028ae84c1c50;
    .scope S_0000028ae8342f70;
T_0 ;
    %wait E_0000028ae8330350;
    %load/vec4 v0000028ae83872b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028ae83868b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028ae8386810_0;
    %assign/vec4 v0000028ae83868b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028ae83502c0;
T_1 ;
    %vpi_call/w 11 16 "$readmemh", "programa.bin", v0000028ae83e4930 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000028ae8344c50;
T_2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000028ae8387170_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0000028ae8349660;
T_3 ;
    %wait E_0000028ae8330110;
    %load/vec4 v0000028ae83e5010_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ae83e4cf0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e4cf0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028ae8349660;
T_4 ;
    %wait E_0000028ae8330290;
    %load/vec4 v0000028ae83e47f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v0000028ae83e4b10_0;
    %load/vec4 v0000028ae83e5650_0;
    %add;
    %store/vec4 v0000028ae83e4250_0, 0, 64;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0000028ae83e4b10_0;
    %load/vec4 v0000028ae83e5650_0;
    %add;
    %store/vec4 v0000028ae83e4250_0, 0, 64;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0000028ae83e4b10_0;
    %load/vec4 v0000028ae83e5650_0;
    %sub;
    %store/vec4 v0000028ae83e4250_0, 0, 64;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000028ae83e4b10_0;
    %load/vec4 v0000028ae83e5650_0;
    %and;
    %store/vec4 v0000028ae83e4250_0, 0, 64;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000028ae83e4b10_0;
    %load/vec4 v0000028ae83e5650_0;
    %or;
    %store/vec4 v0000028ae83e4250_0, 0, 64;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028ae83494d0;
T_5 ;
    %wait E_0000028ae832fa90;
    %load/vec4 v0000028ae8386c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028ae83e53d0_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028ae83e53d0_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028ae83e53d0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000028ae8386bd0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.7, 4;
    %load/vec4 v0000028ae83e5970_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028ae83e53d0_0, 0, 2;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0000028ae8386bd0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.10, 4;
    %load/vec4 v0000028ae83e5970_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028ae83e53d0_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000028ae8386bd0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.13, 4;
    %load/vec4 v0000028ae83e5970_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028ae83e53d0_0, 0, 2;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0000028ae8386bd0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.16, 4;
    %load/vec4 v0000028ae83e5970_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028ae83e53d0_0, 0, 2;
T_5.14 ;
T_5.12 ;
T_5.9 ;
T_5.6 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028ae834e200;
T_6 ;
    %wait E_0000028ae8330350;
    %load/vec4 v0000028ae83e44d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0000028ae834e390;
    %jmp t_0;
    .scope S_0000028ae834e390;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ae83e49d0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000028ae83e49d0_0;
    %cmpi/s 63, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000028ae83e49d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ae83e41b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028ae83e49d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000028ae83e49d0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0000028ae834e200;
t_0 %join;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000028ae83e5470_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028ae83e4390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000028ae83e5290_0;
    %ix/getv 3, v0000028ae83e5510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ae83e41b0, 0, 4;
T_6.4 ;
    %load/vec4 v0000028ae83e4070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %ix/getv 4, v0000028ae83e5510_0;
    %load/vec4a v0000028ae83e41b0, 4;
    %assign/vec4 v0000028ae83e5470_0, 0;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028ae8350c40;
T_7 ;
    %wait E_0000028ae8330190;
    %load/vec4 v0000028ae83e4430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v0000028ae83e4ed0_0;
    %store/vec4 v0000028ae83e4750_0, 0, 64;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0000028ae83e4ed0_0;
    %store/vec4 v0000028ae83e4750_0, 0, 64;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0000028ae83e42f0_0;
    %store/vec4 v0000028ae83e4750_0, 0, 64;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028ae83597d0;
T_8 ;
    %wait E_0000028ae832fcd0;
    %load/vec4 v0000028ae83e5150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v0000028ae83e5a10_0;
    %store/vec4 v0000028ae83e4f70_0, 0, 64;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000028ae83e5a10_0;
    %store/vec4 v0000028ae83e4f70_0, 0, 64;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000028ae83e5e70_0;
    %store/vec4 v0000028ae83e4f70_0, 0, 64;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000028ae8359960;
T_9 ;
    %wait E_0000028ae832fbd0;
    %load/vec4 v0000028ae83e6080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v0000028ae83e51f0_0;
    %store/vec4 v0000028ae83e5f10_0, 0, 32;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0000028ae83e51f0_0;
    %store/vec4 v0000028ae83e5f10_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0000028ae83e5330_0;
    %store/vec4 v0000028ae83e5f10_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000028ae8350130;
T_10 ;
    %wait E_0000028ae8330750;
    %load/vec4 v0000028ae83e5b50_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000028ae83e4e30_0, 0, 7;
    %load/vec4 v0000028ae83e4e30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028ae83e5bf0_0, 0, 12;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0000028ae83e5b50_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0000028ae83e5bf0_0, 0, 12;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000028ae83e5b50_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000028ae83e5b50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028ae83e5bf0_0, 0, 12;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000028ae83e5b50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000028ae83e5b50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028ae83e5b50_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028ae83e5b50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028ae83e5bf0_0, 0, 12;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v0000028ae83e5bf0_0;
    %pad/s 64;
    %store/vec4 v0000028ae83e5c90_0, 0, 64;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028ae8350ab0;
T_11 ;
    %wait E_0000028ae8330150;
    %load/vec4 v0000028ae83e50b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028ae83e5830_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028ae83e4570_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028ae83e58d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028ae83e46b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028ae83e4c50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028ae83e4a70_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000028ae83e4bb0_0, 0, 2;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e5830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e4570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ae83e58d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e46b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e4c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e4a70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028ae83e4bb0_0, 0, 2;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ae83e5830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ae83e4570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ae83e58d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ae83e46b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e4c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e4a70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028ae83e4bb0_0, 0, 2;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ae83e5830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e4570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e58d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e46b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ae83e4c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e4a70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028ae83e4bb0_0, 0, 2;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e5830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e4570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e58d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e46b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ae83e4c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ae83e4a70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028ae83e4bb0_0, 0, 2;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000028ae835f130;
T_12 ;
    %wait E_0000028ae8330350;
    %load/vec4 v0000028ae83e7520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %fork t_3, S_0000028ae83ead20;
    %jmp t_2;
    .scope S_0000028ae83ead20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ae83e6b20_0, 0, 32;
T_12.2 ;
    %load/vec4 v0000028ae83e6b20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000028ae83e6b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ae83e7ac0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028ae83e6b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000028ae83e6b20_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %end;
    .scope S_0000028ae835f130;
t_2 %join;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000028ae83e6580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0000028ae83e7660_0;
    %load/vec4 v0000028ae83e6760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ae83e7ac0, 0, 4;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "processor_top.sv";
    "pc_counter.sv";
    "sumadorb.sv";
    "sumadorpc.sv";
    "ALU_CONTROL.sv";
    "ALU.sv";
    "data_memory.sv";
    "imm.sv";
    "inst_memory.sv";
    "main_control.sv";
    "mux.sv";
    "reg_file.sv";
    "shift.sv";
