Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Calculation.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Calculation.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Calculation"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : Calculation
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : LUT
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "CLA.vf" in library work
Compiling verilog file "ADD1.vf" in library work
Module <CLA> compiled
Compiling verilog file "MUX8T1_8.vf" in library work
Module <ADD1> compiled
Module <OR8_MXILINX_MUX8T1_8> compiled
Module <MUX8T1_MUSER_MUX8T1_8> compiled
Module <Decoder_38_sch_MUSER_MUX8T1_8> compiled
Compiling verilog file "decorder38.vf" in library work
Module <MUX8T1_8> compiled
Compiling verilog file "add4b.vf" in library work
Module <decorder38> compiled
Compiling verilog file "Reg32.v" in library work
Module <add4b> compiled
Compiling verilog file "MUX8T1_32.vf" in library work
Module <Reg32> compiled
Module <OR8_MXILINX_MUX8T1_32> compiled
Module <MUX8T1_MUSER_MUX8T1_32> compiled
Module <Decoder_38_sch_MUSER_MUX8T1_32> compiled
Module <MUX8T1_8_MUSER_MUX8T1_32> compiled
Compiling verilog file "millisecond.v" in library work
Module <MUX8T1_32> compiled
Compiling verilog file "HTC138.vf" in library work
Module <millisecond> compiled
Module <decorder38_MUSER_HTC138> compiled
Compiling verilog file "count_hour.v" in library work
Module <HTC138> compiled
Compiling verilog file "count_60.v" in library work
Module <count_hour> compiled
Compiling verilog file "clk_1ms.v" in library work
Module <count_60> compiled
Compiling verilog file "ADC32.vf" in library work
Module <clk_1ms> compiled
Module <CLA_MUSER_ADC32> compiled
Module <ADD1_MUSER_ADC32> compiled
Module <add4b_MUSER_ADC32> compiled
Compiling verilog file "wall_clock.v" in library work
Module <ADC32> compiled
Compiling verilog file "Seg7_Dev.v" in library work
Module <wall_clock> compiled
Compiling verilog file "Reg_8_32.v" in library work
Module <Seg7_Dev> compiled
Compiling verilog file "MUX2T1_32.v" in library work
Module <Reg_8_32> compiled
Compiling verilog file "Multi_8CH32.v" in library work
Module <MUX2T1_32> compiled
Compiling verilog file "LED.vf" in library work
Module <Multi_8CH32> compiled
Compiling verilog file "InputT32.v" in library work
Module <LED> compiled
Compiling verilog file "Counter_4bit.vf" in library work
Module <InputT32> compiled
Compiling verilog file "counter_32_rev.v" in library work
Module <Counter_4bit> compiled
Compiling verilog file "counter_1s.v" in library work
Module <counter_32_rev> compiled
Compiling verilog file "clkdiv_v.v" in library work
Module <counter_1s> compiled
Compiling verilog file "Anti_jitter.v" in library work
Module <clkdiv_v> compiled
Compiling verilog file "ALU.v" in library work
Module <Anti_jitter> compiled
Compiling verilog file "Calculation.vf" in library work
Module <ALU> compiled
Module <Counter_4bit_MUSER_Calculation> compiled
Module <LED_MUSER_Calculation> compiled
Module <Calculation> compiled
No errors in compilation
Analysis of file <"Calculation.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Calculation> in library <work>.

Analyzing hierarchy for module <clkdiv_v> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <LED_MUSER_Calculation> in library <work>.

Analyzing hierarchy for module <counter_1s> in library <work>.

Analyzing hierarchy for module <Counter_4bit_MUSER_Calculation> in library <work>.

Analyzing hierarchy for module <counter_32_rev> in library <work>.

Analyzing hierarchy for module <MUX2T1_32> in library <work>.

Analyzing hierarchy for module <Reg_8_32> in library <work>.

Analyzing hierarchy for module <wall_clock> in library <work>.

Analyzing hierarchy for module <ADC32> in library <work>.

Analyzing hierarchy for module <MUX8T1_32> in library <work>.

Analyzing hierarchy for module <Reg32> in library <work>.

Analyzing hierarchy for module <HTC138> in library <work>.

Analyzing hierarchy for module <millisecond> in library <work> with parameters.
	COUNTER = "00000000000000000000000000010000"

Analyzing hierarchy for module <clk_1ms> in library <work>.

Analyzing hierarchy for module <count_60> in library <work>.

Analyzing hierarchy for module <count_hour> in library <work>.

Analyzing hierarchy for module <add4b_MUSER_ADC32> in library <work>.

Analyzing hierarchy for module <CLA_MUSER_ADC32> in library <work>.

Analyzing hierarchy for module <MUX8T1_8_MUSER_MUX8T1_32> in library <work>.

Analyzing hierarchy for module <decorder38_MUSER_HTC138> in library <work>.

Analyzing hierarchy for module <ADD1_MUSER_ADC32> in library <work>.

Analyzing hierarchy for module <Decoder_38_sch_MUSER_MUX8T1_32> in library <work>.

Analyzing hierarchy for module <MUX8T1_MUSER_MUX8T1_32> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_MUX8T1_32> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_MUX8T1_32> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_MUX8T1_32> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_MUX8T1_32> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_MUX8T1_32> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_MUX8T1_32> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_MUX8T1_32> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_MUX8T1_32> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Calculation>.
WARNING:Xst:2211 - "Anti_jitter.v" line 183: Instantiating black box module <Anti_jitter>.
WARNING:Xst:2211 - "InputT32.v" line 200: Instantiating black box module <InputT32>.
WARNING:Xst:2211 - "Seg7_Dev.v" line 206: Instantiating black box module <Seg7_Dev>.
WARNING:Xst:2211 - "Multi_8CH32.v" line 213: Instantiating black box module <Multi_8CH32>.
Module <Calculation> is correct for synthesis.
 
Analyzing module <clkdiv_v> in library <work>.
Module <clkdiv_v> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <ADC32> in library <work>.
Module <ADC32> is correct for synthesis.
 
Analyzing module <add4b_MUSER_ADC32> in library <work>.
Module <add4b_MUSER_ADC32> is correct for synthesis.
 
Analyzing module <ADD1_MUSER_ADC32> in library <work>.
Module <ADD1_MUSER_ADC32> is correct for synthesis.
 
Analyzing module <CLA_MUSER_ADC32> in library <work>.
Module <CLA_MUSER_ADC32> is correct for synthesis.
 
Analyzing module <MUX8T1_32> in library <work>.
Module <MUX8T1_32> is correct for synthesis.
 
Analyzing module <MUX8T1_8_MUSER_MUX8T1_32> in library <work>.
Module <MUX8T1_8_MUSER_MUX8T1_32> is correct for synthesis.
 
Analyzing module <Decoder_38_sch_MUSER_MUX8T1_32> in library <work>.
Module <Decoder_38_sch_MUSER_MUX8T1_32> is correct for synthesis.
 
Analyzing module <MUX8T1_MUSER_MUX8T1_32> in library <work>.
Module <MUX8T1_MUSER_MUX8T1_32> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_33_0" for instance <XLXI_33> in unit <MUX8T1_MUSER_MUX8T1_32>.
    Set user-defined property "HU_SET =  XLXI_34_1" for instance <XLXI_34> in unit <MUX8T1_MUSER_MUX8T1_32>.
    Set user-defined property "HU_SET =  XLXI_35_2" for instance <XLXI_35> in unit <MUX8T1_MUSER_MUX8T1_32>.
    Set user-defined property "HU_SET =  XLXI_36_3" for instance <XLXI_36> in unit <MUX8T1_MUSER_MUX8T1_32>.
    Set user-defined property "HU_SET =  XLXI_69_4" for instance <XLXI_69> in unit <MUX8T1_MUSER_MUX8T1_32>.
    Set user-defined property "HU_SET =  XLXI_70_5" for instance <XLXI_70> in unit <MUX8T1_MUSER_MUX8T1_32>.
    Set user-defined property "HU_SET =  XLXI_71_6" for instance <XLXI_71> in unit <MUX8T1_MUSER_MUX8T1_32>.
    Set user-defined property "HU_SET =  XLXI_72_7" for instance <XLXI_72> in unit <MUX8T1_MUSER_MUX8T1_32>.
Analyzing module <OR8_MXILINX_MUX8T1_32.1> in library <work>.
Module <OR8_MXILINX_MUX8T1_32.1> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_MUX8T1_32.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_MUX8T1_32.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_MUX8T1_32.1>.
Analyzing module <OR8_MXILINX_MUX8T1_32.2> in library <work>.
Module <OR8_MXILINX_MUX8T1_32.2> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_MUX8T1_32.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_MUX8T1_32.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_MUX8T1_32.2>.
Analyzing module <OR8_MXILINX_MUX8T1_32.3> in library <work>.
Module <OR8_MXILINX_MUX8T1_32.3> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_MUX8T1_32.3>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_MUX8T1_32.3>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_MUX8T1_32.3>.
Analyzing module <OR8_MXILINX_MUX8T1_32.4> in library <work>.
Module <OR8_MXILINX_MUX8T1_32.4> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_MUX8T1_32.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_MUX8T1_32.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_MUX8T1_32.4>.
Analyzing module <OR8_MXILINX_MUX8T1_32.5> in library <work>.
Module <OR8_MXILINX_MUX8T1_32.5> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_MUX8T1_32.5>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_MUX8T1_32.5>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_MUX8T1_32.5>.
Analyzing module <OR8_MXILINX_MUX8T1_32.6> in library <work>.
Module <OR8_MXILINX_MUX8T1_32.6> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_MUX8T1_32.6>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_MUX8T1_32.6>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_MUX8T1_32.6>.
Analyzing module <OR8_MXILINX_MUX8T1_32.7> in library <work>.
Module <OR8_MXILINX_MUX8T1_32.7> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_MUX8T1_32.7>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_MUX8T1_32.7>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_MUX8T1_32.7>.
Analyzing module <OR8_MXILINX_MUX8T1_32.8> in library <work>.
Module <OR8_MXILINX_MUX8T1_32.8> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_MUX8T1_32.8>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_MUX8T1_32.8>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_MUX8T1_32.8>.
Analyzing module <LED_MUSER_Calculation> in library <work>.
Module <LED_MUSER_Calculation> is correct for synthesis.
 
Analyzing module <counter_1s> in library <work>.
Module <counter_1s> is correct for synthesis.
 
Analyzing module <Counter_4bit_MUSER_Calculation> in library <work>.
Module <Counter_4bit_MUSER_Calculation> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <Counter_4bit_MUSER_Calculation>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <Counter_4bit_MUSER_Calculation>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <Counter_4bit_MUSER_Calculation>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <Counter_4bit_MUSER_Calculation>.
Analyzing module <counter_32_rev> in library <work>.
Module <counter_32_rev> is correct for synthesis.
 
Analyzing module <MUX2T1_32> in library <work>.
Module <MUX2T1_32> is correct for synthesis.
 
Analyzing module <Reg_8_32> in library <work>.
Module <Reg_8_32> is correct for synthesis.
 
Analyzing module <Reg32> in library <work>.
Module <Reg32> is correct for synthesis.
 
Analyzing module <HTC138> in library <work>.
Module <HTC138> is correct for synthesis.
 
Analyzing module <decorder38_MUSER_HTC138> in library <work>.
Module <decorder38_MUSER_HTC138> is correct for synthesis.
 
Analyzing module <wall_clock> in library <work>.
WARNING:Xst:2725 - "wall_clock.v" line 83: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "wall_clock.v" line 84: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "wall_clock.v" line 85: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "wall_clock.v" line 86: Size mismatch between case item and case selector.
Module <wall_clock> is correct for synthesis.
 
Analyzing module <millisecond> in library <work>.
	COUNTER = 32'sb00000000000000000000000000010000
Module <millisecond> is correct for synthesis.
 
Analyzing module <clk_1ms> in library <work>.
Module <clk_1ms> is correct for synthesis.
 
Analyzing module <count_60> in library <work>.
Module <count_60> is correct for synthesis.
 
Analyzing module <count_hour> in library <work>.
Module <count_hour> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkdiv_v>.
    Related source file is "clkdiv_v.v".
    Found 32-bit up counter for signal <clkdiv>.
    Summary:
	inferred   1 Counter(s).
Unit <clkdiv_v> synthesized.


Synthesizing Unit <counter_1s>.
    Related source file is "counter_1s.v".
    Found 1-bit register for signal <clk_1s>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit comparator less for signal <cnt$cmp_lt0000> created at line 26.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counter_1s> synthesized.


Synthesizing Unit <counter_32_rev>.
    Related source file is "counter_32_rev.v".
    Found 32-bit updown counter for signal <cnt>.
    Found 1-bit register for signal <Rc>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_32_rev> synthesized.


Synthesizing Unit <MUX2T1_32>.
    Related source file is "MUX2T1_32.v".
Unit <MUX2T1_32> synthesized.


Synthesizing Unit <Reg32>.
    Related source file is "Reg32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Reg32> synthesized.


Synthesizing Unit <millisecond>.
    Related source file is "millisecond.v".
    Found 16-bit up counter for signal <count>.
    Found 1-bit register for signal <second_m>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <millisecond> synthesized.


Synthesizing Unit <clk_1ms>.
    Related source file is "clk_1ms.v".
    Found 1-bit register for signal <clk_1s>.
    Found 4-bit adder for signal <$add0000> created at line 53.
    Found 4-bit adder for signal <$add0001> created at line 58.
    Found 4-bit adder for signal <$add0002> created at line 62.
    Found 12-bit register for signal <mss>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <clk_1ms> synthesized.


Synthesizing Unit <count_60>.
    Related source file is "count_60.v".
    Found 8-bit register for signal <six_ten>.
    Found 1-bit register for signal <count_carry>.
    Found 4-bit adder for signal <$add0000> created at line 49.
    Found 8-bit adder for signal <$add0001> created at line 53.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <count_60> synthesized.


Synthesizing Unit <count_hour>.
    Related source file is "count_hour.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <hour>.
    Found 1-bit register for signal <count_carry>.
    Found 4-bit adder for signal <$add0000> created at line 49.
    Found 8-bit subtractor for signal <$sub0000> created at line 54.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <count_hour> synthesized.


Synthesizing Unit <LED_MUSER_Calculation>.
    Related source file is "Calculation.vf".
Unit <LED_MUSER_Calculation> synthesized.


Synthesizing Unit <Counter_4bit_MUSER_Calculation>.
    Related source file is "Calculation.vf".
Unit <Counter_4bit_MUSER_Calculation> synthesized.


Synthesizing Unit <wall_clock>.
    Related source file is "wall_clock.v".
WARNING:Xst:1305 - Output <t_blink> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <adj_push<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <t_blinke> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d_sec> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_1day> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <adjust> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:737 - Found 1-bit latch for signal <d_min>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_hour>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit 4-to-1 multiplexer for signal <Time_out>.
    Found 4-bit 4-to-1 multiplexer for signal <s_point>.
    Found 2-bit up counter for signal <d_state>.
    Found 2-bit up counter for signal <t_state>.
    Summary:
	inferred   2 Counter(s).
	inferred  20 Multiplexer(s).
Unit <wall_clock> synthesized.


Synthesizing Unit <CLA_MUSER_ADC32>.
    Related source file is "ADC32.vf".
Unit <CLA_MUSER_ADC32> synthesized.


Synthesizing Unit <ADD1_MUSER_ADC32>.
    Related source file is "ADC32.vf".
Unit <ADD1_MUSER_ADC32> synthesized.


Synthesizing Unit <Decoder_38_sch_MUSER_MUX8T1_32>.
    Related source file is "MUX8T1_32.vf".
Unit <Decoder_38_sch_MUSER_MUX8T1_32> synthesized.


Synthesizing Unit <OR8_MXILINX_MUX8T1_32_1>.
    Related source file is "MUX8T1_32.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_MUX8T1_32_1> synthesized.


Synthesizing Unit <OR8_MXILINX_MUX8T1_32_2>.
    Related source file is "MUX8T1_32.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_MUX8T1_32_2> synthesized.


Synthesizing Unit <OR8_MXILINX_MUX8T1_32_3>.
    Related source file is "MUX8T1_32.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_MUX8T1_32_3> synthesized.


Synthesizing Unit <OR8_MXILINX_MUX8T1_32_4>.
    Related source file is "MUX8T1_32.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_MUX8T1_32_4> synthesized.


Synthesizing Unit <OR8_MXILINX_MUX8T1_32_5>.
    Related source file is "MUX8T1_32.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_MUX8T1_32_5> synthesized.


Synthesizing Unit <OR8_MXILINX_MUX8T1_32_6>.
    Related source file is "MUX8T1_32.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_MUX8T1_32_6> synthesized.


Synthesizing Unit <OR8_MXILINX_MUX8T1_32_7>.
    Related source file is "MUX8T1_32.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_MUX8T1_32_7> synthesized.


Synthesizing Unit <OR8_MXILINX_MUX8T1_32_8>.
    Related source file is "MUX8T1_32.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_MUX8T1_32_8> synthesized.


Synthesizing Unit <decorder38_MUSER_HTC138>.
    Related source file is "HTC138.vf".
Unit <decorder38_MUSER_HTC138> synthesized.


Synthesizing Unit <add4b_MUSER_ADC32>.
    Related source file is "ADC32.vf".
Unit <add4b_MUSER_ADC32> synthesized.


Synthesizing Unit <MUX8T1_MUSER_MUX8T1_32>.
    Related source file is "MUX8T1_32.vf".
Unit <MUX8T1_MUSER_MUX8T1_32> synthesized.


Synthesizing Unit <HTC138>.
    Related source file is "HTC138.vf".
Unit <HTC138> synthesized.


Synthesizing Unit <ADC32>.
    Related source file is "ADC32.vf".
Unit <ADC32> synthesized.


Synthesizing Unit <MUX8T1_8_MUSER_MUX8T1_32>.
    Related source file is "MUX8T1_32.vf".
Unit <MUX8T1_8_MUSER_MUX8T1_32> synthesized.


Synthesizing Unit <MUX8T1_32>.
    Related source file is "MUX8T1_32.vf".
Unit <MUX8T1_32> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:1305 - Output <overflow> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <zero> is never assigned. Tied to value 0.
    Found 32-bit xor2 for signal <Bo>.
    Found 32-bit comparator less for signal <Slt$cmp_lt0000> created at line 44.
    Summary:
	inferred   1 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <Reg_8_32>.
    Related source file is "Reg_8_32.v".
Unit <Reg_8_32> synthesized.


Synthesizing Unit <Calculation>.
    Related source file is "Calculation.vf".
WARNING:Xst:646 - Signal <zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXN_80> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <XLXN_21> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SW_OK<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Rc_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <N0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <G0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Calculation> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 6
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Counters                                             : 6
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 32-bit up counter                                     : 2
 32-bit updown counter                                 : 1
# Registers                                            : 51
 1-bit register                                        : 43
 32-bit register                                       : 8
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 2
 16-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <Anti_jitter.ngc>.
Reading core <InputT32.ngc>.
Reading core <Seg7_Dev.ngc>.
Reading core <Multi_8CH32.ngc>.
Loading core <Anti_jitter> for timing and area information for instance <M1>.
Loading core <InputT32> for timing and area information for instance <M4>.
Loading core <Seg7_Dev> for timing and area information for instance <M5>.
Loading core <Multi_8CH32> for timing and area information for instance <M6>.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <d_min>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <d_hour>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 6
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Counters                                             : 6
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 32-bit up counter                                     : 2
 32-bit updown counter                                 : 1
# Registers                                            : 303
 Flip-Flops                                            : 303
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 2
 16-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <d_min> (without init value) has a constant value of 0 in block <wall_clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_hour> (without init value) has a constant value of 0 in block <wall_clock>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Calculation> ...

Optimizing unit <counter_32_rev> ...

Optimizing unit <clk_1ms> ...

Optimizing unit <count_60> ...

Optimizing unit <count_hour> ...

Optimizing unit <LED_MUSER_Calculation> ...

Optimizing unit <Counter_4bit_MUSER_Calculation> ...

Optimizing unit <CLA_MUSER_ADC32> ...

Optimizing unit <OR8_MXILINX_MUX8T1_32_1> ...

Optimizing unit <OR8_MXILINX_MUX8T1_32_2> ...

Optimizing unit <OR8_MXILINX_MUX8T1_32_3> ...

Optimizing unit <OR8_MXILINX_MUX8T1_32_4> ...

Optimizing unit <OR8_MXILINX_MUX8T1_32_5> ...

Optimizing unit <OR8_MXILINX_MUX8T1_32_6> ...

Optimizing unit <OR8_MXILINX_MUX8T1_32_7> ...

Optimizing unit <OR8_MXILINX_MUX8T1_32_8> ...

Optimizing unit <decorder38_MUSER_HTC138> ...

Optimizing unit <wall_clock> ...

Optimizing unit <MUX8T1_MUSER_MUX8T1_32> ...

Optimizing unit <HTC138> ...

Optimizing unit <ADC32> ...

Optimizing unit <ALU> ...

Optimizing unit <Reg_8_32> ...
WARNING:Xst:2677 - Node <M9_1/Rc> of sequential type is unconnected in block <Calculation>.
WARNING:Xst:2677 - Node <XLXI_11/m_1day/count_carry> of sequential type is unconnected in block <Calculation>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Calculation, actual ratio is 23.
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_1/XLXI_2/XLXI_33/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_1/XLXI_2/XLXI_33/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_34/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_34/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_34/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_35/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_35/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_35/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_36/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_36/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_36/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_69/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_69/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_69/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_70/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_70/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_70/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_71/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_71/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_71/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_72/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_72/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_3/XLXI_2/XLXI_72/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_33/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_33/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_33/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_34/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_34/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_34/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_35/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_35/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_35/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_36/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_36/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_36/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_69/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_69/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_69/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_70/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_70/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_70/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_71/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_71/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_71/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_72/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_72/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M3/MUX1/XLXI_4/XLXI_2/XLXI_72/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_33/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_33/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_33/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_34/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_34/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_34/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_35/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_35/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_35/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_36/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_36/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_36/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_69/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_69/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_69/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_70/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_70/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_70/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_71/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_71/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_71/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_72/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_72/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_72/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_33/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_33/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_33/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_34/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_34/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_34/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_35/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_35/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_35/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_36/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_36/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_36/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_69/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_69/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_69/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_70/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_70/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_70/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_71/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_71/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_71/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_72/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_72/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGB/XLXI_2/XLXI_2/XLXI_72/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_33/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_33/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_33/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_34/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_34/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_34/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_35/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_35/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_35/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_36/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_36/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_36/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_69/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_69/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_69/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_70/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_70/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_70/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_71/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_71/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_71/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_72/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_72/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_1/XLXI_2/XLXI_72/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_33/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_33/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_33/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_34/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_34/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_34/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_35/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_35/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_35/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_36/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_36/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_36/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_69/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_69/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_69/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_70/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_70/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_70/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_71/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_71/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_71/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_72/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_72/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <M11/MUX_REGA/XLXI_2/XLXI_2/XLXI_72/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2260 - The FF/Latch <state_0> in Unit <M4> is equivalent to the following 2 FFs/Latches : <state_0_1> <state_0_2> 
INFO:Xst:2260 - The FF/Latch <state_1> in Unit <M4> is equivalent to the following FF/Latch : <state_1_1> 
INFO:Xst:2260 - The FF/Latch <state_0> in Unit <M4> is equivalent to the following 2 FFs/Latches : <state_0_1> <state_0_2> 
INFO:Xst:2260 - The FF/Latch <state_1> in Unit <M4> is equivalent to the following FF/Latch : <state_1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 415
 Flip-Flops                                            : 415

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Calculation.ngr
Top Level Output File Name         : Calculation
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 3678
#      AND2                        : 1648
#      AND3                        : 42
#      AND4                        : 39
#      BUF                         : 10
#      GND                         : 163
#      INV                         : 123
#      LUT1                        : 148
#      LUT2                        : 69
#      LUT3                        : 67
#      LUT4                        : 259
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MULT_AND                    : 31
#      MUXCY                       : 236
#      MUXF5                       : 26
#      MUXF6                       : 1
#      OR2                         : 211
#      OR3                         : 13
#      OR4                         : 344
#      VCC                         : 3
#      XNOR2                       : 3
#      XOR2                        : 64
#      XORCY                       : 176
# FlipFlops/Latches                : 626
#      FD                          : 48
#      FDC                         : 32
#      FDCE                        : 256
#      FDE                         : 137
#      FDR                         : 76
#      FDRE                        : 73
#      FDRS                        : 1
#      FDRSE                       : 1
#      FDSE                        : 2
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 12
#      OBUF                        : 20
# Logical                          : 11
#      NAND2                       : 8
#      NOR2                        : 1
#      NOR3                        : 1
#      NOR4                        : 1
# Others                           : 480
#      FMAP                        : 480
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      334  out of   1920    17%  
 Number of Slice Flip Flops:            626  out of   3840    16%  
 Number of 4 input LUTs:                668  out of   3840    17%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    173    19%  
 Number of GCLKs:                         4  out of      8    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
clk_50mhz                          | BUFGP                          | 224   |
M1/button_out<2>1                  | BUFG                           | 64    |
M1/button_out<0>                   | NONE(M4/state_0)               | 7     |
M8/clk_1s1                         | BUFG                           | 36    |
XLXI_11/m_1hour/count_carry        | NONE(XLXI_11/m_1day/hour_5)    | 8     |
XLXI_11/m_1s/clk_1s                | NONE(XLXI_11/m_1min/six_ten_5) | 9     |
XLXI_11/m_1min/count_carry         | NONE(XLXI_11/m_1hour/six_ten_5)| 9     |
XLXI_11/m_1ms/second_m             | NONE(XLXI_11/m_1s/mss_10)      | 13    |
M1/button_out<3>1                  | BUFG                           | 256   |
-----------------------------------+--------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
M1/rst(M1/rst:Q)                   | NONE(M11/R0/Q_0)       | 288   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 23.877ns (Maximum Frequency: 41.882MHz)
   Minimum input arrival time before clock: 8.403ns
   Maximum output required time after clock: 46.210ns
   Maximum combinational path delay: 18.805ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50mhz'
  Clock period: 7.906ns (frequency: 126.491MHz)
  Total number of paths / destination ports: 7348 / 354
-------------------------------------------------------------------------
Delay:               7.906ns (Levels of Logic = 4)
  Source:            M1/sw_temp_4 (FF)
  Destination:       M1/rst (FF)
  Source Clock:      clk_50mhz rising
  Destination Clock: clk_50mhz rising

  Data Path: M1/sw_temp_4 to M1/rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.626   0.740  sw_temp_4 (sw_temp<4>)
     LUT4:I2->O            1   0.479   0.851  counter_cmp_ne000165 (counter_cmp_ne000165)
     LUT4:I1->O            2   0.479   0.804  counter_cmp_ne0001164 (counter_cmp_ne0001)
     LUT3:I2->O           66   0.479   1.764  rst_not000121_SW0 (counter_or0000)
     LUT4:I3->O            1   0.479   0.681  rst_not00011 (rst_not0001)
     FDE:CE                    0.524          rst
    ----------------------------------------
    Total                      7.906ns (3.066ns logic, 4.840ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/button_out<2>1'
  Clock period: 3.633ns (frequency: 275.241MHz)
  Total number of paths / destination ports: 160 / 64
-------------------------------------------------------------------------
Delay:               3.633ns (Levels of Logic = 1)
  Source:            M4/Bi_13 (FF)
  Destination:       M4/Bi_13 (FF)
  Source Clock:      M1/button_out<2>1 rising
  Destination Clock: M1/button_out<2>1 rising

  Data Path: M4/Bi_13 to M4/Bi_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            131   0.626   2.352  Bi_13 (Bi<13>)
     LUT2:I0->O            1   0.479   0.000  Madd__add0011_xor<1>11 (_add0011<1>)
     FDE:D                     0.176          Bi_13
    ----------------------------------------
    Total                      3.633ns (1.281ns logic, 2.352ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/button_out<0>'
  Clock period: 3.566ns (frequency: 280.411MHz)
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Delay:               3.566ns (Levels of Logic = 1)
  Source:            XLXI_11/d_state_0 (FF)
  Destination:       XLXI_11/d_state_0 (FF)
  Source Clock:      M1/button_out<0> rising
  Destination Clock: M1/button_out<0> rising

  Data Path: XLXI_11/d_state_0 to XLXI_11/d_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             38   0.626   1.604  XLXI_11/d_state_0 (XLXI_11/d_state_0)
     INV:I->O              1   0.479   0.681  XLXI_11/Mcount_d_state_xor<0>11_INV_0 (XLXI_11/Result<0>)
     FDE:D                     0.176          XLXI_11/d_state_0
    ----------------------------------------
    Total                      3.566ns (1.281ns logic, 2.285ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M8/clk_1s1'
  Clock period: 5.151ns (frequency: 194.133MHz)
  Total number of paths / destination ports: 1034 / 36
-------------------------------------------------------------------------
Delay:               5.151ns (Levels of Logic = 3)
  Source:            M9/XLXI_19 (FF)
  Destination:       M9/XLXI_22 (FF)
  Source Clock:      M8/clk_1s1 rising
  Destination Clock: M8/clk_1s1 rising

  Data Path: M9/XLXI_19 to M9/XLXI_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.626   0.771  M9/XLXI_19 (Qa)
     INV:I->O              4   0.479   0.779  M9/XLXI_33 (M9/XLXN_85)
     NOR3:I0->O            1   0.479   0.681  M9/XLXI_31 (M9/XLXN_2)
     XNOR2:I1->O           1   0.479   0.681  M9/XLXI_6 (M9/XLXN_5)
     FD:D                      0.176          M9/XLXI_22
    ----------------------------------------
    Total                      5.151ns (2.239ns logic, 2.912ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/m_1hour/count_carry'
  Clock period: 6.735ns (frequency: 148.483MHz)
  Total number of paths / destination ports: 166 / 17
-------------------------------------------------------------------------
Delay:               6.735ns (Levels of Logic = 3)
  Source:            XLXI_11/m_1day/hour_4 (FF)
  Destination:       XLXI_11/m_1day/hour_2 (FF)
  Source Clock:      XLXI_11/m_1hour/count_carry rising
  Destination Clock: XLXI_11/m_1hour/count_carry rising

  Data Path: XLXI_11/m_1day/hour_4 to XLXI_11/m_1day/hour_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             8   0.626   1.216  XLXI_11/m_1day/hour_4 (XLXI_11/m_1day/hour_4)
     LUT4:I0->O            3   0.479   0.771  XLXI_11/m_1day/hour_5_mux000011 (XLXI_11/m_1day/N3)
     MUXF5:S->O            5   0.540   0.953  XLXI_11/m_1day/hour_3_or00001_f5 (XLXI_11/m_1day/hour_7_cmp_eq0000)
     LUT2:I1->O            4   0.479   0.779  XLXI_11/m_1day/hour_3_or00002 (XLXI_11/m_1day/hour_3_or0000)
     FDR:R                     0.892          XLXI_11/m_1day/hour_2
    ----------------------------------------
    Total                      6.735ns (3.016ns logic, 3.719ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/m_1s/clk_1s'
  Clock period: 5.594ns (frequency: 178.755MHz)
  Total number of paths / destination ports: 103 / 18
-------------------------------------------------------------------------
Delay:               5.594ns (Levels of Logic = 3)
  Source:            XLXI_11/m_1min/six_ten_3 (FF)
  Destination:       XLXI_11/m_1min/six_ten_5 (FF)
  Source Clock:      XLXI_11/m_1s/clk_1s rising
  Destination Clock: XLXI_11/m_1s/clk_1s rising

  Data Path: XLXI_11/m_1min/six_ten_3 to XLXI_11/m_1min/six_ten_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.626   1.216  XLXI_11/m_1min/six_ten_3 (XLXI_11/m_1min/six_ten_3)
     LUT4:I0->O            5   0.479   0.806  XLXI_11/m_1min/six_ten_3_or00001 (XLXI_11/m_1min/six_ten_3_or0000)
     LUT4:I3->O            1   0.479   0.000  XLXI_11/m_1min/six_ten_7_cmp_eq00001201 (XLXI_11/m_1min/six_ten_7_cmp_eq0000120)
     MUXF5:I0->O           5   0.314   0.783  XLXI_11/m_1min/six_ten_7_cmp_eq0000120_f5 (XLXI_11/m_1min/six_ten_7_cmp_eq0000)
     FDR:R                     0.892          XLXI_11/m_1min/six_ten_5
    ----------------------------------------
    Total                      5.594ns (2.790ns logic, 2.804ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/m_1min/count_carry'
  Clock period: 5.594ns (frequency: 178.755MHz)
  Total number of paths / destination ports: 103 / 18
-------------------------------------------------------------------------
Delay:               5.594ns (Levels of Logic = 3)
  Source:            XLXI_11/m_1hour/six_ten_3 (FF)
  Destination:       XLXI_11/m_1hour/six_ten_5 (FF)
  Source Clock:      XLXI_11/m_1min/count_carry rising
  Destination Clock: XLXI_11/m_1min/count_carry rising

  Data Path: XLXI_11/m_1hour/six_ten_3 to XLXI_11/m_1hour/six_ten_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.626   1.216  XLXI_11/m_1hour/six_ten_3 (XLXI_11/m_1hour/six_ten_3)
     LUT4:I0->O            5   0.479   0.806  XLXI_11/m_1hour/six_ten_3_or00001 (XLXI_11/m_1hour/six_ten_3_or0000)
     LUT4:I3->O            1   0.479   0.000  XLXI_11/m_1hour/six_ten_7_cmp_eq00001201 (XLXI_11/m_1hour/six_ten_7_cmp_eq0000120)
     MUXF5:I0->O           5   0.314   0.783  XLXI_11/m_1hour/six_ten_7_cmp_eq0000120_f5 (XLXI_11/m_1hour/six_ten_7_cmp_eq0000)
     FDR:R                     0.892          XLXI_11/m_1hour/six_ten_5
    ----------------------------------------
    Total                      5.594ns (2.790ns logic, 2.804ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/m_1ms/second_m'
  Clock period: 6.630ns (frequency: 150.836MHz)
  Total number of paths / destination ports: 190 / 34
-------------------------------------------------------------------------
Delay:               6.630ns (Levels of Logic = 3)
  Source:            XLXI_11/m_1s/mss_4 (FF)
  Destination:       XLXI_11/m_1s/mss_10 (FF)
  Source Clock:      XLXI_11/m_1ms/second_m rising
  Destination Clock: XLXI_11/m_1ms/second_m rising

  Data Path: XLXI_11/m_1s/mss_4 to XLXI_11/m_1s/mss_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.626   1.148  XLXI_11/m_1s/mss_4 (XLXI_11/m_1s/mss_4)
     LUT4:I0->O            2   0.479   1.040  XLXI_11/m_1s/mss_11_or0000121 (XLXI_11/m_1s/mss_11_or0000121)
     LUT3:I0->O            1   0.479   0.704  XLXI_11/m_1s/mss_11_or00002_SW1 (N45)
     LUT4:I3->O            5   0.479   0.783  XLXI_11/m_1s/mss_11_or00002 (XLXI_11/m_1s/clk_1s_cmp_eq0000)
     FDRSE:S                   0.892          XLXI_11/m_1s/clk_1s
    ----------------------------------------
    Total                      6.630ns (2.955ns logic, 3.675ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/button_out<3>1'
  Clock period: 23.877ns (frequency: 41.882MHz)
  Total number of paths / destination ports: 587776 / 256
-------------------------------------------------------------------------
Delay:               23.877ns (Levels of Logic = 20)
  Source:            M11/R7/Q_2 (FF)
  Destination:       M11/R0/Q_21 (FF)
  Source Clock:      M1/button_out<3>1 rising
  Destination Clock: M1/button_out<3>1 rising

  Data Path: M11/R7/Q_2 to M11/R0/Q_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.745  M11/R7/Q_2 (M11/R7/Q_2)
     AND2:I0->O            1   0.479   0.681  M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_24 (M11/MUX_REGB/XLXI_1/XLXI_2/XLXN_24)
     begin scope: 'M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_35'
     OR4:I0->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             4   0.479   0.949  I_36_94 (O_DUMMY)
     end scope: 'M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_35'
     LUT2:I1->O            2   0.479   0.745  M3/Mxor_Bo_Result<2>1 (M3/Bo<2>)
     XOR2:I0->O            8   0.479   0.921  M3/ADD_32/XLXI_8/XLXI_3/XLXI_1 (M3/ADD_32/XLXI_8/XLXN_14)
     AND4:I2->O            1   0.479   0.681  M3/ADD_32/XLXI_8/XLXI_1/XLXI_12 (M3/ADD_32/XLXI_8/XLXI_1/XLXN_44)
     OR4:I3->O             4   0.479   0.779  M3/ADD_32/XLXI_8/XLXI_1/XLXI_15 (M3/ADD_32/XLXN_48)
     AND4:I0->O            1   0.479   0.681  M3/ADD_32/XLXI_10/XLXI_12 (M3/ADD_32/XLXI_10/XLXN_44)
     OR4:I3->O             1   0.479   0.681  M3/ADD_32/XLXI_10/XLXI_15 (M3/ADD_32/XLXN_60)
     OR2:I0->O             9   0.479   0.955  M3/ADD_32/XLXI_12 (M3/ADD_32/XLXN_62)
     AND2:I1->O            1   0.479   0.681  M3/ADD_32/XLXI_9/XLXI_1 (M3/ADD_32/XLXI_9/XLXN_1)
     OR2:I1->O             5   0.479   0.783  M3/ADD_32/XLXI_9/XLXI_2 (M3/ADD_32/XLXN_56)
     AND2:I1->O            1   0.479   0.681  M3/ADD_32/XLXI_1/XLXI_1/XLXI_1 (M3/ADD_32/XLXI_1/XLXI_1/XLXN_1)
     OR2:I1->O             2   0.479   0.745  M3/ADD_32/XLXI_1/XLXI_1/XLXI_2 (M3/ADD_32/XLXI_1/XLXN_5)
     XOR2:I0->O            2   0.479   0.745  M3/ADD_32/XLXI_1/XLXI_4/XLXI_2 (M3/Sum<21>)
     AND2:I0->O            1   0.479   0.681  M3/MUX1/XLXI_3/XLXI_2/XLXI_51 (M3/MUX1/XLXI_3/XLXI_2/XLXN_172)
     begin scope: 'M3/MUX1/XLXI_3/XLXI_2/XLXI_70'
     OR4:I1->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             9   0.479   0.955  I_36_94 (O_DUMMY)
     end scope: 'M3/MUX1/XLXI_3/XLXI_2/XLXI_70'
     FDCE:D                    0.176          M11/R7/Q_21
    ----------------------------------------
    Total                     23.877ns (9.424ns logic, 14.453ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50mhz'
  Total number of paths / destination ports: 1062 / 151
-------------------------------------------------------------------------
Offset:              8.403ns (Levels of Logic = 6)
  Source:            SW<6> (PAD)
  Destination:       M1/rst (FF)
  Destination Clock: clk_50mhz rising

  Data Path: SW<6> to M1/rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  SW_6_IBUF (SW_6_IBUF)
     begin scope: 'M1'
     LUT4:I0->O            1   0.479   0.740  counter_cmp_ne0001113 (counter_cmp_ne0001113)
     LUT4:I2->O            2   0.479   0.804  counter_cmp_ne0001164 (counter_cmp_ne0001)
     LUT3:I2->O           66   0.479   1.764  rst_not000121_SW0 (counter_or0000)
     LUT4:I3->O            1   0.479   0.681  rst_not00011 (rst_not0001)
     FDE:CE                    0.524          rst
    ----------------------------------------
    Total                      8.403ns (3.155ns logic, 5.248ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M1/button_out<2>1'
  Total number of paths / destination ports: 256 / 64
-------------------------------------------------------------------------
Offset:              5.451ns (Levels of Logic = 4)
  Source:            SW<6> (PAD)
  Destination:       M4/Bi_21 (FF)
  Destination Clock: M1/button_out<2>1 rising

  Data Path: SW<6> to M4/Bi_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  SW_6_IBUF (SW_6_IBUF)
     begin scope: 'M4'
     LUT3:I0->O            8   0.479   1.216  Bi_3_and00001 (Bi_3_and0000)
     LUT4:I0->O            4   0.479   0.779  Bi_31_not00011 (Bi_31_not0001)
     FDE:CE                    0.524          Bi_30
    ----------------------------------------
    Total                      5.451ns (2.197ns logic, 3.254ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M1/button_out<0>'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              3.760ns (Levels of Logic = 3)
  Source:            SW<6> (PAD)
  Destination:       M4/state_0 (FF)
  Destination Clock: M1/button_out<0> rising

  Data Path: SW<6> to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  SW_6_IBUF (SW_6_IBUF)
     begin scope: 'M4'
     LUT2:I0->O            5   0.479   0.783  Ai_3_and000111 (blink_cmp_lt0000)
     FDE:CE                    0.524          state_0
    ----------------------------------------
    Total                      3.760ns (1.718ns logic, 2.042ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50mhz'
  Total number of paths / destination ports: 135648 / 13
-------------------------------------------------------------------------
Offset:              39.482ns (Levels of Logic = 33)
  Source:            M1/SW_OK_4 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk_50mhz rising

  Data Path: M1/SW_OK_4 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             61   0.626   2.011  SW_OK_4 (SW_OK<4>)
     end scope: 'M1'
     LUT2:I0->O            2   0.479   0.745  M3/Mxor_Bo_Result<2>1 (M3/Bo<2>)
     XOR2:I0->O            8   0.479   0.921  M3/ADD_32/XLXI_8/XLXI_3/XLXI_1 (M3/ADD_32/XLXI_8/XLXN_14)
     AND4:I2->O            1   0.479   0.681  M3/ADD_32/XLXI_8/XLXI_1/XLXI_12 (M3/ADD_32/XLXI_8/XLXI_1/XLXN_44)
     OR4:I3->O             4   0.479   0.779  M3/ADD_32/XLXI_8/XLXI_1/XLXI_15 (M3/ADD_32/XLXN_48)
     AND4:I0->O            1   0.479   0.681  M3/ADD_32/XLXI_10/XLXI_12 (M3/ADD_32/XLXI_10/XLXN_44)
     OR4:I3->O             1   0.479   0.681  M3/ADD_32/XLXI_10/XLXI_15 (M3/ADD_32/XLXN_60)
     OR2:I0->O             9   0.479   0.955  M3/ADD_32/XLXI_12 (M3/ADD_32/XLXN_62)
     AND2:I1->O            1   0.479   0.681  M3/ADD_32/XLXI_9/XLXI_1 (M3/ADD_32/XLXI_9/XLXN_1)
     OR2:I1->O             5   0.479   0.783  M3/ADD_32/XLXI_9/XLXI_2 (M3/ADD_32/XLXN_56)
     AND2:I1->O            1   0.479   0.681  M3/ADD_32/XLXI_1/XLXI_1/XLXI_1 (M3/ADD_32/XLXI_1/XLXI_1/XLXN_1)
     OR2:I1->O             2   0.479   0.745  M3/ADD_32/XLXI_1/XLXI_1/XLXI_2 (M3/ADD_32/XLXI_1/XLXN_5)
     XOR2:I0->O            2   0.479   0.745  M3/ADD_32/XLXI_1/XLXI_4/XLXI_2 (M3/Sum<21>)
     AND2:I0->O            1   0.479   0.681  M3/MUX1/XLXI_3/XLXI_2/XLXI_51 (M3/MUX1/XLXI_3/XLXI_2/XLXN_172)
     begin scope: 'M3/MUX1/XLXI_3/XLXI_2/XLXI_70'
     OR4:I1->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             9   0.479   0.955  I_36_94 (O_DUMMY)
     end scope: 'M3/MUX1/XLXI_3/XLXI_2/XLXI_70'
     begin scope: 'M6'
     AND2:I0->O            1   0.479   0.681  MUX1_DispData/MUX8182/XLXI_488 (MUX1_DispData/MUX8182/XLXN_1762)
     begin scope: 'MUX1_DispData/MUX8182/XLXI_512'
     OR4:I1->O             1   0.479   0.681  I_36_95 (S1)
     OR2:I1->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'MUX1_DispData/MUX8182/XLXI_512'
     end scope: 'M6'
     begin scope: 'M5'
     AND2:I0->O            1   0.479   0.681  M2/MUX8180/XLXI_491 (M2/MUX8180/XLXN_1794)
     begin scope: 'M2/MUX8180/XLXI_512'
     OR4:I2->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'M2/MUX8180/XLXI_512'
     BUF:I->O             11   0.479   0.972  M2/XLXI_135 (Hex<1>)
     INV:I->O              8   0.479   0.921  M1/XLXI_3 (M1/XLXN_62)
     AND4:I2->O            2   0.479   0.745  M1/XLXI_5 (M1/XLXN_119)
     OR4:I3->O             1   0.479   0.681  M1/XLXI_17 (M1/XLXN_208)
     OR2:I1->O             1   0.479   0.681  M1/XLXI_47 (SEGMENT<0>)
     end scope: 'M5'
     OBUF:I->O                 4.909          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     39.482ns (17.989ns logic, 21.492ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M1/button_out<0>'
  Total number of paths / destination ports: 1496 / 8
-------------------------------------------------------------------------
Offset:              22.262ns (Levels of Logic = 18)
  Source:            XLXI_11/d_state_0 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      M1/button_out<0> rising

  Data Path: XLXI_11/d_state_0 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             38   0.626   1.899  XLXI_11/d_state_0 (XLXI_11/d_state_0)
     LUT4:I0->O            1   0.479   0.000  XLXI_11/Mmux_Time_out61 (XLXI_11/Mmux_Time_out6)
     MUXF5:I1->O           1   0.314   0.681  XLXI_11/Mmux_Time_out6_f5 (Time_out<11>)
     begin scope: 'M6'
     AND2:I0->O            1   0.479   0.681  MUX1_DispData/MUX8181/XLXI_183 (MUX1_DispData/MUX8181/XLXN_1077)
     begin scope: 'MUX1_DispData/MUX8181/XLXI_372'
     OR4:I1->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'MUX1_DispData/MUX8181/XLXI_372'
     end scope: 'M6'
     begin scope: 'M5'
     AND2:I0->O            1   0.479   0.681  M2/MUX8180/XLXI_504 (M2/MUX8180/XLXN_1816)
     begin scope: 'M2/MUX8180/XLXI_514'
     OR4:I1->O             1   0.479   0.681  I_36_95 (S1)
     OR2:I1->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'M2/MUX8180/XLXI_514'
     BUF:I->O              8   0.479   0.921  M2/XLXI_137 (Hex<3>)
     INV:I->O             11   0.479   0.972  M1/XLXI_1 (M1/XLXN_14)
     AND4:I3->O            2   0.479   0.745  M1/XLXI_5 (M1/XLXN_119)
     OR4:I3->O             1   0.479   0.681  M1/XLXI_17 (M1/XLXN_208)
     OR2:I1->O             1   0.479   0.681  M1/XLXI_47 (SEGMENT<0>)
     end scope: 'M5'
     OBUF:I->O                 4.909          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     22.262ns (11.597ns logic, 10.665ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/m_1s/clk_1s'
  Total number of paths / destination ports: 437 / 8
-------------------------------------------------------------------------
Offset:              21.386ns (Levels of Logic = 18)
  Source:            XLXI_11/m_1min/six_ten_1 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      XLXI_11/m_1s/clk_1s rising

  Data Path: XLXI_11/m_1min/six_ten_1 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.626   1.023  XLXI_11/m_1min/six_ten_1 (XLXI_11/m_1min/six_ten_1)
     LUT4:I2->O            1   0.479   0.000  XLXI_11/Mmux_Time_out161 (XLXI_11/Mmux_Time_out16)
     MUXF5:I1->O           1   0.314   0.681  XLXI_11/Mmux_Time_out16_f5 (Time_out<1>)
     begin scope: 'M6'
     AND2:I0->O            1   0.479   0.681  MUX1_DispData/MUX8180/XLXI_158 (MUX1_DispData/MUX8180/XLXN_456)
     begin scope: 'MUX1_DispData/MUX8180/XLXI_370'
     OR4:I1->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'MUX1_DispData/MUX8180/XLXI_370'
     end scope: 'M6'
     begin scope: 'M5'
     AND2:I0->O            1   0.479   0.681  M2/MUX8180/XLXI_494 (M2/MUX8180/XLXN_1791)
     begin scope: 'M2/MUX8180/XLXI_512'
     OR4:I3->O             1   0.479   0.681  I_36_95 (S1)
     OR2:I1->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'M2/MUX8180/XLXI_512'
     BUF:I->O             11   0.479   0.972  M2/XLXI_135 (Hex<1>)
     INV:I->O              8   0.479   0.921  M1/XLXI_3 (M1/XLXN_62)
     AND4:I2->O            2   0.479   0.745  M1/XLXI_5 (M1/XLXN_119)
     OR4:I3->O             1   0.479   0.681  M1/XLXI_17 (M1/XLXN_208)
     OR2:I1->O             1   0.479   0.681  M1/XLXI_47 (SEGMENT<0>)
     end scope: 'M5'
     OBUF:I->O                 4.909          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     21.386ns (11.597ns logic, 9.789ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M1/button_out<3>1'
  Total number of paths / destination ports: 1588864 / 8
-------------------------------------------------------------------------
Offset:              41.964ns (Levels of Logic = 36)
  Source:            M11/R7/Q_2 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      M1/button_out<3>1 rising

  Data Path: M11/R7/Q_2 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.745  M11/R7/Q_2 (M11/R7/Q_2)
     AND2:I0->O            1   0.479   0.681  M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_24 (M11/MUX_REGB/XLXI_1/XLXI_2/XLXN_24)
     begin scope: 'M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_35'
     OR4:I0->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             4   0.479   0.949  I_36_94 (O_DUMMY)
     end scope: 'M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_35'
     LUT2:I1->O            2   0.479   0.745  M3/Mxor_Bo_Result<2>1 (M3/Bo<2>)
     XOR2:I0->O            8   0.479   0.921  M3/ADD_32/XLXI_8/XLXI_3/XLXI_1 (M3/ADD_32/XLXI_8/XLXN_14)
     AND4:I2->O            1   0.479   0.681  M3/ADD_32/XLXI_8/XLXI_1/XLXI_12 (M3/ADD_32/XLXI_8/XLXI_1/XLXN_44)
     OR4:I3->O             4   0.479   0.779  M3/ADD_32/XLXI_8/XLXI_1/XLXI_15 (M3/ADD_32/XLXN_48)
     AND4:I0->O            1   0.479   0.681  M3/ADD_32/XLXI_10/XLXI_12 (M3/ADD_32/XLXI_10/XLXN_44)
     OR4:I3->O             1   0.479   0.681  M3/ADD_32/XLXI_10/XLXI_15 (M3/ADD_32/XLXN_60)
     OR2:I0->O             9   0.479   0.955  M3/ADD_32/XLXI_12 (M3/ADD_32/XLXN_62)
     AND2:I1->O            1   0.479   0.681  M3/ADD_32/XLXI_9/XLXI_1 (M3/ADD_32/XLXI_9/XLXN_1)
     OR2:I1->O             5   0.479   0.783  M3/ADD_32/XLXI_9/XLXI_2 (M3/ADD_32/XLXN_56)
     AND2:I1->O            1   0.479   0.681  M3/ADD_32/XLXI_1/XLXI_1/XLXI_1 (M3/ADD_32/XLXI_1/XLXI_1/XLXN_1)
     OR2:I1->O             2   0.479   0.745  M3/ADD_32/XLXI_1/XLXI_1/XLXI_2 (M3/ADD_32/XLXI_1/XLXN_5)
     XOR2:I0->O            2   0.479   0.745  M3/ADD_32/XLXI_1/XLXI_4/XLXI_2 (M3/Sum<21>)
     AND2:I0->O            1   0.479   0.681  M3/MUX1/XLXI_3/XLXI_2/XLXI_51 (M3/MUX1/XLXI_3/XLXI_2/XLXN_172)
     begin scope: 'M3/MUX1/XLXI_3/XLXI_2/XLXI_70'
     OR4:I1->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             9   0.479   0.955  I_36_94 (O_DUMMY)
     end scope: 'M3/MUX1/XLXI_3/XLXI_2/XLXI_70'
     begin scope: 'M6'
     AND2:I0->O            1   0.479   0.681  MUX1_DispData/MUX8182/XLXI_488 (MUX1_DispData/MUX8182/XLXN_1762)
     begin scope: 'MUX1_DispData/MUX8182/XLXI_512'
     OR4:I1->O             1   0.479   0.681  I_36_95 (S1)
     OR2:I1->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'MUX1_DispData/MUX8182/XLXI_512'
     end scope: 'M6'
     begin scope: 'M5'
     AND2:I0->O            1   0.479   0.681  M2/MUX8180/XLXI_491 (M2/MUX8180/XLXN_1794)
     begin scope: 'M2/MUX8180/XLXI_512'
     OR4:I2->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'M2/MUX8180/XLXI_512'
     BUF:I->O             11   0.479   0.972  M2/XLXI_135 (Hex<1>)
     INV:I->O              8   0.479   0.921  M1/XLXI_3 (M1/XLXN_62)
     AND4:I2->O            2   0.479   0.745  M1/XLXI_5 (M1/XLXN_119)
     OR4:I3->O             1   0.479   0.681  M1/XLXI_17 (M1/XLXN_208)
     OR2:I1->O             1   0.479   0.681  M1/XLXI_47 (SEGMENT<0>)
     end scope: 'M5'
     OBUF:I->O                 4.909          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     41.964ns (19.426ns logic, 22.538ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M1/button_out<2>1'
  Total number of paths / destination ports: 4965872 / 8
-------------------------------------------------------------------------
Offset:              46.210ns (Levels of Logic = 40)
  Source:            M4/Bi_8 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      M1/button_out<2>1 rising

  Data Path: M4/Bi_8 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.626   1.143  Bi_8 (Bi<8>)
     end scope: 'M4'
     INV:I->O              2   0.479   0.745  M11/MUX_REGB/XLXI_1/XLXI_1/XLXI_1 (M11/MUX_REGB/XLXI_1/XLXI_1/XLXN_12)
     AND2:I1->O            2   0.479   0.745  M11/MUX_REGB/XLXI_1/XLXI_1/XLXI_5 (M11/MUX_REGB/XLXI_1/XLXI_1/XLXN_23)
     AND2:I1->O            8   0.479   0.921  M11/MUX_REGB/XLXI_1/XLXI_1/XLXI_13 (M11/MUX_REGB/XLXI_1/XLXN_12)
     AND2:I1->O            1   0.479   0.681  M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_15 (M11/MUX_REGB/XLXI_1/XLXI_2/XLXN_10)
     begin scope: 'M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_34'
     OR4:I1->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             4   0.479   0.949  I_36_94 (O_DUMMY)
     end scope: 'M11/MUX_REGB/XLXI_1/XLXI_2/XLXI_34'
     LUT2:I1->O            2   0.479   0.745  M3/Mxor_Bo_Result<1>1 (M3/Bo<1>)
     XOR2:I0->O            8   0.479   0.921  M3/ADD_32/XLXI_8/XLXI_4/XLXI_1 (M3/ADD_32/XLXI_8/XLXN_12)
     AND4:I1->O            1   0.479   0.681  M3/ADD_32/XLXI_8/XLXI_1/XLXI_12 (M3/ADD_32/XLXI_8/XLXI_1/XLXN_44)
     OR4:I3->O             4   0.479   0.779  M3/ADD_32/XLXI_8/XLXI_1/XLXI_15 (M3/ADD_32/XLXN_48)
     AND4:I0->O            1   0.479   0.681  M3/ADD_32/XLXI_10/XLXI_12 (M3/ADD_32/XLXI_10/XLXN_44)
     OR4:I3->O             1   0.479   0.681  M3/ADD_32/XLXI_10/XLXI_15 (M3/ADD_32/XLXN_60)
     OR2:I0->O             9   0.479   0.955  M3/ADD_32/XLXI_12 (M3/ADD_32/XLXN_62)
     AND2:I1->O            1   0.479   0.681  M3/ADD_32/XLXI_9/XLXI_1 (M3/ADD_32/XLXI_9/XLXN_1)
     OR2:I1->O             5   0.479   0.783  M3/ADD_32/XLXI_9/XLXI_2 (M3/ADD_32/XLXN_56)
     AND2:I1->O            1   0.479   0.681  M3/ADD_32/XLXI_1/XLXI_1/XLXI_1 (M3/ADD_32/XLXI_1/XLXI_1/XLXN_1)
     OR2:I1->O             2   0.479   0.745  M3/ADD_32/XLXI_1/XLXI_1/XLXI_2 (M3/ADD_32/XLXI_1/XLXN_5)
     XOR2:I0->O            2   0.479   0.745  M3/ADD_32/XLXI_1/XLXI_4/XLXI_2 (M3/Sum<21>)
     AND2:I0->O            1   0.479   0.681  M3/MUX1/XLXI_3/XLXI_2/XLXI_51 (M3/MUX1/XLXI_3/XLXI_2/XLXN_172)
     begin scope: 'M3/MUX1/XLXI_3/XLXI_2/XLXI_70'
     OR4:I1->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             9   0.479   0.955  I_36_94 (O_DUMMY)
     end scope: 'M3/MUX1/XLXI_3/XLXI_2/XLXI_70'
     begin scope: 'M6'
     AND2:I0->O            1   0.479   0.681  MUX1_DispData/MUX8182/XLXI_488 (MUX1_DispData/MUX8182/XLXN_1762)
     begin scope: 'MUX1_DispData/MUX8182/XLXI_512'
     OR4:I1->O             1   0.479   0.681  I_36_95 (S1)
     OR2:I1->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'MUX1_DispData/MUX8182/XLXI_512'
     end scope: 'M6'
     begin scope: 'M5'
     AND2:I0->O            1   0.479   0.681  M2/MUX8180/XLXI_491 (M2/MUX8180/XLXN_1794)
     begin scope: 'M2/MUX8180/XLXI_512'
     OR4:I2->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'M2/MUX8180/XLXI_512'
     BUF:I->O             11   0.479   0.972  M2/XLXI_135 (Hex<1>)
     INV:I->O              8   0.479   0.921  M1/XLXI_3 (M1/XLXN_62)
     AND4:I2->O            2   0.479   0.745  M1/XLXI_5 (M1/XLXN_119)
     OR4:I3->O             1   0.479   0.681  M1/XLXI_17 (M1/XLXN_208)
     OR2:I1->O             1   0.479   0.681  M1/XLXI_47 (SEGMENT<0>)
     end scope: 'M5'
     OBUF:I->O                 4.909          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     46.210ns (20.863ns logic, 25.347ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M8/clk_1s1'
  Total number of paths / destination ports: 696 / 12
-------------------------------------------------------------------------
Offset:              19.635ns (Levels of Logic = 16)
  Source:            M9_1/cnt_29 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      M8/clk_1s1 rising

  Data Path: M9_1/cnt_29 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   0.745  M9_1/cnt_29 (M9_1/cnt_29)
     begin scope: 'M6'
     AND2:I0->O            1   0.479   0.681  MUX1_DispData/MUX8183/XLXI_489 (MUX1_DispData/MUX8183/XLXN_1795)
     begin scope: 'MUX1_DispData/MUX8183/XLXI_512'
     OR4:I0->O             1   0.479   0.681  I_36_95 (S1)
     OR2:I1->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'MUX1_DispData/MUX8183/XLXI_512'
     end scope: 'M6'
     begin scope: 'M5'
     AND2:I0->O            1   0.479   0.681  M2/MUX8180/XLXI_493 (M2/MUX8180/XLXN_1798)
     begin scope: 'M2/MUX8180/XLXI_512'
     OR4:I0->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'M2/MUX8180/XLXI_512'
     BUF:I->O             11   0.479   0.972  M2/XLXI_135 (Hex<1>)
     INV:I->O              8   0.479   0.921  M1/XLXI_3 (M1/XLXN_62)
     AND4:I2->O            2   0.479   0.745  M1/XLXI_5 (M1/XLXN_119)
     OR4:I3->O             1   0.479   0.681  M1/XLXI_17 (M1/XLXN_208)
     OR2:I1->O             1   0.479   0.681  M1/XLXI_47 (SEGMENT<0>)
     end scope: 'M5'
     OBUF:I->O                 4.909          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     19.635ns (10.804ns logic, 8.831ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/m_1min/count_carry'
  Total number of paths / destination ports: 688 / 7
-------------------------------------------------------------------------
Offset:              21.497ns (Levels of Logic = 18)
  Source:            XLXI_11/m_1hour/six_ten_1 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      XLXI_11/m_1min/count_carry rising

  Data Path: XLXI_11/m_1hour/six_ten_1 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.626   1.134  XLXI_11/m_1hour/six_ten_1 (XLXI_11/m_1hour/six_ten_1)
     LUT4:I1->O            1   0.479   0.000  XLXI_11/Mmux_Time_out161 (XLXI_11/Mmux_Time_out16)
     MUXF5:I1->O           1   0.314   0.681  XLXI_11/Mmux_Time_out16_f5 (Time_out<1>)
     begin scope: 'M6'
     AND2:I0->O            1   0.479   0.681  MUX1_DispData/MUX8180/XLXI_158 (MUX1_DispData/MUX8180/XLXN_456)
     begin scope: 'MUX1_DispData/MUX8180/XLXI_370'
     OR4:I1->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'MUX1_DispData/MUX8180/XLXI_370'
     end scope: 'M6'
     begin scope: 'M5'
     AND2:I0->O            1   0.479   0.681  M2/MUX8180/XLXI_494 (M2/MUX8180/XLXN_1791)
     begin scope: 'M2/MUX8180/XLXI_512'
     OR4:I3->O             1   0.479   0.681  I_36_95 (S1)
     OR2:I1->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'M2/MUX8180/XLXI_512'
     BUF:I->O             11   0.479   0.972  M2/XLXI_135 (Hex<1>)
     INV:I->O              8   0.479   0.921  M1/XLXI_3 (M1/XLXN_62)
     AND4:I2->O            2   0.479   0.745  M1/XLXI_5 (M1/XLXN_119)
     OR4:I3->O             1   0.479   0.681  M1/XLXI_17 (M1/XLXN_208)
     OR2:I1->O             1   0.479   0.681  M1/XLXI_47 (SEGMENT<0>)
     end scope: 'M5'
     OBUF:I->O                 4.909          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     21.497ns (11.597ns logic, 9.900ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/m_1hour/count_carry'
  Total number of paths / destination ports: 344 / 7
-------------------------------------------------------------------------
Offset:              21.528ns (Levels of Logic = 18)
  Source:            XLXI_11/m_1day/hour_2 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      XLXI_11/m_1hour/count_carry rising

  Data Path: XLXI_11/m_1day/hour_2 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.626   1.164  XLXI_11/m_1day/hour_2 (XLXI_11/m_1day/hour_2)
     LUT4:I1->O            1   0.479   0.000  XLXI_11/Mmux_Time_out41 (XLXI_11/Mmux_Time_out4)
     MUXF5:I1->O           1   0.314   0.681  XLXI_11/Mmux_Time_out4_f5 (Time_out<10>)
     begin scope: 'M6'
     AND2:I0->O            1   0.479   0.681  MUX1_DispData/MUX8181/XLXI_174 (MUX1_DispData/MUX8181/XLXN_1055)
     begin scope: 'MUX1_DispData/MUX8181/XLXI_371'
     OR4:I1->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'MUX1_DispData/MUX8181/XLXI_371'
     end scope: 'M6'
     begin scope: 'M5'
     AND2:I0->O            1   0.479   0.681  M2/MUX8180/XLXI_497 (M2/MUX8180/XLXN_1801)
     begin scope: 'M2/MUX8180/XLXI_513'
     OR4:I1->O             1   0.479   0.681  I_36_95 (S1)
     OR2:I1->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'M2/MUX8180/XLXI_513'
     BUF:I->O             11   0.479   0.972  M2/XLXI_136 (Hex<2>)
     INV:I->O              8   0.479   0.921  M1/XLXI_2 (M1/XLXN_61)
     AND4:I1->O            2   0.479   0.745  M1/XLXI_5 (M1/XLXN_119)
     OR4:I3->O             1   0.479   0.681  M1/XLXI_17 (M1/XLXN_208)
     OR2:I1->O             1   0.479   0.681  M1/XLXI_47 (SEGMENT<0>)
     end scope: 'M5'
     OBUF:I->O                 4.909          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     21.528ns (11.597ns logic, 9.931ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/m_1ms/second_m'
  Total number of paths / destination ports: 258 / 7
-------------------------------------------------------------------------
Offset:              20.963ns (Levels of Logic = 17)
  Source:            XLXI_11/m_1s/mss_1 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      XLXI_11/m_1ms/second_m rising

  Data Path: XLXI_11/m_1s/mss_1 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.626   0.853  XLXI_11/m_1s/mss_1 (XLXI_11/m_1s/mss_1)
     MUXF5:S->O            1   0.540   0.681  XLXI_11/Mmux_Time_out16_f5 (Time_out<1>)
     begin scope: 'M6'
     AND2:I0->O            1   0.479   0.681  MUX1_DispData/MUX8180/XLXI_158 (MUX1_DispData/MUX8180/XLXN_456)
     begin scope: 'MUX1_DispData/MUX8180/XLXI_370'
     OR4:I1->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'MUX1_DispData/MUX8180/XLXI_370'
     end scope: 'M6'
     begin scope: 'M5'
     AND2:I0->O            1   0.479   0.681  M2/MUX8180/XLXI_494 (M2/MUX8180/XLXN_1791)
     begin scope: 'M2/MUX8180/XLXI_512'
     OR4:I3->O             1   0.479   0.681  I_36_95 (S1)
     OR2:I1->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'M2/MUX8180/XLXI_512'
     BUF:I->O             11   0.479   0.972  M2/XLXI_135 (Hex<1>)
     INV:I->O              8   0.479   0.921  M1/XLXI_3 (M1/XLXN_62)
     AND4:I2->O            2   0.479   0.745  M1/XLXI_5 (M1/XLXN_119)
     OR4:I3->O             1   0.479   0.681  M1/XLXI_17 (M1/XLXN_208)
     OR2:I1->O             1   0.479   0.681  M1/XLXI_47 (SEGMENT<0>)
     end scope: 'M5'
     OBUF:I->O                 4.909          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     20.963ns (11.344ns logic, 9.619ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 113 / 8
-------------------------------------------------------------------------
Delay:               18.805ns (Levels of Logic = 17)
  Source:            SW<6> (PAD)
  Destination:       SEGMENT<6> (PAD)

  Data Path: SW<6> to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  SW_6_IBUF (SW_6_IBUF)
     begin scope: 'M4'
     LUT4:I0->O            4   0.479   0.779  blink<3>1 (blink<3>)
     end scope: 'M4'
     begin scope: 'M6'
     AND2:I0->O            1   0.479   0.681  MUX2_Blink/XLXI_480 (MUX2_Blink/XLXN_1748)
     begin scope: 'MUX2_Blink/XLXI_511'
     OR4:I2->O             1   0.479   0.681  I_36_95 (S1)
     OR2:I1->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'MUX2_Blink/XLXI_511'
     end scope: 'M6'
     begin scope: 'M5'
     AND2:I0->O            1   0.479   0.681  M2/MUX8181/XLXI_506 (M2/MUX8181/XLXN_1824)
     begin scope: 'M2/MUX8181/XLXI_514'
     OR4:I3->O             1   0.479   0.681  I_36_112 (S0)
     OR2:I0->O             1   0.479   0.681  I_36_94 (O)
     end scope: 'M2/MUX8181/XLXI_514'
     BUF:I->O              1   0.479   0.681  M2/XLXI_51 (XLXN_382)
     AND2:I0->O            7   0.479   0.906  XLXI_44 (XLXN_385)
     OR2:I0->O             1   0.479   0.681  M1/XLXI_47 (SEGMENT<0>)
     end scope: 'M5'
     OBUF:I->O                 4.909          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     18.805ns (10.414ns logic, 8.391ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.99 secs
 
--> 

Total memory usage is 230580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  184 (   0 filtered)
Number of infos    :    5 (   0 filtered)

