# ğŸ“» Amnvolt V3S JFET Power Supply Noise Investigation and Mod

This document summarizes the investigation of the **AMNVOLT MiniATS V3S** power supply for the JFET (K51G) High-Z stage, comparing the original rail of the PCB with a new feed from the **SI4732 Pin 10**.

Mod from **[Peter Neufeldâ€™s modifications](https://peterneufeld.wordpress.com/2025/06/13/si4732a-minirx-modifications/)**.

---

## ğŸ”§ Mod Overview

- Original design powered the **JFET** from a noisy rail influenced by the OLED backlight PWM.  
- Initial trials included a **22 Î© series resistor** and **local decoupling (100 nF + 10 ÂµF)**.  
- Final configuration shown here uses **direct feed only (no resistor, no capacitors, as Peter suggests)**.  
- Comparisons were made with the **Screen ON** and **Screen OFF**.

---

## ğŸ“ DC Bias

- **SI4732 Pin 10:** 3.3207 V  
- With 22Î© in series (initial test): **3.2194 V** at JFET side â†’ ~101 mV drop (â‰ˆ4.6 mA current).  

*(The series resistor was later removed for final tests.)*

---

## ğŸ“Š Time-Domain Noise (Oscilloscope)

**Settings:** AC coupling, BW limit 20 MHz, probe Ã—10.

### Old Line (original rail)
- RMS â‰ˆ **18â€“20 mV**  
- Pkâ€“Pk â‰ˆ **70â€“80 mV**  
- Strong periodic disturbances (PWM-related).  

![Old line](../JFET_Power_Supply_Mod_Old/images/SDS00014.png)

---

### New Line (SI4732 pin 10)
- RMS â‰ˆ **3â€“4 mV**  
- Pkâ€“Pk â‰ˆ **16â€“30 mV**  
- Much quieter baseline.  

![New line](./images/SDS00030.png)

---

### Screen OFF
- Noise reduces further with backlight off.  
- Confirms display PWM as an additional noise source.  

![Old line screen off](./images/SDS00031.png)  
![New line screen off](./images/SDS00032.png)

---

## ğŸ“‰ FFT Analysis

**Settings:** FFT, Hanning window, span â‰ˆ 0â€“200 kHz.  

### Old Line
- Clear tones around **10â€“20 kHz** and harmonics.  
- Higher noise floor.  

![FFT old line](./images/SDS00029.png)

---

### New Line (SI4732 pin 10)
- Noise floor reduced by ~10â€“15 dB.  
- PWM peaks suppressed; screen OFF â†’ nearly flat spectrum.  

![FFT new line](./images/SDS00030.png)  
![FFT new line screen off](./images/SDS00032.png)

---

## ğŸ—‚ Archived (Previous) Measurements (with R/C filter)

Earlier experiments included a **22Î© series resistor** and **local decoupling (100nF + 10ÂµF) to conist a R/C filter**.  
Older results are archived for reference in [`../JFET_Power_Supply_Mod_Old/`](../JFET_Power_Supply_Mod_Old/).

Example:  

![With 22 Î© + caps](../JFET_Power_Supply_Mod_Old/images//SDS00015.png)

---

### ğŸ“‹ Comparative Results

| Case                     | RMS Noise (mV) | Peak-to-Peak (mV) | Notes                          |
|---------------------------|----------------|-------------------|--------------------------------|
| Old rail, Screen ON       | 18â€“20          | 70â€“80             | Strong PWM artifacts visible   |
| New rail (Pin10), Screen ON | 3â€“4            | 16â€“30             | Much quieter baseline          |
| Old rail, Screen OFF      | ~15â€“16         | ~60â€“70            | PWM source removed             |
| New rail (Pin10), Screen OFF | ~2â€“3          | 12â€“20             | Flattest trace, lowest noise   |

---

### ğŸ“ˆ FFT Comparison (0â€“200 kHz, Hanning)

| Case                           | 20 kHz peak (dBV) | 40 kHz (2nd) (dBV) | Noise floor @ 50â€“100 kHz (dBV) | Notes |
|--------------------------------|-------------------:|-------------------:|-------------------------------:|------|
| Old rail, Screen ON            | â‰ˆ â€“80 to â€“85      | â‰ˆ â€“88 to â€“95       | â‰ˆ â€“105 to â€“110                 | PWM fundamentals + richer harmonics |
| New rail (Pin10), Screen ON    | â‰ˆ â€“90 to â€“100     | â‰ˆ â€“100 to â€“110     | â‰ˆ â€“110 to â€“120                 | Lower peaks; smoother LF spectrum   |
| Old rail, Screen OFF           | â‰ˆ â€“95 to â€“100     | â‰ˆ â€“105 to â€“112     | â‰ˆ â€“108 to â€“115                 | PWM source removed; residual LF only |
| New rail (Pin10), Screen OFF   | â‰ˆ â€“100 to â€“110    | â‰ˆ â€“110 to â€“120     | â‰ˆ â€“115 to â€“125                 | Flattest spectrum; lowest floor     |

---

## âœ… Conclusion

- Powering the JFET from **SI4732 pin 10** significantly lowers supply noise at the High-Z input stage:  
  - **Old rail:** ~18â€“20 mV RMS  
  - **New rail (direct):** ~3â€“4 mV RMS  
- FFT confirms suppression of PWM harmonics from the OLED display.  
- Even without RC filtering, SI4732 pin 10 provides a **much cleaner supply**.
- Next step is to **reinstall RC filter** (22Î© registor and decoupling capacitors 100nF & 10Î¼F).  
  
---

## ğŸ” PCB View of the Mod

The following picture shows the **Amnvolt V3S PCB** with the applied modification.  
The JFET (K51G) no longer takes power from the original noisy rail (it's lifted up), but is instead connected directly to **SI4732 Pin 10** .  
This ensures the Hi-Z input stage receives a cleaner supply.

![V3S PCB with mod](./images/V3S_PCB.jpg)
*(The wire connecting ESP32 GPIO11 to pin10 (VOP) of NS4160 (speaker amplifier) is for future use of the hjberndt.de RTTY/CW decoding [firmware](http://www.hjberndt.de/dvb/pocketSI4735DualCoreDecoder.html))*

---

ğŸ“‚ All oscilloscope screenshots are in `./images` (final setup).  
Archived R/C filter tests are in `../JFET_Power_Supply_Mod_Old/`.
