<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
  <I name="HFENCE.GVMA" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,14-12,11-7,6-0" value="0110001000000001110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <asm format="HFENCE.GVMA"/>
  </I>
  <I name="HFENCE.VVMA" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,14-12,11-7,6-0" value="0010001000000001110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <asm format="HFENCE.VVMA"/>
  </I>
  <I name="HLV.B" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="0110000000001001110011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="HLV.B"/>
  </I>
  <I name="HLV.BU" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="0110000000011001110011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="HLV.BU"/>
  </I>
  <I name="HLV.D" isa="RISCV" group="General" extension="RV64">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="0110110000001001110011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="HLV.D"/>
  </I>
  <I name="HLV.H" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="0110010000001001110011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="HLV.H"/>
  </I>
  <I name="HLV.HU" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="0110010000011001110011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="HLV.HU"/>
  </I>
  <I name="HLV.W" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="0110100000001001110011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="HLV.W"/>
  </I>
  <I name="HLV.WU" isa="RISCV" group="General" extension="RV64">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="0110100000011001110011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="HLV.WU"/>
  </I>
  <I name="HLVX.HU" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="0110010000111001110011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="HLVX.HU"/>
  </I>
  <I name="HLVX.WU" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="0110100000111001110011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="HLVX.WU"/>
  </I>
  <I name="HSV.B" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,14-12,11-7,6-0" value="0110001100000001110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <asm format="HSV.B"/>
  </I>
  <I name="HSV.D" isa="RISCV" group="General" extension="RV64">
    <O name="const_bits" type="Constant" bits="31-25,14-12,11-7,6-0" value="0110111100000001110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <asm format="HSV.D"/>
  </I>
  <I name="HSV.H" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,14-12,11-7,6-0" value="0110011100000001110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <asm format="HSV.H"/>
  </I>
  <I name="HSV.W" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,14-12,11-7,6-0" value="0110101100000001110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <asm format="HSV.W"/>
  </I>
  <I name="MRET" isa="RISCV" class="RetInstruction" group="System" extension="RV64Priv">
    <O name="const_bits" type="Constant" bits="31-0" value="00110000001000000000000001110011"/>
    <O name="retoperand" type="Choices" choices="Ret choice" class="RetOperand"/>
    <asm format="MRET"/>
  </I>
  <I name="SFENCE.VMA" isa="RISCV" group="System" extension="RV64Priv">
    <O name="const_bits" type="Constant" bits="31-25,14-12,11-7,6-0" value="0001001000000001110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="SFENCE.VMA %s, %s" op1="rs2" op2="rs1"/>
  </I>
  <I name="SRET" isa="RISCV" class="RetInstruction" group="System" extension="RV64Priv">
    <O name="const_bits" type="Constant" bits="31-0" value="00010000001000000000000001110011"/>
    <O name="retoperand" type="Choices" choices="Ret choice" class="RetOperand"/>
    <asm format="SRET"/>
  </I>
  <I name="URET" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,24-20,19-15,14-12,11-7,6-0" value="00000000001000000000000001110011"/>
    <asm format="URET"/>
  </I>
  <I name="WFI" isa="RISCV" group="General">
    <O name="const_bits" type="Constant" bits="31-25,24-20,19-15,14-12,11-7,6-0" value="00010000010100000000000001110011"/>
    <asm format="WFI"/>
  </I>
</instruction_file>
