// Seed: 2898113241
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri1  id_3,
    output wor   id_4,
    output tri   id_5,
    input  tri1  id_6,
    output tri0  id_7
);
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri1 id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    inout supply0 id_8,
    output supply1 id_9,
    output uwire id_10,
    input wand id_11,
    input wor id_12,
    input tri0 id_13,
    output wand id_14,
    input wire id_15,
    input uwire id_16,
    input uwire id_17,
    input uwire id_18,
    input tri0 id_19,
    input wand id_20,
    output tri id_21
);
  tri0 id_23 = {1'b0{1}};
  module_0(
      id_20, id_11, id_3, id_6, id_3, id_14, id_13, id_14
  );
  assign id_21 = id_1 ? id_5 : 1;
endmodule
