digraph "CFG for '_Z11can_arrangeSt6vectorIiSaIiEE' function" {
	label="CFG for '_Z11can_arrangeSt6vectorIiSaIiEE' function";

	Node0x55fa311f1e80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%1:\l  %2 = getelementptr inbounds %\"class.std::vector\", %\"class.std::vector\"* %0,\l... i64 0, i32 0, i32 0, i32 0, i32 1\l  %3 = load i32*, i32** %2, align 8, !tbaa !3\l  %4 = getelementptr inbounds %\"class.std::vector\", %\"class.std::vector\"* %0,\l... i64 0, i32 0, i32 0, i32 0, i32 0\l  %5 = load i32*, i32** %4, align 8, !tbaa !8\l  %6 = ptrtoint i32* %3 to i64\l  %7 = ptrtoint i32* %5 to i64\l  %8 = sub i64 %6, %7\l  %9 = icmp eq i64 %8, 0\l  br i1 %9, label %13, label %10\l|{<s0>T|<s1>F}}"];
	Node0x55fa311f1e80:s0 -> Node0x55fa311f3330;
	Node0x55fa311f1e80:s1 -> Node0x55fa311f37c0;
	Node0x55fa311f37c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%10:\l10:                                               \l  %11 = ashr exact i64 %8, 2\l  %12 = call i64 @llvm.umax.i64(i64 %11, i64 1)\l  br label %15\l}"];
	Node0x55fa311f37c0 -> Node0x55fa311f3c30;
	Node0x55fa311f3330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%13:\l13:                                               \l  %14 = phi i32 [ -1, %1 ], [ %23, %15 ]\l  ret i32 %14\l}"];
	Node0x55fa311f3c30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%15:\l15:                                               \l  %16 = phi i64 [ 0, %10 ], [ %24, %15 ]\l  %17 = phi i32 [ -1, %10 ], [ %23, %15 ]\l  %18 = getelementptr inbounds i32, i32* %5, i64 %16\l  %19 = load i32, i32* %18, align 4, !tbaa !9\l  %20 = sext i32 %19 to i64\l  %21 = icmp slt i64 %16, %20\l  %22 = trunc i64 %16 to i32\l  %23 = select i1 %21, i32 %17, i32 %22\l  %24 = add nuw nsw i64 %16, 1\l  %25 = icmp eq i64 %24, %12\l  br i1 %25, label %13, label %15, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x55fa311f3c30:s0 -> Node0x55fa311f3330;
	Node0x55fa311f3c30:s1 -> Node0x55fa311f3c30;
}
