ARM GAS  /tmp/ccIUOTTa.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"esc_irq.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.EXTILine1_Config,"ax",%progbits
  18              		.align	1
  19              		.global	EXTILine1_Config
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	EXTILine1_Config:
  27              	.LFB123:
  28              		.file 1 "Lib/soes_hal_bsp/src/esc_irq.c"
   1:Lib/soes_hal_bsp/src/esc_irq.c **** #include "esc_irq.h"
   2:Lib/soes_hal_bsp/src/esc_irq.c **** #include <stdint.h>
   3:Lib/soes_hal_bsp/src/esc_irq.c **** #include "stm32f4xx_conf.h"
   4:Lib/soes_hal_bsp/src/esc_irq.c **** 
   5:Lib/soes_hal_bsp/src/esc_irq.c **** 
   6:Lib/soes_hal_bsp/src/esc_irq.c **** void EXTILine1_Config(void)
   7:Lib/soes_hal_bsp/src/esc_irq.c **** {
  29              		.loc 1 7 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 30B5     		push	{r4, r5, lr}
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 87B0     		sub	sp, sp, #28
  39              		.cfi_def_cfa_offset 40
   8:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitTypeDef   EXTI_InitStructure;
  40              		.loc 1 8 5 view .LVU1
   9:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitTypeDef   GPIO_InitStructure;
  41              		.loc 1 9 5 view .LVU2
  10:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitTypeDef   NVIC_InitStructure;
  42              		.loc 1 10 5 view .LVU3
  11:Lib/soes_hal_bsp/src/esc_irq.c **** 
  12:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable GPIOA clock */
  13:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
  43              		.loc 1 13 5 view .LVU4
  44 0004 0121     		movs	r1, #1
  45 0006 0846     		mov	r0, r1
ARM GAS  /tmp/ccIUOTTa.s 			page 2


  46 0008 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
  47              	.LVL0:
  14:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable SYSCFG clock */
  15:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
  48              		.loc 1 15 5 view .LVU5
  49 000c 0121     		movs	r1, #1
  50 000e 4FF48040 		mov	r0, #16384
  51 0012 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  52              	.LVL1:
  16:Lib/soes_hal_bsp/src/esc_irq.c **** 
  17:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure PA1 pin as input floating */
  18:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
  53              		.loc 1 18 5 view .LVU6
  54              		.loc 1 18 34 is_stmt 0 view .LVU7
  55 0016 0024     		movs	r4, #0
  56 0018 8DF80C40 		strb	r4, [sp, #12]
  19:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
  57              		.loc 1 19 5 is_stmt 1 view .LVU8
  58              		.loc 1 19 34 is_stmt 0 view .LVU9
  59 001c 8DF80F40 		strb	r4, [sp, #15]
  20:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
  60              		.loc 1 20 5 is_stmt 1 view .LVU10
  61              		.loc 1 20 33 is_stmt 0 view .LVU11
  62 0020 0225     		movs	r5, #2
  63 0022 0295     		str	r5, [sp, #8]
  21:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_Init(GPIOA, &GPIO_InitStructure);
  64              		.loc 1 21 5 is_stmt 1 view .LVU12
  65 0024 02A9     		add	r1, sp, #8
  66 0026 1148     		ldr	r0, .L3
  67 0028 FFF7FEFF 		bl	GPIO_Init
  68              	.LVL2:
  22:Lib/soes_hal_bsp/src/esc_irq.c **** 
  23:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Connect EXTI Line1 to PA1 pin */
  24:Lib/soes_hal_bsp/src/esc_irq.c ****     SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource1);
  69              		.loc 1 24 5 view .LVU13
  70 002c 0121     		movs	r1, #1
  71 002e 2046     		mov	r0, r4
  72 0030 FFF7FEFF 		bl	SYSCFG_EXTILineConfig
  73              	.LVL3:
  25:Lib/soes_hal_bsp/src/esc_irq.c **** 
  26:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure EXTI Line1 */
  27:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Line = EXTI_Line1;
  74              		.loc 1 27 5 view .LVU14
  75              		.loc 1 27 34 is_stmt 0 view .LVU15
  76 0034 0495     		str	r5, [sp, #16]
  28:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
  77              		.loc 1 28 5 is_stmt 1 view .LVU16
  78              		.loc 1 28 34 is_stmt 0 view .LVU17
  79 0036 8DF81440 		strb	r4, [sp, #20]
  29:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;  
  80              		.loc 1 29 5 is_stmt 1 view .LVU18
  81              		.loc 1 29 37 is_stmt 0 view .LVU19
  82 003a 0C23     		movs	r3, #12
  83 003c 8DF81530 		strb	r3, [sp, #21]
  30:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_LineCmd = ENABLE;
  84              		.loc 1 30 5 is_stmt 1 view .LVU20
  85              		.loc 1 30 37 is_stmt 0 view .LVU21
ARM GAS  /tmp/ccIUOTTa.s 			page 3


  86 0040 0124     		movs	r4, #1
  87 0042 8DF81640 		strb	r4, [sp, #22]
  31:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_Init(&EXTI_InitStructure);
  88              		.loc 1 31 5 is_stmt 1 view .LVU22
  89 0046 04A8     		add	r0, sp, #16
  90 0048 FFF7FEFF 		bl	EXTI_Init
  91              	.LVL4:
  32:Lib/soes_hal_bsp/src/esc_irq.c **** 
  33:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable and set EXTI Line1 Interrupt to the lowest priority */
  34:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannel = EXTI1_IRQn;
  92              		.loc 1 34 5 view .LVU23
  93              		.loc 1 34 40 is_stmt 0 view .LVU24
  94 004c 0723     		movs	r3, #7
  95 004e 8DF80430 		strb	r3, [sp, #4]
  35:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
  96              		.loc 1 35 5 is_stmt 1 view .LVU25
  97              		.loc 1 35 58 is_stmt 0 view .LVU26
  98 0052 0F23     		movs	r3, #15
  99 0054 8DF80530 		strb	r3, [sp, #5]
  36:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 100              		.loc 1 36 5 is_stmt 1 view .LVU27
 101              		.loc 1 36 51 is_stmt 0 view .LVU28
 102 0058 8DF80630 		strb	r3, [sp, #6]
  37:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 103              		.loc 1 37 5 is_stmt 1 view .LVU29
 104              		.loc 1 37 43 is_stmt 0 view .LVU30
 105 005c 8DF80740 		strb	r4, [sp, #7]
  38:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_Init(&NVIC_InitStructure);
 106              		.loc 1 38 5 is_stmt 1 view .LVU31
 107 0060 01A8     		add	r0, sp, #4
 108 0062 FFF7FEFF 		bl	NVIC_Init
 109              	.LVL5:
  39:Lib/soes_hal_bsp/src/esc_irq.c **** }
 110              		.loc 1 39 1 is_stmt 0 view .LVU32
 111 0066 07B0     		add	sp, sp, #28
 112              		.cfi_def_cfa_offset 12
 113              		@ sp needed
 114 0068 30BD     		pop	{r4, r5, pc}
 115              	.L4:
 116 006a 00BF     		.align	2
 117              	.L3:
 118 006c 00000240 		.word	1073872896
 119              		.cfi_endproc
 120              	.LFE123:
 122              		.section	.text.EXTILine1_Disable,"ax",%progbits
 123              		.align	1
 124              		.global	EXTILine1_Disable
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 128              		.fpu fpv4-sp-d16
 130              	EXTILine1_Disable:
 131              	.LFB124:
  40:Lib/soes_hal_bsp/src/esc_irq.c **** 
  41:Lib/soes_hal_bsp/src/esc_irq.c **** void EXTILine1_Disable(void)
  42:Lib/soes_hal_bsp/src/esc_irq.c **** {
 132              		.loc 1 42 1 is_stmt 1 view -0
ARM GAS  /tmp/ccIUOTTa.s 			page 4


 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 16
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136 0000 10B5     		push	{r4, lr}
 137              		.cfi_def_cfa_offset 8
 138              		.cfi_offset 4, -8
 139              		.cfi_offset 14, -4
 140 0002 84B0     		sub	sp, sp, #16
 141              		.cfi_def_cfa_offset 24
  43:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitTypeDef   EXTI_InitStructure;
 142              		.loc 1 43 5 view .LVU34
  44:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitTypeDef   NVIC_InitStructure;
 143              		.loc 1 44 5 view .LVU35
  45:Lib/soes_hal_bsp/src/esc_irq.c **** 
  46:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable SYSCFG clock */
  47:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 144              		.loc 1 47 5 view .LVU36
 145 0004 0121     		movs	r1, #1
 146 0006 4FF48040 		mov	r0, #16384
 147 000a FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 148              	.LVL6:
  48:Lib/soes_hal_bsp/src/esc_irq.c **** 
  49:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure EXTI Line1 */
  50:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Line = EXTI_Line1;
 149              		.loc 1 50 5 view .LVU37
 150              		.loc 1 50 34 is_stmt 0 view .LVU38
 151 000e 0223     		movs	r3, #2
 152 0010 0293     		str	r3, [sp, #8]
  51:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 153              		.loc 1 51 5 is_stmt 1 view .LVU39
 154              		.loc 1 51 34 is_stmt 0 view .LVU40
 155 0012 0024     		movs	r4, #0
 156 0014 8DF80C40 		strb	r4, [sp, #12]
  52:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;  
 157              		.loc 1 52 5 is_stmt 1 view .LVU41
 158              		.loc 1 52 37 is_stmt 0 view .LVU42
 159 0018 0C23     		movs	r3, #12
 160 001a 8DF80D30 		strb	r3, [sp, #13]
  53:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_LineCmd = DISABLE;
 161              		.loc 1 53 5 is_stmt 1 view .LVU43
 162              		.loc 1 53 37 is_stmt 0 view .LVU44
 163 001e 8DF80E40 		strb	r4, [sp, #14]
  54:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_Init(&EXTI_InitStructure);
 164              		.loc 1 54 5 is_stmt 1 view .LVU45
 165 0022 02A8     		add	r0, sp, #8
 166 0024 FFF7FEFF 		bl	EXTI_Init
 167              	.LVL7:
  55:Lib/soes_hal_bsp/src/esc_irq.c **** 
  56:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable and set EXTI Line1 Interrupt to the lowest priority */
  57:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannel = EXTI1_IRQn;
 168              		.loc 1 57 5 view .LVU46
 169              		.loc 1 57 40 is_stmt 0 view .LVU47
 170 0028 0723     		movs	r3, #7
 171 002a 8DF80430 		strb	r3, [sp, #4]
  58:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 172              		.loc 1 58 5 is_stmt 1 view .LVU48
 173              		.loc 1 58 58 is_stmt 0 view .LVU49
ARM GAS  /tmp/ccIUOTTa.s 			page 5


 174 002e 0F23     		movs	r3, #15
 175 0030 8DF80530 		strb	r3, [sp, #5]
  59:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 176              		.loc 1 59 5 is_stmt 1 view .LVU50
 177              		.loc 1 59 51 is_stmt 0 view .LVU51
 178 0034 8DF80630 		strb	r3, [sp, #6]
  60:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
 179              		.loc 1 60 5 is_stmt 1 view .LVU52
 180              		.loc 1 60 43 is_stmt 0 view .LVU53
 181 0038 8DF80740 		strb	r4, [sp, #7]
  61:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_Init(&NVIC_InitStructure);
 182              		.loc 1 61 5 is_stmt 1 view .LVU54
 183 003c 01A8     		add	r0, sp, #4
 184 003e FFF7FEFF 		bl	NVIC_Init
 185              	.LVL8:
  62:Lib/soes_hal_bsp/src/esc_irq.c **** }
 186              		.loc 1 62 1 is_stmt 0 view .LVU55
 187 0042 04B0     		add	sp, sp, #16
 188              		.cfi_def_cfa_offset 8
 189              		@ sp needed
 190 0044 10BD     		pop	{r4, pc}
 191              		.cfi_endproc
 192              	.LFE124:
 194              		.section	.text.EXTILine3_Config,"ax",%progbits
 195              		.align	1
 196              		.global	EXTILine3_Config
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu fpv4-sp-d16
 202              	EXTILine3_Config:
 203              	.LFB125:
  63:Lib/soes_hal_bsp/src/esc_irq.c **** 
  64:Lib/soes_hal_bsp/src/esc_irq.c **** void EXTILine3_Config(void)
  65:Lib/soes_hal_bsp/src/esc_irq.c **** {
 204              		.loc 1 65 1 is_stmt 1 view -0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 24
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208 0000 30B5     		push	{r4, r5, lr}
 209              		.cfi_def_cfa_offset 12
 210              		.cfi_offset 4, -12
 211              		.cfi_offset 5, -8
 212              		.cfi_offset 14, -4
 213 0002 87B0     		sub	sp, sp, #28
 214              		.cfi_def_cfa_offset 40
  66:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitTypeDef   EXTI_InitStructure;
 215              		.loc 1 66 5 view .LVU57
  67:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitTypeDef   GPIO_InitStructure;
 216              		.loc 1 67 5 view .LVU58
  68:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitTypeDef   NVIC_InitStructure;
 217              		.loc 1 68 5 view .LVU59
  69:Lib/soes_hal_bsp/src/esc_irq.c **** 
  70:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable GPIOA clock */
  71:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 218              		.loc 1 71 5 view .LVU60
 219 0004 0121     		movs	r1, #1
ARM GAS  /tmp/ccIUOTTa.s 			page 6


 220 0006 0846     		mov	r0, r1
 221 0008 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 222              	.LVL9:
  72:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable SYSCFG clock */
  73:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 223              		.loc 1 73 5 view .LVU61
 224 000c 0121     		movs	r1, #1
 225 000e 4FF48040 		mov	r0, #16384
 226 0012 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 227              	.LVL10:
  74:Lib/soes_hal_bsp/src/esc_irq.c **** 
  75:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure PA3 pin as input floating */
  76:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 228              		.loc 1 76 5 view .LVU62
 229              		.loc 1 76 34 is_stmt 0 view .LVU63
 230 0016 0024     		movs	r4, #0
 231 0018 8DF80C40 		strb	r4, [sp, #12]
  77:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 232              		.loc 1 77 5 is_stmt 1 view .LVU64
 233              		.loc 1 77 34 is_stmt 0 view .LVU65
 234 001c 8DF80F40 		strb	r4, [sp, #15]
  78:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 235              		.loc 1 78 5 is_stmt 1 view .LVU66
 236              		.loc 1 78 33 is_stmt 0 view .LVU67
 237 0020 0825     		movs	r5, #8
 238 0022 0295     		str	r5, [sp, #8]
  79:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_Init(GPIOA, &GPIO_InitStructure);
 239              		.loc 1 79 5 is_stmt 1 view .LVU68
 240 0024 0DEB0501 		add	r1, sp, r5
 241 0028 1048     		ldr	r0, .L9
 242 002a FFF7FEFF 		bl	GPIO_Init
 243              	.LVL11:
  80:Lib/soes_hal_bsp/src/esc_irq.c **** 
  81:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Connect EXTI Line3 to PA3 pin */
  82:Lib/soes_hal_bsp/src/esc_irq.c ****     SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource3);
 244              		.loc 1 82 5 view .LVU69
 245 002e 0321     		movs	r1, #3
 246 0030 2046     		mov	r0, r4
 247 0032 FFF7FEFF 		bl	SYSCFG_EXTILineConfig
 248              	.LVL12:
  83:Lib/soes_hal_bsp/src/esc_irq.c **** 
  84:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure EXTI Line3 */
  85:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Line = EXTI_Line3;
 249              		.loc 1 85 5 view .LVU70
 250              		.loc 1 85 34 is_stmt 0 view .LVU71
 251 0036 0495     		str	r5, [sp, #16]
  86:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 252              		.loc 1 86 5 is_stmt 1 view .LVU72
 253              		.loc 1 86 34 is_stmt 0 view .LVU73
 254 0038 8DF81440 		strb	r4, [sp, #20]
  87:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;  
 255              		.loc 1 87 5 is_stmt 1 view .LVU74
 256              		.loc 1 87 37 is_stmt 0 view .LVU75
 257 003c 0C23     		movs	r3, #12
 258 003e 8DF81530 		strb	r3, [sp, #21]
  88:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 259              		.loc 1 88 5 is_stmt 1 view .LVU76
ARM GAS  /tmp/ccIUOTTa.s 			page 7


 260              		.loc 1 88 37 is_stmt 0 view .LVU77
 261 0042 0124     		movs	r4, #1
 262 0044 8DF81640 		strb	r4, [sp, #22]
  89:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_Init(&EXTI_InitStructure);
 263              		.loc 1 89 5 is_stmt 1 view .LVU78
 264 0048 04A8     		add	r0, sp, #16
 265 004a FFF7FEFF 		bl	EXTI_Init
 266              	.LVL13:
  90:Lib/soes_hal_bsp/src/esc_irq.c **** 
  91:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable and set EXTI Line3 Interrupt to the lowest priority */
  92:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannel = EXTI3_IRQn;
 267              		.loc 1 92 5 view .LVU79
 268              		.loc 1 92 40 is_stmt 0 view .LVU80
 269 004e 0923     		movs	r3, #9
 270 0050 8DF80430 		strb	r3, [sp, #4]
  93:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 271              		.loc 1 93 5 is_stmt 1 view .LVU81
 272              		.loc 1 93 58 is_stmt 0 view .LVU82
 273 0054 0F23     		movs	r3, #15
 274 0056 8DF80530 		strb	r3, [sp, #5]
  94:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 275              		.loc 1 94 5 is_stmt 1 view .LVU83
 276              		.loc 1 94 51 is_stmt 0 view .LVU84
 277 005a 8DF80630 		strb	r3, [sp, #6]
  95:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 278              		.loc 1 95 5 is_stmt 1 view .LVU85
 279              		.loc 1 95 43 is_stmt 0 view .LVU86
 280 005e 8DF80740 		strb	r4, [sp, #7]
  96:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_Init(&NVIC_InitStructure);
 281              		.loc 1 96 5 is_stmt 1 view .LVU87
 282 0062 01A8     		add	r0, sp, #4
 283 0064 FFF7FEFF 		bl	NVIC_Init
 284              	.LVL14:
  97:Lib/soes_hal_bsp/src/esc_irq.c **** }
 285              		.loc 1 97 1 is_stmt 0 view .LVU88
 286 0068 07B0     		add	sp, sp, #28
 287              		.cfi_def_cfa_offset 12
 288              		@ sp needed
 289 006a 30BD     		pop	{r4, r5, pc}
 290              	.L10:
 291              		.align	2
 292              	.L9:
 293 006c 00000240 		.word	1073872896
 294              		.cfi_endproc
 295              	.LFE125:
 297              		.section	.text.EXTILine3_Disable,"ax",%progbits
 298              		.align	1
 299              		.global	EXTILine3_Disable
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 303              		.fpu fpv4-sp-d16
 305              	EXTILine3_Disable:
 306              	.LFB126:
  98:Lib/soes_hal_bsp/src/esc_irq.c **** 
  99:Lib/soes_hal_bsp/src/esc_irq.c **** void EXTILine3_Disable(void)
 100:Lib/soes_hal_bsp/src/esc_irq.c **** {
ARM GAS  /tmp/ccIUOTTa.s 			page 8


 307              		.loc 1 100 1 is_stmt 1 view -0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 16
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 311 0000 10B5     		push	{r4, lr}
 312              		.cfi_def_cfa_offset 8
 313              		.cfi_offset 4, -8
 314              		.cfi_offset 14, -4
 315 0002 84B0     		sub	sp, sp, #16
 316              		.cfi_def_cfa_offset 24
 101:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitTypeDef   EXTI_InitStructure;
 317              		.loc 1 101 5 view .LVU90
 102:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitTypeDef   NVIC_InitStructure;
 318              		.loc 1 102 5 view .LVU91
 103:Lib/soes_hal_bsp/src/esc_irq.c **** 
 104:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable SYSCFG clock */
 105:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 319              		.loc 1 105 5 view .LVU92
 320 0004 0121     		movs	r1, #1
 321 0006 4FF48040 		mov	r0, #16384
 322 000a FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 323              	.LVL15:
 106:Lib/soes_hal_bsp/src/esc_irq.c **** 
 107:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure EXTI Line3 */
 108:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Line = EXTI_Line3;
 324              		.loc 1 108 5 view .LVU93
 325              		.loc 1 108 34 is_stmt 0 view .LVU94
 326 000e 0823     		movs	r3, #8
 327 0010 0293     		str	r3, [sp, #8]
 109:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 328              		.loc 1 109 5 is_stmt 1 view .LVU95
 329              		.loc 1 109 34 is_stmt 0 view .LVU96
 330 0012 0024     		movs	r4, #0
 331 0014 8DF80C40 		strb	r4, [sp, #12]
 110:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;  
 332              		.loc 1 110 5 is_stmt 1 view .LVU97
 333              		.loc 1 110 37 is_stmt 0 view .LVU98
 334 0018 0C23     		movs	r3, #12
 335 001a 8DF80D30 		strb	r3, [sp, #13]
 111:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_LineCmd = DISABLE;
 336              		.loc 1 111 5 is_stmt 1 view .LVU99
 337              		.loc 1 111 37 is_stmt 0 view .LVU100
 338 001e 8DF80E40 		strb	r4, [sp, #14]
 112:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_Init(&EXTI_InitStructure);
 339              		.loc 1 112 5 is_stmt 1 view .LVU101
 340 0022 02A8     		add	r0, sp, #8
 341 0024 FFF7FEFF 		bl	EXTI_Init
 342              	.LVL16:
 113:Lib/soes_hal_bsp/src/esc_irq.c **** 
 114:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable and set EXTI Line3 Interrupt to the lowest priority */
 115:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannel = EXTI3_IRQn;
 343              		.loc 1 115 5 view .LVU102
 344              		.loc 1 115 40 is_stmt 0 view .LVU103
 345 0028 0923     		movs	r3, #9
 346 002a 8DF80430 		strb	r3, [sp, #4]
 116:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 347              		.loc 1 116 5 is_stmt 1 view .LVU104
ARM GAS  /tmp/ccIUOTTa.s 			page 9


 348              		.loc 1 116 58 is_stmt 0 view .LVU105
 349 002e 0F23     		movs	r3, #15
 350 0030 8DF80530 		strb	r3, [sp, #5]
 117:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 351              		.loc 1 117 5 is_stmt 1 view .LVU106
 352              		.loc 1 117 51 is_stmt 0 view .LVU107
 353 0034 8DF80630 		strb	r3, [sp, #6]
 118:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
 354              		.loc 1 118 5 is_stmt 1 view .LVU108
 355              		.loc 1 118 43 is_stmt 0 view .LVU109
 356 0038 8DF80740 		strb	r4, [sp, #7]
 119:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_Init(&NVIC_InitStructure);
 357              		.loc 1 119 5 is_stmt 1 view .LVU110
 358 003c 01A8     		add	r0, sp, #4
 359 003e FFF7FEFF 		bl	NVIC_Init
 360              	.LVL17:
 120:Lib/soes_hal_bsp/src/esc_irq.c **** }
 361              		.loc 1 120 1 is_stmt 0 view .LVU111
 362 0042 04B0     		add	sp, sp, #16
 363              		.cfi_def_cfa_offset 8
 364              		@ sp needed
 365 0044 10BD     		pop	{r4, pc}
 366              		.cfi_endproc
 367              	.LFE126:
 369              		.text
 370              	.Letext0:
 371              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 372              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 373              		.file 4 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h"
 374              		.file 5 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h"
 375              		.file 6 "Drivers/STM32F4xx_StdPeriph_Driver/inc/misc.h"
 376              		.file 7 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h"
 377              		.file 8 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h"
ARM GAS  /tmp/ccIUOTTa.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 esc_irq.c
     /tmp/ccIUOTTa.s:18     .text.EXTILine1_Config:0000000000000000 $t
     /tmp/ccIUOTTa.s:26     .text.EXTILine1_Config:0000000000000000 EXTILine1_Config
     /tmp/ccIUOTTa.s:118    .text.EXTILine1_Config:000000000000006c $d
     /tmp/ccIUOTTa.s:123    .text.EXTILine1_Disable:0000000000000000 $t
     /tmp/ccIUOTTa.s:130    .text.EXTILine1_Disable:0000000000000000 EXTILine1_Disable
     /tmp/ccIUOTTa.s:195    .text.EXTILine3_Config:0000000000000000 $t
     /tmp/ccIUOTTa.s:202    .text.EXTILine3_Config:0000000000000000 EXTILine3_Config
     /tmp/ccIUOTTa.s:293    .text.EXTILine3_Config:000000000000006c $d
     /tmp/ccIUOTTa.s:298    .text.EXTILine3_Disable:0000000000000000 $t
     /tmp/ccIUOTTa.s:305    .text.EXTILine3_Disable:0000000000000000 EXTILine3_Disable

UNDEFINED SYMBOLS
RCC_AHB1PeriphClockCmd
RCC_APB2PeriphClockCmd
GPIO_Init
SYSCFG_EXTILineConfig
EXTI_Init
NVIC_Init
