Index,KernelName,gpu-id,grd,wgr,lds,scr,arch_vgpr,accum_vgpr,sgpr,wave_size,SQ_CYCLES,SQ_BUSY_CYCLES,SQ_BUSY_CU_CYCLES,SQ_WAVES,SQ_WAVE_CYCLES,SQC_TC_INST_REQ,SQC_TC_DATA_READ_REQ,SQC_TC_DATA_WRITE_REQ,GRBM_COUNT,GRBM_GUI_ACTIVE,TCP_GATE_EN1_sum,TCP_GATE_EN2_sum,TCP_TD_TCP_STALL_CYCLES_sum,TCP_TCR_TCP_STALL_CYCLES_sum,TA_TA_BUSY_sum,TA_BUFFER_WAVEFRONTS_sum,TD_TD_BUSY_sum,TD_TC_STALL_sum,SPI_CSN_WINDOW_VALID,SPI_CSN_BUSY,CPC_CPC_STAT_BUSY,CPC_CPC_STAT_IDLE,CPF_CPF_STAT_BUSY,CPF_CPF_STAT_STALL,TCC_CYCLE_sum,TCC_BUSY_sum,TCC_PROBE_sum,TCC_PROBE_ALL_sum,wave_size_1,SQC_TC_DATA_ATOMIC_REQ,SQC_TC_STALL,SQC_TC_REQ,SQC_DCACHE_REQ_READ_16,SQC_ICACHE_REQ,SQC_ICACHE_HITS,SQC_ICACHE_MISSES,SQC_ICACHE_MISSES_DUPLICATE,GRBM_SPI_BUSY,TCP_READ_TAGCONFLICT_STALL_CYCLES_sum,TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum,TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum,TCP_TA_TCP_STATE_READ_sum,TA_BUFFER_READ_WAVEFRONTS_sum,TA_BUFFER_WRITE_WAVEFRONTS_sum,TD_SPI_STALL_sum,TD_LOAD_WAVEFRONT_sum,SPI_CSN_NUM_THREADGROUPS,SPI_CSN_WAVE,CPC_CPC_TCIU_BUSY,CPC_CPC_TCIU_IDLE,CPF_CPF_TCIU_BUSY,CPF_CPF_TCIU_STALL,TCC_NC_REQ_sum,TCC_UC_REQ_sum,TCC_CC_REQ_sum,TCC_RW_REQ_sum,wave_size_2,SQC_DCACHE_INPUT_VALID_READYB,SQC_DCACHE_ATOMIC,SQC_DCACHE_REQ_READ_8,SQC_DCACHE_REQ,SQC_DCACHE_HITS,SQC_DCACHE_MISSES,SQC_DCACHE_MISSES_DUPLICATE,SQC_DCACHE_REQ_READ_1,TCP_VOLATILE_sum,TCP_TOTAL_ACCESSES_sum,TCP_TOTAL_READ_sum,TCP_TOTAL_WRITE_sum,TA_BUFFER_ATOMIC_WAVEFRONTS_sum,TA_BUFFER_TOTAL_CYCLES_sum,TD_ATOMIC_WAVEFRONT_sum,TD_STORE_WAVEFRONT_sum,SPI_RA_REQ_NO_ALLOC,SPI_RA_REQ_NO_ALLOC_CSN,CPC_CPC_STAT_STALL,CPC_UTCL1_STALL_ON_TRANSLATION,CPF_CPF_STAT_IDLE,CPF_CPF_TCIU_IDLE,TCC_REQ_sum,TCC_STREAMING_REQ_sum,TCC_HIT_sum,TCC_MISS_sum,wave_size_3,SQC_DCACHE_REQ_READ_2,SQC_DCACHE_REQ_READ_4,SQ_INSTS_VALU_CVT,SQ_INSTS_VMEM_WR,SQ_INSTS_VMEM_RD,SQ_INSTS_VMEM,SQ_INSTS_SALU,SQ_INSTS_VSKIPPED,TCP_TOTAL_ATOMIC_WITH_RET_sum,TCP_TOTAL_ATOMIC_WITHOUT_RET_sum,TCP_TOTAL_WRITEBACK_INVALIDATES_sum,TCP_TOTAL_CACHE_ACCESSES_sum,TA_BUFFER_COALESCED_READ_CYCLES_sum,TA_BUFFER_COALESCED_WRITE_CYCLES_sum,TD_COALESCABLE_WAVEFRONT_sum,SPI_RA_RES_STALL_CSN,SPI_RA_TMP_STALL_CSN,CPC_CPC_UTCL2IU_BUSY,CPC_CPC_UTCL2IU_IDLE,CPF_CMP_UTCL1_STALL_ON_TRANSLATION,TCC_READ_sum,TCC_WRITE_sum,TCC_ATOMIC_sum,TCC_WRITEBACK_sum,wave_size_4,SQ_INSTS,SQ_INSTS_VALU,SQ_INSTS_VALU_ADD_F16,SQ_INSTS_VALU_MUL_F16,SQ_INSTS_VALU_FMA_F16,SQ_INSTS_VALU_TRANS_F16,SQ_INSTS_VALU_ADD_F32,SQ_INSTS_VALU_MUL_F32,TCP_UTCL1_TRANSLATION_MISS_sum,TCP_UTCL1_TRANSLATION_HIT_sum,TCP_UTCL1_PERMISSION_MISS_sum,TCP_UTCL1_REQUEST_sum,TA_ADDR_STALLED_BY_TC_CYCLES_sum,TA_TOTAL_WAVEFRONTS_sum,SPI_RA_WAVE_SIMD_FULL_CSN,SPI_RA_VGPR_SIMD_FULL_CSN,CPC_CPC_UTCL2IU_STALL,CPC_ME1_BUSY_FOR_PACKET_DECODE,TCC_EA_WRREQ_sum,TCC_EA_WRREQ_64B_sum,TCC_EA_WR_UNCACHED_32B_sum,TCC_EA_WRREQ_STALL_sum,wave_size_5,SQ_INSTS_VALU_FMA_F32,SQ_INSTS_VALU_TRANS_F32,SQ_INSTS_VALU_ADD_F64,SQ_INSTS_VALU_MUL_F64,SQ_INSTS_VALU_FMA_F64,SQ_INSTS_VALU_TRANS_F64,SQ_INSTS_VALU_INT32,SQ_INSTS_VALU_INT64,TCP_TCP_LATENCY_sum,TCP_TCC_READ_REQ_LATENCY_sum,TCP_TCC_WRITE_REQ_LATENCY_sum,TCP_TCC_READ_REQ_sum,TA_ADDR_STALLED_BY_TD_CYCLES_sum,TA_DATA_STALLED_BY_TC_CYCLES_sum,SPI_RA_SGPR_SIMD_FULL_CSN,SPI_RA_LDS_CU_FULL_CSN,CPC_ME1_DC0_SPI_BUSY,TCC_EA_WRREQ_IO_CREDIT_STALL_sum,TCC_EA_WRREQ_GMI_CREDIT_STALL_sum,TCC_EA_WRREQ_DRAM_CREDIT_STALL_sum,TCC_TOO_MANY_EA_WRREQS_STALL_sum,wave_size_6,SQ_INSTS_SMEM,SQ_INSTS_FLAT,SQ_INSTS_LDS,SQ_INSTS_GDS,SQ_INSTS_EXP_GDS,SQ_INSTS_BRANCH,SQ_INSTS_SENDMSG,SQ_WAIT_ANY,TCP_TCC_WRITE_REQ_sum,TCP_TCC_ATOMIC_WITH_RET_REQ_sum,TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum,TCP_TCC_NC_READ_REQ_sum,TA_FLAT_WAVEFRONTS_sum,TA_FLAT_READ_WAVEFRONTS_sum,SPI_RA_BAR_CU_FULL_CSN,SPI_RA_TGLIM_CU_FULL_CSN,TCC_EA_ATOMIC_sum,TCC_EA_RDREQ_sum,TCC_EA_RDREQ_32B_sum,TCC_EA_RD_UNCACHED_32B_sum,wave_size_7,SQ_WAIT_INST_ANY,SQ_ACTIVE_INST_ANY,SQ_ACTIVE_INST_VMEM,SQ_ACTIVE_INST_LDS,SQ_ACTIVE_INST_VALU,SQ_ACTIVE_INST_SCA,SQ_ACTIVE_INST_EXP_GDS,SQ_ACTIVE_INST_MISC,TCP_TCC_NC_WRITE_REQ_sum,TCP_TCC_NC_ATOMIC_REQ_sum,TCP_TCC_UC_READ_REQ_sum,TCP_TCC_UC_WRITE_REQ_sum,TA_FLAT_WRITE_WAVEFRONTS_sum,TA_FLAT_ATOMIC_WAVEFRONTS_sum,SPI_RA_WVLIM_STALL_CSN,SPI_SWC_CSC_WR,TCC_EA_RDREQ_IO_CREDIT_STALL_sum,TCC_EA_RDREQ_GMI_CREDIT_STALL_sum,TCC_EA_RDREQ_DRAM_CREDIT_STALL_sum,TCC_TAG_STALL_sum,wave_size_8,SQ_ACTIVE_INST_FLAT,SQ_INST_CYCLES_VMEM_WR,SQ_INST_CYCLES_VMEM_RD,SQ_INST_CYCLES_SMEM,SQ_INST_CYCLES_SALU,SQ_THREAD_CYCLES_VALU,SQ_IFETCH,SQ_LDS_BANK_CONFLICT,TCP_TCC_UC_ATOMIC_REQ_sum,TCP_TCC_CC_READ_REQ_sum,TCP_TCC_CC_WRITE_REQ_sum,TCP_TCC_CC_ATOMIC_REQ_sum,SPI_VWC_CSC_WR,SPI_RA_BULKY_CU_FULL_CSN,TCC_NORMAL_WRITEBACK_sum,TCC_ALL_TC_OP_WB_WRITEBACK_sum,TCC_NORMAL_EVICT_sum,TCC_ALL_TC_OP_INV_EVICT_sum,wave_size_9,SQ_LDS_ADDR_CONFLICT,SQ_LDS_UNALIGNED_STALL,SQ_WAVES_EQ_64,SQ_WAVES_LT_64,SQ_WAVES_LT_48,SQ_WAVES_LT_32,SQ_WAVES_LT_16,SQ_ITEMS,TCP_TCC_RW_READ_REQ_sum,TCP_TCC_RW_WRITE_REQ_sum,TCP_TCC_RW_ATOMIC_REQ_sum,TCP_PENDING_STALL_CYCLES_sum,TCC_EA_RDREQ_DRAM_sum,TCC_EA_WRREQ_DRAM_sum,TCC_EA_RDREQ_LEVEL_sum,TCC_EA_WRREQ_LEVEL_sum,wave_size_10,SQ_LDS_MEM_VIOLATIONS,SQ_LDS_ATOMIC_RETURN,SQ_LDS_IDX_ACTIVE,SQ_WAVES_RESTORED,SQ_WAVES_SAVED,SQ_INSTS_SMEM_NORM,SQ_INSTS_MFMA,SQ_INSTS_VALU_MFMA_I8,TCC_EA_ATOMIC_LEVEL_sum,wave_size_11,SQ_INSTS_VALU_MFMA_F16,SQ_INSTS_VALU_MFMA_BF16,SQ_INSTS_VALU_MFMA_F32,SQ_INSTS_VALU_MFMA_F64,SQ_VALU_MFMA_BUSY_CYCLES,SQ_INSTS_FLAT_LDS_ONLY,SQ_INSTS_VALU_MFMA_MOPS_I8,SQ_INSTS_VALU_MFMA_MOPS_F16,TCC_ATOMIC[0],TCC_CYCLE[0],TCC_EA_ATOMIC[0],TCC_EA_ATOMIC_LEVEL[0],TCC_ATOMIC[1],TCC_CYCLE[1],TCC_EA_ATOMIC[1],TCC_EA_ATOMIC_LEVEL[1],TCC_ATOMIC[2],TCC_CYCLE[2],TCC_EA_ATOMIC[2],TCC_EA_ATOMIC_LEVEL[2],TCC_ATOMIC[3],TCC_CYCLE[3],TCC_EA_ATOMIC[3],TCC_EA_ATOMIC_LEVEL[3],TCC_ATOMIC[4],TCC_CYCLE[4],TCC_EA_ATOMIC[4],TCC_EA_ATOMIC_LEVEL[4],TCC_ATOMIC[5],TCC_CYCLE[5],TCC_EA_ATOMIC[5],TCC_EA_ATOMIC_LEVEL[5],TCC_ATOMIC[6],TCC_CYCLE[6],TCC_EA_ATOMIC[6],TCC_EA_ATOMIC_LEVEL[6],TCC_ATOMIC[7],TCC_CYCLE[7],TCC_EA_ATOMIC[7],TCC_EA_ATOMIC_LEVEL[7],TCC_ATOMIC[8],TCC_CYCLE[8],TCC_EA_ATOMIC[8],TCC_EA_ATOMIC_LEVEL[8],TCC_ATOMIC[9],TCC_CYCLE[9],TCC_EA_ATOMIC[9],TCC_EA_ATOMIC_LEVEL[9],TCC_ATOMIC[10],TCC_CYCLE[10],TCC_EA_ATOMIC[10],TCC_EA_ATOMIC_LEVEL[10],TCC_ATOMIC[11],TCC_CYCLE[11],TCC_EA_ATOMIC[11],TCC_EA_ATOMIC_LEVEL[11],TCC_ATOMIC[12],TCC_CYCLE[12],TCC_EA_ATOMIC[12],TCC_EA_ATOMIC_LEVEL[12],TCC_ATOMIC[13],TCC_CYCLE[13],TCC_EA_ATOMIC[13],TCC_EA_ATOMIC_LEVEL[13],TCC_ATOMIC[14],TCC_CYCLE[14],TCC_EA_ATOMIC[14],TCC_EA_ATOMIC_LEVEL[14],TCC_ATOMIC[15],TCC_CYCLE[15],TCC_EA_ATOMIC[15],TCC_EA_ATOMIC_LEVEL[15],TCC_ATOMIC[16],TCC_CYCLE[16],TCC_EA_ATOMIC[16],TCC_EA_ATOMIC_LEVEL[16],TCC_ATOMIC[17],TCC_CYCLE[17],TCC_EA_ATOMIC[17],TCC_EA_ATOMIC_LEVEL[17],TCC_ATOMIC[18],TCC_CYCLE[18],TCC_EA_ATOMIC[18],TCC_EA_ATOMIC_LEVEL[18],TCC_ATOMIC[19],TCC_CYCLE[19],TCC_EA_ATOMIC[19],TCC_EA_ATOMIC_LEVEL[19],TCC_ATOMIC[20],TCC_CYCLE[20],TCC_EA_ATOMIC[20],TCC_EA_ATOMIC_LEVEL[20],TCC_ATOMIC[21],TCC_CYCLE[21],TCC_EA_ATOMIC[21],TCC_EA_ATOMIC_LEVEL[21],TCC_ATOMIC[22],TCC_CYCLE[22],TCC_EA_ATOMIC[22],TCC_EA_ATOMIC_LEVEL[22],TCC_ATOMIC[23],TCC_CYCLE[23],TCC_EA_ATOMIC[23],TCC_EA_ATOMIC_LEVEL[23],TCC_ATOMIC[24],TCC_CYCLE[24],TCC_EA_ATOMIC[24],TCC_EA_ATOMIC_LEVEL[24],TCC_ATOMIC[25],TCC_CYCLE[25],TCC_EA_ATOMIC[25],TCC_EA_ATOMIC_LEVEL[25],TCC_ATOMIC[26],TCC_CYCLE[26],TCC_EA_ATOMIC[26],TCC_EA_ATOMIC_LEVEL[26],TCC_ATOMIC[27],TCC_CYCLE[27],TCC_EA_ATOMIC[27],TCC_EA_ATOMIC_LEVEL[27],TCC_ATOMIC[28],TCC_CYCLE[28],TCC_EA_ATOMIC[28],TCC_EA_ATOMIC_LEVEL[28],TCC_ATOMIC[29],TCC_CYCLE[29],TCC_EA_ATOMIC[29],TCC_EA_ATOMIC_LEVEL[29],TCC_ATOMIC[30],TCC_CYCLE[30],TCC_EA_ATOMIC[30],TCC_EA_ATOMIC_LEVEL[30],TCC_ATOMIC[31],TCC_CYCLE[31],TCC_EA_ATOMIC[31],TCC_EA_ATOMIC_LEVEL[31],wave_size_12,SQ_INSTS_VALU_MFMA_MOPS_BF16,SQ_INSTS_VALU_MFMA_MOPS_F32,SQ_INSTS_VALU_MFMA_MOPS_F64,TCC_EA_RDREQ[0],TCC_EA_RDREQ_32B[0],TCC_EA_RDREQ_DRAM_CREDIT_STALL[0],TCC_EA_RDREQ_GMI_CREDIT_STALL[0],TCC_EA_RDREQ[1],TCC_EA_RDREQ_32B[1],TCC_EA_RDREQ_DRAM_CREDIT_STALL[1],TCC_EA_RDREQ_GMI_CREDIT_STALL[1],TCC_EA_RDREQ[2],TCC_EA_RDREQ_32B[2],TCC_EA_RDREQ_DRAM_CREDIT_STALL[2],TCC_EA_RDREQ_GMI_CREDIT_STALL[2],TCC_EA_RDREQ[3],TCC_EA_RDREQ_32B[3],TCC_EA_RDREQ_DRAM_CREDIT_STALL[3],TCC_EA_RDREQ_GMI_CREDIT_STALL[3],TCC_EA_RDREQ[4],TCC_EA_RDREQ_32B[4],TCC_EA_RDREQ_DRAM_CREDIT_STALL[4],TCC_EA_RDREQ_GMI_CREDIT_STALL[4],TCC_EA_RDREQ[5],TCC_EA_RDREQ_32B[5],TCC_EA_RDREQ_DRAM_CREDIT_STALL[5],TCC_EA_RDREQ_GMI_CREDIT_STALL[5],TCC_EA_RDREQ[6],TCC_EA_RDREQ_32B[6],TCC_EA_RDREQ_DRAM_CREDIT_STALL[6],TCC_EA_RDREQ_GMI_CREDIT_STALL[6],TCC_EA_RDREQ[7],TCC_EA_RDREQ_32B[7],TCC_EA_RDREQ_DRAM_CREDIT_STALL[7],TCC_EA_RDREQ_GMI_CREDIT_STALL[7],TCC_EA_RDREQ[8],TCC_EA_RDREQ_32B[8],TCC_EA_RDREQ_DRAM_CREDIT_STALL[8],TCC_EA_RDREQ_GMI_CREDIT_STALL[8],TCC_EA_RDREQ[9],TCC_EA_RDREQ_32B[9],TCC_EA_RDREQ_DRAM_CREDIT_STALL[9],TCC_EA_RDREQ_GMI_CREDIT_STALL[9],TCC_EA_RDREQ[10],TCC_EA_RDREQ_32B[10],TCC_EA_RDREQ_DRAM_CREDIT_STALL[10],TCC_EA_RDREQ_GMI_CREDIT_STALL[10],TCC_EA_RDREQ[11],TCC_EA_RDREQ_32B[11],TCC_EA_RDREQ_DRAM_CREDIT_STALL[11],TCC_EA_RDREQ_GMI_CREDIT_STALL[11],TCC_EA_RDREQ[12],TCC_EA_RDREQ_32B[12],TCC_EA_RDREQ_DRAM_CREDIT_STALL[12],TCC_EA_RDREQ_GMI_CREDIT_STALL[12],TCC_EA_RDREQ[13],TCC_EA_RDREQ_32B[13],TCC_EA_RDREQ_DRAM_CREDIT_STALL[13],TCC_EA_RDREQ_GMI_CREDIT_STALL[13],TCC_EA_RDREQ[14],TCC_EA_RDREQ_32B[14],TCC_EA_RDREQ_DRAM_CREDIT_STALL[14],TCC_EA_RDREQ_GMI_CREDIT_STALL[14],TCC_EA_RDREQ[15],TCC_EA_RDREQ_32B[15],TCC_EA_RDREQ_DRAM_CREDIT_STALL[15],TCC_EA_RDREQ_GMI_CREDIT_STALL[15],TCC_EA_RDREQ[16],TCC_EA_RDREQ_32B[16],TCC_EA_RDREQ_DRAM_CREDIT_STALL[16],TCC_EA_RDREQ_GMI_CREDIT_STALL[16],TCC_EA_RDREQ[17],TCC_EA_RDREQ_32B[17],TCC_EA_RDREQ_DRAM_CREDIT_STALL[17],TCC_EA_RDREQ_GMI_CREDIT_STALL[17],TCC_EA_RDREQ[18],TCC_EA_RDREQ_32B[18],TCC_EA_RDREQ_DRAM_CREDIT_STALL[18],TCC_EA_RDREQ_GMI_CREDIT_STALL[18],TCC_EA_RDREQ[19],TCC_EA_RDREQ_32B[19],TCC_EA_RDREQ_DRAM_CREDIT_STALL[19],TCC_EA_RDREQ_GMI_CREDIT_STALL[19],TCC_EA_RDREQ[20],TCC_EA_RDREQ_32B[20],TCC_EA_RDREQ_DRAM_CREDIT_STALL[20],TCC_EA_RDREQ_GMI_CREDIT_STALL[20],TCC_EA_RDREQ[21],TCC_EA_RDREQ_32B[21],TCC_EA_RDREQ_DRAM_CREDIT_STALL[21],TCC_EA_RDREQ_GMI_CREDIT_STALL[21],TCC_EA_RDREQ[22],TCC_EA_RDREQ_32B[22],TCC_EA_RDREQ_DRAM_CREDIT_STALL[22],TCC_EA_RDREQ_GMI_CREDIT_STALL[22],TCC_EA_RDREQ[23],TCC_EA_RDREQ_32B[23],TCC_EA_RDREQ_DRAM_CREDIT_STALL[23],TCC_EA_RDREQ_GMI_CREDIT_STALL[23],TCC_EA_RDREQ[24],TCC_EA_RDREQ_32B[24],TCC_EA_RDREQ_DRAM_CREDIT_STALL[24],TCC_EA_RDREQ_GMI_CREDIT_STALL[24],TCC_EA_RDREQ[25],TCC_EA_RDREQ_32B[25],TCC_EA_RDREQ_DRAM_CREDIT_STALL[25],TCC_EA_RDREQ_GMI_CREDIT_STALL[25],TCC_EA_RDREQ[26],TCC_EA_RDREQ_32B[26],TCC_EA_RDREQ_DRAM_CREDIT_STALL[26],TCC_EA_RDREQ_GMI_CREDIT_STALL[26],TCC_EA_RDREQ[27],TCC_EA_RDREQ_32B[27],TCC_EA_RDREQ_DRAM_CREDIT_STALL[27],TCC_EA_RDREQ_GMI_CREDIT_STALL[27],TCC_EA_RDREQ[28],TCC_EA_RDREQ_32B[28],TCC_EA_RDREQ_DRAM_CREDIT_STALL[28],TCC_EA_RDREQ_GMI_CREDIT_STALL[28],TCC_EA_RDREQ[29],TCC_EA_RDREQ_32B[29],TCC_EA_RDREQ_DRAM_CREDIT_STALL[29],TCC_EA_RDREQ_GMI_CREDIT_STALL[29],TCC_EA_RDREQ[30],TCC_EA_RDREQ_32B[30],TCC_EA_RDREQ_DRAM_CREDIT_STALL[30],TCC_EA_RDREQ_GMI_CREDIT_STALL[30],TCC_EA_RDREQ[31],TCC_EA_RDREQ_32B[31],TCC_EA_RDREQ_DRAM_CREDIT_STALL[31],TCC_EA_RDREQ_GMI_CREDIT_STALL[31],wave_size_13,TCC_EA_RDREQ_IO_CREDIT_STALL[0],TCC_EA_RDREQ_LEVEL[0],TCC_EA_WRREQ[0],TCC_EA_WRREQ_64B[0],TCC_EA_RDREQ_IO_CREDIT_STALL[1],TCC_EA_RDREQ_LEVEL[1],TCC_EA_WRREQ[1],TCC_EA_WRREQ_64B[1],TCC_EA_RDREQ_IO_CREDIT_STALL[2],TCC_EA_RDREQ_LEVEL[2],TCC_EA_WRREQ[2],TCC_EA_WRREQ_64B[2],TCC_EA_RDREQ_IO_CREDIT_STALL[3],TCC_EA_RDREQ_LEVEL[3],TCC_EA_WRREQ[3],TCC_EA_WRREQ_64B[3],TCC_EA_RDREQ_IO_CREDIT_STALL[4],TCC_EA_RDREQ_LEVEL[4],TCC_EA_WRREQ[4],TCC_EA_WRREQ_64B[4],TCC_EA_RDREQ_IO_CREDIT_STALL[5],TCC_EA_RDREQ_LEVEL[5],TCC_EA_WRREQ[5],TCC_EA_WRREQ_64B[5],TCC_EA_RDREQ_IO_CREDIT_STALL[6],TCC_EA_RDREQ_LEVEL[6],TCC_EA_WRREQ[6],TCC_EA_WRREQ_64B[6],TCC_EA_RDREQ_IO_CREDIT_STALL[7],TCC_EA_RDREQ_LEVEL[7],TCC_EA_WRREQ[7],TCC_EA_WRREQ_64B[7],TCC_EA_RDREQ_IO_CREDIT_STALL[8],TCC_EA_RDREQ_LEVEL[8],TCC_EA_WRREQ[8],TCC_EA_WRREQ_64B[8],TCC_EA_RDREQ_IO_CREDIT_STALL[9],TCC_EA_RDREQ_LEVEL[9],TCC_EA_WRREQ[9],TCC_EA_WRREQ_64B[9],TCC_EA_RDREQ_IO_CREDIT_STALL[10],TCC_EA_RDREQ_LEVEL[10],TCC_EA_WRREQ[10],TCC_EA_WRREQ_64B[10],TCC_EA_RDREQ_IO_CREDIT_STALL[11],TCC_EA_RDREQ_LEVEL[11],TCC_EA_WRREQ[11],TCC_EA_WRREQ_64B[11],TCC_EA_RDREQ_IO_CREDIT_STALL[12],TCC_EA_RDREQ_LEVEL[12],TCC_EA_WRREQ[12],TCC_EA_WRREQ_64B[12],TCC_EA_RDREQ_IO_CREDIT_STALL[13],TCC_EA_RDREQ_LEVEL[13],TCC_EA_WRREQ[13],TCC_EA_WRREQ_64B[13],TCC_EA_RDREQ_IO_CREDIT_STALL[14],TCC_EA_RDREQ_LEVEL[14],TCC_EA_WRREQ[14],TCC_EA_WRREQ_64B[14],TCC_EA_RDREQ_IO_CREDIT_STALL[15],TCC_EA_RDREQ_LEVEL[15],TCC_EA_WRREQ[15],TCC_EA_WRREQ_64B[15],TCC_EA_RDREQ_IO_CREDIT_STALL[16],TCC_EA_RDREQ_LEVEL[16],TCC_EA_WRREQ[16],TCC_EA_WRREQ_64B[16],TCC_EA_RDREQ_IO_CREDIT_STALL[17],TCC_EA_RDREQ_LEVEL[17],TCC_EA_WRREQ[17],TCC_EA_WRREQ_64B[17],TCC_EA_RDREQ_IO_CREDIT_STALL[18],TCC_EA_RDREQ_LEVEL[18],TCC_EA_WRREQ[18],TCC_EA_WRREQ_64B[18],TCC_EA_RDREQ_IO_CREDIT_STALL[19],TCC_EA_RDREQ_LEVEL[19],TCC_EA_WRREQ[19],TCC_EA_WRREQ_64B[19],TCC_EA_RDREQ_IO_CREDIT_STALL[20],TCC_EA_RDREQ_LEVEL[20],TCC_EA_WRREQ[20],TCC_EA_WRREQ_64B[20],TCC_EA_RDREQ_IO_CREDIT_STALL[21],TCC_EA_RDREQ_LEVEL[21],TCC_EA_WRREQ[21],TCC_EA_WRREQ_64B[21],TCC_EA_RDREQ_IO_CREDIT_STALL[22],TCC_EA_RDREQ_LEVEL[22],TCC_EA_WRREQ[22],TCC_EA_WRREQ_64B[22],TCC_EA_RDREQ_IO_CREDIT_STALL[23],TCC_EA_RDREQ_LEVEL[23],TCC_EA_WRREQ[23],TCC_EA_WRREQ_64B[23],TCC_EA_RDREQ_IO_CREDIT_STALL[24],TCC_EA_RDREQ_LEVEL[24],TCC_EA_WRREQ[24],TCC_EA_WRREQ_64B[24],TCC_EA_RDREQ_IO_CREDIT_STALL[25],TCC_EA_RDREQ_LEVEL[25],TCC_EA_WRREQ[25],TCC_EA_WRREQ_64B[25],TCC_EA_RDREQ_IO_CREDIT_STALL[26],TCC_EA_RDREQ_LEVEL[26],TCC_EA_WRREQ[26],TCC_EA_WRREQ_64B[26],TCC_EA_RDREQ_IO_CREDIT_STALL[27],TCC_EA_RDREQ_LEVEL[27],TCC_EA_WRREQ[27],TCC_EA_WRREQ_64B[27],TCC_EA_RDREQ_IO_CREDIT_STALL[28],TCC_EA_RDREQ_LEVEL[28],TCC_EA_WRREQ[28],TCC_EA_WRREQ_64B[28],TCC_EA_RDREQ_IO_CREDIT_STALL[29],TCC_EA_RDREQ_LEVEL[29],TCC_EA_WRREQ[29],TCC_EA_WRREQ_64B[29],TCC_EA_RDREQ_IO_CREDIT_STALL[30],TCC_EA_RDREQ_LEVEL[30],TCC_EA_WRREQ[30],TCC_EA_WRREQ_64B[30],TCC_EA_RDREQ_IO_CREDIT_STALL[31],TCC_EA_RDREQ_LEVEL[31],TCC_EA_WRREQ[31],TCC_EA_WRREQ_64B[31],wave_size_14,TCC_EA_WRREQ_DRAM_CREDIT_STALL[0],TCC_EA_WRREQ_GMI_CREDIT_STALL[0],TCC_EA_WRREQ_IO_CREDIT_STALL[0],TCC_EA_WRREQ_LEVEL[0],TCC_EA_WRREQ_DRAM_CREDIT_STALL[1],TCC_EA_WRREQ_GMI_CREDIT_STALL[1],TCC_EA_WRREQ_IO_CREDIT_STALL[1],TCC_EA_WRREQ_LEVEL[1],TCC_EA_WRREQ_DRAM_CREDIT_STALL[2],TCC_EA_WRREQ_GMI_CREDIT_STALL[2],TCC_EA_WRREQ_IO_CREDIT_STALL[2],TCC_EA_WRREQ_LEVEL[2],TCC_EA_WRREQ_DRAM_CREDIT_STALL[3],TCC_EA_WRREQ_GMI_CREDIT_STALL[3],TCC_EA_WRREQ_IO_CREDIT_STALL[3],TCC_EA_WRREQ_LEVEL[3],TCC_EA_WRREQ_DRAM_CREDIT_STALL[4],TCC_EA_WRREQ_GMI_CREDIT_STALL[4],TCC_EA_WRREQ_IO_CREDIT_STALL[4],TCC_EA_WRREQ_LEVEL[4],TCC_EA_WRREQ_DRAM_CREDIT_STALL[5],TCC_EA_WRREQ_GMI_CREDIT_STALL[5],TCC_EA_WRREQ_IO_CREDIT_STALL[5],TCC_EA_WRREQ_LEVEL[5],TCC_EA_WRREQ_DRAM_CREDIT_STALL[6],TCC_EA_WRREQ_GMI_CREDIT_STALL[6],TCC_EA_WRREQ_IO_CREDIT_STALL[6],TCC_EA_WRREQ_LEVEL[6],TCC_EA_WRREQ_DRAM_CREDIT_STALL[7],TCC_EA_WRREQ_GMI_CREDIT_STALL[7],TCC_EA_WRREQ_IO_CREDIT_STALL[7],TCC_EA_WRREQ_LEVEL[7],TCC_EA_WRREQ_DRAM_CREDIT_STALL[8],TCC_EA_WRREQ_GMI_CREDIT_STALL[8],TCC_EA_WRREQ_IO_CREDIT_STALL[8],TCC_EA_WRREQ_LEVEL[8],TCC_EA_WRREQ_DRAM_CREDIT_STALL[9],TCC_EA_WRREQ_GMI_CREDIT_STALL[9],TCC_EA_WRREQ_IO_CREDIT_STALL[9],TCC_EA_WRREQ_LEVEL[9],TCC_EA_WRREQ_DRAM_CREDIT_STALL[10],TCC_EA_WRREQ_GMI_CREDIT_STALL[10],TCC_EA_WRREQ_IO_CREDIT_STALL[10],TCC_EA_WRREQ_LEVEL[10],TCC_EA_WRREQ_DRAM_CREDIT_STALL[11],TCC_EA_WRREQ_GMI_CREDIT_STALL[11],TCC_EA_WRREQ_IO_CREDIT_STALL[11],TCC_EA_WRREQ_LEVEL[11],TCC_EA_WRREQ_DRAM_CREDIT_STALL[12],TCC_EA_WRREQ_GMI_CREDIT_STALL[12],TCC_EA_WRREQ_IO_CREDIT_STALL[12],TCC_EA_WRREQ_LEVEL[12],TCC_EA_WRREQ_DRAM_CREDIT_STALL[13],TCC_EA_WRREQ_GMI_CREDIT_STALL[13],TCC_EA_WRREQ_IO_CREDIT_STALL[13],TCC_EA_WRREQ_LEVEL[13],TCC_EA_WRREQ_DRAM_CREDIT_STALL[14],TCC_EA_WRREQ_GMI_CREDIT_STALL[14],TCC_EA_WRREQ_IO_CREDIT_STALL[14],TCC_EA_WRREQ_LEVEL[14],TCC_EA_WRREQ_DRAM_CREDIT_STALL[15],TCC_EA_WRREQ_GMI_CREDIT_STALL[15],TCC_EA_WRREQ_IO_CREDIT_STALL[15],TCC_EA_WRREQ_LEVEL[15],TCC_EA_WRREQ_DRAM_CREDIT_STALL[16],TCC_EA_WRREQ_GMI_CREDIT_STALL[16],TCC_EA_WRREQ_IO_CREDIT_STALL[16],TCC_EA_WRREQ_LEVEL[16],TCC_EA_WRREQ_DRAM_CREDIT_STALL[17],TCC_EA_WRREQ_GMI_CREDIT_STALL[17],TCC_EA_WRREQ_IO_CREDIT_STALL[17],TCC_EA_WRREQ_LEVEL[17],TCC_EA_WRREQ_DRAM_CREDIT_STALL[18],TCC_EA_WRREQ_GMI_CREDIT_STALL[18],TCC_EA_WRREQ_IO_CREDIT_STALL[18],TCC_EA_WRREQ_LEVEL[18],TCC_EA_WRREQ_DRAM_CREDIT_STALL[19],TCC_EA_WRREQ_GMI_CREDIT_STALL[19],TCC_EA_WRREQ_IO_CREDIT_STALL[19],TCC_EA_WRREQ_LEVEL[19],TCC_EA_WRREQ_DRAM_CREDIT_STALL[20],TCC_EA_WRREQ_GMI_CREDIT_STALL[20],TCC_EA_WRREQ_IO_CREDIT_STALL[20],TCC_EA_WRREQ_LEVEL[20],TCC_EA_WRREQ_DRAM_CREDIT_STALL[21],TCC_EA_WRREQ_GMI_CREDIT_STALL[21],TCC_EA_WRREQ_IO_CREDIT_STALL[21],TCC_EA_WRREQ_LEVEL[21],TCC_EA_WRREQ_DRAM_CREDIT_STALL[22],TCC_EA_WRREQ_GMI_CREDIT_STALL[22],TCC_EA_WRREQ_IO_CREDIT_STALL[22],TCC_EA_WRREQ_LEVEL[22],TCC_EA_WRREQ_DRAM_CREDIT_STALL[23],TCC_EA_WRREQ_GMI_CREDIT_STALL[23],TCC_EA_WRREQ_IO_CREDIT_STALL[23],TCC_EA_WRREQ_LEVEL[23],TCC_EA_WRREQ_DRAM_CREDIT_STALL[24],TCC_EA_WRREQ_GMI_CREDIT_STALL[24],TCC_EA_WRREQ_IO_CREDIT_STALL[24],TCC_EA_WRREQ_LEVEL[24],TCC_EA_WRREQ_DRAM_CREDIT_STALL[25],TCC_EA_WRREQ_GMI_CREDIT_STALL[25],TCC_EA_WRREQ_IO_CREDIT_STALL[25],TCC_EA_WRREQ_LEVEL[25],TCC_EA_WRREQ_DRAM_CREDIT_STALL[26],TCC_EA_WRREQ_GMI_CREDIT_STALL[26],TCC_EA_WRREQ_IO_CREDIT_STALL[26],TCC_EA_WRREQ_LEVEL[26],TCC_EA_WRREQ_DRAM_CREDIT_STALL[27],TCC_EA_WRREQ_GMI_CREDIT_STALL[27],TCC_EA_WRREQ_IO_CREDIT_STALL[27],TCC_EA_WRREQ_LEVEL[27],TCC_EA_WRREQ_DRAM_CREDIT_STALL[28],TCC_EA_WRREQ_GMI_CREDIT_STALL[28],TCC_EA_WRREQ_IO_CREDIT_STALL[28],TCC_EA_WRREQ_LEVEL[28],TCC_EA_WRREQ_DRAM_CREDIT_STALL[29],TCC_EA_WRREQ_GMI_CREDIT_STALL[29],TCC_EA_WRREQ_IO_CREDIT_STALL[29],TCC_EA_WRREQ_LEVEL[29],TCC_EA_WRREQ_DRAM_CREDIT_STALL[30],TCC_EA_WRREQ_GMI_CREDIT_STALL[30],TCC_EA_WRREQ_IO_CREDIT_STALL[30],TCC_EA_WRREQ_LEVEL[30],TCC_EA_WRREQ_DRAM_CREDIT_STALL[31],TCC_EA_WRREQ_GMI_CREDIT_STALL[31],TCC_EA_WRREQ_IO_CREDIT_STALL[31],TCC_EA_WRREQ_LEVEL[31],wave_size_15,TCC_HIT[0],TCC_MISS[0],TCC_READ[0],TCC_REQ[0],TCC_HIT[1],TCC_MISS[1],TCC_READ[1],TCC_REQ[1],TCC_HIT[2],TCC_MISS[2],TCC_READ[2],TCC_REQ[2],TCC_HIT[3],TCC_MISS[3],TCC_READ[3],TCC_REQ[3],TCC_HIT[4],TCC_MISS[4],TCC_READ[4],TCC_REQ[4],TCC_HIT[5],TCC_MISS[5],TCC_READ[5],TCC_REQ[5],TCC_HIT[6],TCC_MISS[6],TCC_READ[6],TCC_REQ[6],TCC_HIT[7],TCC_MISS[7],TCC_READ[7],TCC_REQ[7],TCC_HIT[8],TCC_MISS[8],TCC_READ[8],TCC_REQ[8],TCC_HIT[9],TCC_MISS[9],TCC_READ[9],TCC_REQ[9],TCC_HIT[10],TCC_MISS[10],TCC_READ[10],TCC_REQ[10],TCC_HIT[11],TCC_MISS[11],TCC_READ[11],TCC_REQ[11],TCC_HIT[12],TCC_MISS[12],TCC_READ[12],TCC_REQ[12],TCC_HIT[13],TCC_MISS[13],TCC_READ[13],TCC_REQ[13],TCC_HIT[14],TCC_MISS[14],TCC_READ[14],TCC_REQ[14],TCC_HIT[15],TCC_MISS[15],TCC_READ[15],TCC_REQ[15],TCC_HIT[16],TCC_MISS[16],TCC_READ[16],TCC_REQ[16],TCC_HIT[17],TCC_MISS[17],TCC_READ[17],TCC_REQ[17],TCC_HIT[18],TCC_MISS[18],TCC_READ[18],TCC_REQ[18],TCC_HIT[19],TCC_MISS[19],TCC_READ[19],TCC_REQ[19],TCC_HIT[20],TCC_MISS[20],TCC_READ[20],TCC_REQ[20],TCC_HIT[21],TCC_MISS[21],TCC_READ[21],TCC_REQ[21],TCC_HIT[22],TCC_MISS[22],TCC_READ[22],TCC_REQ[22],TCC_HIT[23],TCC_MISS[23],TCC_READ[23],TCC_REQ[23],TCC_HIT[24],TCC_MISS[24],TCC_READ[24],TCC_REQ[24],TCC_HIT[25],TCC_MISS[25],TCC_READ[25],TCC_REQ[25],TCC_HIT[26],TCC_MISS[26],TCC_READ[26],TCC_REQ[26],TCC_HIT[27],TCC_MISS[27],TCC_READ[27],TCC_REQ[27],TCC_HIT[28],TCC_MISS[28],TCC_READ[28],TCC_REQ[28],TCC_HIT[29],TCC_MISS[29],TCC_READ[29],TCC_REQ[29],TCC_HIT[30],TCC_MISS[30],TCC_READ[30],TCC_REQ[30],TCC_HIT[31],TCC_MISS[31],TCC_READ[31],TCC_REQ[31],wave_size_16,TCC_RW_REQ[0],TCC_TOO_MANY_EA_WRREQS_STALL[0],TCC_WRITE[0],TCC_RW_REQ[1],TCC_TOO_MANY_EA_WRREQS_STALL[1],TCC_WRITE[1],TCC_RW_REQ[2],TCC_TOO_MANY_EA_WRREQS_STALL[2],TCC_WRITE[2],TCC_RW_REQ[3],TCC_TOO_MANY_EA_WRREQS_STALL[3],TCC_WRITE[3],TCC_RW_REQ[4],TCC_TOO_MANY_EA_WRREQS_STALL[4],TCC_WRITE[4],TCC_RW_REQ[5],TCC_TOO_MANY_EA_WRREQS_STALL[5],TCC_WRITE[5],TCC_RW_REQ[6],TCC_TOO_MANY_EA_WRREQS_STALL[6],TCC_WRITE[6],TCC_RW_REQ[7],TCC_TOO_MANY_EA_WRREQS_STALL[7],TCC_WRITE[7],TCC_RW_REQ[8],TCC_TOO_MANY_EA_WRREQS_STALL[8],TCC_WRITE[8],TCC_RW_REQ[9],TCC_TOO_MANY_EA_WRREQS_STALL[9],TCC_WRITE[9],TCC_RW_REQ[10],TCC_TOO_MANY_EA_WRREQS_STALL[10],TCC_WRITE[10],TCC_RW_REQ[11],TCC_TOO_MANY_EA_WRREQS_STALL[11],TCC_WRITE[11],TCC_RW_REQ[12],TCC_TOO_MANY_EA_WRREQS_STALL[12],TCC_WRITE[12],TCC_RW_REQ[13],TCC_TOO_MANY_EA_WRREQS_STALL[13],TCC_WRITE[13],TCC_RW_REQ[14],TCC_TOO_MANY_EA_WRREQS_STALL[14],TCC_WRITE[14],TCC_RW_REQ[15],TCC_TOO_MANY_EA_WRREQS_STALL[15],TCC_WRITE[15],TCC_RW_REQ[16],TCC_TOO_MANY_EA_WRREQS_STALL[16],TCC_WRITE[16],TCC_RW_REQ[17],TCC_TOO_MANY_EA_WRREQS_STALL[17],TCC_WRITE[17],TCC_RW_REQ[18],TCC_TOO_MANY_EA_WRREQS_STALL[18],TCC_WRITE[18],TCC_RW_REQ[19],TCC_TOO_MANY_EA_WRREQS_STALL[19],TCC_WRITE[19],TCC_RW_REQ[20],TCC_TOO_MANY_EA_WRREQS_STALL[20],TCC_WRITE[20],TCC_RW_REQ[21],TCC_TOO_MANY_EA_WRREQS_STALL[21],TCC_WRITE[21],TCC_RW_REQ[22],TCC_TOO_MANY_EA_WRREQS_STALL[22],TCC_WRITE[22],TCC_RW_REQ[23],TCC_TOO_MANY_EA_WRREQS_STALL[23],TCC_WRITE[23],TCC_RW_REQ[24],TCC_TOO_MANY_EA_WRREQS_STALL[24],TCC_WRITE[24],TCC_RW_REQ[25],TCC_TOO_MANY_EA_WRREQS_STALL[25],TCC_WRITE[25],TCC_RW_REQ[26],TCC_TOO_MANY_EA_WRREQS_STALL[26],TCC_WRITE[26],TCC_RW_REQ[27],TCC_TOO_MANY_EA_WRREQS_STALL[27],TCC_WRITE[27],TCC_RW_REQ[28],TCC_TOO_MANY_EA_WRREQS_STALL[28],TCC_WRITE[28],TCC_RW_REQ[29],TCC_TOO_MANY_EA_WRREQS_STALL[29],TCC_WRITE[29],TCC_RW_REQ[30],TCC_TOO_MANY_EA_WRREQS_STALL[30],TCC_WRITE[30],TCC_RW_REQ[31],TCC_TOO_MANY_EA_WRREQS_STALL[31],TCC_WRITE[31],BeginNs,EndNs
0,"copy_kernel(float const*, float*, int) ",2,1000192,256,0,0,4,4,16,64,171768,102296,1292676,15628,7228646,168,56,0,21470,21470,1608342.0,1040411.0,2223.0,54195.0,442920.0,0.0,1030395.0,933925.0,170057,110396,21470,0,21470,0,687040.0,319834.0,0.0,0.0,64,0,0,224,0,46884,45715,56,1113,14596,0.0,0.0,0.0,31256.0,0.0,0.0,347.0,31256.0,3907,15628,302,21154,1330,0,56.0,6.0,0.0,98743.0,64,99982,0,0,31256,29520,56,1680,15628,500096.0,500096.0,250048.0,250048.0,0.0,0.0,0.0,15628.0,7728,15817,6235,1220,0,20331,98729.0,0.0,36209.0,62520.0,64,0,15628,0,15628,15628,31256,31256,0,0.0,0.0,0.0,125024.0,0.0,0.0,31256.0,6933,0,2113,19399,0,36452.0,62512.0,0.0,13489.0,64,281304,140652,0,0,0,0,0,0,435.0,120977.0,0.0,125024.0,18971.0,31256.0,331959,0,0,7786,26950.0,26950.0,0.0,0.0,64,0,0,0,0,0,0,93768,0,18172416.0,37602722.0,14282131.0,62512.0,0.0,59463.0,0,0,12080,0.0,0.0,0.0,0.0,64,31256,31256,0,0,0,0,15628,6463962,62512.0,0.0,0.0,0.0,31256.0,15628.0,0,0,0.0,62521.0,0.0,10.0,64,501680,250048,0,0,140652,62512,0,15628,0.0,0.0,0.0,0.0,15628.0,0.0,0,31256,0.0,0.0,101.0,30116.0,64,31256,15628,15628,31256,31256,9001728,46884,0,0.0,0.0,0.0,0.0,15628,0,13477.0,0.0,4973.0,0.0,64,0,0,15628,0,0,0,0,1000192,62512.0,62512.0,0.0,888653.0,62519.0,26990.0,12279209.0,7615679.0,64,0,0,0,0,0,62512,0,0,0.0,64,0,0,0,0,0,0,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,0,22176,0,0,64,0,0,0,1952,0,0,0,1952,0,0,0,1952,0,0,0,1952,0,0,0,1956,0,0,0,1956,0,0,0,1952,0,0,0,1956,0,0,0,1956,0,0,0,1952,0,0,0,1952,0,0,0,1952,0,5,0,1952,0,0,0,1956,0,0,0,1958,0,0,0,1952,0,0,0,1952,0,0,0,1956,0,0,0,1952,0,0,0,1953,0,0,0,1952,0,0,0,1952,0,0,0,1957,0,0,0,1956,0,0,0,1957,0,0,0,1952,0,0,0,1956,0,0,0,1955,0,0,0,1954,0,0,0,1952,0,0,0,1952,0,0,0,1956,0,0,0,64,0,365152,812,812,0,358902,846,846,0,399804,828,828,0,396980,800,800,0,361041,836,836,0,404045,900,900,0,370760,872,872,0,419269,850,850,0,347439,852,852,0,366412,816,816,0,344106,858,858,0,419537,826,826,0,367680,800,800,0,377582,846,846,0,355595,900,900,0,408644,874,874,0,377999,842,842,0,456284,850,850,0,355349,798,798,0,535261,856,856,0,352599,852,852,0,364498,842,842,0,353658,844,844,0,428977,836,836,0,337929,846,846,0,360503,840,840,0,347902,850,850,0,403134,800,800,0,398955,862,862,0,369017,848,848,0,397034,848,848,0,402139,840,840,64,0,0,0,258959,0,0,0,233118,0,0,0,220337,0,0,0,225217,0,0,0,219468,0,0,0,246817,0,0,0,241885,0,0,0,266873,0,0,0,239020,0,0,0,271020,0,0,0,231861,0,0,0,250109,0,0,0,220868,0,0,0,225799,0,0,0,250775,0,0,0,271226,0,0,0,235163,0,0,0,252073,0,0,0,235709,0,0,0,265715,0,0,0,228710,0,0,0,244945,0,0,0,229855,0,0,0,247561,0,0,0,239088,0,0,0,243345,0,0,0,243940,0,0,0,248329,0,0,0,257797,0,0,0,250720,0,0,0,251704,0,0,0,251599,64,1130,1952,1130,3082,1134,1954,1132,3088,1141,1954,1139,3095,1162,1954,1160,3116,1080,1954,1082,3034,1144,1954,1146,3098,1108,1952,1108,3060,1122,1954,1124,3076,1116,1954,1118,3070,1139,1952,1139,3091,1140,1954,1138,3094,1136,1954,1134,3090,1179,1954,1177,3133,1112,1954,1114,3066,1137,1954,1139,3091,1110,1954,1112,3064,1109,1952,1109,3061,1116,1954,1118,3070,1125,1952,1125,3077,1129,1954,1127,3083,1119,1954,1117,3073,1132,1954,1130,3086,1122,1955,1125,3077,1095,1955,1098,3050,1106,1954,1108,3060,1101,1952,1101,3053,1156,1955,1159,3111,1289,1955,1292,3244,1141,1954,1139,3095,1123,1954,1121,3077,1149,1954,1147,3103,1119,1954,1121,3073,64,3092,0,1952,3110,0,1956,3062,0,1956,3118,0,1956,3051,0,1952,3086,0,1952,3036,0,1952,3074,0,1952,3067,0,1952,3096,0,1952,3114,0,1956,3092,0,1956,3101,0,1956,3057,0,1952,3083,0,1952,3037,0,1952,3026,0,1952,3117,0,1952,3087,0,1952,3071,0,1956,3093,0,1956,3072,0,1956,3079,0,1952,3045,0,1952,3052,0,1952,3020,0,1952,3105,0,1952,3254,0,1952,3070,0,1956,3092,0,1956,3070,0,1956,3079,0,1952,3331534581526609.0,3331534581540529.0
1,"copy_kernel_pipeline(float const*, float*, int) ",2,1000192,256,0,0,12,4,32,64,198720,112422,1375754,15628,8775121,392,56,0,24839,24839,1739083.0,1126542.0,5300.0,20470.0,442237.0,0.0,1111829.0,1005773.0,198712,122249,24839,0,24839,0,794848.0,380753.0,0.0,0.0,64,0,0,448,0,203137,195273,56,7808,16500,0.0,0.0,0.0,31250.0,0.0,0.0,236.0,31250.0,3907,15628,302,25346,1953,0,56.0,0.0,0.0,95150.0,64,196192,0,0,78134,76398,56,1680,46881,500000.0,500000.0,250000.0,250000.0,0.0,0.0,0.0,15625.0,7180,17499,8232,550,0,22540,95154.0,0.0,67464.0,27690.0,64,31253,0,0,15625,15625,31250,421890,0,0.0,0.0,0.0,125000.0,0.0,0.0,31250.0,8459,0,819,25925,0,32763.0,62500.0,0.0,30355.0,64,1140670,453134,0,0,0,0,0,0,0.0,125000.0,0.0,125000.0,0.0,31250.0,270561,0,0,10428,60510.0,60510.0,0.0,0.0,64,0,0,0,0,0,0,281259,0,21062731.0,27472698.0,15532520.0,62500.0,0.0,36657.0,0,0,12396,0.0,0.0,0.0,0.0,64,78134,31250,0,0,0,78131,15628,6354439,62500.0,0.0,0.0,0.0,31250.0,15625.0,0,0,0.0,26832.0,0.0,0.0,64,1044654,1078167,0,0,453134,500024,0,93759,0.0,0.0,0.0,0.0,15625.0,0.0,0,31256,0.0,0.0,0.0,0.0,64,31250,15625,15625,78134,421890,29000576,203137,0,0.0,0.0,0.0,0.0,15628,0,30251.0,0.0,27208.0,0.0,64,0,0,15628,0,0,0,0,1000192,62500.0,62500.0,0.0,1017344.0,26937.0,60396.0,13737514.0,16094098.0,64,0,0,0,0,0,156268,0,0,0.0,64,0,0,0,0,0,0,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,0,25728,0,0,64,0,0,0,876,0,0,0,736,0,0,0,874,0,0,0,672,0,0,0,804,0,0,0,842,0,0,0,974,0,0,0,836,0,0,0,828,0,0,0,885,0,0,0,738,0,0,0,880,0,0,0,672,0,0,0,800,0,0,0,850,0,0,0,972,0,0,0,912,0,0,0,912,0,0,0,894,0,0,0,797,0,0,0,794,0,0,0,644,0,0,0,832,0,0,0,996,0,0,0,992,0,0,0,912,0,0,0,918,0,0,0,880,0,0,0,784,0,0,0,798,0,0,0,636,0,0,0,836,0,0,0,64,0,451470,1914,1914,0,349432,1906,1906,0,483646,1944,1944,0,315414,1944,1944,0,393429,1928,1928,0,484024,1952,1952,0,583406,1926,1926,0,414628,1852,1852,0,382486,1852,1852,0,437608,1908,1908,0,335369,1886,1886,0,415751,1948,1948,0,310340,1946,1946,0,391768,1924,1924,0,411244,1948,1948,0,486748,1914,1914,0,414537,1880,1880,0,452872,1866,1866,0,462585,1896,1896,0,373184,1924,1924,0,364978,1896,1896,0,375009,1870,1870,0,506299,1876,1876,0,449941,1912,1912,0,445755,1900,1900,0,410440,1870,1870,0,400585,1864,1864,0,501970,1892,1892,0,401502,1916,1916,0,398195,1892,1892,0,333431,1874,1874,0,386812,1884,1884,64,0,0,0,569102,0,0,0,507489,0,0,0,463418,0,0,0,538627,0,0,0,475104,0,0,0,541434,0,0,0,599508,0,0,0,577630,0,0,0,497130,0,0,0,441136,0,0,0,431692,0,0,0,550911,0,0,0,453082,0,0,0,443709,0,0,0,490454,0,0,0,762773,0,0,0,533382,0,0,0,615088,0,0,0,548947,0,0,0,519487,0,0,0,476200,0,0,0,357507,0,0,0,583173,0,0,0,645033,0,0,0,662083,0,0,0,509075,0,0,0,707341,0,0,0,489167,0,0,0,543722,0,0,0,457309,0,0,0,436743,0,0,0,616610,64,2070,896,1014,2966,2187,761,996,2948,2121,851,1016,2972,2226,735,1005,2961,2104,856,1008,2960,2039,911,998,2950,1974,993,1015,2967,2105,869,1022,2974,2112,866,1026,2978,2251,889,1188,3140,2199,761,1004,2960,2107,858,1009,2965,2231,737,1012,2968,2103,862,1013,2965,2035,929,1012,2964,1974,995,1017,2969,2084,878,1010,2962,2111,915,1074,3026,2293,918,1259,3211,2087,851,986,2938,2129,844,1017,2973,2301,670,1015,2971,2109,854,1011,2963,1968,995,1011,2963,1967,988,1003,2955,2079,877,1004,2956,2045,926,1019,2971,2062,911,1021,2973,2109,843,1000,2952,2111,852,1007,2963,2287,671,1002,2958,2110,854,1012,2964,64,2952,0,1952,2957,0,1952,2971,0,1956,2968,0,1956,2969,0,1952,2963,0,1952,2962,0,1952,2946,0,1952,2963,0,1952,3127,0,1952,2952,0,1956,2961,0,1956,2963,0,1956,2974,0,1952,2966,0,1952,2953,0,1952,2965,0,1952,2968,0,1952,3180,0,1952,2968,0,1952,2963,0,1956,2959,0,1956,2966,0,1952,2963,0,1952,2968,0,1952,2965,0,1952,2956,0,1952,2941,0,1952,2966,0,1952,2958,0,1956,2969,0,1956,2963,0,1952,3331534581540529.0,3331534581549489.0
2,"copy_kernelf4(HIP_vector_type<float, 4u> const*, HIP_vector_type<float, 4u>*, int) ",2,250112,256,0,0,12,4,32,64,172248,77965,895013,3908,5449124,224,56,0,21530,21530,1291160.0,565142.0,680.0,109626.0,425499.0,0.0,557812.0,486354.0,172240,87747,21530,0,21530,0,688960.0,216301.0,0.0,0.0,64,0,0,280,0,23445,19347,56,4042,12700,0.0,0.0,0.0,7814.0,0.0,0.0,6.0,7814.0,977,3908,302,22563,2017,0,56.0,5.0,0.0,94763.0,64,182489,0,0,15630,13894,56,1680,11723,500096.0,500096.0,250048.0,250048.0,0.0,0.0,0.0,3907.0,9806,4984,8629,1524,0,20799,94688.0,0.0,59415.0,35273.0,64,0,3907,0,3907,3907,7814,42982,0,0.0,0.0,0.0,125000.0,0.0,0.0,0.0,7446,0,1763,20072,0,32300.0,62500.0,0.0,6775.0,64,148478,58607,0,0,0,0,0,0,416.0,120593.0,0.0,125000.0,173364.0,7814.0,464475,0,0,13030,13336.0,13336.0,0.0,0.0,64,0,0,0,0,0,0,42979,0,6914527.0,18378829.0,24317329.0,62500.0,0.0,119900.0,0,0,7406,0.0,0.0,0.0,0.0,64,15630,7814,0,0,0,7815,3908,4204796,62500.0,0.0,0.0,0.0,7814.0,3907.0,0,0,0.0,9062.0,0.0,10.0,64,1318815,136756,0,0,58607,58612,0,11723,0.0,0.0,0.0,0.0,3907.0,0.0,0,7816,0.0,0.0,0.0,0.0,64,7814,3907,3907,15630,42982,3750224,23445,0,0.0,0.0,0.0,0.0,3908,0,6400.0,0.0,6152.0,0.0,64,0,0,3908,0,0,0,0,250112,62500.0,62500.0,0.0,430957.0,8588.0,13470.0,3790312.0,2346773.0,64,0,0,0,0,0,31260,0,0,0.0,64,0,0,0,0,0,0,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,0,22662,0,0,64,0,0,0,254,0,0,0,205,0,0,0,312,0,0,0,160,0,0,0,294,0,0,0,284,0,0,0,257,0,0,0,292,0,0,0,300,0,0,0,248,0,0,0,204,0,0,0,316,0,0,0,164,0,0,0,296,0,0,0,287,0,0,0,258,0,0,0,304,0,0,0,316,0,0,0,260,0,0,0,201,0,0,0,268,0,0,0,220,0,0,0,297,0,0,0,272,0,0,0,283,0,0,0,310,0,0,0,324,0,0,0,260,0,0,0,201,0,0,0,268,0,0,0,220,0,0,0,288,0,0,0,64,0,171920,424,424,0,74666,384,384,0,307073,374,374,0,96493,374,374,0,117261,404,404,0,120423,414,414,0,98519,384,384,0,141815,426,426,0,97395,428,428,0,116703,424,424,0,75953,388,388,0,222448,374,374,0,79280,370,370,0,109064,408,408,0,154819,414,414,0,101421,384,384,0,123655,424,424,0,116031,430,430,0,93692,386,386,0,92978,386,386,0,135331,442,442,0,99601,390,390,0,96281,428,428,0,284615,434,434,0,107227,432,432,0,105402,422,422,0,121160,430,430,0,98227,382,382,0,78114,392,392,0,142191,448,448,0,183845,394,394,0,111130,430,430,64,0,0,0,86594,0,0,0,89349,0,0,0,62779,0,0,0,57565,0,0,0,80510,0,0,0,59167,0,0,0,54689,0,0,0,88439,0,0,0,77414,0,0,0,89577,0,0,0,71721,0,0,0,70786,0,0,0,53581,0,0,0,98891,0,0,0,68022,0,0,0,64902,0,0,0,80503,0,0,0,79482,0,0,0,76757,0,0,0,67544,0,0,0,61756,0,0,0,67008,0,0,0,79834,0,0,0,79104,0,0,0,68225,0,0,0,78592,0,0,0,83727,0,0,0,77524,0,0,0,59537,0,0,0,61431,0,0,0,55386,0,0,0,96782,64,2064,1110,1222,3174,1860,1080,988,2940,1825,1127,996,2952,1900,1063,1007,2963,1836,1113,997,2949,1852,1100,1000,2952,1874,1074,996,2948,1901,1115,1064,3016,1838,1117,1003,2955,1846,1105,999,2951,1863,1084,991,2947,1821,1131,996,2952,1900,1064,1008,2964,1830,1115,993,2945,1851,1096,995,2947,1869,1083,1000,2952,1830,1114,992,2944,1835,1126,1009,2961,1824,1124,996,2948,1863,1079,990,2942,1830,1118,992,2948,1862,1100,1006,2962,1855,1095,998,2950,1851,1101,1000,2952,1853,1100,1001,2953,1830,1117,995,2947,1837,1126,1011,2963,1827,1120,995,2947,1873,1075,996,2948,1829,1122,995,2951,1859,1103,1006,2962,1858,1093,999,2951,64,3173,0,1952,2943,0,1952,2944,0,1956,2963,0,1956,2953,0,1952,2951,0,1952,2952,0,1952,2957,0,1952,2957,0,1952,2952,0,1952,2945,0,1956,2946,0,1956,2965,0,1956,2956,0,1952,2951,0,1952,2947,0,1952,2946,0,1952,2963,0,1952,2946,0,1952,2943,0,1952,2944,0,1956,2961,0,1956,2954,0,1952,2949,0,1952,2950,0,1952,2947,0,1952,2965,0,1952,2944,0,1952,2945,0,1952,2943,0,1956,2964,0,1956,2952,0,1952,3331534581549489.0,3331534581554929.0
