<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_CFA_VBUSP_FLEXCFA" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_LUT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_LUT" offset="0x0" width="32" description="The LUT table contains the information used to reduce the pixle width to 12 from 13-16">
		<bitfield id="LUT_ENTRY_HI" width="16" begin="31" end="16" resetval="0x0" description="The upper LUT entry n+1." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="LUT_ENTRY_LO" width="16" begin="15" end="0" resetval="0x0" description="The lower LUT entry n+0." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CFG_0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CFG_0" offset="0x1004" width="32" description="The Control Register controls the input width and height of the module. ">
		<bitfield id="HEIGHT" width="13" begin="28" end="16" resetval="0x0" description="Height of the input image" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WIDTH" width="13" begin="12" end="0" resetval="0x0" description="Width of the input image" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CFG_1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CFG_1" offset="0x1008" width="32" description="The Control Register identifies the bit width of the input image ">
		<bitfield id="BYPASS_CORE3" width="1" begin="11" end="11" resetval="0x0" description="Setting the ~ibypass_core3 bit will bypass filtering operation, output = input" range="11" rwaccess="R/W"/> 
		<bitfield id="BYPASS_CORE2" width="1" begin="10" end="10" resetval="0x0" description="Setting the ~ibypass_core2 bit will bypass filtering operation, output = input" range="10" rwaccess="R/W"/> 
		<bitfield id="BYPASS_CORE1" width="1" begin="9" end="9" resetval="0x0" description="Setting the ~ibypass_core1 bit will bypass filtering operation, output = input" range="9" rwaccess="R/W"/> 
		<bitfield id="BYPASS_CORE0" width="1" begin="8" end="8" resetval="0x0" description="Setting the ~ibypass_core0 bit will bypass filtering operation, output = input" range="8" rwaccess="R/W"/> 
		<bitfield id="EN16BITMODE" width="1" begin="6" end="6" resetval="0x0" description="0->legacy mode, 1->Enhanced 16 bit CFA mode, enabled when LUT is disabled" range="6" rwaccess="R/W"/> 
		<bitfield id="LUT_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="0->Use shift(bitwidth-12) ,1->Use LUT " range="5" rwaccess="R/W"/> 
		<bitfield id="BITWIDTH" width="5" begin="4" end="0" resetval="0x0" description="BitWidth of the input image, values greater than 16 will be treated as 16 and values less than 12 will be treated as 12." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_GRAD_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_GRAD_CFG" offset="0x1D8C" width="32" description="Gradient configuration for all 4 cores ">
		<bitfield id="BLENDMODECORE3" width="2" begin="26" end="25" resetval="0x0" description="Core-3 Blend (0:Input-0, 1: Input0/1, 2: Input 0/1/2, 3 : Adaptive Input0/1/2 )" range="26 - 25" rwaccess="R/W"/> 
		<bitfield id="BITMASKSELCORE3" width="1" begin="24" end="24" resetval="0x0" description="Core-3 Bitmask Select (0: Set-0 , 1: Set-1)" range="24" rwaccess="R/W"/> 
		<bitfield id="BLENDMODECORE2" width="2" begin="18" end="17" resetval="0x0" description="Core-2 Blend (0:Input-0, 1: Input0/1, 2: Input 0/1/2, 3 : Adaptive Input0/1/2 )" range="18 - 17" rwaccess="R/W"/> 
		<bitfield id="BITMASKSELCORE2" width="1" begin="16" end="16" resetval="0x0" description="Core-2 Bitmask Select (0: Set-0 , 1: Set-1)" range="16" rwaccess="R/W"/> 
		<bitfield id="BLENDMODECORE1" width="2" begin="10" end="9" resetval="0x0" description="Core-1 Blend (0:Input-0, 1: Input0/1, 2: Input 0/1/2, 3 : Adaptive Input0/1/2 )" range="10 - 9" rwaccess="R/W"/> 
		<bitfield id="BITMASKSELCORE1" width="1" begin="8" end="8" resetval="0x0" description="Core-1 Bitmask Select (0: Set-0 , 1: Set-1)" range="8" rwaccess="R/W"/> 
		<bitfield id="BLENDMODECORE0" width="2" begin="2" end="1" resetval="0x0" description="Core-0 Blend (0:Input-0, 1: Input0/1, 2: Input 0/1/2, 3 : Adaptive Input0/1/2 )" range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="BITMASKSELCORE0" width="1" begin="0" end="0" resetval="0x0" description="Core-0 Bitmask Select (0: Set-0 , 1: Set-1)" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_GRAD_HZ" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_GRAD_HZ" offset="0x1D90" width="32" description="Gradient Bitfield selector, Set-0 for Horizontal ">
		<bitfield id="PHASE3" width="8" begin="31" end="24" resetval="0x0" description="Bitfield selector for Phase-3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHASE2" width="8" begin="23" end="16" resetval="0x0" description="Bitfield selector for Phase-2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHASE1" width="8" begin="15" end="8" resetval="0x0" description="Bitfield selector for Phase-1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHASE0" width="8" begin="7" end="0" resetval="0x0" description="Bitfield selector for Phase-0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_GRAD_VT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_GRAD_VT" offset="0x1D94" width="32" description="Gradient Bitfield selector, Set-0 for Vertical   ">
		<bitfield id="PHASE3" width="8" begin="31" end="24" resetval="0x0" description="Bitfield selector for Phase-3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHASE2" width="8" begin="23" end="16" resetval="0x0" description="Bitfield selector for Phase-2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHASE1" width="8" begin="15" end="8" resetval="0x0" description="Bitfield selector for Phase-1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHASE0" width="8" begin="7" end="0" resetval="0x0" description="Bitfield selector for Phase-0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_INTENSITY0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_INTENSITY0" offset="0x1D98" width="32" description="Intensity Bitfield selector and shift  for phase0/1  ">
		<bitfield id="SHIFT_PH1" width="4" begin="31" end="28" resetval="0x0" description="Intensity shift for Phase-1" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="BITFIELD_PH1" width="4" begin="19" end="16" resetval="0x0" description="Intensity Bitfield selector for Phase-1" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SHIFT_PH0" width="4" begin="15" end="12" resetval="0x0" description="Intensity shift for Phase-0" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="BITFIELD_PH0" width="4" begin="3" end="0" resetval="0x0" description="Intensity Bitfield selector for Phase-0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_INTENSITY1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_INTENSITY1" offset="0x1D9C" width="32" description="Intensity Bitfield selector and shift  for phase2/3  ">
		<bitfield id="SHIFT_PH3" width="4" begin="31" end="28" resetval="0x0" description="Intensity shift for Phase-3" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="BITFIELD_PH3" width="4" begin="19" end="16" resetval="0x0" description="Intensity Bitfield selector for Phase-3" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SHIFT_PH2" width="4" begin="15" end="12" resetval="0x0" description="Intensity shift for Phase-2" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="BITFIELD_PH2" width="4" begin="3" end="0" resetval="0x0" description="Intensity Bitfield selector for Phase-2" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_GRAD_HZ" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_GRAD_HZ" offset="0x1DA0" width="32" description="Gradient Bitfield selector, Set-1 for Horizontal ">
		<bitfield id="PHASE3" width="8" begin="31" end="24" resetval="0x0" description="Bitfield selector for Phase-3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHASE2" width="8" begin="23" end="16" resetval="0x0" description="Bitfield selector for Phase-2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHASE1" width="8" begin="15" end="8" resetval="0x0" description="Bitfield selector for Phase-1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHASE0" width="8" begin="7" end="0" resetval="0x0" description="Bitfield selector for Phase-0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_GRAD_VT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_GRAD_VT" offset="0x1DA4" width="32" description="Gradient Bitfield selector, Set-1 for Vertical   ">
		<bitfield id="PHASE3" width="8" begin="31" end="24" resetval="0x0" description="Bitfield selector for Phase-3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHASE2" width="8" begin="23" end="16" resetval="0x0" description="Bitfield selector for Phase-2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHASE1" width="8" begin="15" end="8" resetval="0x0" description="Bitfield selector for Phase-1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHASE0" width="8" begin="7" end="0" resetval="0x0" description="Bitfield selector for Phase-0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_INTENSITY0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_INTENSITY0" offset="0x1DA8" width="32" description="Intensity Bitfield selector and shift  for phase0/1  ">
		<bitfield id="SHIFT_PH1" width="4" begin="31" end="28" resetval="0x0" description="Intensity shift for Phase-1" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="BITFIELD_PH1" width="4" begin="19" end="16" resetval="0x0" description="Intensity Bitfield selector for Phase-1" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SHIFT_PH0" width="4" begin="15" end="12" resetval="0x0" description="Intensity shift for Phase-0" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="BITFIELD_PH0" width="4" begin="3" end="0" resetval="0x0" description="Intensity Bitfield selector for Phase-0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_INTENSITY1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_INTENSITY1" offset="0x1DAC" width="32" description="Intensity Bitfield selector and shift  for phase2/3  ">
		<bitfield id="SHIFT_PH3" width="4" begin="31" end="28" resetval="0x0" description="Intensity shift for Phase-3" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="BITFIELD_PH3" width="4" begin="19" end="16" resetval="0x0" description="Intensity Bitfield selector for Phase-3" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SHIFT_PH2" width="4" begin="15" end="12" resetval="0x0" description="Intensity shift for Phase-2" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="BITFIELD_PH2" width="4" begin="3" end="0" resetval="0x0" description="Intensity Bitfield selector for Phase-2" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_THR0_1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_THR0_1" offset="0x1DB0" width="32" description=" Set0 Thr0_1 for H/V Grad difference">
		<bitfield id="THR_1" width="16" begin="31" end="16" resetval="0x0" description="H/V Grad diff Threshold_1" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THR_0" width="16" begin="15" end="0" resetval="0x0" description="H/V Grad diff Threshold_0" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_THR2_3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_THR2_3" offset="0x1DB4" width="32" description=" Set0 Thr2_3 for H/V Grad difference">
		<bitfield id="THR_3" width="16" begin="31" end="16" resetval="0x0" description="H/V Grad diff Threshold_3" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THR_2" width="16" begin="15" end="0" resetval="0x0" description="H/V Grad diff Threshold_2" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_THR4_5" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_THR4_5" offset="0x1DB8" width="32" description=" Set0 Thr4_5 for H/V Grad difference">
		<bitfield id="THR_5" width="16" begin="31" end="16" resetval="0x0" description="H/V Grad diff Threshold_5" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THR_4" width="16" begin="15" end="0" resetval="0x0" description="H/V Grad diff Threshold_4" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_THR6" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET0_THR6" offset="0x1DBC" width="32" description=" Set0 Thr6 for H/V Grad difference">
		<bitfield id="THR_6" width="16" begin="15" end="0" resetval="0x0" description="H/V Grad diff Threshold_6" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_THR0_1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_THR0_1" offset="0x1DC0" width="32" description=" Set1 Thr0_1 for H/V Grad difference">
		<bitfield id="THR_1" width="16" begin="31" end="16" resetval="0x0" description="H/V Grad diff Threshold_1" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THR_0" width="16" begin="15" end="0" resetval="0x0" description="H/V Grad diff Threshold_0" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_THR2_3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_THR2_3" offset="0x1DC4" width="32" description=" Set1 Thr2_3 for H/V Grad difference">
		<bitfield id="THR_3" width="16" begin="31" end="16" resetval="0x0" description="H/V Grad diff Threshold_3" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THR_2" width="16" begin="15" end="0" resetval="0x0" description="H/V Grad diff Threshold_2" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_THR4_5" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_THR4_5" offset="0x1DC8" width="32" description=" Set1 Thr4_5 for H/V Grad difference">
		<bitfield id="THR_5" width="16" begin="31" end="16" resetval="0x0" description="H/V Grad diff Threshold_5" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THR_4" width="16" begin="15" end="0" resetval="0x0" description="H/V Grad diff Threshold_4" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_THR6" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_SET1_THR6" offset="0x1DCC" width="32" description=" Set1 Thr6 for H/V Grad difference">
		<bitfield id="THR_6" width="16" begin="15" end="0" resetval="0x0" description="H/V Grad diff Threshold_6" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_INT_STATUS" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_INT_STATUS" offset="0x1DD0" width="32" description="Status/clear register for flexcfa interrupts">
		<bitfield id="CLUT_CFG_ERR" width="1" begin="4" end="4" resetval="0x0" description="status/clear for error on CLUT cfg, set when software accesses CLUT during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT_CFG_ERR" width="1" begin="3" end="3" resetval="0x0" description="status/clear for error on DLUT cfg, set when software accesses DLUT during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="CFA_MMR_ERR" width="1" begin="2" end="2" resetval="0x0" description="status/clear for error writes to the FIR Filter MMRs during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="CFA_PIX_ERR" width="1" begin="1" end="1" resetval="0x0" description="status/clear for error on line array, set when software accesses pixel array during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="LUT_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="status/clear for error on LUT cfg, set when software accesses LUT during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_DEBUG_CTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_DEBUG_CTL" offset="0x2000" width="32" description="Enable for different debug events">
		<bitfield id="SOF_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable for sof event" range="2" rwaccess="R/W"/> 
		<bitfield id="SOL_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable for sol event" range="1" rwaccess="R/W"/> 
		<bitfield id="DBG_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug features, set to '0' to disable all debug events" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_DEBUG_STATUS" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_DEBUG_STATUS" offset="0x2004" width="32" description="Set/Clear for debug events">
		<bitfield id="SOF_EVENT" width="1" begin="2" end="2" resetval="0x0" description="Status/Clear for sof  event, write '1' to clear" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="SOL_EVENT" width="1" begin="1" end="1" resetval="0x0" description="Status/Clear for sol  event, write '1' to clear" range="1" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_LINE_SEL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_LINE_SEL" offset="0x2008" width="32" description="Selector for which line memory is read or written">
		<bitfield id="LINE_SELECTOR" width="3" begin="2" end="0" resetval="0x0" description="Selects which line is read or written from the line memory array.  The current line is updated at Start-Of-Line, so if the memory is read during a line that is being written, the data for the current_line will contain the new data for this current_line as well as old data from current_line - 5 that has not been overridden yet. If the current_line is the first few lines of a frame, the other lines will be from the end of the previous frame.   '0' = current line written,  '1' = current line - 1,  2 = current line - 2,  3 = current line - 3,  4 = current line - 4." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_DANDC_COM_CTRL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_DANDC_COM_CTRL" offset="0x2010" width="32" description="This register handles the general conrtrol bits for the DLUT CCM and CLUT blocks that preceed the CC module in the FCP.">
		<bitfield id="DISFIR3" width="1" begin="27" end="27" resetval="0x0" description="Disables the FIR filter for C3 to save power" range="27" rwaccess="R/W"/> 
		<bitfield id="DISFIR2" width="1" begin="26" end="26" resetval="0x0" description="Disables the FIR filter for C2 to save power" range="26" rwaccess="R/W"/> 
		<bitfield id="DISFIR1" width="1" begin="25" end="25" resetval="0x0" description="Disables the FIR filter for C1 to save power" range="25" rwaccess="R/W"/> 
		<bitfield id="DISFIR0" width="1" begin="24" end="24" resetval="0x0" description="Disables the FIR filter for C0 to save power" range="24" rwaccess="R/W"/> 
		<bitfield id="CMPDLUTEN" width="1" begin="10" end="10" resetval="0x0" description="Enables the CLUT" range="10" rwaccess="R/W"/> 
		<bitfield id="CCMEN" width="1" begin="9" end="9" resetval="0x0" description="Enables the CCM" range="9" rwaccess="R/W"/> 
		<bitfield id="DCMPDLUTEN" width="1" begin="8" end="8" resetval="0x0" description="Enables the DLUT" range="8" rwaccess="R/W"/> 
		<bitfield id="LINEARBITWIDTH" width="5" begin="4" end="0" resetval="0x12" description="Defines the DLUT output bit width the CCM clipping bit width and the CLUT input bit width, valid values are 12-24. Values less than 12, 12 will be used, values greater than 24, 24 will be used. Useful combinations are 12/16/20/24" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH0_ICH1_0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH0_ICH1_0" offset="0x2040" width="32" description="Defines the 12 bit signed S12Q8 wieght for CCM">
		<bitfield id="CCM_OCH0_ICH1" width="12" begin="27" end="16" resetval="0x0" description="Defines the 12 bit signed wieght for the C0 output channel from the C1 input channel" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CCM_OCH0_ICH0" width="12" begin="11" end="0" resetval="0x0" description="Defines the 12 bit signed wieght for the C0 output channel from the C0 input channel" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH0_ICH3_2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH0_ICH3_2" offset="0x2044" width="32" description="Defines the 12 bit signed S12Q8 wieght for CCM">
		<bitfield id="CCM_OCH0_ICH3" width="12" begin="27" end="16" resetval="0x0" description="Defines the 12 bit signed wieght for the C0 output channel from the C3 input channel" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CCM_OCH0_ICH2" width="12" begin="11" end="0" resetval="0x0" description="Defines the 12 bit signed wieght for the C0 output channel from the C2 input channel" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH0_OFFSET" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH0_OFFSET" offset="0x2048" width="32" description="Defines the 26 bit signed S26Q24 offset for CCM">
		<bitfield id="CCM_OCH0_OFFSET" width="26" begin="25" end="0" resetval="0x0" description="Defines the 26 bit signed offset for the C0 output channel " range="25 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH1_ICH1_0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH1_ICH1_0" offset="0x2050" width="32" description="Defines the 12 bit signed S12Q8 wieght for CCM">
		<bitfield id="CCM_OCH1_ICH1" width="12" begin="27" end="16" resetval="0x0" description="Defines the 12 bit signed wieght for the C1 output channel from the C1 input channel" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CCM_OCH1_ICH0" width="12" begin="11" end="0" resetval="0x0" description="Defines the 12 bit signed wieght for the C1 output channel from the C0 input channel" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH1_ICH3_2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH1_ICH3_2" offset="0x2054" width="32" description="Defines the 12 bit signed S12Q8 wieght for CCM">
		<bitfield id="CCM_OCH1_ICH3" width="12" begin="27" end="16" resetval="0x0" description="Defines the 12 bit signed wieght for the C1 output channel from the C3 input channel" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CCM_OCH1_ICH2" width="12" begin="11" end="0" resetval="0x0" description="Defines the 12 bit signed wieght for the C1 output channel from the C2 input channel" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH1_OFFSET" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH1_OFFSET" offset="0x2058" width="32" description="Defines the 26 bit signed S26Q24 offset for CCM">
		<bitfield id="CCM_OCH1_OFFSET" width="26" begin="25" end="0" resetval="0x0" description="Defines the 26 bit signed offset for the C1 output channel " range="25 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH2_ICH1_0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH2_ICH1_0" offset="0x2060" width="32" description="Defines the 12 bit signed S12Q8 wieght for CCM">
		<bitfield id="CCM_OCH2_ICH1" width="12" begin="27" end="16" resetval="0x0" description="Defines the 12 bit signed wieght for the C2 output channel from the C1 input channel" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CCM_OCH2_ICH0" width="12" begin="11" end="0" resetval="0x0" description="Defines the 12 bit signed wieght for the C2 output channel from the C0 input channel" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH2_ICH3_2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH2_ICH3_2" offset="0x2064" width="32" description="Defines the 12 bit signed S12Q8 wieght for CCM">
		<bitfield id="CCM_OCH2_ICH3" width="12" begin="27" end="16" resetval="0x0" description="Defines the 12 bit signed wieght for the C2 output channel from the C3 input channel" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CCM_OCH2_ICH2" width="12" begin="11" end="0" resetval="0x0" description="Defines the 12 bit signed wieght for the C2 output channel from the C2 input channel" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH2_OFFSET" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH2_OFFSET" offset="0x2068" width="32" description="Defines the 26 bit signed S26Q24 offset for CCM">
		<bitfield id="CCM_OCH2_OFFSET" width="26" begin="25" end="0" resetval="0x0" description="Defines the 26 bit signed offset for the C2 output channel " range="25 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH3_ICH1_0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH3_ICH1_0" offset="0x2070" width="32" description="Defines the 12 bit signed S12Q8 wieght for CCM">
		<bitfield id="CCM_OCH3_ICH1" width="12" begin="27" end="16" resetval="0x0" description="Defines the 12 bit signed wieght for the C3 output channel from the C1 input channel" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CCM_OCH3_ICH0" width="12" begin="11" end="0" resetval="0x0" description="Defines the 12 bit signed wieght for the C3 output channel from the C0 input channel" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH3_ICH3_2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH3_ICH3_2" offset="0x2074" width="32" description="Defines the 12 bit signed S12Q8 wieght for CCM">
		<bitfield id="CCM_OCH3_ICH3" width="12" begin="27" end="16" resetval="0x0" description="Defines the 12 bit signed wieght for the C3 output channel from the C3 input channel" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CCM_OCH3_ICH2" width="12" begin="11" end="0" resetval="0x0" description="Defines the 12 bit signed wieght for the C3 output channel from the C2 input channel" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH3_OFFSET" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CCM_OCH3_OFFSET" offset="0x2078" width="32" description="Defines the 26 bit signed S26Q24 offset for CCM">
		<bitfield id="CCM_OCH3_OFFSET" width="26" begin="25" end="0" resetval="0x0" description="Defines the 26 bit signed offset for the C3 output channel " range="25 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_FIR_SCALES_1_0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_FIR_SCALES_1_0" offset="0x2080" width="32" description="Defines the FIR output scaler for FIR filters 1 and 0">
		<bitfield id="FIR_SCALER1" width="14" begin="29" end="16" resetval="0x256" description="Defines the U14Q8 scaler for FIR filter 1" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="FIR_SCALER0" width="14" begin="13" end="0" resetval="0x256" description="Defines the U14Q8 scaler for FIR filter 0" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_FIR_SCALES_3_2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_FIR_SCALES_3_2" offset="0x2084" width="32" description="Defines the FIR output scaler for FIR filters 3 and 2">
		<bitfield id="FIR_SCALER3" width="14" begin="29" end="16" resetval="0x256" description="Defines the U14Q8 scaler for FIR filter 3" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="FIR_SCALER2" width="14" begin="13" end="0" resetval="0x256" description="Defines the U14Q8 scaler for FIR filter 2" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_FIR_OFFSETS_1_0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_FIR_OFFSETS_1_0" offset="0x2088" width="32" description="Defines the FIR output offset for FIR filters 1 and 0">
		<bitfield id="FIR_OFFSET1" width="16" begin="31" end="16" resetval="0x0" description="Defines the U16 offset for FIR filter 1" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FIR_OFFSET0" width="16" begin="15" end="0" resetval="0x0" description="Defines the U16 offset for FIR filter 0" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_FIR_OFFSETS_3_2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_FIR_OFFSETS_3_2" offset="0x208C" width="32" description="Defines the FIR output offset for FIR filters 3 and 2">
		<bitfield id="FIR_OFFSET3" width="16" begin="31" end="16" resetval="0x0" description="Defines the U16 offset for FIR filter 3" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FIR_OFFSET2" width="16" begin="15" end="0" resetval="0x0" description="Defines the U16 offset for FIR filter 2" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CLUT0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CLUT0" offset="0x2C00" width="32" description="The LUT table contains the information used to reduce the pixle width to 24 from 12">
		<bitfield id="LUT_ENTRY_HI" width="12" begin="27" end="16" resetval="0x0" description="The upper LUT entry n+1." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="LUT_ENTRY_LO" width="12" begin="11" end="0" resetval="0x0" description="The lower LUT entry n+0." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CLUT1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CLUT1" offset="0x3100" width="32" description="The LUT table contains the information used to reduce the pixle width to 24 from 12">
		<bitfield id="LUT_ENTRY_HI" width="12" begin="27" end="16" resetval="0x0" description="The upper LUT entry n+1." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="LUT_ENTRY_LO" width="12" begin="11" end="0" resetval="0x0" description="The lower LUT entry n+0." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CLUT2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CLUT2" offset="0x3600" width="32" description="The LUT table contains the information used to reduce the pixle width to 24 from 12">
		<bitfield id="LUT_ENTRY_HI" width="12" begin="27" end="16" resetval="0x0" description="The upper LUT entry n+1." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="LUT_ENTRY_LO" width="12" begin="11" end="0" resetval="0x0" description="The lower LUT entry n+0." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CLUT3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_CLUT3" offset="0x3B00" width="32" description="The LUT table contains the information used to reduce the pixle width to 24 from 12">
		<bitfield id="LUT_ENTRY_HI" width="12" begin="27" end="16" resetval="0x0" description="The upper LUT entry n+1." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="LUT_ENTRY_LO" width="12" begin="11" end="0" resetval="0x0" description="The lower LUT entry n+0." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_PIXEL_RAM" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_PIXEL_RAM" offset="0x4000" width="32" description="The pixel RAM contains the array of 16 bit pixels stored and used by the CFA logic. Pixels are 16 bit aligned. Pixels can only be written two at a time.">
		<bitfield id="PIXEL_HI" width="16" begin="31" end="16" resetval="0x0" description="The 16 bit pixel data for the selected line upper pixel 'n+1'" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PIXEL_LO" width="16" begin="15" end="0" resetval="0x0" description="The 16 bit pixel data for the selected line lower pixel 'n'" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_coef" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_REGS_coef" offset="0x100C" width="32" description="Coefficients for a=core, b=dir, c=phase, d=row, column=e*2+1 and e*2">
		<bitfield id="COEF_1" width="9" begin="24" end="16" resetval="0x0" description="Coefficient - e*2+1" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="COEF_0" width="9" begin="8" end="0" resetval="0x0" description="Coefficient - e*2" range="8 - 0" rwaccess="R/W"/>
	</register>
</module>