// Seed: 3403933579
module module_0 (
    input wor  id_0,
    input tri  id_1,
    input tri  id_2,
    input tri0 id_3,
    input tri  id_4,
    input tri1 id_5
);
  wire id_7, id_8, \id_9 ;
endmodule
module module_1 #(
    parameter id_0 = 32'd32,
    parameter id_5 = 32'd29,
    parameter id_6 = 32'd3
) (
    input wire _id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    input tri1 _id_5[id_5 : id_0],
    output tri0 _id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_2
  );
  logic [(  1 'd0 ) : id_6  ==  1] id_9;
endmodule
