
*** Running vivado
    with args -log LSTM_net.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LSTM_net.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Jun 25 13:28:21 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source LSTM_net.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 514.191 ; gain = 201.473
Command: read_checkpoint -auto_incremental -incremental C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/utils_1/imports/synth_1/Network.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/utils_1/imports/synth_1/Network.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top LSTM_net -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Device 21-9227] Part: xc7a35tcsg324-3 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3756
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1376.941 ; gain = 447.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LSTM_net' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_net.vhd:44]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.runs/synth_1/.Xil/Vivado-8544-LAPTOP-OPG22R0F/realtime/counter_stub.vhdl:6' bound to instance 'c0' of component 'counter' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_net.vhd:152]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.runs/synth_1/.Xil/Vivado-8544-LAPTOP-OPG22R0F/realtime/counter_stub.vhdl:16]
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/shift_register.vhd:26' bound to instance 'm1' of component 'shift_register' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_net.vhd:160]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/shift_register.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/shift_register.vhd:47]
INFO: [Synth 8-3491] module 'LSTM_layer' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:28' bound to instance 'u0' of component 'LSTM_layer' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_net.vhd:195]
INFO: [Synth 8-638] synthesizing module 'LSTM_layer' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:42]
INFO: [Synth 8-3491] module 'mac_f32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/mac_f32.vhd:9' bound to instance 'u0' of component 'mac_f32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:186]
INFO: [Synth 8-638] synthesizing module 'mac_f32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/mac_f32.vhd:24]
INFO: [Synth 8-3491] module 'fp_unit' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:12' bound to instance 'u0' of component 'fp_unit' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/mac_f32.vhd:86]
INFO: [Synth 8-638] synthesizing module 'fp_unit' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:21]
INFO: [Synth 8-3491] module 'lzc_32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_32.vhd:8' bound to instance 'lzc1_32_comp' of component 'lzc_32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:67]
INFO: [Synth 8-638] synthesizing module 'lzc_32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_32.vhd:16]
INFO: [Synth 8-3491] module 'lzc_16' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_16.vhd:8' bound to instance 'lzc_16_comp_0' of component 'lzc_16' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_32.vhd:36]
INFO: [Synth 8-638] synthesizing module 'lzc_16' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_16.vhd:16]
INFO: [Synth 8-3491] module 'lzc_8' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_8.vhd:8' bound to instance 'lzc_8_comp_0' of component 'lzc_8' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_16.vhd:34]
INFO: [Synth 8-638] synthesizing module 'lzc_8' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_8.vhd:16]
INFO: [Synth 8-3491] module 'lzc_4' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_4.vhd:8' bound to instance 'lzc_4_comp_0' of component 'lzc_4' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_8.vhd:32]
INFO: [Synth 8-638] synthesizing module 'lzc_4' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_4.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'lzc_4' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_4.vhd:16]
INFO: [Synth 8-3491] module 'lzc_4' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_4.vhd:8' bound to instance 'lzc_4_comp_1' of component 'lzc_4' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_8.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'lzc_8' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_8.vhd:16]
INFO: [Synth 8-3491] module 'lzc_8' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_8.vhd:8' bound to instance 'lzc_8_comp_1' of component 'lzc_8' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_16.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'lzc_16' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_16.vhd:16]
INFO: [Synth 8-3491] module 'lzc_16' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_16.vhd:8' bound to instance 'lzc_16_comp_1' of component 'lzc_16' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_32.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lzc_32' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_32.vhd:16]
INFO: [Synth 8-3491] module 'lzc_32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_32.vhd:8' bound to instance 'lzc2_32_comp' of component 'lzc_32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:73]
INFO: [Synth 8-3491] module 'lzc_32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_32.vhd:8' bound to instance 'lzc3_32_comp' of component 'lzc_32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:79]
INFO: [Synth 8-3491] module 'lzc_32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_32.vhd:8' bound to instance 'lzc4_32_comp' of component 'lzc_32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:85]
INFO: [Synth 8-3491] module 'lzc_128' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_128.vhd:8' bound to instance 'lzc_128_comp' of component 'lzc_128' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:91]
INFO: [Synth 8-638] synthesizing module 'lzc_128' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_128.vhd:16]
INFO: [Synth 8-3491] module 'lzc_64' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_64.vhd:8' bound to instance 'lzc_64_comp_0' of component 'lzc_64' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_128.vhd:40]
INFO: [Synth 8-638] synthesizing module 'lzc_64' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_64.vhd:16]
INFO: [Synth 8-3491] module 'lzc_32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_32.vhd:8' bound to instance 'lzc_32_comp_0' of component 'lzc_32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_64.vhd:38]
INFO: [Synth 8-3491] module 'lzc_32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_32.vhd:8' bound to instance 'lzc_32_comp_1' of component 'lzc_32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_64.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'lzc_64' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_64.vhd:16]
INFO: [Synth 8-3491] module 'lzc_64' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_64.vhd:8' bound to instance 'lzc_64_comp_1' of component 'lzc_64' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_128.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lzc_128' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/lzc_128.vhd:16]
INFO: [Synth 8-3491] module 'fp_ext' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_ext.vhd:11' bound to instance 'fp_ext1_comp' of component 'fp_ext' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:97]
INFO: [Synth 8-638] synthesizing module 'fp_ext' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_ext.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'fp_ext' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_ext.vhd:20]
INFO: [Synth 8-3491] module 'fp_ext' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_ext.vhd:11' bound to instance 'fp_ext2_comp' of component 'fp_ext' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:105]
INFO: [Synth 8-3491] module 'fp_ext' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_ext.vhd:11' bound to instance 'fp_ext3_comp' of component 'fp_ext' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:113]
INFO: [Synth 8-3491] module 'fp_cmp' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_cmp.vhd:10' bound to instance 'fp_cmp_comp' of component 'fp_cmp' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:121]
INFO: [Synth 8-638] synthesizing module 'fp_cmp' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_cmp.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'fp_cmp' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_cmp.vhd:17]
INFO: [Synth 8-3491] module 'fp_rnd' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_rnd.vhd:11' bound to instance 'fp_rnd_comp' of component 'fp_rnd' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fp_rnd' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_rnd.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'fp_rnd' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_rnd.vhd:18]
INFO: [Synth 8-3491] module 'fp_cvt' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_cvt.vhd:11' bound to instance 'fp_cvt_comp' of component 'fp_cvt' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:133]
INFO: [Synth 8-638] synthesizing module 'fp_cvt' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_cvt.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'fp_cvt' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_cvt.vhd:25]
INFO: [Synth 8-3491] module 'fp_sgnj' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_sgnj.vhd:10' bound to instance 'fp_sgnj_comp' of component 'fp_sgnj' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:143]
INFO: [Synth 8-638] synthesizing module 'fp_sgnj' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_sgnj.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'fp_sgnj' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_sgnj.vhd:17]
INFO: [Synth 8-3491] module 'fp_max' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_max.vhd:10' bound to instance 'fp_max_comp' of component 'fp_max' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:149]
INFO: [Synth 8-638] synthesizing module 'fp_max' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_max.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'fp_max' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_max.vhd:17]
INFO: [Synth 8-3491] module 'fp_fma' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_fma.vhd:11' bound to instance 'fp_fma_comp' of component 'fp_fma' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:155]
INFO: [Synth 8-638] synthesizing module 'fp_fma' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_fma.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'fp_fma' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_fma.vhd:22]
INFO: [Synth 8-3491] module 'fp_exe' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_exe.vhd:10' bound to instance 'fp_exe_comp' of component 'fp_exe' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:181]
INFO: [Synth 8-638] synthesizing module 'fp_exe' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_exe.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'fp_exe' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_exe.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'fp_unit' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mac_f32' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/mac_f32.vhd:24]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r0' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:202]
INFO: [Synth 8-638] synthesizing module 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'nregister' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:38]
INFO: [Synth 8-3491] module 'mac_f32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/mac_f32.vhd:9' bound to instance 'u1' of component 'mac_f32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:216]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r1' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:232]
INFO: [Synth 8-3491] module 'sum_f32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/sum_f32.vhd:9' bound to instance 'u2' of component 'sum_f32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:247]
INFO: [Synth 8-638] synthesizing module 'sum_f32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/sum_f32.vhd:24]
INFO: [Synth 8-3491] module 'fp_unit' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:12' bound to instance 'u0' of component 'fp_unit' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/sum_f32.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'sum_f32' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/sum_f32.vhd:24]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dff_chain' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:25' bound to instance 'f0' of component 'dff_chain' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:265]
INFO: [Synth 8-638] synthesizing module 'dff_chain' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:37]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-638] synthesizing module 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'dflipflop' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:35]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'dff_chain' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:37]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r2' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:274]
INFO: [Synth 8-3491] module 'cnv_f2i' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/cnv_f2i.vhd:9' bound to instance 'u3' of component 'cnv_f2i' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:284]
INFO: [Synth 8-638] synthesizing module 'cnv_f2i' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/cnv_f2i.vhd:22]
INFO: [Synth 8-3491] module 'fp_unit' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_unit.vhd:12' bound to instance 'u0' of component 'fp_unit' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/cnv_f2i.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'cnv_f2i' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/cnv_f2i.vhd:22]
INFO: [Synth 8-3491] module 'tanh_lut' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.runs/synth_1/.Xil/Vivado-8544-LAPTOP-OPG22R0F/realtime/tanh_lut_stub.vhdl:6' bound to instance 'm0' of component 'tanh_lut' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:293]
INFO: [Synth 8-638] synthesizing module 'tanh_lut' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.runs/synth_1/.Xil/Vivado-8544-LAPTOP-OPG22R0F/realtime/tanh_lut_stub.vhdl:16]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r3' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:306]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r4' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:318]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r5' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:330]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r6' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:342]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r7' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:356]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r8' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:368]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff_chain' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:25' bound to instance 'f1' of component 'dff_chain' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:380]
INFO: [Synth 8-638] synthesizing module 'dff_chain__parameterized1' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:37]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'dff_chain__parameterized1' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'LSTM_layer' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_layer.vhd:42]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r0' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_net.vhd:209]
INFO: [Synth 8-3491] module 'out_layer' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/out_layer.vhd:29' bound to instance 'u1' of component 'out_layer' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_net.vhd:222]
INFO: [Synth 8-638] synthesizing module 'out_layer' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/out_layer.vhd:45]
INFO: [Synth 8-3491] module 'mac_f32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/mac_f32.vhd:9' bound to instance 'u0' of component 'mac_f32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/out_layer.vhd:156]
INFO: [Synth 8-3491] module 'mac_f32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/mac_f32.vhd:9' bound to instance 'u2' of component 'mac_f32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/out_layer.vhd:172]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r0' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/out_layer.vhd:183]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r1' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/out_layer.vhd:193]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r2' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/out_layer.vhd:203]
INFO: [Synth 8-3491] module 'nregister' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/register.vhd:26' bound to instance 'r3' of component 'nregister' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/out_layer.vhd:213]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_chain' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:25' bound to instance 'f1' of component 'dff_chain' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/out_layer.vhd:225]
INFO: [Synth 8-638] synthesizing module 'dff_chain__parameterized3' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:37]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'dff_chain__parameterized3' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'out_layer' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/out_layer.vhd:45]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dff_chain__parameterized5' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:37]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff_chain__parameterized5' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:37]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dff_chain__parameterized7' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:37]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff_chain__parameterized7' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/dff_chain.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'LSTM_net' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/LSTM_net.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element r_1_reg[zero] was removed.  [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/sources_1/new/fpu/fp_fma.vhd:331]
WARNING: [Synth 8-7129] Port reset in module fp_exe is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module fp_exe is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[class1][6] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[class1][5] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[class1][2] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[class1][1] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fdiv] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fsqrt] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fsgnj] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fcmp] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fmax] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fclass] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fmv_i2f] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fmv_f2i] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fcvt_i2f] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fcvt_f2i] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fcvt_op][1] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_fma_i[op][fcvt_op][0] in module fp_fma is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[fmt][1] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[fmt][0] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class1][7] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class1][6] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class1][5] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class1][4] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class1][3] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class1][2] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class1][1] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class1][0] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class2][7] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class2][6] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class2][5] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class2][4] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class2][3] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class2][2] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class2][1] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_max_i[class2][0] in module fp_max is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][30] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][29] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][28] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][27] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][26] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][25] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][24] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][23] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][22] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][21] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][20] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][19] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][18] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][17] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][16] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][15] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][14] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][13] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][12] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][11] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][10] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][9] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][8] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][7] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][6] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][5] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][4] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][3] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][2] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][1] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_sgnj_i[data2][0] in module fp_sgnj is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fmadd] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fmsub] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fnmadd] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fnmsub] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fadd] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fsub] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fmul] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fdiv] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fsqrt] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fsgnj] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fcmp] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fmax] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fclass] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fmv_i2f] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fmv_f2i] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fcvt_i2f] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[op][fcvt_f2i] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[class][6] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[class][5] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[class][2] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_f2i_i[class][1] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fmadd] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fmsub] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fnmadd] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fnmsub] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fadd] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fsub] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fmul] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fdiv] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fsqrt] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fsgnj] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fcmp] in module fp_cvt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_cvt_i2f_i[op][fmax] in module fp_cvt is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1512.375 ; gain = 583.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1512.375 ; gain = 583.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1512.375 ; gain = 583.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1512.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.gen/sources_1/ip/counter/counter/c_counter_binary_0_in_context.xdc] for cell 'c0'
Finished Parsing XDC File [c:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.gen/sources_1/ip/counter/counter/c_counter_binary_0_in_context.xdc] for cell 'c0'
Parsing XDC File [c:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.gen/sources_1/ip/tanh_lut/tanh_lut/tanh_lut_in_context.xdc] for cell 'u0/m0'
Finished Parsing XDC File [c:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.gen/sources_1/ip/tanh_lut/tanh_lut/tanh_lut_in_context.xdc] for cell 'u0/m0'
Parsing XDC File [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clock' relative to clock 'clock' defined on the same pin is not supported, ignoring it [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc:3]
Finished Parsing XDC File [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LSTM_net_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LSTM_net_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1572.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1572.871 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'c0' at clock pin 'CLK' is different from the actual clock period '20.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1575.965 ; gain = 646.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1575.965 ; gain = 646.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for c0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u0/m0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1575.965 ; gain = 646.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:01:13 . Memory (MB): peak = 1575.965 ; gain = 646.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   77 Bit       Adders := 6     
	   2 Input   77 Bit       Adders := 6     
	   2 Input   33 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 12    
	   2 Input   25 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 18    
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 18    
	   2 Input    8 Bit       Adders := 20    
	   3 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               77 Bit    Registers := 12    
	               32 Bit    Registers := 24    
	               25 Bit    Registers := 6     
	               11 Bit    Registers := 18    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 153   
+---Muxes : 
	   2 Input   77 Bit        Muxes := 42    
	   2 Input   59 Bit        Muxes := 18    
	   2 Input   33 Bit        Muxes := 36    
	   2 Input   32 Bit        Muxes := 291   
	   4 Input   32 Bit        Muxes := 6     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 24    
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 42    
	   2 Input   10 Bit        Muxes := 126   
	   2 Input    7 Bit        Muxes := 18    
	   2 Input    6 Bit        Muxes := 42    
	   5 Input    5 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 108   
	   6 Input    5 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 18    
	   2 Input    3 Bit        Muxes := 24    
	   2 Input    2 Bit        Muxes := 26    
	   2 Input    1 Bit        Muxes := 290   
	   6 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mantissa_r0, operation Mode is: A*B.
DSP Report: operator mantissa_r0 is absorbed into DSP mantissa_r0.
DSP Report: operator mantissa_r0 is absorbed into DSP mantissa_r0.
DSP Report: Generating DSP mantissa_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mantissa_r0 is absorbed into DSP mantissa_r0.
DSP Report: operator mantissa_r0 is absorbed into DSP mantissa_r0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:04:02 . Memory (MB): peak = 1576.246 ; gain = 647.258
---------------------------------------------------------------------------------
 Sort Area is fp_unit mantissa_r0_0 : 0 0 : 3446 4760 : Used 6 time 0
 Sort Area is fp_unit mantissa_r0_0 : 0 1 : 1314 4760 : Used 6 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fp_fma      | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_fma      | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:04:42 . Memory (MB): peak = 1576.246 ; gain = 647.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:06:19 . Memory (MB): peak = 1773.422 ; gain = 844.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:01 ; elapsed = 00:06:46 . Memory (MB): peak = 1999.281 ; gain = 1070.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:12 ; elapsed = 00:07:06 . Memory (MB): peak = 1999.281 ; gain = 1070.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:12 ; elapsed = 00:07:06 . Memory (MB): peak = 1999.281 ; gain = 1070.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:15 ; elapsed = 00:07:11 . Memory (MB): peak = 1999.281 ; gain = 1070.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:15 ; elapsed = 00:07:11 . Memory (MB): peak = 1999.281 ; gain = 1070.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:16 ; elapsed = 00:07:13 . Memory (MB): peak = 1999.281 ; gain = 1070.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:16 ; elapsed = 00:07:13 . Memory (MB): peak = 1999.281 ; gain = 1070.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fp_fma      | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_fma      | PCIN>>17+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_fma      | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_fma      | PCIN>>17+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_fma      | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_fma      | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_fma      | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_fma      | PCIN>>17+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |counter       |         1|
|2     |tanh_lut      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |counter_bbox  |     1|
|2     |tanh_lut_bbox |     1|
|3     |BUFG          |     1|
|4     |CARRY4        |   241|
|5     |DSP48E1       |     8|
|6     |LUT1          |   320|
|7     |LUT2          |   717|
|8     |LUT3          |   996|
|9     |LUT4          |  1048|
|10    |LUT5          |  1937|
|11    |LUT6          |  4121|
|12    |MUXF7         |    58|
|13    |FDCE          |   814|
|14    |FDRE          |   879|
|15    |IBUF          |   168|
|16    |OBUF          |    39|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:16 ; elapsed = 00:07:13 . Memory (MB): peak = 1999.281 ; gain = 1070.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:55 ; elapsed = 00:06:57 . Memory (MB): peak = 1999.281 ; gain = 1006.703
Synthesis Optimization Complete : Time (s): cpu = 00:03:16 ; elapsed = 00:07:14 . Memory (MB): peak = 1999.281 ; gain = 1070.293
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.736 . Memory (MB): peak = 1999.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1999.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c53a6e95
INFO: [Common 17-83] Releasing license: Synthesis
184 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:29 ; elapsed = 00:08:01 . Memory (MB): peak = 1999.281 ; gain = 1473.789
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1999.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.runs/synth_1/LSTM_net.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file LSTM_net_utilization_synth.rpt -pb LSTM_net_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 25 13:36:39 2024...
