
*** Running vivado
    with args -log mycpu_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mycpu_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mycpu_top.tcl -notrace
Command: synth_design -top mycpu_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4888 
WARNING: [Synth 8-2490] overwriting previous definition of module D_E [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module E_M [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module F_D [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module M_W [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-6901] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
WARNING: [Synth 8-2490] overwriting previous definition of module D_E [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module E_M [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module F_D [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module M_W [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module RAM [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
WARNING: [Synth 8-2490] overwriting previous definition of module judge_is_jmp [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2_1_32 [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2_1_5 [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
WARNING: [Synth 8-6901] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
WARNING: [Synth 8-2490] overwriting previous definition of module ROM [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
WARNING: [Synth 8-2490] overwriting previous definition of module pc_plus4 [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
WARNING: [Synth 8-2490] overwriting previous definition of module is_stall [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
WARNING: [Synth 8-2490] overwriting previous definition of module pc_plus [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
WARNING: [Synth 8-2490] overwriting previous definition of module PC [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
WARNING: [Synth 8-2490] overwriting previous definition of module cpu_part [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
WARNING: [Synth 8-2490] overwriting previous definition of module control [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module regfile [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module signextend [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module jal_mux_32 [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module jal_mux_5 [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module pre_read [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
WARNING: [Synth 8-976] ram_rd has already been declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [Synth 8-2654] second declaration of ram_rd ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
INFO: [Synth 8-994] ram_rd is declared here [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:70]
WARNING: [Synth 8-976] alu_src_e has already been declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [Synth 8-2654] second declaration of alu_src_e ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
INFO: [Synth 8-994] alu_src_e is declared here [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:118]
WARNING: [Synth 8-976] reg_dst_e has already been declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [Synth 8-2654] second declaration of reg_dst_e ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [Synth 8-994] reg_dst_e is declared here [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:114]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 577.898 ; gain = 246.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:33]
INFO: [Synth 8-6157] synthesizing module 'pre_read' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pre_read' (1#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [Synth 8-226] default block is never used [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_32' (2#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [Synth 8-6157] synthesizing module 'pc_plus4' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus4' (4#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [Synth 8-6157] synthesizing module 'F_D' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [Synth 8-6155] done synthesizing module 'F_D' (5#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux_32' (7#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux_5' (8#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'src2' does not match port width (5) of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'signextend' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (10#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:68]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (11#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [Synth 8-226] default block is never used [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:155]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_5' (12#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_plus' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus' (14#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
WARNING: [Synth 8-689] width (4) of port connection 'select' does not match port width (1) of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
INFO: [Synth 8-6157] synthesizing module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [Synth 8-6155] done synthesizing module 'judge_is_jmp' (15#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [Synth 8-6157] synthesizing module 'D_E' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [Synth 8-6155] done synthesizing module 'D_E' (16#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'reg_dst_e' does not match port width (5) of module 'D_E' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
INFO: [Synth 8-6157] synthesizing module 'E_M' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [Synth 8-6155] done synthesizing module 'E_M' (17#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [Synth 8-6157] synthesizing module 'M_W' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [Synth 8-6155] done synthesizing module 'M_W' (18#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-3848] Net inst_sram_wdata in module/entity mycpu_top does not have driver. [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (19#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:33]
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_en driven by constant 1
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port data_sram_en driven by constant 1
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[31]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[30]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[29]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[28]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[27]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[26]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[25]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[24]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[23]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[22]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[21]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[20]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[19]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[18]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[17]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[16]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[15]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[14]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[13]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[12]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[11]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[10]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[9]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[8]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[7]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[6]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[5]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[4]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[3]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[2]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[1]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[0]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port int
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 628.930 ; gain = 297.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 628.930 ; gain = 297.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 628.930 ; gain = 297.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-4471] merging register 'rt_d_reg[4:0]' into 'addr2_reg[4:0]' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 628.930 ; gain = 297.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 48    
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 7     
	   4 Input     66 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	  15 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 41    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mycpu_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module pre_read 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux2_1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module pc_plus4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module F_D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	  15 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module jal_mux_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jal_mux_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module signextend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module forwarding_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 7     
	   4 Input     66 Bit        Muxes := 1     
Module mux2_1_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module pc_plus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module judge_is_jmp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module D_E 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module E_M 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module M_W 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_en driven by constant 1
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port data_sram_en driven by constant 1
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[31]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[30]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[29]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[28]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[27]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[26]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[25]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[24]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[23]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[22]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[21]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[20]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[19]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[18]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[17]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[16]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[15]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[14]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[13]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[12]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[11]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[10]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[9]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[8]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[7]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[6]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[5]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[4]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[3]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[2]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[1]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[0]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port int
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[16]' (FDC) to 'd_e/imm_e_reg[17]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[17]' (FDC) to 'd_e/imm_e_reg[18]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[18]' (FDC) to 'd_e/imm_e_reg[19]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[19]' (FDC) to 'd_e/imm_e_reg[20]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[20]' (FDC) to 'd_e/imm_e_reg[21]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[21]' (FDC) to 'd_e/imm_e_reg[22]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[22]' (FDC) to 'd_e/imm_e_reg[23]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[23]' (FDC) to 'd_e/imm_e_reg[24]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[24]' (FDC) to 'd_e/imm_e_reg[25]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[25]' (FDC) to 'd_e/imm_e_reg[26]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[26]' (FDC) to 'd_e/imm_e_reg[27]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[27]' (FDC) to 'd_e/imm_e_reg[28]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[28]' (FDC) to 'd_e/imm_e_reg[29]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[29]' (FDC) to 'd_e/imm_e_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[30]' (FDC) to 'd_e/imm_e_reg[31]'
INFO: [Synth 8-3886] merging instance 'd_e/mem_write_e_reg[0]' (FDC) to 'd_e/mem_write_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'd_e/mem_write_e_reg[1]' (FDC) to 'd_e/mem_write_e_reg[2]'
INFO: [Synth 8-3886] merging instance 'd_e/mem_write_e_reg[2]' (FDC) to 'd_e/mem_write_e_reg[3]'
INFO: [Synth 8-3886] merging instance 'e_m/mem_write_m_reg[0]' (FDC) to 'e_m/mem_write_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'e_m/mem_write_m_reg[1]' (FDC) to 'e_m/mem_write_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'e_m/mem_write_m_reg[2]' (FDC) to 'e_m/mem_write_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'f_d/PC_plus4_d_reg[0]' (FDC) to 'f_d/debug_wb_pc_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[0]' (FDC) to 'f_d/imm_reg[0]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[1]' (FDC) to 'f_d/imm_reg[1]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[2]' (FDC) to 'f_d/imm_reg[2]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[3]' (FDC) to 'f_d/imm_reg[3]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[4]' (FDC) to 'f_d/imm_reg[4]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[5]' (FDC) to 'f_d/imm_reg[5]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[6]' (FDC) to 'f_d/imm_reg[6]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[7]' (FDC) to 'f_d/imm_reg[7]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[8]' (FDC) to 'f_d/imm_reg[8]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[9]' (FDC) to 'f_d/imm_reg[9]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[10]' (FDC) to 'f_d/imm_reg[10]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[11]' (FDC) to 'f_d/imm_reg[11]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[12]' (FDC) to 'f_d/imm_reg[12]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[13]' (FDC) to 'f_d/imm_reg[13]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[14]' (FDC) to 'f_d/imm_reg[14]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[15]' (FDC) to 'f_d/imm_reg[15]'
INFO: [Synth 8-3886] merging instance 'd_e/PC_plus4_e_reg[0]' (FDC) to 'd_e/debug_wb_pc_e_reg[0]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[0]' (FDC) to 'd_e/imm_e_reg[0]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[1]' (FDC) to 'd_e/imm_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[2]' (FDC) to 'd_e/imm_e_reg[2]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[3]' (FDC) to 'd_e/imm_e_reg[3]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[4]' (FDC) to 'd_e/imm_e_reg[4]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[5]' (FDC) to 'd_e/imm_e_reg[5]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[6]' (FDC) to 'd_e/imm_e_reg[6]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[7]' (FDC) to 'd_e/imm_e_reg[7]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[8]' (FDC) to 'd_e/imm_e_reg[8]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[9]' (FDC) to 'd_e/imm_e_reg[9]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[10]' (FDC) to 'd_e/imm_e_reg[10]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[11]' (FDC) to 'd_e/imm_e_reg[11]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[12]' (FDC) to 'd_e/imm_e_reg[12]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[13]' (FDC) to 'd_e/imm_e_reg[13]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[14]' (FDC) to 'd_e/imm_e_reg[14]'
INFO: [Synth 8-3886] merging instance 'd_e/jmp_addr_e_reg[15]' (FDC) to 'd_e/imm_e_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 846.496 ; gain = 515.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 848.340 ; gain = 517.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'f_d/rd_d_reg[3]' (FDC) to 'f_d/imm_reg[14]'
INFO: [Synth 8-3886] merging instance 'f_d/rd_d_reg[4]' (FDC) to 'f_d/imm_reg[15]'
INFO: [Synth 8-3886] merging instance 'f_d/rd_d_reg[2]' (FDC) to 'f_d/imm_reg[13]'
INFO: [Synth 8-3886] merging instance 'f_d/rd_d_reg[0]' (FDC) to 'f_d/imm_reg[11]'
INFO: [Synth 8-3886] merging instance 'f_d/rd_d_reg[1]' (FDC) to 'f_d/imm_reg[12]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[16]' (FDC) to 'f_d/addr2_reg[0]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[17]' (FDC) to 'f_d/addr2_reg[1]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[18]' (FDC) to 'f_d/addr2_reg[2]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[19]' (FDC) to 'f_d/addr2_reg[3]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[20]' (FDC) to 'f_d/addr2_reg[4]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[21]' (FDC) to 'f_d/addr1_reg[0]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[22]' (FDC) to 'f_d/addr1_reg[1]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[23]' (FDC) to 'f_d/addr1_reg[2]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[24]' (FDC) to 'f_d/addr1_reg[3]'
INFO: [Synth 8-3886] merging instance 'f_d/jmp_addr_d_reg[25]' (FDC) to 'f_d/addr1_reg[4]'
INFO: [Synth 8-3886] merging instance 'f_d/imm_reg[6]' (FDC) to 'f_d/shamt_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'f_d/imm_reg[10]' (FDC) to 'f_d/shamt_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'f_d/imm_reg[8]' (FDC) to 'f_d/shamt_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'f_d/imm_reg[9]' (FDC) to 'f_d/shamt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'f_d/imm_reg[7]' (FDC) to 'f_d/shamt_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'd_e/rt_e_reg[3]' (FDC) to 'd_e/jmp_addr_e_reg[19]'
INFO: [Synth 8-3886] merging instance 'd_e/rd_e_reg[3]' (FDC) to 'd_e/imm_e_reg[14]'
INFO: [Synth 8-3886] merging instance 'd_e/rt_e_reg[4]' (FDC) to 'd_e/jmp_addr_e_reg[20]'
INFO: [Synth 8-3886] merging instance 'd_e/rd_e_reg[4]' (FDC) to 'd_e/imm_e_reg[15]'
INFO: [Synth 8-3886] merging instance 'd_e/rt_e_reg[2]' (FDC) to 'd_e/jmp_addr_e_reg[18]'
INFO: [Synth 8-3886] merging instance 'd_e/rd_e_reg[2]' (FDC) to 'd_e/imm_e_reg[13]'
INFO: [Synth 8-3886] merging instance 'd_e/rt_e_reg[0]' (FDC) to 'd_e/jmp_addr_e_reg[16]'
INFO: [Synth 8-3886] merging instance 'd_e/rd_e_reg[0]' (FDC) to 'd_e/imm_e_reg[11]'
INFO: [Synth 8-3886] merging instance 'd_e/rt_e_reg[1]' (FDC) to 'd_e/jmp_addr_e_reg[17]'
INFO: [Synth 8-3886] merging instance 'd_e/rd_e_reg[1]' (FDC) to 'd_e/imm_e_reg[12]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[6]' (FDC) to 'd_e/shamt_e_reg[0]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[10]' (FDC) to 'd_e/shamt_e_reg[4]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[8]' (FDC) to 'd_e/shamt_e_reg[2]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[9]' (FDC) to 'd_e/shamt_e_reg[3]'
INFO: [Synth 8-3886] merging instance 'd_e/imm_e_reg[7]' (FDC) to 'd_e/shamt_e_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 849.062 ; gain = 518.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 853.559 ; gain = 522.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 853.559 ; gain = 522.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 853.559 ; gain = 522.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 853.559 ; gain = 522.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 853.559 ; gain = 522.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 853.559 ; gain = 522.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    52|
|3     |LUT1   |     3|
|4     |LUT2   |    50|
|5     |LUT3   |   142|
|6     |LUT4   |    48|
|7     |LUT5   |   295|
|8     |LUT6   |  1024|
|9     |MUXF7  |   256|
|10    |MUXF8  |   128|
|11    |FDCE   |  1531|
|12    |FDRE   |    55|
|13    |FDSE   |     9|
|14    |IBUF   |    66|
|15    |OBUF   |   180|
|16    |OBUFT  |    32|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+------------+------+
|      |Instance                |Module      |Cells |
+------+------------------------+------------+------+
|1     |top                     |            |  3872|
|2     |  cpu_pc                |PC          |    41|
|3     |  cpu_pre_read          |pre_read    |    37|
|4     |  cpu_regfile           |regfile     |  1921|
|5     |  d_e                   |D_E         |   756|
|6     |  e_m                   |E_M         |   213|
|7     |  f_d                   |F_D         |   266|
|8     |  jal_mux_addr          |jal_mux_5   |     5|
|9     |  jal_mux_data          |jal_mux_32  |    63|
|10    |  m_w                   |M_W         |   102|
|11    |  mux_choos_ram_addr    |mux2_1_32   |    29|
|12    |  mux_choose_alu_src    |mux2_1_32_0 |    32|
|13    |  mux_choose_pc         |mux2_1_32_1 |    32|
|14    |  mux_choose_rd1        |mux2_1_32_2 |    32|
|15    |  mux_choose_rd2        |mux2_1_32_3 |    32|
|16    |  mux_choose_result_src |mux2_1_32_4 |    32|
+------+------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 853.559 ; gain = 522.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 853.559 ; gain = 522.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 853.559 ; gain = 522.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 865.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 923.738 ; gain = 617.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 923.738 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.runs/synth_1/mycpu_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mycpu_top_utilization_synth.rpt -pb mycpu_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  3 11:39:21 2023...
