// Seed: 1929247503
module module_0 ();
  logic id_1;
  ;
  assign id_1 = id_1;
  always
    while (-1) begin : LABEL_0
      fork
        id_2(-1);
        begin : LABEL_1
          $clog2(77);
          ;
          if (1) begin : LABEL_2
            ;
            assume (id_1);
          end else id_1 <= id_2;
        end
      join
    end
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd35
) (
    input wire _id_0,
    input supply0 id_1,
    output tri id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    output logic id_6
);
  always @(posedge id_5) begin : LABEL_0
    if (1) begin : LABEL_1
      id_6 <= {1{-1}};
      $unsigned(33);
      ;
    end
  end
  logic id_8[-1 : id_0];
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
