// Seed: 3433991026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_5, id_6, id_7;
  assign id_6 = !1;
  wire id_8, id_9;
  wire id_10, id_11, id_12;
  logic id_13, id_14;
  initial id_6 <= id_9;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    output wand id_3,
    input wor id_4,
    input wire id_5,
    output wire id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri1 id_10,
    output wire void id_11,
    input wire id_12,
    output supply1 id_13
);
  wire [-1 : 1] id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
  wire [1 : 1] id_16;
  logic id_17;
endmodule
