<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: Data Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('annotated.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Data Structures</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here are the data structures with brief descriptions:</div><div class="directory">
<table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t" target="_self">_ADC1_t</a></td><td class="desc">Struct containing Analog Digital Converter 1 (_ADC1) </td></tr>
<tr id="row_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_c_r_h" target="_self">_ADC1_t.AWCRH</a></td><td class="desc">ADC1 watchdog control register (_ADC1_AWCRH) </td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_c_r_l" target="_self">_ADC1_t.AWCRL</a></td><td class="desc">ADC1 watchdog control register (_ADC1_AWCRL) </td></tr>
<tr id="row_3_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_s_r_h" target="_self">_ADC1_t.AWSRH</a></td><td class="desc">ADC1 watchdog status register (_ADC1_AWSRH) </td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_s_r_l" target="_self">_ADC1_t.AWSRL</a></td><td class="desc">ADC1 watchdog status register (_ADC1_AWSRL) </td></tr>
<tr id="row_5_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_r1" target="_self">_ADC1_t.CR1</a></td><td class="desc">ADC1 Configuration Register 1 (_ADC1_CR1) </td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_r2" target="_self">_ADC1_t.CR2</a></td><td class="desc">ADC1 Configuration Register 2 (_ADC1_CR2) </td></tr>
<tr id="row_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_r3" target="_self">_ADC1_t.CR3</a></td><td class="desc">ADC1 Configuration Register 3 (_ADC1_CR3) </td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_s_r" target="_self">_ADC1_t.CSR</a></td><td class="desc">ADC1 control/status register (_ADC1_CSR) </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b0_r_h" target="_self">_ADC1_t.DB0RH</a></td><td class="desc">ADC1 10-bit Data Buffer Register 0 (_ADC1_DB0RH) </td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b0_r_l" target="_self">_ADC1_t.DB0RL</a></td><td class="desc">ADC1 10-bit Data Buffer Register 0 (_ADC1_DB0RL) </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b1_r_h" target="_self">_ADC1_t.DB1RH</a></td><td class="desc">ADC1 10-bit Data Buffer Register 1 (_ADC1_DB1RH) </td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b1_r_l" target="_self">_ADC1_t.DB1RL</a></td><td class="desc">ADC1 10-bit Data Buffer Register 1 (_ADC1_DB1RL) </td></tr>
<tr id="row_13_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b2_r_h" target="_self">_ADC1_t.DB2RH</a></td><td class="desc">ADC1 10-bit Data Buffer Register 2 (_ADC1_DB2RH) </td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b2_r_l" target="_self">_ADC1_t.DB2RL</a></td><td class="desc">ADC1 10-bit Data Buffer Register 2 (_ADC1_DB2RL) </td></tr>
<tr id="row_15_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b3_r_h" target="_self">_ADC1_t.DB3RH</a></td><td class="desc">ADC1 10-bit Data Buffer Register 3 (_ADC1_DB3RH) </td></tr>
<tr id="row_16_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b3_r_l" target="_self">_ADC1_t.DB3RL</a></td><td class="desc">ADC1 10-bit Data Buffer Register 3 (_ADC1_DB3RL) </td></tr>
<tr id="row_17_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b4_r_h" target="_self">_ADC1_t.DB4RH</a></td><td class="desc">ADC1 10-bit Data Buffer Register 4 (_ADC1_DB4RH) </td></tr>
<tr id="row_18_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b4_r_l" target="_self">_ADC1_t.DB4RL</a></td><td class="desc">ADC1 10-bit Data Buffer Register 4 (_ADC1_DB4RL) </td></tr>
<tr id="row_19_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b5_r_h" target="_self">_ADC1_t.DB5RH</a></td><td class="desc">ADC1 10-bit Data Buffer Register 5 (_ADC1_DB5RH) </td></tr>
<tr id="row_20_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b5_r_l" target="_self">_ADC1_t.DB5RL</a></td><td class="desc">ADC1 10-bit Data Buffer Register 5 (_ADC1_DB5RL) </td></tr>
<tr id="row_21_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b6_r_h" target="_self">_ADC1_t.DB6RH</a></td><td class="desc">ADC1 10-bit Data Buffer Register 6 (_ADC1_DB6RH) </td></tr>
<tr id="row_22_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b6_r_l" target="_self">_ADC1_t.DB6RL</a></td><td class="desc">ADC1 10-bit Data Buffer Register 6 (_ADC1_DB6RL) </td></tr>
<tr id="row_23_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b7_r_h" target="_self">_ADC1_t.DB7RH</a></td><td class="desc">ADC1 10-bit Data Buffer Register 7 (_ADC1_DB7RH) </td></tr>
<tr id="row_24_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b7_r_l" target="_self">_ADC1_t.DB7RL</a></td><td class="desc">ADC1 10-bit Data Buffer Register 7 (_ADC1_DB7RL) </td></tr>
<tr id="row_25_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b8_r_h" target="_self">_ADC1_t.DB8RH</a></td><td class="desc">ADC1 10-bit Data Buffer Register 8 (_ADC1_DB8RH) </td></tr>
<tr id="row_26_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b8_r_l" target="_self">_ADC1_t.DB8RL</a></td><td class="desc">ADC1 10-bit Data Buffer Register 8 (_ADC1_DB8RL) </td></tr>
<tr id="row_27_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b9_r_h" target="_self">_ADC1_t.DB9RH</a></td><td class="desc">ADC1 10-bit Data Buffer Register 9 (_ADC1_DB9RH) </td></tr>
<tr id="row_28_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b9_r_l" target="_self">_ADC1_t.DB9RL</a></td><td class="desc">ADC1 10-bit Data Buffer Register 9 (_ADC1_DB8RL) </td></tr>
<tr id="row_29_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_r_h" target="_self">_ADC1_t.DRH</a></td><td class="desc">ADC1 (unbuffered) 10-bit measurement result (_ADC1_DRH) </td></tr>
<tr id="row_30_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_r_l" target="_self">_ADC1_t.DRL</a></td><td class="desc">ADC1 (unbuffered) 10-bit measurement result (_ADC1_DRL) </td></tr>
<tr id="row_31_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_h_t_r_h" target="_self">_ADC1_t.HTRH</a></td><td class="desc">ADC1 watchdog high threshold register (_ADC1_HTRH) </td></tr>
<tr id="row_32_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_h_t_r_l" target="_self">_ADC1_t.HTRL</a></td><td class="desc">ADC1 watchdog high threshold register (_ADC1_HTRL) </td></tr>
<tr id="row_33_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_l_t_r_h" target="_self">_ADC1_t.LTRH</a></td><td class="desc">ADC1 watchdog low threshold register (_ADC1_LTRH) </td></tr>
<tr id="row_34_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_l_t_r_l" target="_self">_ADC1_t.LTRL</a></td><td class="desc">ADC1 watchdog low threshold register (_ADC1_LTRL) </td></tr>
<tr id="row_35_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_t_d_r_h" target="_self">_ADC1_t.TDRH</a></td><td class="desc">ADC1 Schmitt trigger disable register (_ADC1_TDRH) </td></tr>
<tr id="row_36_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_t_d_r_l" target="_self">_ADC1_t.TDRL</a></td><td class="desc">ADC1 Schmitt trigger disable register (_ADC1_TDRL) </td></tr>
<tr id="row_37_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t" target="_self">_ADC2_t</a></td><td class="desc">Struct containing Analog Digital Converter 2 (_ADC2) </td></tr>
<tr id="row_38_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_c_r1" target="_self">_ADC2_t.CR1</a></td><td class="desc">ADC2 Configuration Register 1 (_ADC2_CR1) </td></tr>
<tr id="row_39_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_c_r2" target="_self">_ADC2_t.CR2</a></td><td class="desc">ADC2 Configuration Register 2 (_ADC2_CR2) </td></tr>
<tr id="row_40_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_c_s_r" target="_self">_ADC2_t.CSR</a></td><td class="desc">ADC2 control/status register (_ADC2_CSR) </td></tr>
<tr id="row_41_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_d_r_h" target="_self">_ADC2_t.DRH</a></td><td class="desc">ADC2 (unbuffered) 10-bit measurement result (_ADC2_DRH) </td></tr>
<tr id="row_42_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_d_r_l" target="_self">_ADC2_t.DRL</a></td><td class="desc">ADC2 (unbuffered) 10-bit measurement result (_ADC2_DRL) </td></tr>
<tr id="row_43_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_t_d_r_h" target="_self">_ADC2_t.TDRH</a></td><td class="desc">ADC2 Schmitt trigger disable register (_ADC2_TDRH) </td></tr>
<tr id="row_44_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_t_d_r_l" target="_self">_ADC2_t.TDRL</a></td><td class="desc">ADC2 Schmitt trigger disable register (_ADC2_TDRL) </td></tr>
<tr id="row_45_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t" target="_self">_ADC_t</a></td><td class="desc">Struct containing Analog Digital Converter (_ADC) </td></tr>
<tr id="row_46_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_c_f_g" target="_self">_ADC_t.CFG</a></td><td class="desc">ADC configuration register (_ADC_CFG) </td></tr>
<tr id="row_47_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__0" target="_self">_ADC_t.DATH_0</a></td><td class="desc">ADC result 0 high byte (_ADC_DATH_0) </td></tr>
<tr id="row_48_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__1" target="_self">_ADC_t.DATH_1</a></td><td class="desc">ADC result 1 high byte (_ADC_DATH_1) </td></tr>
<tr id="row_49_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__2" target="_self">_ADC_t.DATH_2</a></td><td class="desc">ADC result 2 high byte (_ADC_DATH_2) </td></tr>
<tr id="row_50_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__3" target="_self">_ADC_t.DATH_3</a></td><td class="desc">ADC result 3 high byte (_ADC_DATH_3) </td></tr>
<tr id="row_51_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__4" target="_self">_ADC_t.DATH_4</a></td><td class="desc">ADC result 4 high byte (_ADC_DATH_4) </td></tr>
<tr id="row_52_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__5" target="_self">_ADC_t.DATH_5</a></td><td class="desc">ADC result 5 high byte (_ADC_DATH_5) </td></tr>
<tr id="row_53_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__6" target="_self">_ADC_t.DATH_6</a></td><td class="desc">ADC result 6 high byte (_ADC_DATH_6) </td></tr>
<tr id="row_54_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__7" target="_self">_ADC_t.DATH_7</a></td><td class="desc">ADC result 7 high byte (_ADC_DATH_7) </td></tr>
<tr id="row_55_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__0" target="_self">_ADC_t.DATL_0</a></td><td class="desc">ADC result 0 low byte (_ADC_DATL_0) </td></tr>
<tr id="row_56_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__1" target="_self">_ADC_t.DATL_1</a></td><td class="desc">ADC result 1 low byte (_ADC_DATL_1) </td></tr>
<tr id="row_57_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__2" target="_self">_ADC_t.DATL_2</a></td><td class="desc">ADC result 2 low byte (_ADC_DATL_2) </td></tr>
<tr id="row_58_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__3" target="_self">_ADC_t.DATL_3</a></td><td class="desc">ADC result 3 low byte (_ADC_DATL_3) </td></tr>
<tr id="row_59_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__4" target="_self">_ADC_t.DATL_4</a></td><td class="desc">ADC result 4 low byte (_ADC_DATL_4) </td></tr>
<tr id="row_60_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__5" target="_self">_ADC_t.DATL_5</a></td><td class="desc">ADC result 5 low byte (_ADC_DATL_5) </td></tr>
<tr id="row_61_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__6" target="_self">_ADC_t.DATL_6</a></td><td class="desc">ADC result 6 low byte (_ADC_DATL_6) </td></tr>
<tr id="row_62_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__7" target="_self">_ADC_t.DATL_7</a></td><td class="desc">ADC result 7 low byte (_ADC_DATL_7) </td></tr>
<tr id="row_63_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_l_y_c_n_t" target="_self">_ADC_t.DLYCNT</a></td><td class="desc">SOC delay counter register (_ADC_DLYCNT) </td></tr>
<tr id="row_64_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_i_e_r" target="_self">_ADC_t.IER</a></td><td class="desc">ADC interrupt enable register (_ADC_IER) </td></tr>
<tr id="row_65_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_e_q" target="_self">_ADC_t.SEQ</a></td><td class="desc">ADC sequencer register (_ADC_SEQ) </td></tr>
<tr id="row_66_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_o_c" target="_self">_ADC_t.SOC</a></td><td class="desc">ADC start of conversion (_ADC_SOC) </td></tr>
<tr id="row_67_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_r" target="_self">_ADC_t.SR</a></td><td class="desc">ADC status register (_ADC_SR) </td></tr>
<tr id="row_68_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t" target="_self">_AWU_t</a></td><td class="desc">Struct for cofiguring the Auto Wake-Up Module (_AWU) </td></tr>
<tr id="row_69_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r" target="_self">_AWU_t.APR</a></td><td class="desc">AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr id="row_70_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r" target="_self">_AWU_t.APR</a></td><td class="desc">AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr id="row_71_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r" target="_self">_AWU_t.APR</a></td><td class="desc">AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr id="row_72_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r" target="_self">_AWU_t.APR</a></td><td class="desc">AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr id="row_73_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r" target="_self">_AWU_t.CSR</a></td><td class="desc">AWU Control/status register (_AWU_CSR) </td></tr>
<tr id="row_74_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r" target="_self">_AWU_t.CSR</a></td><td class="desc">AWU Control/status register (_AWU_CSR) </td></tr>
<tr id="row_75_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r" target="_self">_AWU_t.CSR</a></td><td class="desc">AWU Control/status register (_AWU_CSR) </td></tr>
<tr id="row_76_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r" target="_self">_AWU_t.CSR</a></td><td class="desc">AWU Control/status register (_AWU_CSR) </td></tr>
<tr id="row_77_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r" target="_self">_AWU_t.TBR</a></td><td class="desc">AWU Timebase selection register (_AWU_TBR) </td></tr>
<tr id="row_78_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r" target="_self">_AWU_t.TBR</a></td><td class="desc">AWU Timebase selection register (_AWU_TBR) </td></tr>
<tr id="row_79_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r" target="_self">_AWU_t.TBR</a></td><td class="desc">AWU Timebase selection register (_AWU_TBR) </td></tr>
<tr id="row_80_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r" target="_self">_AWU_t.TBR</a></td><td class="desc">AWU Timebase selection register (_AWU_TBR) </td></tr>
<tr id="row_81_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t" target="_self">_BEEP_t</a></td><td class="desc">Struct for beeper control (_BEEP) </td></tr>
<tr id="row_82_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r" target="_self">_BEEP_t.CSR</a></td><td class="desc">Beeper control/status register (_BEEP_CSR) </td></tr>
<tr id="row_83_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r" target="_self">_BEEP_t.CSR</a></td><td class="desc">Beeper control/status register (_BEEP_CSR) </td></tr>
<tr id="row_84_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r" target="_self">_BEEP_t.CSR</a></td><td class="desc">Beeper control/status register (_BEEP_CSR) </td></tr>
<tr id="row_85_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t" target="_self">_CAN_t</a></td><td class="desc">Struct for controlling Controller Area Network Module (_CAN) </td></tr>
<tr id="row_86_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_d_g_r" target="_self">_CAN_t.DGR</a></td><td class="desc">CAN diagnosis register (_CAN_DGR) </td></tr>
<tr id="row_87_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_i_e_r" target="_self">_CAN_t.IER</a></td><td class="desc">CAN interrupt enable register (_CAN_IER) </td></tr>
<tr id="row_88_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_m_c_r" target="_self">_CAN_t.MCR</a></td><td class="desc">CAN master control register (_CAN_MCR) </td></tr>
<tr id="row_89_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_m_s_r" target="_self">_CAN_t.MSR</a></td><td class="desc">CAN master status register (_CAN_MSR) </td></tr>
<tr id="row_90_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___c_a_n__t_8_page" target="_self">_CAN_t.Page</a></td><td class="desc">Paged CAN registers (selection via _CAN_PSR) </td></tr>
<tr id="row_91_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0" target="_self">_CAN_t.Page.PAGE_0</a></td><td class="desc">CAN page 0: Tx Mailbox 0 (_CAN.PAGE_0) </td></tr>
<tr id="row_92_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_c_s_r" target="_self">_CAN_t.Page.PAGE_0.MCSR</a></td><td class="desc">CAN message control/status register (_CAN_MCSR) </td></tr>
<tr id="row_93_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r1" target="_self">_CAN_t.Page.PAGE_0.MDAR1</a></td><td class="desc">CAN mailbox data register 1 (_CAN_MDAR1) </td></tr>
<tr id="row_94_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r2" target="_self">_CAN_t.Page.PAGE_0.MDAR2</a></td><td class="desc">CAN mailbox data register 2 (_CAN_MDAR2) </td></tr>
<tr id="row_95_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r3" target="_self">_CAN_t.Page.PAGE_0.MDAR3</a></td><td class="desc">CAN mailbox data register 3 (_CAN_MDAR3) </td></tr>
<tr id="row_96_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r4" target="_self">_CAN_t.Page.PAGE_0.MDAR4</a></td><td class="desc">CAN mailbox data register 4 (_CAN_MDAR4) </td></tr>
<tr id="row_97_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r5" target="_self">_CAN_t.Page.PAGE_0.MDAR5</a></td><td class="desc">CAN mailbox data register 5 (_CAN_MDAR5) </td></tr>
<tr id="row_98_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r6" target="_self">_CAN_t.Page.PAGE_0.MDAR6</a></td><td class="desc">CAN mailbox data register 6 (_CAN_MDAR6) </td></tr>
<tr id="row_99_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r7" target="_self">_CAN_t.Page.PAGE_0.MDAR7</a></td><td class="desc">CAN mailbox data register 7 (_CAN_MDAR7) </td></tr>
<tr id="row_100_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r8" target="_self">_CAN_t.Page.PAGE_0.MDAR8</a></td><td class="desc">CAN mailbox data register 8 (_CAN_MDAR8) </td></tr>
<tr id="row_101_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_l_c_r" target="_self">_CAN_t.Page.PAGE_0.MDLCR</a></td><td class="desc">CAN mailbox data length control register (_CAN_MDLCR) </td></tr>
<tr id="row_102_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r1" target="_self">_CAN_t.Page.PAGE_0.MIDR1</a></td><td class="desc">CAN mailbox identifier register 1 (_CAN_MIDR1) </td></tr>
<tr id="row_103_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r2" target="_self">_CAN_t.Page.PAGE_0.MIDR2</a></td><td class="desc">CAN mailbox identifier register 2 (_CAN_MIDR2) </td></tr>
<tr id="row_104_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r3" target="_self">_CAN_t.Page.PAGE_0.MIDR3</a></td><td class="desc">CAN mailbox identifier register 3 (_CAN_MIDR3) </td></tr>
<tr id="row_105_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r4" target="_self">_CAN_t.Page.PAGE_0.MIDR4</a></td><td class="desc">CAN mailbox identifier register 4 (_CAN_MIDR4) </td></tr>
<tr id="row_106_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_h" target="_self">_CAN_t.Page.PAGE_0.MTSRH</a></td><td class="desc">CAN mailbox time stamp register high byte (_CAN_MTSRH) </td></tr>
<tr id="row_107_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_l" target="_self">_CAN_t.Page.PAGE_0.MTSRL</a></td><td class="desc">CAN mailbox time stamp register low byte (_CAN_MTSRL) </td></tr>
<tr id="row_108_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1" target="_self">_CAN_t.Page.PAGE_1</a></td><td class="desc">CAN page 1: Tx Mailbox 1 (_CAN.PAGE_1) </td></tr>
<tr id="row_109_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_c_s_r" target="_self">_CAN_t.Page.PAGE_1.MCSR</a></td><td class="desc">CAN message control/status register (_CAN_MCSR) </td></tr>
<tr id="row_110_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r1" target="_self">_CAN_t.Page.PAGE_1.MDAR1</a></td><td class="desc">CAN mailbox data register 1 (_CAN_MDAR1) </td></tr>
<tr id="row_111_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r2" target="_self">_CAN_t.Page.PAGE_1.MDAR2</a></td><td class="desc">CAN mailbox data register 2 (_CAN_MDAR2) </td></tr>
<tr id="row_112_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r3" target="_self">_CAN_t.Page.PAGE_1.MDAR3</a></td><td class="desc">CAN mailbox data register 3 (_CAN_MDAR3) </td></tr>
<tr id="row_113_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r4" target="_self">_CAN_t.Page.PAGE_1.MDAR4</a></td><td class="desc">CAN mailbox data register 4 (_CAN_MDAR4) </td></tr>
<tr id="row_114_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r5" target="_self">_CAN_t.Page.PAGE_1.MDAR5</a></td><td class="desc">CAN mailbox data register 5 (_CAN_MDAR5) </td></tr>
<tr id="row_115_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r6" target="_self">_CAN_t.Page.PAGE_1.MDAR6</a></td><td class="desc">CAN mailbox data register 6 (_CAN_MDAR6) </td></tr>
<tr id="row_116_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r7" target="_self">_CAN_t.Page.PAGE_1.MDAR7</a></td><td class="desc">CAN mailbox data register 7 (_CAN_MDAR7) </td></tr>
<tr id="row_117_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r8" target="_self">_CAN_t.Page.PAGE_1.MDAR8</a></td><td class="desc">CAN mailbox data register 8 (_CAN_MDAR8) </td></tr>
<tr id="row_118_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_l_c_r" target="_self">_CAN_t.Page.PAGE_1.MDLCR</a></td><td class="desc">CAN mailbox data length control register (_CAN_MDLCR) </td></tr>
<tr id="row_119_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r1" target="_self">_CAN_t.Page.PAGE_1.MIDR1</a></td><td class="desc">CAN mailbox identifier register 1 (_CAN_MIDR1) </td></tr>
<tr id="row_120_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r2" target="_self">_CAN_t.Page.PAGE_1.MIDR2</a></td><td class="desc">CAN mailbox identifier register 2 (_CAN_MIDR2) </td></tr>
<tr id="row_121_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r3" target="_self">_CAN_t.Page.PAGE_1.MIDR3</a></td><td class="desc">CAN mailbox identifier register 3 (_CAN_MIDR3) </td></tr>
<tr id="row_122_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r4" target="_self">_CAN_t.Page.PAGE_1.MIDR4</a></td><td class="desc">CAN mailbox identifier register 4 (_CAN_MIDR4) </td></tr>
<tr id="row_123_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_h" target="_self">_CAN_t.Page.PAGE_1.MTSRH</a></td><td class="desc">CAN mailbox time stamp register high byte (_CAN_MTSRH) </td></tr>
<tr id="row_124_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_l" target="_self">_CAN_t.Page.PAGE_1.MTSRL</a></td><td class="desc">CAN mailbox time stamp register low byte (_CAN_MTSRL) </td></tr>
<tr id="row_125_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2" target="_self">_CAN_t.Page.PAGE_2</a></td><td class="desc">CAN page 2: Acceptance Filter 0:1 (_CAN.PAGE_2) </td></tr>
<tr id="row_126_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r1" target="_self">_CAN_t.Page.PAGE_2.F0R1</a></td><td class="desc">CAN reception filter 0/1 (_CAN_F0R1) </td></tr>
<tr id="row_127_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r2" target="_self">_CAN_t.Page.PAGE_2.F0R2</a></td><td class="desc">CAN reception filter 0/2 (_CAN_F0R2) </td></tr>
<tr id="row_128_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r3" target="_self">_CAN_t.Page.PAGE_2.F0R3</a></td><td class="desc">CAN reception filter 0/3 (_CAN_F0R3) </td></tr>
<tr id="row_129_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r4" target="_self">_CAN_t.Page.PAGE_2.F0R4</a></td><td class="desc">CAN reception filter 0/4 (_CAN_F0R4) </td></tr>
<tr id="row_130_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r5" target="_self">_CAN_t.Page.PAGE_2.F0R5</a></td><td class="desc">CAN reception filter 0/5 (_CAN_F0R5) </td></tr>
<tr id="row_131_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r6" target="_self">_CAN_t.Page.PAGE_2.F0R6</a></td><td class="desc">CAN reception filter 0/6 (_CAN_F0R6) </td></tr>
<tr id="row_132_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r7" target="_self">_CAN_t.Page.PAGE_2.F0R7</a></td><td class="desc">CAN reception filter 0/7 (_CAN_F0R7) </td></tr>
<tr id="row_133_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r8" target="_self">_CAN_t.Page.PAGE_2.F0R8</a></td><td class="desc">CAN reception filter 0/8 (_CAN_F0R8) </td></tr>
<tr id="row_134_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r1" target="_self">_CAN_t.Page.PAGE_2.F1R1</a></td><td class="desc">CAN reception filter 1/1 (_CAN_F1R1) </td></tr>
<tr id="row_135_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r2" target="_self">_CAN_t.Page.PAGE_2.F1R2</a></td><td class="desc">CAN reception filter 1/2 (_CAN_F1R2) </td></tr>
<tr id="row_136_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r3" target="_self">_CAN_t.Page.PAGE_2.F1R3</a></td><td class="desc">CAN reception filter 1/3 (_CAN_F1R3) </td></tr>
<tr id="row_137_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r4" target="_self">_CAN_t.Page.PAGE_2.F1R4</a></td><td class="desc">CAN reception filter 1/4 (_CAN_F1R4) </td></tr>
<tr id="row_138_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r5" target="_self">_CAN_t.Page.PAGE_2.F1R5</a></td><td class="desc">CAN reception filter 1/5 (_CAN_F1R5) </td></tr>
<tr id="row_139_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r6" target="_self">_CAN_t.Page.PAGE_2.F1R6</a></td><td class="desc">CAN reception filter 1/6 (_CAN_F1R6) </td></tr>
<tr id="row_140_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r7" target="_self">_CAN_t.Page.PAGE_2.F1R7</a></td><td class="desc">CAN reception filter 1/7 (_CAN_F1R7) </td></tr>
<tr id="row_141_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r8" target="_self">_CAN_t.Page.PAGE_2.F1R8</a></td><td class="desc">CAN reception filter 1/8 (_CAN_F1R8) </td></tr>
<tr id="row_142_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3" target="_self">_CAN_t.Page.PAGE_3</a></td><td class="desc">CAN page 3: Acceptance Filter 2:3 (_CAN.PAGE_3) </td></tr>
<tr id="row_143_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r1" target="_self">_CAN_t.Page.PAGE_3.F2R1</a></td><td class="desc">CAN reception filter 2/1 (_CAN_F2R1) </td></tr>
<tr id="row_144_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r2" target="_self">_CAN_t.Page.PAGE_3.F2R2</a></td><td class="desc">CAN reception filter 2/2 (_CAN_F2R2) </td></tr>
<tr id="row_145_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r3" target="_self">_CAN_t.Page.PAGE_3.F2R3</a></td><td class="desc">CAN reception filter 2/3 (_CAN_F2R3) </td></tr>
<tr id="row_146_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r4" target="_self">_CAN_t.Page.PAGE_3.F2R4</a></td><td class="desc">CAN reception filter 2/4 (_CAN_F2R4) </td></tr>
<tr id="row_147_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r5" target="_self">_CAN_t.Page.PAGE_3.F2R5</a></td><td class="desc">CAN reception filter 2/5 (_CAN_F2R5) </td></tr>
<tr id="row_148_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r6" target="_self">_CAN_t.Page.PAGE_3.F2R6</a></td><td class="desc">CAN reception filter 2/6 (_CAN_F2R6) </td></tr>
<tr id="row_149_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r7" target="_self">_CAN_t.Page.PAGE_3.F2R7</a></td><td class="desc">CAN reception filter 2/7 (_CAN_F2R7) </td></tr>
<tr id="row_150_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r8" target="_self">_CAN_t.Page.PAGE_3.F2R8</a></td><td class="desc">CAN reception filter 2/8 (_CAN_F2R8) </td></tr>
<tr id="row_151_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r1" target="_self">_CAN_t.Page.PAGE_3.F3R1</a></td><td class="desc">CAN reception filter 3/1 (_CAN_F3R1) </td></tr>
<tr id="row_152_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r2" target="_self">_CAN_t.Page.PAGE_3.F3R2</a></td><td class="desc">CAN reception filter 3/2 (_CAN_F3R2) </td></tr>
<tr id="row_153_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r3" target="_self">_CAN_t.Page.PAGE_3.F3R3</a></td><td class="desc">CAN reception filter 3/3 (_CAN_F3R3) </td></tr>
<tr id="row_154_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r4" target="_self">_CAN_t.Page.PAGE_3.F3R4</a></td><td class="desc">CAN reception filter 3/4 (_CAN_F3R4) </td></tr>
<tr id="row_155_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r5" target="_self">_CAN_t.Page.PAGE_3.F3R5</a></td><td class="desc">CAN reception filter 3/5 (_CAN_F3R5) </td></tr>
<tr id="row_156_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r6" target="_self">_CAN_t.Page.PAGE_3.F3R6</a></td><td class="desc">CAN reception filter 3/6 (_CAN_F3R6) </td></tr>
<tr id="row_157_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r7" target="_self">_CAN_t.Page.PAGE_3.F3R7</a></td><td class="desc">CAN reception filter 3/7 (_CAN_F3R7) </td></tr>
<tr id="row_158_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r8" target="_self">_CAN_t.Page.PAGE_3.F3R8</a></td><td class="desc">CAN reception filter 3/8 (_CAN_F3R8) </td></tr>
<tr id="row_159_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4" target="_self">_CAN_t.Page.PAGE_4</a></td><td class="desc">CAN page 4: Acceptance Filter 4:5 (_CAN.PAGE_4) </td></tr>
<tr id="row_160_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r1" target="_self">_CAN_t.Page.PAGE_4.F4R1</a></td><td class="desc">CAN reception filter 4/1 (_CAN_F4R1) </td></tr>
<tr id="row_161_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r2" target="_self">_CAN_t.Page.PAGE_4.F4R2</a></td><td class="desc">CAN reception filter 4/2 (_CAN_F4R2) </td></tr>
<tr id="row_162_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r3" target="_self">_CAN_t.Page.PAGE_4.F4R3</a></td><td class="desc">CAN reception filter 4/3 (_CAN_F4R3) </td></tr>
<tr id="row_163_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r4" target="_self">_CAN_t.Page.PAGE_4.F4R4</a></td><td class="desc">CAN reception filter 4/4 (_CAN_F4R4) </td></tr>
<tr id="row_164_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r5" target="_self">_CAN_t.Page.PAGE_4.F4R5</a></td><td class="desc">CAN reception filter 4/5 (_CAN_F4R5) </td></tr>
<tr id="row_165_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r6" target="_self">_CAN_t.Page.PAGE_4.F4R6</a></td><td class="desc">CAN reception filter 4/6 (_CAN_F4R6) </td></tr>
<tr id="row_166_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r7" target="_self">_CAN_t.Page.PAGE_4.F4R7</a></td><td class="desc">CAN reception filter 4/7 (_CAN_F4R7) </td></tr>
<tr id="row_167_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r8" target="_self">_CAN_t.Page.PAGE_4.F4R8</a></td><td class="desc">CAN reception filter 4/8 (_CAN_F4R8) </td></tr>
<tr id="row_168_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r1" target="_self">_CAN_t.Page.PAGE_4.F5R1</a></td><td class="desc">CAN reception filter 5/1 (_CAN_F5R1) </td></tr>
<tr id="row_169_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r2" target="_self">_CAN_t.Page.PAGE_4.F5R2</a></td><td class="desc">CAN reception filter 5/2 (_CAN_F5R2) </td></tr>
<tr id="row_170_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r3" target="_self">_CAN_t.Page.PAGE_4.F5R3</a></td><td class="desc">CAN reception filter 5/3 (_CAN_F5R3) </td></tr>
<tr id="row_171_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r4" target="_self">_CAN_t.Page.PAGE_4.F5R4</a></td><td class="desc">CAN reception filter 5/4 (_CAN_F5R4) </td></tr>
<tr id="row_172_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r5" target="_self">_CAN_t.Page.PAGE_4.F5R5</a></td><td class="desc">CAN reception filter 5/5 (_CAN_F5R5) </td></tr>
<tr id="row_173_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r6" target="_self">_CAN_t.Page.PAGE_4.F5R6</a></td><td class="desc">CAN reception filter 5/6 (_CAN_F5R6) </td></tr>
<tr id="row_174_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r7" target="_self">_CAN_t.Page.PAGE_4.F5R7</a></td><td class="desc">CAN reception filter 5/7 (_CAN_F5R7) </td></tr>
<tr id="row_175_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r8" target="_self">_CAN_t.Page.PAGE_4.F5R8</a></td><td class="desc">CAN reception filter 5/8 (_CAN_F5R8) </td></tr>
<tr id="row_176_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5" target="_self">_CAN_t.Page.PAGE_5</a></td><td class="desc">CAN page 5: Tx Mailbox 2 (_CAN.PAGE_5) </td></tr>
<tr id="row_177_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_c_s_r" target="_self">_CAN_t.Page.PAGE_5.MCSR</a></td><td class="desc">CAN message control/status register (_CAN_MCSR) </td></tr>
<tr id="row_178_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r1" target="_self">_CAN_t.Page.PAGE_5.MDAR1</a></td><td class="desc">CAN mailbox data register 1 (_CAN_MDAR1) </td></tr>
<tr id="row_179_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r2" target="_self">_CAN_t.Page.PAGE_5.MDAR2</a></td><td class="desc">CAN mailbox data register 2 (_CAN_MDAR2) </td></tr>
<tr id="row_180_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r3" target="_self">_CAN_t.Page.PAGE_5.MDAR3</a></td><td class="desc">CAN mailbox data register 3 (_CAN_MDAR3) </td></tr>
<tr id="row_181_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r4" target="_self">_CAN_t.Page.PAGE_5.MDAR4</a></td><td class="desc">CAN mailbox data register 4 (_CAN_MDAR4) </td></tr>
<tr id="row_182_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r5" target="_self">_CAN_t.Page.PAGE_5.MDAR5</a></td><td class="desc">CAN mailbox data register 5 (_CAN_MDAR5) </td></tr>
<tr id="row_183_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r6" target="_self">_CAN_t.Page.PAGE_5.MDAR6</a></td><td class="desc">CAN mailbox data register 6 (_CAN_MDAR6) </td></tr>
<tr id="row_184_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r7" target="_self">_CAN_t.Page.PAGE_5.MDAR7</a></td><td class="desc">CAN mailbox data register 7 (_CAN_MDAR7) </td></tr>
<tr id="row_185_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r8" target="_self">_CAN_t.Page.PAGE_5.MDAR8</a></td><td class="desc">CAN mailbox data register 8 (_CAN_MDAR8) </td></tr>
<tr id="row_186_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_l_c_r" target="_self">_CAN_t.Page.PAGE_5.MDLCR</a></td><td class="desc">CAN mailbox data length control register (_CAN_MDLCR) </td></tr>
<tr id="row_187_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r1" target="_self">_CAN_t.Page.PAGE_5.MIDR1</a></td><td class="desc">CAN mailbox identifier register 1 (_CAN_MIDR1) </td></tr>
<tr id="row_188_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r2" target="_self">_CAN_t.Page.PAGE_5.MIDR2</a></td><td class="desc">CAN mailbox identifier register 2 (_CAN_MIDR2) </td></tr>
<tr id="row_189_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r3" target="_self">_CAN_t.Page.PAGE_5.MIDR3</a></td><td class="desc">CAN mailbox identifier register 3 (_CAN_MIDR3) </td></tr>
<tr id="row_190_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r4" target="_self">_CAN_t.Page.PAGE_5.MIDR4</a></td><td class="desc">CAN mailbox identifier register 4 (_CAN_MIDR4) </td></tr>
<tr id="row_191_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_h" target="_self">_CAN_t.Page.PAGE_5.MTSRH</a></td><td class="desc">CAN mailbox time stamp register high byte (_CAN_MTSRH) </td></tr>
<tr id="row_192_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_l" target="_self">_CAN_t.Page.PAGE_5.MTSRL</a></td><td class="desc">CAN mailbox time stamp register low byte (_CAN_MTSRL) </td></tr>
<tr id="row_193_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6" target="_self">_CAN_t.Page.PAGE_6</a></td><td class="desc">CAN page 6: Configuration/Diagnostics (_CAN.PAGE_6) </td></tr>
<tr id="row_194_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r1" target="_self">_CAN_t.Page.PAGE_6.BTR1</a></td><td class="desc">CAN bit timing register 1 (_CAN_BTR1) </td></tr>
<tr id="row_195_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r2" target="_self">_CAN_t.Page.PAGE_6.BTR2</a></td><td class="desc">CAN bit timing register 2 (_CAN_BTR2) </td></tr>
<tr id="row_196_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_i_e_r" target="_self">_CAN_t.Page.PAGE_6.EIER</a></td><td class="desc">CAN error interrupt enable register (_CAN_EIER) </td></tr>
<tr id="row_197_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_s_r" target="_self">_CAN_t.Page.PAGE_6.ESR</a></td><td class="desc">CAN error status register (_CAN_ESR) </td></tr>
<tr id="row_198_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r1" target="_self">_CAN_t.Page.PAGE_6.FCR1</a></td><td class="desc">CAN filter configuration register 1 (_CAN_FCR1) </td></tr>
<tr id="row_199_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r2" target="_self">_CAN_t.Page.PAGE_6.FCR2</a></td><td class="desc">CAN filter configuration register 2 (_CAN_FCR2) </td></tr>
<tr id="row_200_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r3" target="_self">_CAN_t.Page.PAGE_6.FCR3</a></td><td class="desc">CAN filter configuration register 3 (_CAN_FCR3) </td></tr>
<tr id="row_201_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r1" target="_self">_CAN_t.Page.PAGE_6.FMR1</a></td><td class="desc">CAN filter mode register 1 (_CAN_FMR1) </td></tr>
<tr id="row_202_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r2" target="_self">_CAN_t.Page.PAGE_6.FMR2</a></td><td class="desc">CAN filter mode register 2 (_CAN_FMR2) </td></tr>
<tr id="row_203_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_r_e_c_r" target="_self">_CAN_t.Page.PAGE_6.RECR</a></td><td class="desc">CAN receive error counter register (_CAN_RECR) </td></tr>
<tr id="row_204_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_t_e_c_r" target="_self">_CAN_t.Page.PAGE_6.TECR</a></td><td class="desc">CAN transmit error counter register (_CAN_TECR) </td></tr>
<tr id="row_205_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7" target="_self">_CAN_t.Page.PAGE_7</a></td><td class="desc">CAN page 7: Receive FIFO (_CAN.PAGE_7) </td></tr>
<tr id="row_206_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r1" target="_self">_CAN_t.Page.PAGE_7.MDAR1</a></td><td class="desc">CAN mailbox data register 1 (_CAN_MDAR1) </td></tr>
<tr id="row_207_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r2" target="_self">_CAN_t.Page.PAGE_7.MDAR2</a></td><td class="desc">CAN mailbox data register 2 (_CAN_MDAR2) </td></tr>
<tr id="row_208_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r3" target="_self">_CAN_t.Page.PAGE_7.MDAR3</a></td><td class="desc">CAN mailbox data register 3 (_CAN_MDAR3) </td></tr>
<tr id="row_209_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r4" target="_self">_CAN_t.Page.PAGE_7.MDAR4</a></td><td class="desc">CAN mailbox data register 4 (_CAN_MDAR4) </td></tr>
<tr id="row_210_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r5" target="_self">_CAN_t.Page.PAGE_7.MDAR5</a></td><td class="desc">CAN mailbox data register 5 (_CAN_MDAR5) </td></tr>
<tr id="row_211_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r6" target="_self">_CAN_t.Page.PAGE_7.MDAR6</a></td><td class="desc">CAN mailbox data register 6 (_CAN_MDAR6) </td></tr>
<tr id="row_212_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r7" target="_self">_CAN_t.Page.PAGE_7.MDAR7</a></td><td class="desc">CAN mailbox data register 7 (_CAN_MDAR7) </td></tr>
<tr id="row_213_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r8" target="_self">_CAN_t.Page.PAGE_7.MDAR8</a></td><td class="desc">CAN mailbox data register 8 (_CAN_MDAR8) </td></tr>
<tr id="row_214_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_l_c_r" target="_self">_CAN_t.Page.PAGE_7.MDLCR</a></td><td class="desc">CAN mailbox data length control register (_CAN_MDLCR) </td></tr>
<tr id="row_215_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_f_m_i_r" target="_self">_CAN_t.Page.PAGE_7.MFMIR</a></td><td class="desc">CAN mailbox filter match index register (_CAN_MFMIR) </td></tr>
<tr id="row_216_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r1" target="_self">_CAN_t.Page.PAGE_7.MIDR1</a></td><td class="desc">CAN mailbox identifier register 1 (_CAN_MIDR1) </td></tr>
<tr id="row_217_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r2" target="_self">_CAN_t.Page.PAGE_7.MIDR2</a></td><td class="desc">CAN mailbox identifier register 2 (_CAN_MIDR2) </td></tr>
<tr id="row_218_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r3" target="_self">_CAN_t.Page.PAGE_7.MIDR3</a></td><td class="desc">CAN mailbox identifier register 3 (_CAN_MIDR3) </td></tr>
<tr id="row_219_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r4" target="_self">_CAN_t.Page.PAGE_7.MIDR4</a></td><td class="desc">CAN mailbox identifier register 4 (_CAN_MIDR4) </td></tr>
<tr id="row_220_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_h" target="_self">_CAN_t.Page.PAGE_7.MTSRH</a></td><td class="desc">CAN mailbox time stamp register high byte (_CAN_MTSRH) </td></tr>
<tr id="row_221_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_l" target="_self">_CAN_t.Page.PAGE_7.MTSRL</a></td><td class="desc">CAN mailbox time stamp register low byte (_CAN_MTSRL) </td></tr>
<tr id="row_222_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_p_s_r" target="_self">_CAN_t.PSR</a></td><td class="desc">CAN page selection register for paged registers (_CAN_PSR) </td></tr>
<tr id="row_223_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_r_f_r" target="_self">_CAN_t.RFR</a></td><td class="desc">CAN receive FIFO register (_CAN_RFR) </td></tr>
<tr id="row_224_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_t_p_r" target="_self">_CAN_t.TPR</a></td><td class="desc">CAN transmit priority register (_CAN_TPR) </td></tr>
<tr id="row_225_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_t_s_r" target="_self">_CAN_t.TSR</a></td><td class="desc">CAN transmit status register (_CAN_TSR) </td></tr>
<tr id="row_226_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t" target="_self">_CFG_t</a></td><td class="desc">Struct for Global Configuration registers (_CFG) </td></tr>
<tr id="row_227_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r" target="_self">_CFG_t.GCR</a></td><td class="desc">Global configuration register (_CFG_GCR) </td></tr>
<tr id="row_228_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r" target="_self">_CFG_t.GCR</a></td><td class="desc">Global configuration register (_CFG_GCR) </td></tr>
<tr id="row_229_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r" target="_self">_CFG_t.GCR</a></td><td class="desc">Global configuration register (_CFG_GCR) </td></tr>
<tr id="row_230_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r" target="_self">_CFG_t.GCR</a></td><td class="desc">Global configuration register (_CFG_GCR) </td></tr>
<tr id="row_231_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t" target="_self">_CLK_t</a></td><td class="desc">Struct for configuring/monitoring clock module (_CLK) </td></tr>
<tr id="row_232_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_c_o_r" target="_self">_CLK_t.CCOR</a></td><td class="desc">Configurable clock output register (_CLK_CCOR) </td></tr>
<tr id="row_233_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_c_o_r" target="_self">_CLK_t.CCOR</a></td><td class="desc">Configurable clock output register (_CLK_CCOR) </td></tr>
<tr id="row_234_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_k_d_i_v_r" target="_self">_CLK_t.CKDIVR</a></td><td class="desc">Clock divider register (_CLK_CKDIVR) </td></tr>
<tr id="row_235_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_k_d_i_v_r" target="_self">_CLK_t.CKDIVR</a></td><td class="desc">Internal clock register (_CLK_ICKR) </td></tr>
<tr id="row_236_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_m_s_r" target="_self">_CLK_t.CMSR</a></td><td class="desc">Clock master status register (_CLK_CMSR) </td></tr>
<tr id="row_237_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_s_s_r" target="_self">_CLK_t.CSSR</a></td><td class="desc">Clock security system register (_CLK_CSSR) </td></tr>
<tr id="row_238_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_e_c_k_r" target="_self">_CLK_t.ECKR</a></td><td class="desc">External clock register (_CLK_ECKR) </td></tr>
<tr id="row_239_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_h_s_i_t_r_i_m_r" target="_self">_CLK_t.HSITRIMR</a></td><td class="desc">HSI clock calibration trimming register (_CLK_HSITRIMR) </td></tr>
<tr id="row_240_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_i_c_k_r" target="_self">_CLK_t.ICKR</a></td><td class="desc">Internal clock register (_CLK_ICKR) </td></tr>
<tr id="row_241_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r1" target="_self">_CLK_t.PCKENR1</a></td><td class="desc">Peripheral clock gating register 1 (_CLK_PCKENR1) </td></tr>
<tr id="row_242_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r1" target="_self">_CLK_t.PCKENR1</a></td><td class="desc">Peripheral clock gating register 1 (_CLK_PCKENR1) </td></tr>
<tr id="row_243_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r2" target="_self">_CLK_t.PCKENR2</a></td><td class="desc">Peripheral clock gating register 2 (_CLK_PCKENR2) </td></tr>
<tr id="row_244_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r2" target="_self">_CLK_t.PCKENR2</a></td><td class="desc">Peripheral clock gating register 2 (_CLK_PCKENR2) </td></tr>
<tr id="row_245_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_c_r" target="_self">_CLK_t.SWCR</a></td><td class="desc">Switch control register (_CLK_SWCR) </td></tr>
<tr id="row_246_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_i_m_c_c_r" target="_self">_CLK_t.SWIMCCR</a></td><td class="desc">SWIM clock control register (_CLK_SWIMCCR) </td></tr>
<tr id="row_247_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_r" target="_self">_CLK_t.SWR</a></td><td class="desc">Clock master switch register (_CLK_SWR) </td></tr>
<tr id="row_248_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___c_o_m_p__t" target="_self">_COMP_t</a></td><td class="desc">Struct for Comparator Module (_COMP) </td></tr>
<tr id="row_249_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___c_o_m_p__t_8_c_c_s" target="_self">_COMP_t.CCS</a></td><td class="desc">Comparator channel selection (_COMP_CCS) </td></tr>
<tr id="row_250_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___c_o_m_p__t_8_c_r" target="_self">_COMP_t.CR</a></td><td class="desc">Comparator control register (_COMP_CR) </td></tr>
<tr id="row_251_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___c_o_m_p__t_8_c_s_r" target="_self">_COMP_t.CSR</a></td><td class="desc">Comparator control status register (_COMP_CSR) </td></tr>
<tr id="row_252_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t" target="_self">_DALI_t</a></td><td class="desc">Struct for controlling lighting interface (_DALI) </td></tr>
<tr id="row_253_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_b_d" target="_self">_DALI_t.BD</a></td><td class="desc">DALI Backward data register (_DALI_BD) </td></tr>
<tr id="row_254_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___h" target="_self">_DALI_t.CLK_H</a></td><td class="desc">DALI Data rate control register high byte (_DALI_CLK_H) </td></tr>
<tr id="row_255_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___l" target="_self">_DALI_t.CLK_L</a></td><td class="desc">DALI data rate control register low byte (_DALI_CLK_L) </td></tr>
<tr id="row_256_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_r" target="_self">_DALI_t.CR</a></td><td class="desc">DALI Control register (_DALI_CR) </td></tr>
<tr id="row_257_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r" target="_self">_DALI_t.CSR</a></td><td class="desc">DALI Status and control register (_DALI_CSR) </td></tr>
<tr id="row_258_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r1" target="_self">_DALI_t.CSR1</a></td><td class="desc">DALI Status and control register 1 (_DALI_CSR1) </td></tr>
<tr id="row_259_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b0" target="_self">_DALI_t.FB0</a></td><td class="desc">DALI Message byte 0 register (_DALI_FB0) </td></tr>
<tr id="row_260_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b1" target="_self">_DALI_t.FB1</a></td><td class="desc">DALI Message byte 1 register (_DALI_FB1) </td></tr>
<tr id="row_261_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b2" target="_self">_DALI_t.FB2</a></td><td class="desc">DALI Message byte 2 register (_DALI_FB2) </td></tr>
<tr id="row_262_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_r_e_v_l_n" target="_self">_DALI_t.REVLN</a></td><td class="desc">DALI Control reverse signal line (_DALI_REVLN) </td></tr>
<tr id="row_263_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t" target="_self">_EXTI_t</a></td><td class="desc">Struct for configuring external port interrupts (_EXTI) </td></tr>
<tr id="row_264_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_o_n_f" target="_self">_EXTI_t.CONF</a></td><td class="desc">External interrupt port selector (_EXTI_CONF) </td></tr>
<tr id="row_265_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_o_n_f" target="_self">_EXTI_t.CONF</a></td><td class="desc">External interrupt port selector (_EXTI_CONF) </td></tr>
<tr id="row_266_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1" target="_self">_EXTI_t.CR1</a></td><td class="desc">External interrupt control register 1 (_EXTI_CR1) </td></tr>
<tr id="row_267_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1" target="_self">_EXTI_t.CR1</a></td><td class="desc">External interrupt control register 1 (_EXTI_CR1) </td></tr>
<tr id="row_268_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1" target="_self">_EXTI_t.CR1</a></td><td class="desc">External interrupt control register 1 (_EXTI_CR1) </td></tr>
<tr id="row_269_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2" target="_self">_EXTI_t.CR2</a></td><td class="desc">External interrupt control register 2 (_EXTI_CR2) </td></tr>
<tr id="row_270_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2" target="_self">_EXTI_t.CR2</a></td><td class="desc">External interrupt control register 2 (_EXTI_CR2) </td></tr>
<tr id="row_271_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2" target="_self">_EXTI_t.CR2</a></td><td class="desc">External interrupt control register 2 (_EXTI_CR2) </td></tr>
<tr id="row_272_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r3" target="_self">_EXTI_t.CR3</a></td><td class="desc">External interrupt control register 3 (_EXTI_CR3) </td></tr>
<tr id="row_273_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r3" target="_self">_EXTI_t.CR3</a></td><td class="desc">External interrupt control register 3 (_EXTI_CR3) </td></tr>
<tr id="row_274_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r1" target="_self">_EXTI_t.SR1</a></td><td class="desc">External interrupt status register 1 (_EXTI_SR1) </td></tr>
<tr id="row_275_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r1" target="_self">_EXTI_t.SR1</a></td><td class="desc">External interrupt status register 1 (_EXTI_SR1) </td></tr>
<tr id="row_276_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r2" target="_self">_EXTI_t.SR2</a></td><td class="desc">External interrupt status register 2 (_EXTI_SR2) </td></tr>
<tr id="row_277_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r2" target="_self">_EXTI_t.SR2</a></td><td class="desc">External interrupt status register 2 (_EXTI_SR2) </td></tr>
<tr id="row_278_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t" target="_self">_FLASH_t</a></td><td class="desc">Struct to control write/erase of flash memory (_FLASH) </td></tr>
<tr id="row_279_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1" target="_self">_FLASH_t.CR1</a></td><td class="desc">Flash control register 1 (_FLASH_CR1) </td></tr>
<tr id="row_280_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1" target="_self">_FLASH_t.CR1</a></td><td class="desc">Flash wait state register (_FLASH_WAIT) </td></tr>
<tr id="row_281_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1" target="_self">_FLASH_t.CR1</a></td><td class="desc">Flash control register 1 (_FLASH_CR1) </td></tr>
<tr id="row_282_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1" target="_self">_FLASH_t.CR1</a></td><td class="desc">Flash control register 1 (_FLASH_CR1) </td></tr>
<tr id="row_283_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1" target="_self">_FLASH_t.CR1</a></td><td class="desc">Flash control register 1 (_FLASH_CR1) </td></tr>
<tr id="row_284_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2" target="_self">_FLASH_t.CR2</a></td><td class="desc">Flash control register 2 (_FLASH_CR2) </td></tr>
<tr id="row_285_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2" target="_self">_FLASH_t.CR2</a></td><td class="desc">Flash wait state register (_FLASH_WAIT) </td></tr>
<tr id="row_286_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2" target="_self">_FLASH_t.CR2</a></td><td class="desc">Flash control register 2 (_FLASH_CR2) </td></tr>
<tr id="row_287_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2" target="_self">_FLASH_t.CR2</a></td><td class="desc">Flash control register 2 (_FLASH_CR2) </td></tr>
<tr id="row_288_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2" target="_self">_FLASH_t.CR2</a></td><td class="desc">Flash control register 2 (_FLASH_CR2) </td></tr>
<tr id="row_289_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r" target="_self">_FLASH_t.DUKR</a></td><td class="desc">Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr id="row_290_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r" target="_self">_FLASH_t.DUKR</a></td><td class="desc">Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr id="row_291_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r" target="_self">_FLASH_t.DUKR</a></td><td class="desc">Flash wait state register (_FLASH_WAIT) </td></tr>
<tr id="row_292_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r" target="_self">_FLASH_t.DUKR</a></td><td class="desc">Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr id="row_293_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r" target="_self">_FLASH_t.DUKR</a></td><td class="desc">Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr id="row_294_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r" target="_self">_FLASH_t.FPR</a></td><td class="desc">Flash protection register (_FLASH_FPR) </td></tr>
<tr id="row_295_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r" target="_self">_FLASH_t.FPR</a></td><td class="desc">Flash protection register (_FLASH_FPR) </td></tr>
<tr id="row_296_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r" target="_self">_FLASH_t.IAPSR</a></td><td class="desc">Flash status register (_FLASH_IAPSR) </td></tr>
<tr id="row_297_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r" target="_self">_FLASH_t.IAPSR</a></td><td class="desc">Flash status register (_FLASH_IAPSR) </td></tr>
<tr id="row_298_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r" target="_self">_FLASH_t.IAPSR</a></td><td class="desc">Flash status register (_FLASH_IAPSR) </td></tr>
<tr id="row_299_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r" target="_self">_FLASH_t.IAPSR</a></td><td class="desc">Flash status register (_FLASH_IAPSR) </td></tr>
<tr id="row_300_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r" target="_self">_FLASH_t.IAPSR</a></td><td class="desc">Flash wait state register (_FLASH_WAIT) </td></tr>
<tr id="row_301_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2" target="_self">_FLASH_t.NCR2</a></td><td class="desc">Complementary flash control register 2 (_FLASH_NCR2) </td></tr>
<tr id="row_302_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2" target="_self">_FLASH_t.NCR2</a></td><td class="desc">Complementary flash control register 2 (_FLASH_NCR2) </td></tr>
<tr id="row_303_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r" target="_self">_FLASH_t.NFPR</a></td><td class="desc">Complementary flash protection register (_FLASH_NFPR) </td></tr>
<tr id="row_304_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r" target="_self">_FLASH_t.NFPR</a></td><td class="desc">Complementary flash protection register (_FLASH_NFPR) </td></tr>
<tr id="row_305_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r" target="_self">_FLASH_t.PUKR</a></td><td class="desc">Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr id="row_306_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r" target="_self">_FLASH_t.PUKR</a></td><td class="desc">Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr id="row_307_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r" target="_self">_FLASH_t.PUKR</a></td><td class="desc">Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr id="row_308_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r" target="_self">_FLASH_t.PUKR</a></td><td class="desc">Flash wait state register (_FLASH_WAIT) </td></tr>
<tr id="row_309_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r" target="_self">_FLASH_t.PUKR</a></td><td class="desc">Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr id="row_310_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_w_a_i_t" target="_self">_FLASH_t.WAIT</a></td><td class="desc">Flash wait state register (_FLASH_WAIT) </td></tr>
<tr id="row_311_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t" target="_self">_I2C_t</a></td><td class="desc">Struct for controlling I2C module (_I2C) </td></tr>
<tr id="row_312_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h" target="_self">_I2C_t.CCRH</a></td><td class="desc">I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr id="row_313_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h" target="_self">_I2C_t.CCRH</a></td><td class="desc">I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr id="row_314_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h" target="_self">_I2C_t.CCRH</a></td><td class="desc">I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr id="row_315_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h" target="_self">_I2C_t.CCRH</a></td><td class="desc">I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr id="row_316_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l" target="_self">_I2C_t.CCRL</a></td><td class="desc">I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr id="row_317_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l" target="_self">_I2C_t.CCRL</a></td><td class="desc">I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr id="row_318_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l" target="_self">_I2C_t.CCRL</a></td><td class="desc">I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr id="row_319_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l" target="_self">_I2C_t.CCRL</a></td><td class="desc">I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr id="row_320_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1" target="_self">_I2C_t.CR1</a></td><td class="desc">I2C Control register 1 (_I2C_CR1) </td></tr>
<tr id="row_321_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1" target="_self">_I2C_t.CR1</a></td><td class="desc">I2C Control register 1 (_I2C_CR1) </td></tr>
<tr id="row_322_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1" target="_self">_I2C_t.CR1</a></td><td class="desc">I2C Control register 1 (_I2C_CR1) </td></tr>
<tr id="row_323_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1" target="_self">_I2C_t.CR1</a></td><td class="desc">I2C Control register 1 (_I2C_CR1) </td></tr>
<tr id="row_324_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2" target="_self">_I2C_t.CR2</a></td><td class="desc">I2C Control register 2 (_I2C_CR2) </td></tr>
<tr id="row_325_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2" target="_self">_I2C_t.CR2</a></td><td class="desc">I2C Control register 2 (_I2C_CR2) </td></tr>
<tr id="row_326_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2" target="_self">_I2C_t.CR2</a></td><td class="desc">I2C Control register 2 (_I2C_CR2) </td></tr>
<tr id="row_327_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2" target="_self">_I2C_t.CR2</a></td><td class="desc">I2C Control register 2 (_I2C_CR2) </td></tr>
<tr id="row_328_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r" target="_self">_I2C_t.DR</a></td><td class="desc">I2C data register (_I2C_DR) </td></tr>
<tr id="row_329_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r" target="_self">_I2C_t.DR</a></td><td class="desc">I2C data register (_I2C_DR) </td></tr>
<tr id="row_330_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r" target="_self">_I2C_t.DR</a></td><td class="desc">I2C data register (_I2C_DR) </td></tr>
<tr id="row_331_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r" target="_self">_I2C_t.DR</a></td><td class="desc">I2C data register (_I2C_DR) </td></tr>
<tr id="row_332_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r" target="_self">_I2C_t.FREQR</a></td><td class="desc">I2C Frequency register (_I2C_FREQR) </td></tr>
<tr id="row_333_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r" target="_self">_I2C_t.FREQR</a></td><td class="desc">I2C Frequency register (_I2C_FREQR) </td></tr>
<tr id="row_334_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r" target="_self">_I2C_t.FREQR</a></td><td class="desc">I2C Frequency register (_I2C_FREQR) </td></tr>
<tr id="row_335_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r" target="_self">_I2C_t.FREQR</a></td><td class="desc">I2C Frequency register (_I2C_FREQR) </td></tr>
<tr id="row_336_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r" target="_self">_I2C_t.ITR</a></td><td class="desc">I2C Interrupt register (_I2C_ITR) </td></tr>
<tr id="row_337_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r" target="_self">_I2C_t.ITR</a></td><td class="desc">I2C Interrupt register (_I2C_ITR) </td></tr>
<tr id="row_338_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r" target="_self">_I2C_t.ITR</a></td><td class="desc">I2C Interrupt register (_I2C_ITR) </td></tr>
<tr id="row_339_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r" target="_self">_I2C_t.ITR</a></td><td class="desc">I2C Interrupt register (_I2C_ITR) </td></tr>
<tr id="row_340_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_h" target="_self">_I2C_t.OAR1H</a></td><td class="desc">I2C own address register 1 high byte (_I2C_OAR1H) </td></tr>
<tr id="row_341_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_l" target="_self">_I2C_t.OAR1L</a></td><td class="desc">I2C own address register 1 low byte (_I2C_OAR1L) </td></tr>
<tr id="row_342_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r2" target="_self">_I2C_t.OAR2</a></td><td class="desc">I2C own address register 2 (_I2C_OAR2) </td></tr>
<tr id="row_343_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h" target="_self">_I2C_t.OARH</a></td><td class="desc">I2C own address register high byte (_I2C_OARH) </td></tr>
<tr id="row_344_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h" target="_self">_I2C_t.OARH</a></td><td class="desc">I2C own address register high byte (_I2C_OARH) </td></tr>
<tr id="row_345_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h" target="_self">_I2C_t.OARH</a></td><td class="desc">I2C own address register high byte (_I2C_OARH) </td></tr>
<tr id="row_346_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l" target="_self">_I2C_t.OARL</a></td><td class="desc">I2C own address register low byte (_I2C_OARL) </td></tr>
<tr id="row_347_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l" target="_self">_I2C_t.OARL</a></td><td class="desc">I2C own address register low byte (_I2C_OARL) </td></tr>
<tr id="row_348_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l" target="_self">_I2C_t.OARL</a></td><td class="desc">I2C own address register low byte (_I2C_OARL) </td></tr>
<tr id="row_349_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1" target="_self">_I2C_t.SR1</a></td><td class="desc">I2C Status register 1 (_I2C_SR1) </td></tr>
<tr id="row_350_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1" target="_self">_I2C_t.SR1</a></td><td class="desc">I2C Status register 1 (_I2C_SR1) </td></tr>
<tr id="row_351_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1" target="_self">_I2C_t.SR1</a></td><td class="desc">I2C Status register 1 (_I2C_SR1) </td></tr>
<tr id="row_352_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1" target="_self">_I2C_t.SR1</a></td><td class="desc">I2C Status register 1 (_I2C_SR1) </td></tr>
<tr id="row_353_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2" target="_self">_I2C_t.SR2</a></td><td class="desc">I2C Status register 2 (_I2C_SR2) </td></tr>
<tr id="row_354_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2" target="_self">_I2C_t.SR2</a></td><td class="desc">I2C Status register 2 (_I2C_SR2) </td></tr>
<tr id="row_355_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2" target="_self">_I2C_t.SR2</a></td><td class="desc">I2C Status register 2 (_I2C_SR2) </td></tr>
<tr id="row_356_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2" target="_self">_I2C_t.SR2</a></td><td class="desc">I2C Status register 2 (_I2C_SR2) </td></tr>
<tr id="row_357_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3" target="_self">_I2C_t.SR3</a></td><td class="desc">I2C Status register 3 (_I2C_SR3) </td></tr>
<tr id="row_358_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3" target="_self">_I2C_t.SR3</a></td><td class="desc">I2C Status register 3 (_I2C_SR3) </td></tr>
<tr id="row_359_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3" target="_self">_I2C_t.SR3</a></td><td class="desc">I2C Status register 3 (_I2C_SR3) </td></tr>
<tr id="row_360_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3" target="_self">_I2C_t.SR3</a></td><td class="desc">I2C Status register 3 (_I2C_SR3) </td></tr>
<tr id="row_361_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r" target="_self">_I2C_t.TRISER</a></td><td class="desc">I2C rise time register (_I2C_TRISER) </td></tr>
<tr id="row_362_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r" target="_self">_I2C_t.TRISER</a></td><td class="desc">I2C rise time register (_I2C_TRISER) </td></tr>
<tr id="row_363_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r" target="_self">_I2C_t.TRISER</a></td><td class="desc">I2C rise time register (_I2C_TRISER) </td></tr>
<tr id="row_364_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r" target="_self">_I2C_t.TRISER</a></td><td class="desc">I2C rise time register (_I2C_TRISER) </td></tr>
<tr id="row_365_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___i_r_t_i_m__t" target="_self">_IRTIM_t</a></td><td class="desc">Struct for Infrared Timer Module (_IRTIM) </td></tr>
<tr id="row_366_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___i_r_t_i_m__t_8_c_r" target="_self">_IRTIM_t.CR</a></td><td class="desc">IR-Timer Control register (_IRTIM_CR) </td></tr>
<tr id="row_367_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t" target="_self">_ITC_t</a></td><td class="desc">Struct for setting interrupt Priority (_ITC) </td></tr>
<tr id="row_368_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1" target="_self">_ITC_t.SPR1</a></td><td class="desc">Interrupt priority register 1 (_ITC_SPR1) </td></tr>
<tr id="row_369_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1" target="_self">_ITC_t.SPR1</a></td><td class="desc">Interrupt priority register 1 (_ITC_SPR1) </td></tr>
<tr id="row_370_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1" target="_self">_ITC_t.SPR1</a></td><td class="desc">Interrupt priority register 1 (_ITC_SPR1) </td></tr>
<tr id="row_371_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2" target="_self">_ITC_t.SPR2</a></td><td class="desc">Interrupt priority register 2 (_ITC_SPR2) </td></tr>
<tr id="row_372_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2" target="_self">_ITC_t.SPR2</a></td><td class="desc">Interrupt priority register 2 (_ITC_SPR2) </td></tr>
<tr id="row_373_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2" target="_self">_ITC_t.SPR2</a></td><td class="desc">Interrupt priority register 2 (_ITC_SPR2) </td></tr>
<tr id="row_374_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3" target="_self">_ITC_t.SPR3</a></td><td class="desc">Interrupt priority register 3 (_ITC_SPR3) </td></tr>
<tr id="row_375_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3" target="_self">_ITC_t.SPR3</a></td><td class="desc">Interrupt priority register 3 (_ITC_SPR3) </td></tr>
<tr id="row_376_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3" target="_self">_ITC_t.SPR3</a></td><td class="desc">Interrupt priority register 3 (_ITC_SPR3) </td></tr>
<tr id="row_377_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4" target="_self">_ITC_t.SPR4</a></td><td class="desc">Interrupt priority register 4 (_ITC_SPR4) </td></tr>
<tr id="row_378_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4" target="_self">_ITC_t.SPR4</a></td><td class="desc">Interrupt priority register 4 (_ITC_SPR4) </td></tr>
<tr id="row_379_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4" target="_self">_ITC_t.SPR4</a></td><td class="desc">Interrupt priority register 4 (_ITC_SPR4) </td></tr>
<tr id="row_380_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5" target="_self">_ITC_t.SPR5</a></td><td class="desc">Interrupt priority register 5 (_ITC_SPR5) </td></tr>
<tr id="row_381_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5" target="_self">_ITC_t.SPR5</a></td><td class="desc">Interrupt priority register 5 (_ITC_SPR5) </td></tr>
<tr id="row_382_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5" target="_self">_ITC_t.SPR5</a></td><td class="desc">Interrupt priority register 5 (_ITC_SPR5) </td></tr>
<tr id="row_383_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6" target="_self">_ITC_t.SPR6</a></td><td class="desc">Interrupt priority register 6 (_ITC_SPR6) </td></tr>
<tr id="row_384_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6" target="_self">_ITC_t.SPR6</a></td><td class="desc">Interrupt priority register 6 (_ITC_SPR6) </td></tr>
<tr id="row_385_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6" target="_self">_ITC_t.SPR6</a></td><td class="desc">Interrupt priority register 6 (_ITC_SPR6) </td></tr>
<tr id="row_386_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7" target="_self">_ITC_t.SPR7</a></td><td class="desc">Interrupt priority register 7 (_ITC_SPR7) </td></tr>
<tr id="row_387_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7" target="_self">_ITC_t.SPR7</a></td><td class="desc">Interrupt priority register 7 (_ITC_SPR7) </td></tr>
<tr id="row_388_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7" target="_self">_ITC_t.SPR7</a></td><td class="desc">Interrupt priority register 7 (_ITC_SPR7) </td></tr>
<tr id="row_389_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8" target="_self">_ITC_t.SPR8</a></td><td class="desc">Interrupt priority register 8 (_ITC_SPR8) </td></tr>
<tr id="row_390_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8" target="_self">_ITC_t.SPR8</a></td><td class="desc">Interrupt priority register 8 (_ITC_SPR8) </td></tr>
<tr id="row_391_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8" target="_self">_ITC_t.SPR8</a></td><td class="desc">Interrupt priority register 8 (_ITC_SPR8) </td></tr>
<tr id="row_392_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t" target="_self">_IWDG_t</a></td><td class="desc">Struct for access to Independent Timeout Watchdog registers (_IWDG) </td></tr>
<tr id="row_393_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r" target="_self">_IWDG_t.KR</a></td><td class="desc">IWDG Key register (_IWDG_KR) </td></tr>
<tr id="row_394_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r" target="_self">_IWDG_t.KR</a></td><td class="desc">IWDG Key register (_IWDG_KR) </td></tr>
<tr id="row_395_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r" target="_self">_IWDG_t.KR</a></td><td class="desc">IWDG Key register (_IWDG_KR) </td></tr>
<tr id="row_396_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r" target="_self">_IWDG_t.PR</a></td><td class="desc">IWDG Prescaler register (_IWDG_PR) </td></tr>
<tr id="row_397_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r" target="_self">_IWDG_t.PR</a></td><td class="desc">IWDG Prescaler register (_IWDG_PR) </td></tr>
<tr id="row_398_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r" target="_self">_IWDG_t.PR</a></td><td class="desc">IWDG Prescaler register (_IWDG_PR) </td></tr>
<tr id="row_399_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r" target="_self">_IWDG_t.RLR</a></td><td class="desc">IWDG Reload register (_IWDG_RLR) </td></tr>
<tr id="row_400_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r" target="_self">_IWDG_t.RLR</a></td><td class="desc">IWDG Reload register (_IWDG_RLR) </td></tr>
<tr id="row_401_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r" target="_self">_IWDG_t.RLR</a></td><td class="desc">IWDG Reload register (_IWDG_RLR) </td></tr>
<tr id="row_402_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t" target="_self">_MSC_t</a></td><td class="desc">Struct for miscellaneous direct register access (_MSC) </td></tr>
<tr id="row_403_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s0" target="_self">_MSC_t.CBOXS0</a></td><td class="desc">Connection matrix selection for SMED0 (_MSC_CBOXS0) </td></tr>
<tr id="row_404_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s1" target="_self">_MSC_t.CBOXS1</a></td><td class="desc">Connection matrix selection for SMED1 (_MSC_CBOXS1) </td></tr>
<tr id="row_405_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s2" target="_self">_MSC_t.CBOXS2</a></td><td class="desc">Connection matrix selection for SMED2 (_MSC_CBOXS2) </td></tr>
<tr id="row_406_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s3" target="_self">_MSC_t.CBOXS3</a></td><td class="desc">Connection matrix selection for SMED3 (_MSC_CBOXS3) </td></tr>
<tr id="row_407_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s4" target="_self">_MSC_t.CBOXS4</a></td><td class="desc">Connection matrix selection for SMED4 (_MSC_CBOXS4) </td></tr>
<tr id="row_408_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s5" target="_self">_MSC_t.CBOXS5</a></td><td class="desc">Connection matrix selection for SMED5 (_MSC_CBOXS5) </td></tr>
<tr id="row_409_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p00" target="_self">_MSC_t.CFGP00</a></td><td class="desc">Port 0 interrupt control 0 (_MSC_CFGP00) </td></tr>
<tr id="row_410_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p01" target="_self">_MSC_t.CFGP01</a></td><td class="desc">Port 0 interrupt control 1 (_MSC_CFGP01) </td></tr>
<tr id="row_411_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p02" target="_self">_MSC_t.CFGP02</a></td><td class="desc">Port 0 interrupt control 2 (_MSC_CFGP02) </td></tr>
<tr id="row_412_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p03" target="_self">_MSC_t.CFGP03</a></td><td class="desc">Port 0 interrupt control 3 (_MSC_CFGP03) </td></tr>
<tr id="row_413_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p04" target="_self">_MSC_t.CFGP04</a></td><td class="desc">Port 0 interrupt control 4 (_MSC_CFGP04) </td></tr>
<tr id="row_414_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p05" target="_self">_MSC_t.CFGP05</a></td><td class="desc">Port 0 interrupt control 5 (_MSC_CFGP05) </td></tr>
<tr id="row_415_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p15" target="_self">_MSC_t.CFGP15</a></td><td class="desc">Port 1 interrupt control 5 &amp; AUX timer register (_MSC_CFGP15) </td></tr>
<tr id="row_416_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p20" target="_self">_MSC_t.CFGP20</a></td><td class="desc">Port 2 interrupt control 0 (_MSC_CFGP20) </td></tr>
<tr id="row_417_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p21" target="_self">_MSC_t.CFGP21</a></td><td class="desc">Port 2 interrupt control 1 (_MSC_CFGP21) </td></tr>
<tr id="row_418_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p22" target="_self">_MSC_t.CFGP22</a></td><td class="desc">Port 2 interrupt control 2 (_MSC_CFGP22) </td></tr>
<tr id="row_419_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p23" target="_self">_MSC_t.CFGP23</a></td><td class="desc">Port 2 interrupt control 3 (_MSC_CFGP23) </td></tr>
<tr id="row_420_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p24" target="_self">_MSC_t.CFGP24</a></td><td class="desc">Port 2 interrupt control 4 (_MSC_CFGP24) </td></tr>
<tr id="row_421_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p25" target="_self">_MSC_t.CFGP25</a></td><td class="desc">Port 2 interrupt control 5 (_MSC_CFGP25) </td></tr>
<tr id="row_422_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_c_t_r" target="_self">_MSC_t.DACCTR</a></td><td class="desc">DAC &amp; comparator control register (_MSC_DACCTR) </td></tr>
<tr id="row_423_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n0" target="_self">_MSC_t.DACIN0</a></td><td class="desc">DAC0 input data register (_MSC_DACIN0) </td></tr>
<tr id="row_424_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n1" target="_self">_MSC_t.DACIN1</a></td><td class="desc">DAC1 input data register (_MSC_DACIN1) </td></tr>
<tr id="row_425_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n2" target="_self">_MSC_t.DACIN2</a></td><td class="desc">DAC2 input data register (_MSC_DACIN2) </td></tr>
<tr id="row_426_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n3" target="_self">_MSC_t.DACIN3</a></td><td class="desc">DAC3 input data register (_MSC_DACIN3) </td></tr>
<tr id="row_427_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_a_d_d" target="_self">_MSC_t.IDXADD</a></td><td class="desc">MSC indirect address register (_MSC_IDXADD) </td></tr>
<tr id="row_428_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#union___m_s_c__t_8_i_d_x_d_a_t" target="_self">_MSC_t.IDXDAT</a></td><td class="desc">MCR indirect data registers (_MSC_IDXDAT), indirect adressing via _MSC_IDXADD </td></tr>
<tr id="row_429_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30" target="_self">_MSC_t.IDXDAT.CFGP30</a></td><td class="desc">P3-0 control register input line (CMP0) (_MSC_CFGP30, indirect access via _MSC_IDXADD=0x0E) </td></tr>
<tr id="row_430_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31" target="_self">_MSC_t.IDXDAT.CFGP31</a></td><td class="desc">P3-1 control register input line (CMP1) (_MSC_CFGP31, indirect access via _MSC_IDXADD=0x0F) </td></tr>
<tr id="row_431_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32" target="_self">_MSC_t.IDXDAT.CFGP32</a></td><td class="desc">P3-2 control register input line (CMP2) (_MSC_CFGP32, indirect access via _MSC_IDXADD=0x10) </td></tr>
<tr id="row_432_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33" target="_self">_MSC_t.IDXDAT.CFGP33</a></td><td class="desc">P3-3 control register input line (CMP3) (_MSC_CFGP33, indirect access via _MSC_IDXADD=0x11) </td></tr>
<tr id="row_433_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v" target="_self">_MSC_t.IDXDAT.DALICKDIV</a></td><td class="desc">DALI filter clock division factor (_MSC_DALICKDIV, indirect access via _MSC_IDXADD=0x06) </td></tr>
<tr id="row_434_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l" target="_self">_MSC_t.IDXDAT.DALICKSEL</a></td><td class="desc">DALI clock selection (_MSC_DALICKSEL, indirect access via _MSC_IDXADD=0x05) </td></tr>
<tr id="row_435_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f" target="_self">_MSC_t.IDXDAT.DALICONF</a></td><td class="desc">DALI filter mode configuration (_MSC_DALICONF, indirect access via _MSC_IDXADD=0x07) </td></tr>
<tr id="row_436_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1" target="_self">_MSC_t.IDXDAT.INPP2AUX1</a></td><td class="desc">INPP2 aux. register 1 (_MSC_INPP2AUX1, indirect access via _MSC_IDXADD=0x08) </td></tr>
<tr id="row_437_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2" target="_self">_MSC_t.IDXDAT.INPP2AUX2</a></td><td class="desc">INPP2 aux. register 2 (_MSC_INPP2AUX2, indirect access via _MSC_IDXADD=0x09) </td></tr>
<tr id="row_438_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2" target="_self">_MSC_t.IDXDAT.IOMXP2</a></td><td class="desc">Port P2 alternate function MUX control register (_MSC_IOMXP2, indirect access via _MSC_IDXADD=0x13). Note: missing in RM v1 </td></tr>
<tr id="row_439_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3" target="_self">_MSC_t.IDXDAT.STSP3</a></td><td class="desc">Port 3 status register (CMP) (_MSC_STSP3, indirect access via _MSC_IDXADD=0x12) </td></tr>
<tr id="row_440_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p2" target="_self">_MSC_t.INPP2</a></td><td class="desc">Port 2 input data register (_MSC_INPP2) </td></tr>
<tr id="row_441_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p3" target="_self">_MSC_t.INPP3</a></td><td class="desc">Port 3 (COMP) input register (_MSC_INPP3) </td></tr>
<tr id="row_442_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p0" target="_self">_MSC_t.IOMXP0</a></td><td class="desc">Port P0 alternate function MUX control register (_MSC_IOMXP0) </td></tr>
<tr id="row_443_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p1" target="_self">_MSC_t.IOMXP1</a></td><td class="desc">Port P1 alternate function MUX control register (_MSC_IOMXP1) </td></tr>
<tr id="row_444_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_s_m_d" target="_self">_MSC_t.IOMXSMD</a></td><td class="desc">SMED I/O MUX control register (_MSC_IOMXSMD) </td></tr>
<tr id="row_445_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g01" target="_self">_MSC_t.SMDCFG01</a></td><td class="desc">SMED0 &amp; SMED1 global configuration register (_MSC_SMDCFG01) </td></tr>
<tr id="row_446_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g23" target="_self">_MSC_t.SMDCFG23</a></td><td class="desc">SMED2 &amp; SMED3 global configuration register (_MSC_SMDCFG23) </td></tr>
<tr id="row_447_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g45" target="_self">_MSC_t.SMDCFG45</a></td><td class="desc">SMED4 &amp; SMED5 global configuration register (_MSC_SMDCFG45) </td></tr>
<tr id="row_448_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_s_w_e_v" target="_self">_MSC_t.SMSWEV</a></td><td class="desc">SMEDs software events (_MSC_SMSWEV) </td></tr>
<tr id="row_449_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_u_n_l_o_c_k" target="_self">_MSC_t.SMUNLOCK</a></td><td class="desc">SMEDs unlock register (_MSC_SMUNLOCK) </td></tr>
<tr id="row_450_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p0" target="_self">_MSC_t.STSP0</a></td><td class="desc">Port 0 interrupt status (_MSC_STSP0) </td></tr>
<tr id="row_451_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p1" target="_self">_MSC_t.STSP1</a></td><td class="desc">Port 1 &amp; AUX timer interrupt status register (_MSC_STSP1) </td></tr>
<tr id="row_452_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p2" target="_self">_MSC_t.STSP2</a></td><td class="desc">Port 2 interrupt status (_MSC_STSP2) </td></tr>
<tr id="row_453_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t" target="_self">_PORT_t</a></td><td class="desc">Structure for controlling pins in port mode (_PORTx, x=0..1) </td></tr>
<tr id="row_454_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1" target="_self">_PORT_t.CR1</a></td><td class="desc">PORTx control register 1 (_PORTx_CR1) </td></tr>
<tr id="row_455_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1" target="_self">_PORT_t.CR1</a></td><td class="desc">PORTx data direction data register (_PORTx_DDR) </td></tr>
<tr id="row_456_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1" target="_self">_PORT_t.CR1</a></td><td class="desc">Port x control register 1 (_PORTx_CR1) </td></tr>
<tr id="row_457_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1" target="_self">_PORT_t.CR1</a></td><td class="desc">Port x control register 1 (_PORTx_CR1) </td></tr>
<tr id="row_458_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1" target="_self">_PORT_t.CR1</a></td><td class="desc">Port x control register 1 (_PORTx_CR1) </td></tr>
<tr id="row_459_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2" target="_self">_PORT_t.CR2</a></td><td class="desc">PORTx control register 1 (_PORTx_CR2) </td></tr>
<tr id="row_460_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2" target="_self">_PORT_t.CR2</a></td><td class="desc">PORTx data direction data register (_PORTx_DDR) </td></tr>
<tr id="row_461_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2" target="_self">_PORT_t.CR2</a></td><td class="desc">Port x control register 1 (_PORTx_CR2) </td></tr>
<tr id="row_462_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2" target="_self">_PORT_t.CR2</a></td><td class="desc">Port x control register 1 (_PORTx_CR2) </td></tr>
<tr id="row_463_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2" target="_self">_PORT_t.CR2</a></td><td class="desc">Port x control register 1 (_PORTx_CR2) </td></tr>
<tr id="row_464_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r" target="_self">_PORT_t.DDR</a></td><td class="desc">Port x data direction data register (_PORTx_DDR) </td></tr>
<tr id="row_465_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r" target="_self">_PORT_t.DDR</a></td><td class="desc">PORTx data direction data register (_PORTx_DDR) </td></tr>
<tr id="row_466_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r" target="_self">_PORT_t.DDR</a></td><td class="desc">PORTx data direction data register (_PORTx_DDR) </td></tr>
<tr id="row_467_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r" target="_self">_PORT_t.DDR</a></td><td class="desc">Port x data direction data register (_PORTx_DDR) </td></tr>
<tr id="row_468_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r" target="_self">_PORT_t.DDR</a></td><td class="desc">Port x data direction data register (_PORTx_DDR) </td></tr>
<tr id="row_469_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r" target="_self">_PORT_t.IDR</a></td><td class="desc">Port x input data register (_PORTx_IDR) </td></tr>
<tr id="row_470_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r" target="_self">_PORT_t.IDR</a></td><td class="desc">PORTx input data register (_PORTx_IDR) </td></tr>
<tr id="row_471_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r" target="_self">_PORT_t.IDR</a></td><td class="desc">PORTx data direction data register (_PORTx_DDR) </td></tr>
<tr id="row_472_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r" target="_self">_PORT_t.IDR</a></td><td class="desc">Port x input data register (_PORTx_IDR) </td></tr>
<tr id="row_473_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r" target="_self">_PORT_t.IDR</a></td><td class="desc">Port x input data register (_PORTx_IDR) </td></tr>
<tr id="row_474_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r" target="_self">_PORT_t.ODR</a></td><td class="desc">Port x output data register (_PORTx_ODR) </td></tr>
<tr id="row_475_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r" target="_self">_PORT_t.ODR</a></td><td class="desc">Port x output data register (_PORTx_ODR) </td></tr>
<tr id="row_476_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r" target="_self">_PORT_t.ODR</a></td><td class="desc">PORTx output data register (_PORTx_ODR) </td></tr>
<tr id="row_477_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r" target="_self">_PORT_t.ODR</a></td><td class="desc">PORTx data direction data register (_PORTx_DDR) </td></tr>
<tr id="row_478_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r" target="_self">_PORT_t.ODR</a></td><td class="desc">Port x output data register (_PORTx_ODR) </td></tr>
<tr id="row_479_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t" target="_self">_RST_t</a></td><td class="desc">Struct for determining reset source (_RST) </td></tr>
<tr id="row_480_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r" target="_self">_RST_t.CR</a></td><td class="desc">Reset status register (_RST_SR) </td></tr>
<tr id="row_481_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r" target="_self">_RST_t.CR</a></td><td class="desc">Reset pin configuration register (_RST_CR) </td></tr>
<tr id="row_482_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r" target="_self">_RST_t.CR</a></td><td class="desc">Reset pin configuration register (_RST_CR) </td></tr>
<tr id="row_483_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r" target="_self">_RST_t.SR</a></td><td class="desc">Reset status register (_RST_SR) </td></tr>
<tr id="row_484_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r" target="_self">_RST_t.SR</a></td><td class="desc">Reset status register (_RST_SR) </td></tr>
<tr id="row_485_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r" target="_self">_RST_t.SR</a></td><td class="desc">Reset status register (_RST_SR) </td></tr>
<tr id="row_486_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r" target="_self">_RST_t.SR</a></td><td class="desc">Reset status register (_RST_SR) </td></tr>
<tr id="row_487_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r" target="_self">_RST_t.SR</a></td><td class="desc">Reset status register (_RST_SR) </td></tr>
<tr id="row_488_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t" target="_self">_SMED_t</a></td><td class="desc">Struct for State machine, event driven (_SMEDn) </td></tr>
<tr id="row_489_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_f_g" target="_self">_SMED_t.CFG</a></td><td class="desc">SMEDn Timer configuration register (_SMEDn_CFG) </td></tr>
<tr id="row_490_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r" target="_self">_SMED_t.CTR</a></td><td class="desc">SMEDn Control register (_SMEDn_CTR) </td></tr>
<tr id="row_491_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___d_t_r" target="_self">_SMED_t.CTR_DTR</a></td><td class="desc">SMEDn Dithering register (_SMEDn_CTR_DTR) </td></tr>
<tr id="row_492_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___i_n_p" target="_self">_SMED_t.CTR_INP</a></td><td class="desc">SMEDn Control input register (_SMEDn_CTR_INP) </td></tr>
<tr id="row_493_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___t_m_r" target="_self">_SMED_t.CTR_TMR</a></td><td class="desc">SMEDn Control timer register (_SMEDn_CTR_TMR) </td></tr>
<tr id="row_494_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p" target="_self">_SMED_t.DMP</a></td><td class="desc">SMEDn Dump enable register (_SMEDn_DMP) </td></tr>
<tr id="row_495_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_h" target="_self">_SMED_t.DMPH</a></td><td class="desc">SMEDn Dump counter MSB register (_SMEDn_DMPH) </td></tr>
<tr id="row_496_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_l" target="_self">_SMED_t.DMPL</a></td><td class="desc">SMEDn Dump counter LSB register (_SMEDn_DMPL) </td></tr>
<tr id="row_497_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_f_s_m___s_t_s" target="_self">_SMED_t.FSM_STS</a></td><td class="desc">SMEDn finite state machine status register (_SMEDn_FSM_STS) </td></tr>
<tr id="row_498_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_g_s_t_s" target="_self">_SMED_t.GSTS</a></td><td class="desc">SMEDn General status register (_SMEDn_GSTS) </td></tr>
<tr id="row_499_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_e_r" target="_self">_SMED_t.IER</a></td><td class="desc">SMEDn Interrupt enable register (_SMEDn_IER) </td></tr>
<tr id="row_500_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_r_q" target="_self">_SMED_t.IRQ</a></td><td class="desc">SMEDn Interrupt request register (_SMEDn_IRQ) </td></tr>
<tr id="row_501_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_s_e_l" target="_self">_SMED_t.ISEL</a></td><td class="desc">SMEDn External event control register (_SMEDn_ISEL) </td></tr>
<tr id="row_502_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d0" target="_self">_SMED_t.PRM_ID0</a></td><td class="desc">SMEDn Parameter 0 IDLE register (_SMEDn_PRM_ID0) </td></tr>
<tr id="row_503_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d1" target="_self">_SMED_t.PRM_ID1</a></td><td class="desc">SMEDn Parameter 1 IDLE register (_SMEDn_PRM_ID1) </td></tr>
<tr id="row_504_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d2" target="_self">_SMED_t.PRM_ID2</a></td><td class="desc">SMEDn Parameter 2 IDLE register (_SMEDn_PRM_ID2) </td></tr>
<tr id="row_505_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s00" target="_self">_SMED_t.PRM_S00</a></td><td class="desc">SMEDn Parameter 0 S0 register (_SMEDn_PRM_S00) </td></tr>
<tr id="row_506_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s01" target="_self">_SMED_t.PRM_S01</a></td><td class="desc">SMEDn Parameter 1 S0 register (_SMEDn_PRM_S01) </td></tr>
<tr id="row_507_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s02" target="_self">_SMED_t.PRM_S02</a></td><td class="desc">SMEDn Parameter 2 S0 register (_SMEDn_PRM_S02) </td></tr>
<tr id="row_508_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s10" target="_self">_SMED_t.PRM_S10</a></td><td class="desc">SMEDn Parameter 0 S1 register (_SMEDn_PRM_S10) </td></tr>
<tr id="row_509_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s11" target="_self">_SMED_t.PRM_S11</a></td><td class="desc">SMEDn Parameter 1 S1 register (_SMEDn_PRM_S11) </td></tr>
<tr id="row_510_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s12" target="_self">_SMED_t.PRM_S12</a></td><td class="desc">SMEDn Parameter 2 S1 register (_SMEDn_PRM_S12) </td></tr>
<tr id="row_511_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s20" target="_self">_SMED_t.PRM_S20</a></td><td class="desc">SMEDn Parameter 0 S2 register (_SMEDn_PRM_S20) </td></tr>
<tr id="row_512_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s21" target="_self">_SMED_t.PRM_S21</a></td><td class="desc">SMEDn Parameter 1 S2 register (_SMEDn_PRM_S21) </td></tr>
<tr id="row_513_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s22" target="_self">_SMED_t.PRM_S22</a></td><td class="desc">SMEDn Parameter 2 S2 register (_SMEDn_PRM_S22) </td></tr>
<tr id="row_514_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s30" target="_self">_SMED_t.PRM_S30</a></td><td class="desc">SMEDn Parameter 0 S3 register (_SMEDn_PRM_S30) </td></tr>
<tr id="row_515_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s31" target="_self">_SMED_t.PRM_S31</a></td><td class="desc">SMEDn Parameter 1 S3 register (_SMEDn_PRM_S31) </td></tr>
<tr id="row_516_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s32" target="_self">_SMED_t.PRM_S32</a></td><td class="desc">SMEDn Parameter 2 S3 register (_SMEDn_PRM_S32) </td></tr>
<tr id="row_517_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_h" target="_self">_SMED_t.TMR_T0H</a></td><td class="desc">SMEDn Time T0 MSB register (_SMEDn_TMR_T0H) </td></tr>
<tr id="row_518_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_l" target="_self">_SMED_t.TMR_T0L</a></td><td class="desc">SMEDn Time T0 LSB register (_SMEDn_TMR_T0L) </td></tr>
<tr id="row_519_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_h" target="_self">_SMED_t.TMR_T1H</a></td><td class="desc">SMEDn Time T1 MSB register (_SMEDn_TMR_T1H) </td></tr>
<tr id="row_520_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_l" target="_self">_SMED_t.TMR_T1L</a></td><td class="desc">SMEDn Time T1 LSB register (_SMEDn_TMR_T1L) </td></tr>
<tr id="row_521_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_h" target="_self">_SMED_t.TMR_T2H</a></td><td class="desc">SMEDn Time T2 MSB register (_SMEDn_TMR_T2H) </td></tr>
<tr id="row_522_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_l" target="_self">_SMED_t.TMR_T2L</a></td><td class="desc">SMEDn Time T2 LSB register (_SMEDn_TMR_T2L) </td></tr>
<tr id="row_523_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_h" target="_self">_SMED_t.TMR_T3H</a></td><td class="desc">SMEDn Time T3 MSB register (_SMEDn_TMR_T3H) </td></tr>
<tr id="row_524_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_l" target="_self">_SMED_t.TMR_T3L</a></td><td class="desc">SMEDn Time T3 LSB register (_SMEDn_TMR_T3L) </td></tr>
<tr id="row_525_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t" target="_self">_SPI_t</a></td><td class="desc">Struct for controlling SPI module (_SPI) </td></tr>
<tr id="row_526_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1" target="_self">_SPI_t.CR1</a></td><td class="desc">SPI control register 1 (_SPI_CR1) </td></tr>
<tr id="row_527_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1" target="_self">_SPI_t.CR1</a></td><td class="desc">SPI control register 1 (_SPI_CR1) </td></tr>
<tr id="row_528_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1" target="_self">_SPI_t.CR1</a></td><td class="desc">SPI control register 1 (_SPI_CR1) </td></tr>
<tr id="row_529_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2" target="_self">_SPI_t.CR2</a></td><td class="desc">SPI control register 2 (_SPI_CR2) </td></tr>
<tr id="row_530_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2" target="_self">_SPI_t.CR2</a></td><td class="desc">SPI control register 2 (_SPI_CR2) </td></tr>
<tr id="row_531_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2" target="_self">_SPI_t.CR2</a></td><td class="desc">SPI control register 2 (_SPI_CR2) </td></tr>
<tr id="row_532_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r_c_p_r" target="_self">_SPI_t.CRCPR</a></td><td class="desc">SPI CRC polynomial register (_SPI_CRCPR) </td></tr>
<tr id="row_533_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r" target="_self">_SPI_t.DR</a></td><td class="desc">SPI data register (_SPI_DR) </td></tr>
<tr id="row_534_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r" target="_self">_SPI_t.DR</a></td><td class="desc">SPI data register (_SPI_DR) </td></tr>
<tr id="row_535_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r" target="_self">_SPI_t.DR</a></td><td class="desc">SPI data register (_SPI_DR) </td></tr>
<tr id="row_536_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r" target="_self">_SPI_t.ICR</a></td><td class="desc">SPI interrupt control register (_SPI_ICR) </td></tr>
<tr id="row_537_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r" target="_self">_SPI_t.ICR</a></td><td class="desc">SPI interrupt control register (_SPI_ICR) </td></tr>
<tr id="row_538_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r" target="_self">_SPI_t.ICR</a></td><td class="desc">SPI interrupt control register (_SPI_ICR) </td></tr>
<tr id="row_539_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_r_x_c_r_c_r" target="_self">_SPI_t.RXCRCR</a></td><td class="desc">SPI Rx CRC register (_SPI_RXCRCR) </td></tr>
<tr id="row_540_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r" target="_self">_SPI_t.SR</a></td><td class="desc">SPI status register (_SPI_SR) </td></tr>
<tr id="row_541_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r" target="_self">_SPI_t.SR</a></td><td class="desc">SPI status register (_SPI_SR) </td></tr>
<tr id="row_542_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r" target="_self">_SPI_t.SR</a></td><td class="desc">SPI status register (_SPI_SR) </td></tr>
<tr id="row_543_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_t_x_c_r_c_r" target="_self">_SPI_t.TXCRCR</a></td><td class="desc">SPI Tx CRC register (_SPI_TXCRCR) </td></tr>
<tr id="row_544_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t" target="_self">_SYSCFG_t</a></td><td class="desc">Struct for System configuration control (_SYSCFG) </td></tr>
<tr id="row_545_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t_8_r_m_p_c_r" target="_self">_SYSCFG_t.RMPCR</a></td><td class="desc">SYSCFG remap control register (_SYSCFG_RMPCR) </td></tr>
<tr id="row_546_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t" target="_self">_SYSTIM_t</a></td><td class="desc">Struct for controlling 16-Bit Timer (_SYSTIM) </td></tr>
<tr id="row_547_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_h" target="_self">_SYSTIM_t.ARRH</a></td><td class="desc">SYSTIM 16-bit auto-reload value high byte (_SYSTIM_ARRH) </td></tr>
<tr id="row_548_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_l" target="_self">_SYSTIM_t.ARRL</a></td><td class="desc">SYSTIM 16-bit auto-reload value low byte (_SYSTIM_ARRL) </td></tr>
<tr id="row_549_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_h" target="_self">_SYSTIM_t.CNTRH</a></td><td class="desc">SYSTIM 16-bit counter high byte (_SYSTIM_CNTRH) </td></tr>
<tr id="row_550_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_l" target="_self">_SYSTIM_t.CNTRL</a></td><td class="desc">SYSTIM 16-bit counter low byte (_SYSTIM_CNTRL) </td></tr>
<tr id="row_551_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_r1" target="_self">_SYSTIM_t.CR1</a></td><td class="desc">SYSTIM Control register 1 (_SYSTIM_CR1) </td></tr>
<tr id="row_552_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_e_g_r" target="_self">_SYSTIM_t.EGR</a></td><td class="desc">SYSTIM Event generation register (_SYSTIM_EGR) </td></tr>
<tr id="row_553_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_i_e_r" target="_self">_SYSTIM_t.IER</a></td><td class="desc">SYSTIM Interrupt enable register (_SYSTIM_IER) </td></tr>
<tr id="row_554_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_p_s_c_r" target="_self">_SYSTIM_t.PSCR</a></td><td class="desc">SYSTIM prescaler (_SYSTIM_PSCR) </td></tr>
<tr id="row_555_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_s_r1" target="_self">_SYSTIM_t.SR1</a></td><td class="desc">SYSTIM Status register 1 (_SYSTIM_SR1) </td></tr>
<tr id="row_556_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t" target="_self">_TIM1_t</a></td><td class="desc">Struct for controlling 16-Bit Timer 1 (_TIM1) </td></tr>
<tr id="row_557_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_a_r_r_h" target="_self">_TIM1_t.ARRH</a></td><td class="desc">TIM1 16-bit auto-reload value high byte (_TIM1_ARRH) </td></tr>
<tr id="row_558_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_a_r_r_l" target="_self">_TIM1_t.ARRL</a></td><td class="desc">TIM1 16-bit auto-reload value low byte (_TIM1_ARRL) </td></tr>
<tr id="row_559_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_b_k_r" target="_self">_TIM1_t.BKR</a></td><td class="desc">TIM1 Break register (_TIM1_BKR) </td></tr>
<tr id="row_560_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_e_r1" target="_self">_TIM1_t.CCER1</a></td><td class="desc">TIM1 Capture/compare enable register 1 (_TIM1_CCER1) </td></tr>
<tr id="row_561_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_e_r2" target="_self">_TIM1_t.CCER2</a></td><td class="desc">TIM1 Capture/compare enable register 2 (_TIM1_CCER2) </td></tr>
<tr id="row_562_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r1" target="_self">_TIM1_t.CCMR1</a></td><td class="desc">TIM1 Capture/compare mode register 1 (_TIM1_CCMR1) </td></tr>
<tr id="row_563_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r1_8_i_n" target="_self">_TIM1_t.CCMR1.IN</a></td><td class="desc">Capture/compare mode register 1 (_TIM1_CCMR1, input mode) </td></tr>
<tr id="row_564_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r1_8_o_u_t" target="_self">_TIM1_t.CCMR1.OUT</a></td><td class="desc">Capture/compare mode register 1 (_TIM1_CCMR1, output mode) </td></tr>
<tr id="row_565_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r2" target="_self">_TIM1_t.CCMR2</a></td><td class="desc">TIM1 Capture/compare mode register 2 (_TIM1_CCMR2) </td></tr>
<tr id="row_566_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r2_8_i_n" target="_self">_TIM1_t.CCMR2.IN</a></td><td class="desc">TIM1 Capture/compare mode register 2 (_TIM1_CCMR2, input mode) </td></tr>
<tr id="row_567_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r2_8_o_u_t" target="_self">_TIM1_t.CCMR2.OUT</a></td><td class="desc">TIM1 Capture/compare mode register 2 (_TIM1_CCMR2,output mode) </td></tr>
<tr id="row_568_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r3" target="_self">_TIM1_t.CCMR3</a></td><td class="desc">TIM1 Capture/compare mode register 3 (_TIM1_CCMR3) </td></tr>
<tr id="row_569_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r3_8_i_n" target="_self">_TIM1_t.CCMR3.IN</a></td><td class="desc">TIM1 Capture/compare mode register 3 (_TIM1_CCMR3, input mode) </td></tr>
<tr id="row_570_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r3_8_o_u_t" target="_self">_TIM1_t.CCMR3.OUT</a></td><td class="desc">TIM1 Capture/compare mode register 3 (_TIM1_CCMR3, output mode) </td></tr>
<tr id="row_571_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r4" target="_self">_TIM1_t.CCMR4</a></td><td class="desc">TIM1 Capture/compare mode register 4 (_TIM1_CCMR4) </td></tr>
<tr id="row_572_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r4_8_i_n" target="_self">_TIM1_t.CCMR4.IN</a></td><td class="desc">TIM1 Capture/compare mode register 4 (_TIM1_CCMR4, input mode) </td></tr>
<tr id="row_573_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r4_8_o_u_t" target="_self">_TIM1_t.CCMR4.OUT</a></td><td class="desc">TIM1 Capture/compare mode register 4 (_TIM1_CCMR4, output mode) </td></tr>
<tr id="row_574_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r1_h" target="_self">_TIM1_t.CCR1H</a></td><td class="desc">TIM1 16-bit capture/compare value 1 high byte (_TIM1_CCR1H) </td></tr>
<tr id="row_575_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r1_l" target="_self">_TIM1_t.CCR1L</a></td><td class="desc">TIM1 16-bit capture/compare value 1 low byte (_TIM1_CCR1L) </td></tr>
<tr id="row_576_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r2_h" target="_self">_TIM1_t.CCR2H</a></td><td class="desc">TIM1 16-bit capture/compare value 2 high byte (_TIM1_CCR2H) </td></tr>
<tr id="row_577_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r2_l" target="_self">_TIM1_t.CCR2L</a></td><td class="desc">TIM1 16-bit capture/compare value 2 low byte (_TIM1_CCR2L) </td></tr>
<tr id="row_578_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r3_h" target="_self">_TIM1_t.CCR3H</a></td><td class="desc">TIM1 16-bit capture/compare value 3 high byte (_TIM1_CCR3H) </td></tr>
<tr id="row_579_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r3_l" target="_self">_TIM1_t.CCR3L</a></td><td class="desc">TIM1 16-bit capture/compare value 3 low byte (_TIM1_CCR3L) </td></tr>
<tr id="row_580_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r4_h" target="_self">_TIM1_t.CCR4H</a></td><td class="desc">TIM1 16-bit capture/compare value 4 high byte (_TIM1_CCR4H) </td></tr>
<tr id="row_581_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r4_l" target="_self">_TIM1_t.CCR4L</a></td><td class="desc">TIM1 16-bit capture/compare value 4 low byte (_TIM1_CCR4L) </td></tr>
<tr id="row_582_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_n_t_r_h" target="_self">_TIM1_t.CNTRH</a></td><td class="desc">TIM1 16-bit counter high byte (_TIM1_CNTRH) </td></tr>
<tr id="row_583_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_n_t_r_l" target="_self">_TIM1_t.CNTRL</a></td><td class="desc">TIM1 16-bit counter low byte (_TIM1_CNTRL) </td></tr>
<tr id="row_584_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_r1" target="_self">_TIM1_t.CR1</a></td><td class="desc">TIM1 Control register 1 (_TIM1_CR1) </td></tr>
<tr id="row_585_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_r2" target="_self">_TIM1_t.CR2</a></td><td class="desc">TIM1 Control register 2 (_TIM1_CR2) </td></tr>
<tr id="row_586_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_d_t_r" target="_self">_TIM1_t.DTR</a></td><td class="desc">TIM1 Dead-time register (_TIM1_DTR) </td></tr>
<tr id="row_587_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_e_g_r" target="_self">_TIM1_t.EGR</a></td><td class="desc">TIM1 Event generation register (_TIM1_EGR) </td></tr>
<tr id="row_588_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_e_t_r" target="_self">_TIM1_t.ETR</a></td><td class="desc">TIM1 External trigger register (_TIM1_ETR) </td></tr>
<tr id="row_589_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_i_e_r" target="_self">_TIM1_t.IER</a></td><td class="desc">TIM1 Interrupt enable register (_TIM1_IER) </td></tr>
<tr id="row_590_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_o_i_s_r" target="_self">_TIM1_t.OISR</a></td><td class="desc">TIM1 Output idle state register (_TIM1_OISR) </td></tr>
<tr id="row_591_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_p_s_c_r_h" target="_self">_TIM1_t.PSCRH</a></td><td class="desc">TIM1 16-bit prescaler high byte (_TIM1_PSCRH) </td></tr>
<tr id="row_592_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_p_s_c_r_l" target="_self">_TIM1_t.PSCRL</a></td><td class="desc">TIM1 16-bit prescaler low byte (_TIM1_PSCRL) </td></tr>
<tr id="row_593_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_r_c_r" target="_self">_TIM1_t.RCR</a></td><td class="desc">TIM1 Repetition counter (_TIM1_RCR) </td></tr>
<tr id="row_594_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_s_m_c_r" target="_self">_TIM1_t.SMCR</a></td><td class="desc">TIM1 Slave mode control register (_TIM1_SMCR) </td></tr>
<tr id="row_595_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_s_r1" target="_self">_TIM1_t.SR1</a></td><td class="desc">TIM1 Status register 1 (_TIM1_SR1) </td></tr>
<tr id="row_596_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_s_r2" target="_self">_TIM1_t.SR2</a></td><td class="desc">TIM1 Status register 2 (_TIM1_SR2) </td></tr>
<tr id="row_597_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t" target="_self">_TIM2_3_t</a></td><td class="desc">Struct for controlling 16-Bit Timer 2+3 (_TIM2, _TIM3) </td></tr>
<tr id="row_598_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_h" target="_self">_TIM2_3_t.ARRH</a></td><td class="desc">TIM2/3 16-bit auto-reload value high byte (_TIM2/3_ARRH) </td></tr>
<tr id="row_599_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_h" target="_self">_TIM2_3_t.ARRH</a></td><td class="desc">TIM2/3 16-bit auto-reload value high byte (_TIM2/3_ARRH) </td></tr>
<tr id="row_600_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_l" target="_self">_TIM2_3_t.ARRL</a></td><td class="desc">TIM2/3 16-bit auto-reload value low byte (_TIM2/3_ARRL) </td></tr>
<tr id="row_601_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_l" target="_self">_TIM2_3_t.ARRL</a></td><td class="desc">TIM2/3 16-bit auto-reload value low byte (_TIM2/3_ARRL) </td></tr>
<tr id="row_602_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_b_k_r" target="_self">_TIM2_3_t.BKR</a></td><td class="desc">TIM2/3 Break register (_TIM2/3_BKR) </td></tr>
<tr id="row_603_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_b_k_r" target="_self">_TIM2_3_t.BKR</a></td><td class="desc">TIM2/3 Break register (_TIM2/3_BKR) </td></tr>
<tr id="row_604_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_e_r1" target="_self">_TIM2_3_t.CCER1</a></td><td class="desc">TIM2/3 Capture/compare enable register 1 (_TIM2/3_CCER1) </td></tr>
<tr id="row_605_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_e_r1" target="_self">_TIM2_3_t.CCER1</a></td><td class="desc">TIM2/3 Capture/compare enable register 1 (_TIM2/3_CCER1) </td></tr>
<tr id="row_606_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r1" target="_self">_TIM2_3_t.CCMR1</a></td><td class="desc">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1) </td></tr>
<tr id="row_607_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r1" target="_self">_TIM2_3_t.CCMR1</a></td><td class="desc">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1) </td></tr>
<tr id="row_608_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n" target="_self">_TIM2_3_t.CCMR1.IN</a></td><td class="desc">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, input mode) </td></tr>
<tr id="row_609_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n" target="_self">_TIM2_3_t.CCMR1.IN</a></td><td class="desc">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, input mode) </td></tr>
<tr id="row_610_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t" target="_self">_TIM2_3_t.CCMR1.OUT</a></td><td class="desc">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, output mode) </td></tr>
<tr id="row_611_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t" target="_self">_TIM2_3_t.CCMR1.OUT</a></td><td class="desc">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, output mode) </td></tr>
<tr id="row_612_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r2" target="_self">_TIM2_3_t.CCMR2</a></td><td class="desc">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2) </td></tr>
<tr id="row_613_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r2" target="_self">_TIM2_3_t.CCMR2</a></td><td class="desc">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2) </td></tr>
<tr id="row_614_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n" target="_self">_TIM2_3_t.CCMR2.IN</a></td><td class="desc">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, input mode) </td></tr>
<tr id="row_615_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n" target="_self">_TIM2_3_t.CCMR2.IN</a></td><td class="desc">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, input mode) </td></tr>
<tr id="row_616_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t" target="_self">_TIM2_3_t.CCMR2.OUT</a></td><td class="desc">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, output mode) </td></tr>
<tr id="row_617_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t" target="_self">_TIM2_3_t.CCMR2.OUT</a></td><td class="desc">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, output mode) </td></tr>
<tr id="row_618_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_h" target="_self">_TIM2_3_t.CCR1H</a></td><td class="desc">TIM2/3 16-bit capture/compare value 1 high byte (_TIM2/3_CCR1H) </td></tr>
<tr id="row_619_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_h" target="_self">_TIM2_3_t.CCR1H</a></td><td class="desc">TIM2/3 16-bit capture/compare value 1 high byte (_TIM2/3_CCR1H) </td></tr>
<tr id="row_620_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_l" target="_self">_TIM2_3_t.CCR1L</a></td><td class="desc">TIM2/3 16-bit capture/compare value 1 low byte (_TIM2/3_CCR1L) </td></tr>
<tr id="row_621_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_l" target="_self">_TIM2_3_t.CCR1L</a></td><td class="desc">TIM2/3 16-bit capture/compare value 1 low byte (_TIM2/3_CCR1L) </td></tr>
<tr id="row_622_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_h" target="_self">_TIM2_3_t.CCR2H</a></td><td class="desc">TIM2/3 16-bit capture/compare value 2 high byte (_TIM2/3_CCR2H) </td></tr>
<tr id="row_623_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_h" target="_self">_TIM2_3_t.CCR2H</a></td><td class="desc">TIM2/3 16-bit capture/compare value 2 high byte (_TIM2/3_CCR2H) </td></tr>
<tr id="row_624_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_l" target="_self">_TIM2_3_t.CCR2L</a></td><td class="desc">TIM2/3 16-bit capture/compare value 2 low byte (_TIM2/3_CCR2L) </td></tr>
<tr id="row_625_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_l" target="_self">_TIM2_3_t.CCR2L</a></td><td class="desc">TIM2/3 16-bit capture/compare value 2 low byte (_TIM2/3_CCR2L) </td></tr>
<tr id="row_626_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_h" target="_self">_TIM2_3_t.CNTRH</a></td><td class="desc">TIM2/3 16-bit counter high byte (_TIM2/3_CNTRH) </td></tr>
<tr id="row_627_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_h" target="_self">_TIM2_3_t.CNTRH</a></td><td class="desc">TIM2/3 16-bit counter high byte (_TIM2/3_CNTRH) </td></tr>
<tr id="row_628_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_l" target="_self">_TIM2_3_t.CNTRL</a></td><td class="desc">TIM2/3 16-bit counter low byte (_TIM2/3_CNTRL) </td></tr>
<tr id="row_629_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_l" target="_self">_TIM2_3_t.CNTRL</a></td><td class="desc">TIM2/3 16-bit counter low byte (_TIM2/3_CNTRL) </td></tr>
<tr id="row_630_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r1" target="_self">_TIM2_3_t.CR1</a></td><td class="desc">TIM2/3 Control register 1 (_TIM2/3_CR1) </td></tr>
<tr id="row_631_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r1" target="_self">_TIM2_3_t.CR1</a></td><td class="desc">TIM2/3 Control register 1 (_TIM2/3_CR1) </td></tr>
<tr id="row_632_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r2" target="_self">_TIM2_3_t.CR2</a></td><td class="desc">TIM2/3 Control register 2 (_TIM2/3_CR2) </td></tr>
<tr id="row_633_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r2" target="_self">_TIM2_3_t.CR2</a></td><td class="desc">TIM2/3 Control register 2 (_TIM2/3_CR2) </td></tr>
<tr id="row_634_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_g_r" target="_self">_TIM2_3_t.EGR</a></td><td class="desc">TIM2/3 Event generation register (_TIM2/3_EGR) </td></tr>
<tr id="row_635_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_g_r" target="_self">_TIM2_3_t.EGR</a></td><td class="desc">TIM2/3 Event generation register (_TIM2/3_EGR) </td></tr>
<tr id="row_636_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_t_r" target="_self">_TIM2_3_t.ETR</a></td><td class="desc">TIM2/3 External trigger register (_TIM2/3_ETR) </td></tr>
<tr id="row_637_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_t_r" target="_self">_TIM2_3_t.ETR</a></td><td class="desc">TIM2/3 External trigger register (_TIM2/3_ETR) </td></tr>
<tr id="row_638_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_i_e_r" target="_self">_TIM2_3_t.IER</a></td><td class="desc">TIM2/3 Interrupt enable register (_TIM2/3_IER) </td></tr>
<tr id="row_639_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_i_e_r" target="_self">_TIM2_3_t.IER</a></td><td class="desc">TIM2/3 Interrupt enable register (_TIM2/3_IER) </td></tr>
<tr id="row_640_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_o_i_s_r" target="_self">_TIM2_3_t.OISR</a></td><td class="desc">TIM2/3 Output idle state register (_TIM2/3_OISR) </td></tr>
<tr id="row_641_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_o_i_s_r" target="_self">_TIM2_3_t.OISR</a></td><td class="desc">TIM2/3 Output idle state register (_TIM2/3_OISR) </td></tr>
<tr id="row_642_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_p_s_c_r" target="_self">_TIM2_3_t.PSCR</a></td><td class="desc">TIM2/3 16-bit prescaler (_TIM2/3_PSCR) </td></tr>
<tr id="row_643_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_p_s_c_r" target="_self">_TIM2_3_t.PSCR</a></td><td class="desc">TIM2/3 16-bit prescaler (_TIM2/3_PSCR) </td></tr>
<tr id="row_644_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_m_c_r" target="_self">_TIM2_3_t.SMCR</a></td><td class="desc">TIM2/3 Slave mode control register (_TIM2/3_SMCR) </td></tr>
<tr id="row_645_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_m_c_r" target="_self">_TIM2_3_t.SMCR</a></td><td class="desc">TIM2/3 Slave mode control register (_TIM2/3_SMCR) </td></tr>
<tr id="row_646_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r1" target="_self">_TIM2_3_t.SR1</a></td><td class="desc">TIM2/3 Status register 1 (_TIM2/3_SR1) </td></tr>
<tr id="row_647_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r1" target="_self">_TIM2_3_t.SR1</a></td><td class="desc">TIM2/3 Status register 1 (_TIM2/3_SR1) </td></tr>
<tr id="row_648_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r2" target="_self">_TIM2_3_t.SR2</a></td><td class="desc">TIM2/3 Status register 2 (_TIM2/3_SR2) </td></tr>
<tr id="row_649_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r2" target="_self">_TIM2_3_t.SR2</a></td><td class="desc">TIM2/3 Status register 2 (_TIM2/3_SR2) </td></tr>
<tr id="row_650_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t" target="_self">_TIM2_t</a></td><td class="desc">Struct for controlling 16-Bit Timer 2 (_TIM2) </td></tr>
<tr id="row_651_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_a_r_r_h" target="_self">_TIM2_t.ARRH</a></td><td class="desc">TIM2 16-bit auto-reload value high byte (_TIM2_ARRH) </td></tr>
<tr id="row_652_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_a_r_r_l" target="_self">_TIM2_t.ARRL</a></td><td class="desc">TIM2 16-bit auto-reload value low byte (_TIM2_ARRL) </td></tr>
<tr id="row_653_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_e_r1" target="_self">_TIM2_t.CCER1</a></td><td class="desc">TIM2 Capture/compare enable register 1 (_TIM2_CCER1) </td></tr>
<tr id="row_654_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_e_r2" target="_self">_TIM2_t.CCER2</a></td><td class="desc">TIM2 Capture/compare enable register 2 (_TIM2_CCER2) </td></tr>
<tr id="row_655_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m2__t_8_c_c_m_r1" target="_self">_TIM2_t.CCMR1</a></td><td class="desc">TIM2 Capture/compare mode register 1 (_TIM2_CCMR1) </td></tr>
<tr id="row_656_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r1_8_i_n" target="_self">_TIM2_t.CCMR1.IN</a></td><td class="desc">TIM2 Capture/compare mode register 1 (_TIM2_CCMR1, input mode) </td></tr>
<tr id="row_657_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r1_8_o_u_t" target="_self">_TIM2_t.CCMR1.OUT</a></td><td class="desc">TIM2 Capture/compare mode register 1 (_TIM2_CCMR1, output mode) </td></tr>
<tr id="row_658_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m2__t_8_c_c_m_r2" target="_self">_TIM2_t.CCMR2</a></td><td class="desc">TIM2 Capture/compare mode register 2 (_TIM2_CCMR2) </td></tr>
<tr id="row_659_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r2_8_i_n" target="_self">_TIM2_t.CCMR2.IN</a></td><td class="desc">TIM2 Capture/compare mode register 2 (_TIM2_CCMR2, input mode) </td></tr>
<tr id="row_660_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r2_8_o_u_t" target="_self">_TIM2_t.CCMR2.OUT</a></td><td class="desc">TIM2 Capture/compare mode register 2 (_TIM2_CCMR2, output mode) </td></tr>
<tr id="row_661_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m2__t_8_c_c_m_r3" target="_self">_TIM2_t.CCMR3</a></td><td class="desc">TIM2 Capture/compare mode register 3 (_TIM2_CCMR3) </td></tr>
<tr id="row_662_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r3_8_i_n" target="_self">_TIM2_t.CCMR3.IN</a></td><td class="desc">TIM2 Capture/compare mode register 3 (_TIM2_CCMR3, input mode) </td></tr>
<tr id="row_663_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r3_8_o_u_t" target="_self">_TIM2_t.CCMR3.OUT</a></td><td class="desc">TIM2 Capture/compare mode register 3 (_TIM2_CCMR3, output mode) </td></tr>
<tr id="row_664_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r1_h" target="_self">_TIM2_t.CCR1H</a></td><td class="desc">TIM2 16-bit capture/compare value 1 high byte (_TIM2_CCR1H) </td></tr>
<tr id="row_665_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r1_l" target="_self">_TIM2_t.CCR1L</a></td><td class="desc">TIM2 16-bit capture/compare value 1 low byte (_TIM2_CCR1L) </td></tr>
<tr id="row_666_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r2_h" target="_self">_TIM2_t.CCR2H</a></td><td class="desc">TIM2 16-bit capture/compare value 2 high byte (_TIM2_CCR2H) </td></tr>
<tr id="row_667_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r2_l" target="_self">_TIM2_t.CCR2L</a></td><td class="desc">TIM2 16-bit capture/compare value 2 low byte (_TIM2_CCR2L) </td></tr>
<tr id="row_668_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r3_h" target="_self">_TIM2_t.CCR3H</a></td><td class="desc">TIM2 16-bit capture/compare value 3 high byte (_TIM2_CCR3H) </td></tr>
<tr id="row_669_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r3_l" target="_self">_TIM2_t.CCR3L</a></td><td class="desc">TIM2 16-bit capture/compare value 3 low byte (_TIM2_CCR3L) </td></tr>
<tr id="row_670_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_n_t_r_h" target="_self">_TIM2_t.CNTRH</a></td><td class="desc">TIM2 16-bit counter high byte (_TIM2_CNTRH) </td></tr>
<tr id="row_671_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_n_t_r_l" target="_self">_TIM2_t.CNTRL</a></td><td class="desc">TIM2 16-bit counter low byte (_TIM2_CNTRL) </td></tr>
<tr id="row_672_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_r1" target="_self">_TIM2_t.CR1</a></td><td class="desc">TIM2 Control register 1 (_TIM2_CR1) </td></tr>
<tr id="row_673_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_e_g_r" target="_self">_TIM2_t.EGR</a></td><td class="desc">TIM2 Event generation register (_TIM2_EGR) </td></tr>
<tr id="row_674_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_i_e_r" target="_self">_TIM2_t.IER</a></td><td class="desc">Reserved registers on selected devices (2B) </td></tr>
<tr id="row_675_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_p_s_c_r" target="_self">_TIM2_t.PSCR</a></td><td class="desc">TIM2 16-bit prescaler high byte (_TIM2_PSCR) </td></tr>
<tr id="row_676_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_s_r1" target="_self">_TIM2_t.SR1</a></td><td class="desc">TIM2 Status register 1 (_TIM2_SR1) </td></tr>
<tr id="row_677_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_s_r2" target="_self">_TIM2_t.SR2</a></td><td class="desc">TIM2 Status register 2 (_TIM2_SR2) </td></tr>
<tr id="row_678_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t" target="_self">_TIM3_t</a></td><td class="desc">Struct for controlling 16-Bit Timer 3 (_TIM3) </td></tr>
<tr id="row_679_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_a_r_r_h" target="_self">_TIM3_t.ARRH</a></td><td class="desc">TIM3 16-bit auto-reload value high byte (_TIM3_ARRH) </td></tr>
<tr id="row_680_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_a_r_r_l" target="_self">_TIM3_t.ARRL</a></td><td class="desc">TIM3 16-bit auto-reload value low byte (_TIM3_ARRL) </td></tr>
<tr id="row_681_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_e_r1" target="_self">_TIM3_t.CCER1</a></td><td class="desc">TIM3 Capture/compare enable register 1 (_TIM3_CCER1) </td></tr>
<tr id="row_682_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m3__t_8_c_c_m_r1" target="_self">_TIM3_t.CCMR1</a></td><td class="desc">TIM3 Capture/compare mode register 1 (_TIM3_CCMR1) </td></tr>
<tr id="row_683_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r1_8_i_n" target="_self">_TIM3_t.CCMR1.IN</a></td><td class="desc">TIM3 Capture/compare mode register 1 (_TIM3_CCMR1, input mode) </td></tr>
<tr id="row_684_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r1_8_o_u_t" target="_self">_TIM3_t.CCMR1.OUT</a></td><td class="desc">TIM3 Capture/compare mode register 1 (_TIM3_CCMR1, output mode) </td></tr>
<tr id="row_685_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m3__t_8_c_c_m_r2" target="_self">_TIM3_t.CCMR2</a></td><td class="desc">TIM3 Capture/compare mode register 2 (_TIM3_CCMR2) </td></tr>
<tr id="row_686_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r2_8_i_n" target="_self">_TIM3_t.CCMR2.IN</a></td><td class="desc">TIM3 Capture/compare mode register 2 (_TIM3_CCMR2, input mode) </td></tr>
<tr id="row_687_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r2_8_o_u_t" target="_self">_TIM3_t.CCMR2.OUT</a></td><td class="desc">TIM3 Capture/compare mode register 2 (_TIM3_CCMR2, output mode) </td></tr>
<tr id="row_688_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r1_h" target="_self">_TIM3_t.CCR1H</a></td><td class="desc">TIM3 16-bit capture/compare value 1 high byte (_TIM3_CCR1H) </td></tr>
<tr id="row_689_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r1_l" target="_self">_TIM3_t.CCR1L</a></td><td class="desc">TIM3 16-bit capture/compare value 1 low byte (_TIM3_CCR1L) </td></tr>
<tr id="row_690_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r2_h" target="_self">_TIM3_t.CCR2H</a></td><td class="desc">TIM3 16-bit capture/compare value 2 high byte (_TIM3_CCR2H) </td></tr>
<tr id="row_691_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r2_l" target="_self">_TIM3_t.CCR2L</a></td><td class="desc">TIM3 16-bit capture/compare value 2 low byte (_TIM3_CCR2L) </td></tr>
<tr id="row_692_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_n_t_r_h" target="_self">_TIM3_t.CNTRH</a></td><td class="desc">TIM3 16-bit counter high byte (_TIM3_CNTRH) </td></tr>
<tr id="row_693_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_n_t_r_l" target="_self">_TIM3_t.CNTRL</a></td><td class="desc">TIM3 16-bit counter low byte (_TIM3_CNTRL) </td></tr>
<tr id="row_694_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_r1" target="_self">_TIM3_t.CR1</a></td><td class="desc">TIM3 Control register 1 (_TIM3_CR1) </td></tr>
<tr id="row_695_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_e_g_r" target="_self">_TIM3_t.EGR</a></td><td class="desc">TIM3 Event generation register (_TIM3_EGR) </td></tr>
<tr id="row_696_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_i_e_r" target="_self">_TIM3_t.IER</a></td><td class="desc">TIM3 Interrupt enable register (_TIM3_IER) </td></tr>
<tr id="row_697_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_p_s_c_r" target="_self">_TIM3_t.PSCR</a></td><td class="desc">TIM3 16-bit prescaler high byte (_TIM3_PSCR) </td></tr>
<tr id="row_698_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_s_r1" target="_self">_TIM3_t.SR1</a></td><td class="desc">TIM3 Status register 1 (_TIM3_SR1) </td></tr>
<tr id="row_699_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_s_r2" target="_self">_TIM3_t.SR2</a></td><td class="desc">TIM3 Status register 2 (_TIM3_SR2) </td></tr>
<tr id="row_700_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t" target="_self">_TIM4_t</a></td><td class="desc">Struct for controlling 8-Bit Timer 4 (_TIM4) </td></tr>
<tr id="row_701_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r" target="_self">_TIM4_t.ARR</a></td><td class="desc">TIM4 8-bit auto-reload register (_TIM4_ARR) </td></tr>
<tr id="row_702_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r" target="_self">_TIM4_t.ARR</a></td><td class="desc">TIM4 8-bit auto-reload register (_TIM4_ARR) </td></tr>
<tr id="row_703_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r" target="_self">_TIM4_t.ARR</a></td><td class="desc">TIM4 8-bit auto-reload register (_TIM4_ARR) </td></tr>
<tr id="row_704_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r" target="_self">_TIM4_t.CNTR</a></td><td class="desc">TIM4 8-bit counter register (_TIM4_CNTR) </td></tr>
<tr id="row_705_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r" target="_self">_TIM4_t.CNTR</a></td><td class="desc">TIM4 8-bit counter register (_TIM4_CNTR) </td></tr>
<tr id="row_706_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r" target="_self">_TIM4_t.CNTR</a></td><td class="desc">TIM4 8-bit counter register (_TIM4_CNTR) </td></tr>
<tr id="row_707_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r" target="_self">_TIM4_t.CR</a></td><td class="desc">TIM4 Control register (_TIM4_CR) </td></tr>
<tr id="row_708_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r1" target="_self">_TIM4_t.CR1</a></td><td class="desc">TIM4 Control register 1 (_TIM4_CR1) </td></tr>
<tr id="row_709_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r1" target="_self">_TIM4_t.CR1</a></td><td class="desc">TIM4 Control register 1 (_TIM4_CR1) </td></tr>
<tr id="row_710_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r2" target="_self">_TIM4_t.CR2</a></td><td class="desc">TIM4 Control register 2 (_TIM4_CR2) </td></tr>
<tr id="row_711_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r2" target="_self">_TIM4_t.CR2</a></td><td class="desc">TIM4 Control register 2 (_TIM4_CR2) </td></tr>
<tr id="row_712_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r" target="_self">_TIM4_t.EGR</a></td><td class="desc">TIM4 Event Generation (_TIM4_EGR) </td></tr>
<tr id="row_713_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r" target="_self">_TIM4_t.EGR</a></td><td class="desc">TIM4 Event Generation (_TIM4_EGR) </td></tr>
<tr id="row_714_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r" target="_self">_TIM4_t.EGR</a></td><td class="desc">TIM4 Event Generation (_TIM4_EGR) </td></tr>
<tr id="row_715_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r" target="_self">_TIM4_t.IER</a></td><td class="desc">Reserved registers on selected devices (2B) </td></tr>
<tr id="row_716_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r" target="_self">_TIM4_t.IER</a></td><td class="desc">TIM4 Interrupt enable (_TIM4_IER) </td></tr>
<tr id="row_717_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r" target="_self">_TIM4_t.IER</a></td><td class="desc">TIM4 Interrupt enable (_TIM4_IER) </td></tr>
<tr id="row_718_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r" target="_self">_TIM4_t.PSCR</a></td><td class="desc">TIM4 clock prescaler (_TIM4_PSCR) </td></tr>
<tr id="row_719_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r" target="_self">_TIM4_t.PSCR</a></td><td class="desc">TIM4 clock prescaler (_TIM4_PSCR) </td></tr>
<tr id="row_720_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r" target="_self">_TIM4_t.PSCR</a></td><td class="desc">TIM4 clock prescaler (_TIM4_PSCR) </td></tr>
<tr id="row_721_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_m_c_r" target="_self">_TIM4_t.SMCR</a></td><td class="desc">TIM4 Slave mode control register (_TIM4_SMCR) </td></tr>
<tr id="row_722_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_m_c_r" target="_self">_TIM4_t.SMCR</a></td><td class="desc">TIM4 Slave mode control register (_TIM4_SMCR) </td></tr>
<tr id="row_723_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r" target="_self">_TIM4_t.SR</a></td><td class="desc">TIM4 Status register (_TIM4_SR) </td></tr>
<tr id="row_724_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r1" target="_self">_TIM4_t.SR1</a></td><td class="desc">TIM4 Status register (_TIM4_SR1) </td></tr>
<tr id="row_725_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r1" target="_self">_TIM4_t.SR1</a></td><td class="desc">TIM4 Status register (_TIM4_SR1) </td></tr>
<tr id="row_726_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t" target="_self">_TIM5_t</a></td><td class="desc">Struct for controlling 16-Bit Timer 5 (_TIM5) </td></tr>
<tr id="row_727_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_a_r_r_h" target="_self">_TIM5_t.ARRH</a></td><td class="desc">TIM5 16-bit auto-reload value high byte (_TIM5_ARRH) </td></tr>
<tr id="row_728_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_a_r_r_l" target="_self">_TIM5_t.ARRL</a></td><td class="desc">TIM5 16-bit auto-reload value low byte (_TIM5_ARRL) </td></tr>
<tr id="row_729_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_e_r1" target="_self">_TIM5_t.CCER1</a></td><td class="desc">TIM5 Capture/compare enable register 1 (_TIM5_CCER1) </td></tr>
<tr id="row_730_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_e_r2" target="_self">_TIM5_t.CCER2</a></td><td class="desc">TIM5 Capture/compare enable register 2 (_TIM5_CCER2) </td></tr>
<tr id="row_731_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m5__t_8_c_c_m_r1" target="_self">_TIM5_t.CCMR1</a></td><td class="desc">TIM5 Capture/compare mode register 1 (_TIM5_CCMR1) </td></tr>
<tr id="row_732_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r1_8_i_n" target="_self">_TIM5_t.CCMR1.IN</a></td><td class="desc">TIM5 Capture/compare mode register 1 (_TIM5_CCMR1, input mode) </td></tr>
<tr id="row_733_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r1_8_o_u_t" target="_self">_TIM5_t.CCMR1.OUT</a></td><td class="desc">TIM5 Capture/compare mode register 1 (_TIM5_CCMR1, output mode) </td></tr>
<tr id="row_734_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m5__t_8_c_c_m_r2" target="_self">_TIM5_t.CCMR2</a></td><td class="desc">TIM5 Capture/compare mode register 2 (_TIM5_CCMR2) </td></tr>
<tr id="row_735_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r2_8_i_n" target="_self">_TIM5_t.CCMR2.IN</a></td><td class="desc">TIM5 Capture/compare mode register 2 (_TIM5_CCMR2, input mode) </td></tr>
<tr id="row_736_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r2_8_o_u_t" target="_self">_TIM5_t.CCMR2.OUT</a></td><td class="desc">TIM5 Capture/compare mode register 2 (_TIM5_CCMR2, output mode) </td></tr>
<tr id="row_737_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m5__t_8_c_c_m_r3" target="_self">_TIM5_t.CCMR3</a></td><td class="desc">TIM5 Capture/compare mode register 3 (_TIM5_CCMR3) </td></tr>
<tr id="row_738_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r3_8_i_n" target="_self">_TIM5_t.CCMR3.IN</a></td><td class="desc">TIM5 Capture/compare mode register 3 (_TIM5_CCMR3, input mode) </td></tr>
<tr id="row_739_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r3_8_o_u_t" target="_self">_TIM5_t.CCMR3.OUT</a></td><td class="desc">TIM5 Capture/compare mode register 3 (_TIM5_CCMR3, output mode) </td></tr>
<tr id="row_740_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r1_h" target="_self">_TIM5_t.CCR1H</a></td><td class="desc">TIM5 16-bit capture/compare value 1 high byte (_TIM5_CCR1H) </td></tr>
<tr id="row_741_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r1_l" target="_self">_TIM5_t.CCR1L</a></td><td class="desc">TIM5 16-bit capture/compare value 1 low byte (_TIM5_CCR1L) </td></tr>
<tr id="row_742_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r2_h" target="_self">_TIM5_t.CCR2H</a></td><td class="desc">TIM5 16-bit capture/compare value 2 high byte (_TIM5_CCR2H) </td></tr>
<tr id="row_743_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r2_l" target="_self">_TIM5_t.CCR2L</a></td><td class="desc">TIM5 16-bit capture/compare value 2 low byte (_TIM5_CCR2L) </td></tr>
<tr id="row_744_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r3_h" target="_self">_TIM5_t.CCR3H</a></td><td class="desc">TIM5 16-bit capture/compare value 3 high byte (_TIM5_CCR3H) </td></tr>
<tr id="row_745_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r3_l" target="_self">_TIM5_t.CCR3L</a></td><td class="desc">TIM5 16-bit capture/compare value 3 low byte (_TIM5_CCR3L) </td></tr>
<tr id="row_746_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_n_t_r_h" target="_self">_TIM5_t.CNTRH</a></td><td class="desc">TIM5 16-bit counter high byte (_TIM5_CNTRH) </td></tr>
<tr id="row_747_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_n_t_r_l" target="_self">_TIM5_t.CNTRL</a></td><td class="desc">TIM5 16-bit counter low byte (_TIM5_CNTRL) </td></tr>
<tr id="row_748_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_r1" target="_self">_TIM5_t.CR1</a></td><td class="desc">TIM5 Control register 1 (_TIM5_CR1) </td></tr>
<tr id="row_749_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_r2" target="_self">_TIM5_t.CR2</a></td><td class="desc">TIM5 Control register 2 (_TIM5_CR2) </td></tr>
<tr id="row_750_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_e_g_r" target="_self">_TIM5_t.EGR</a></td><td class="desc">TIM5 Event generation register (_TIM5_EGR) </td></tr>
<tr id="row_751_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_i_e_r" target="_self">_TIM5_t.IER</a></td><td class="desc">TIM5 Interrupt enable register (_TIM5_IER) </td></tr>
<tr id="row_752_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_p_s_c_r" target="_self">_TIM5_t.PSCR</a></td><td class="desc">TIM5 prescaler (_TIM5_PSCR) </td></tr>
<tr id="row_753_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_s_m_c_r" target="_self">_TIM5_t.SMCR</a></td><td class="desc">Slave mode control register (_TIM5_SMCR) </td></tr>
<tr id="row_754_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_s_r1" target="_self">_TIM5_t.SR1</a></td><td class="desc">TIM5 Status register 1 (_TIM5_SR1) </td></tr>
<tr id="row_755_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_s_r2" target="_self">_TIM5_t.SR2</a></td><td class="desc">TIM5 Status register 2 (_TIM5_SR2) </td></tr>
<tr id="row_756_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t" target="_self">_TIM6_t</a></td><td class="desc">Struct for controlling 8-Bit Timer 6 (_TIM6) </td></tr>
<tr id="row_757_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_a_r_r" target="_self">_TIM6_t.ARR</a></td><td class="desc">TIM6 8-bit auto-reload register (_TIM6_ARR) </td></tr>
<tr id="row_758_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_c_n_t_r" target="_self">_TIM6_t.CNTR</a></td><td class="desc">TIM6 8-bit counter register (_TIM6_CNTR) </td></tr>
<tr id="row_759_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_c_r1" target="_self">_TIM6_t.CR1</a></td><td class="desc">TIM6 Control register (_TIM6_CR1) </td></tr>
<tr id="row_760_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_c_r2" target="_self">_TIM6_t.CR2</a></td><td class="desc">TIM6 Control register (_TIM6_CR2) </td></tr>
<tr id="row_761_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_e_g_r" target="_self">_TIM6_t.EGR</a></td><td class="desc">TIM6 Event Generation (_TIM6_EGR) </td></tr>
<tr id="row_762_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_i_e_r" target="_self">_TIM6_t.IER</a></td><td class="desc">TIM6 Interrupt enable (_TIM6_IER) </td></tr>
<tr id="row_763_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_p_s_c_r" target="_self">_TIM6_t.PSCR</a></td><td class="desc">TIM6 clock prescaler (_TIM6_PSCR) </td></tr>
<tr id="row_764_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_s_m_c_r" target="_self">_TIM6_t.SMCR</a></td><td class="desc">Slave mode control register (_TIM6_SMCR) </td></tr>
<tr id="row_765_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_s_r" target="_self">_TIM6_t.SR</a></td><td class="desc">TIM6 Status register (_TIM6_SR) </td></tr>
<tr id="row_766_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t" target="_self">_UART1_t</a></td><td class="desc">Struct for controlling Universal Asynchronous Receiver Transmitter 1 (_UART1) </td></tr>
<tr id="row_767_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_b_r_r1" target="_self">_UART1_t.BRR1</a></td><td class="desc">UART1 Baud rate register 1 (_UART1_BRR1) </td></tr>
<tr id="row_768_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_b_r_r2" target="_self">_UART1_t.BRR2</a></td><td class="desc">UART1 Baud rate register 2 (_UART1_BRR2) </td></tr>
<tr id="row_769_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r1" target="_self">_UART1_t.CR1</a></td><td class="desc">UART1 Control register 1 (_UART1_CR1) </td></tr>
<tr id="row_770_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r2" target="_self">_UART1_t.CR2</a></td><td class="desc">UART1 Control register 2 (_UART1_CR2) </td></tr>
<tr id="row_771_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r3" target="_self">_UART1_t.CR3</a></td><td class="desc">UART1 Control register 3 (_UART1_CR3) </td></tr>
<tr id="row_772_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r4" target="_self">_UART1_t.CR4</a></td><td class="desc">UART1 Control register 4 (_UART1_CR4) </td></tr>
<tr id="row_773_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r5" target="_self">_UART1_t.CR5</a></td><td class="desc">UART1 Control register 5 (_UART1_CR5) </td></tr>
<tr id="row_774_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_d_r" target="_self">_UART1_t.DR</a></td><td class="desc">UART1 data register (_UART1_DR) </td></tr>
<tr id="row_775_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_g_t_r" target="_self">_UART1_t.GTR</a></td><td class="desc">UART1 guard time register (_UART1_GTR) </td></tr>
<tr id="row_776_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_p_s_c_r" target="_self">_UART1_t.PSCR</a></td><td class="desc">UART1 prescaler register (_UART1_PSCR) </td></tr>
<tr id="row_777_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_s_r" target="_self">_UART1_t.SR</a></td><td class="desc">UART1 Status register (_UART1_SR) </td></tr>
<tr id="row_778_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t" target="_self">_UART2_t</a></td><td class="desc">Struct for controlling Universal Asynchronous Receiver Transmitter 2 (_UART2) </td></tr>
<tr id="row_779_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_b_r_r1" target="_self">_UART2_t.BRR1</a></td><td class="desc">UART2 Baud rate register 1 (_UART2_BRR1) </td></tr>
<tr id="row_780_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_b_r_r2" target="_self">_UART2_t.BRR2</a></td><td class="desc">UART2 Baud rate register 2 (_UART2_BRR2) </td></tr>
<tr id="row_781_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r1" target="_self">_UART2_t.CR1</a></td><td class="desc">UART2 Control register 1 (_UART2_CR1) </td></tr>
<tr id="row_782_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r2" target="_self">_UART2_t.CR2</a></td><td class="desc">UART2 Control register 2 (_UART2_CR2) </td></tr>
<tr id="row_783_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r3" target="_self">_UART2_t.CR3</a></td><td class="desc">UART2 Control register 3 (_UART2_CR3) </td></tr>
<tr id="row_784_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r4" target="_self">_UART2_t.CR4</a></td><td class="desc">UART2 Control register 4 (_UART2_CR4) </td></tr>
<tr id="row_785_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r5" target="_self">_UART2_t.CR5</a></td><td class="desc">UART2 Control register 5 (_UART2_CR5) </td></tr>
<tr id="row_786_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r6" target="_self">_UART2_t.CR6</a></td><td class="desc">UART2 Control register 6 (_UART2_CR6) </td></tr>
<tr id="row_787_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_d_r" target="_self">_UART2_t.DR</a></td><td class="desc">UART2 data register (_UART2_DR) </td></tr>
<tr id="row_788_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_g_t_r" target="_self">_UART2_t.GTR</a></td><td class="desc">UART2 guard time register (_UART2_GTR) </td></tr>
<tr id="row_789_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_p_s_c_r" target="_self">_UART2_t.PSCR</a></td><td class="desc">UART2 prescaler register (_UART2_PSCR) </td></tr>
<tr id="row_790_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_s_r" target="_self">_UART2_t.SR</a></td><td class="desc">UART2 Status register (_UART2_SR) </td></tr>
<tr id="row_791_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t" target="_self">_UART3_t</a></td><td class="desc">Struct for controlling Universal Asynchronous Receiver Transmitter 3 (_UART3) </td></tr>
<tr id="row_792_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_b_r_r1" target="_self">_UART3_t.BRR1</a></td><td class="desc">UART3 Baud rate register 1 (_UART3_BRR1) </td></tr>
<tr id="row_793_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_b_r_r2" target="_self">_UART3_t.BRR2</a></td><td class="desc">UART3 Baud rate register 2 (_UART3_BRR2) </td></tr>
<tr id="row_794_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r1" target="_self">_UART3_t.CR1</a></td><td class="desc">UART3 Control register 1 (_UART3_CR1) </td></tr>
<tr id="row_795_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r2" target="_self">_UART3_t.CR2</a></td><td class="desc">UART3 Control register 2 (_UART3_CR2) </td></tr>
<tr id="row_796_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r3" target="_self">_UART3_t.CR3</a></td><td class="desc">UART3 Control register 3 (_UART3_CR3) </td></tr>
<tr id="row_797_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r4" target="_self">_UART3_t.CR4</a></td><td class="desc">UART3 Control register 4 (_UART3_CR4) </td></tr>
<tr id="row_798_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r6" target="_self">_UART3_t.CR6</a></td><td class="desc">UART3 Control register 6 (_UART3_CR6) </td></tr>
<tr id="row_799_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_d_r" target="_self">_UART3_t.DR</a></td><td class="desc">UART3 data register (_UART3_DR) </td></tr>
<tr id="row_800_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_s_r" target="_self">_UART3_t.SR</a></td><td class="desc">UART3 Status register (_UART3_SR) </td></tr>
<tr id="row_801_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t" target="_self">_UART4_t</a></td><td class="desc">Struct for controlling Universal Asynchronous Receiver Transmitter 4 (_UART4) </td></tr>
<tr id="row_802_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_b_r_r1" target="_self">_UART4_t.BRR1</a></td><td class="desc">UART4 Baud rate register 1 (_UART4_BRR1) </td></tr>
<tr id="row_803_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_b_r_r2" target="_self">_UART4_t.BRR2</a></td><td class="desc">UART4 Baud rate register 2 (_UART4_BRR2) </td></tr>
<tr id="row_804_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r1" target="_self">_UART4_t.CR1</a></td><td class="desc">UART4 Control register 1 (_UART4_CR1) </td></tr>
<tr id="row_805_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r2" target="_self">_UART4_t.CR2</a></td><td class="desc">UART4 Control register 2 (_UART4_CR2) </td></tr>
<tr id="row_806_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r3" target="_self">_UART4_t.CR3</a></td><td class="desc">UART4 Control register 3 (_UART4_CR3) </td></tr>
<tr id="row_807_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r4" target="_self">_UART4_t.CR4</a></td><td class="desc">UART4 Control register 4 (_UART4_CR4) </td></tr>
<tr id="row_808_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r5" target="_self">_UART4_t.CR5</a></td><td class="desc">UART4 Control register 5 (_UART4_CR5) </td></tr>
<tr id="row_809_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r6" target="_self">_UART4_t.CR6</a></td><td class="desc">UART4 Control register 6 (_UART4_CR6) </td></tr>
<tr id="row_810_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_d_r" target="_self">_UART4_t.DR</a></td><td class="desc">UART4 data register (_UART4_DR) </td></tr>
<tr id="row_811_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_g_t_r" target="_self">_UART4_t.GTR</a></td><td class="desc">UART4 guard time register (_UART4_GTR) </td></tr>
<tr id="row_812_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_p_s_c_r" target="_self">_UART4_t.PSCR</a></td><td class="desc">UART4 prescaler register (_UART4_PSCR) </td></tr>
<tr id="row_813_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_s_r" target="_self">_UART4_t.SR</a></td><td class="desc">UART4 Status register (_UART4_SR) </td></tr>
<tr id="row_814_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t" target="_self">_UART_t</a></td><td class="desc">Struct for controlling Universal Asynchronous Receiver Transmitter (_UART) </td></tr>
<tr id="row_815_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r1" target="_self">_UART_t.BRR1</a></td><td class="desc">UART Baud rate register 1 (_UART_BRR1) </td></tr>
<tr id="row_816_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r2" target="_self">_UART_t.BRR2</a></td><td class="desc">UART Baud rate register 2 (_UART_BRR2) </td></tr>
<tr id="row_817_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r1" target="_self">_UART_t.CR1</a></td><td class="desc">UART Control register 1 (_UART_CR1) </td></tr>
<tr id="row_818_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r2" target="_self">_UART_t.CR2</a></td><td class="desc">UART Control register 2 (_UART_CR2) </td></tr>
<tr id="row_819_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r3" target="_self">_UART_t.CR3</a></td><td class="desc">UART Control register 3 (_UART_CR3) </td></tr>
<tr id="row_820_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r4" target="_self">_UART_t.CR4</a></td><td class="desc">UART Control register 4 (_UART_CR4) </td></tr>
<tr id="row_821_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_d_r" target="_self">_UART_t.DR</a></td><td class="desc">UART data register (_UART_DR) </td></tr>
<tr id="row_822_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_s_r" target="_self">_UART_t.SR</a></td><td class="desc">UART Status register (_UART_SR) </td></tr>
<tr id="row_823_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t" target="_self">_USART_t</a></td><td class="desc">Struct for controlling Universal Asynchronous Receiver Transmitter (_USART) </td></tr>
<tr id="row_824_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r1" target="_self">_USART_t.BRR1</a></td><td class="desc">USART Baud rate register 1 (_USART_BRR1) </td></tr>
<tr id="row_825_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r1" target="_self">_USART_t.BRR1</a></td><td class="desc">USART Baud rate register 1 (_USART_BRR1) </td></tr>
<tr id="row_826_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r2" target="_self">_USART_t.BRR2</a></td><td class="desc">USART Baud rate register 2 (_USART_BRR2) </td></tr>
<tr id="row_827_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r2" target="_self">_USART_t.BRR2</a></td><td class="desc">USART Baud rate register 2 (_USART_BRR2) </td></tr>
<tr id="row_828_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r1" target="_self">_USART_t.CR1</a></td><td class="desc">USART Control register 1 (_USART_CR1) </td></tr>
<tr id="row_829_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r1" target="_self">_USART_t.CR1</a></td><td class="desc">USART Control register 1 (_USART_CR1) </td></tr>
<tr id="row_830_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r2" target="_self">_USART_t.CR2</a></td><td class="desc">USART Control register 2 (_USART_CR2) </td></tr>
<tr id="row_831_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r2" target="_self">_USART_t.CR2</a></td><td class="desc">USART Control register 2 (_USART_CR2) </td></tr>
<tr id="row_832_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r3" target="_self">_USART_t.CR3</a></td><td class="desc">USART Control register 3 (_USART_CR3) </td></tr>
<tr id="row_833_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r3" target="_self">_USART_t.CR3</a></td><td class="desc">USART Control register 3 (_USART_CR3) </td></tr>
<tr id="row_834_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r4" target="_self">_USART_t.CR4</a></td><td class="desc">USART Control register 4 (_USART_CR4) </td></tr>
<tr id="row_835_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r4" target="_self">_USART_t.CR4</a></td><td class="desc">USART Control register 4 (_USART_CR4) </td></tr>
<tr id="row_836_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_d_r" target="_self">_USART_t.DR</a></td><td class="desc">USART data register (_USART_DR) </td></tr>
<tr id="row_837_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_d_r" target="_self">_USART_t.DR</a></td><td class="desc">USART data register (_USART_DR) </td></tr>
<tr id="row_838_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_s_r" target="_self">_USART_t.SR</a></td><td class="desc">USART Status register (_USART_SR) </td></tr>
<tr id="row_839_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_s_r" target="_self">_USART_t.SR</a></td><td class="desc">USART Status register (_USART_SR) </td></tr>
<tr id="row_840_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t" target="_self">_WFE_t</a></td><td class="desc">Struct to configure interrupt sources as external interrupts or wake events (_WFE) </td></tr>
<tr id="row_841_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r1" target="_self">_WFE_t.CR1</a></td><td class="desc">WFE control register 1 (_WFE_CR1) </td></tr>
<tr id="row_842_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r1" target="_self">_WFE_t.CR1</a></td><td class="desc">WFE control register 1 (_WFE_CR1) </td></tr>
<tr id="row_843_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r2" target="_self">_WFE_t.CR2</a></td><td class="desc">WFE control register 2 (_WFE_CR2) </td></tr>
<tr id="row_844_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r2" target="_self">_WFE_t.CR2</a></td><td class="desc">WFE control register 2 (_WFE_CR2) </td></tr>
<tr id="row_845_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t" target="_self">_WWDG_t</a></td><td class="desc">Struct for access to Window Watchdog registers (_WWDG) </td></tr>
<tr id="row_846_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_c_r" target="_self">_WWDG_t.CR</a></td><td class="desc">WWDG Control register (_WWDG_CR) </td></tr>
<tr id="row_847_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_c_r" target="_self">_WWDG_t.CR</a></td><td class="desc">WWDG Control register (_WWDG_CR) </td></tr>
<tr id="row_848_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_w_r" target="_self">_WWDG_t.WR</a></td><td class="desc">WWDR Window register (_WWDG_WR) </td></tr>
<tr id="row_849_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_w_r" target="_self">_WWDG_t.WR</a></td><td class="desc">WWDR Window register (_WWDG_WR) </td></tr>
<tr id="row_850_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t" target="_self">CLK_t</a></td><td class="desc">Struct for configuring/monitoring clock module (_CLK) </td></tr>
<tr id="row_851_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_d_c_r" target="_self">CLK_t.ADCR</a></td><td class="desc">ADC clock configuration register (_CLK_ADCR) </td></tr>
<tr id="row_852_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_w_u_d_i_v" target="_self">CLK_t.AWUDIV</a></td><td class="desc">AWU clock prescaler configuration (_CLK_AWUDIV) </td></tr>
<tr id="row_853_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_d_i_v_r" target="_self">CLK_t.CCODIVR</a></td><td class="desc">CCO divider register (_CLK_CCODIVR) </td></tr>
<tr id="row_854_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r" target="_self">CLK_t.CCOR</a></td><td class="desc">SMED0 clock configiguration (_CLK_SMD0) </td></tr>
<tr id="row_855_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r" target="_self">CLK_t.CCOR</a></td><td class="desc">Configurable clock output register (_CLK_CCOR) </td></tr>
<tr id="row_856_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r" target="_self">CLK_t.CCOR</a></td><td class="desc">Configurable clock output register (_CLK_CCOR) </td></tr>
<tr id="row_857_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_k_d_i_v_r" target="_self">CLK_t.CKDIVR</a></td><td class="desc">Internal clock register (_CLK_ICKR) </td></tr>
<tr id="row_858_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_k_d_i_v_r" target="_self">CLK_t.CKDIVR</a></td><td class="desc">Clock divider register (_CLK_CKDIVR) </td></tr>
<tr id="row_859_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_m_s_r" target="_self">CLK_t.CMSR</a></td><td class="desc">Clock master status register (_CLK_CMSR) </td></tr>
<tr id="row_860_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_s_s_r" target="_self">CLK_t.CSSR</a></td><td class="desc">Clock security system register (_CLK_CSSR) </td></tr>
<tr id="row_861_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_e_c_k_r" target="_self">CLK_t.ECKR</a></td><td class="desc">External clock register (_CLK_ECKR) </td></tr>
<tr id="row_862_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_h_s_i_t_r_i_m_r" target="_self">CLK_t.HSITRIMR</a></td><td class="desc">HSI clock calibration trimming register (_CLK_HSITRIMR) </td></tr>
<tr id="row_863_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_i_c_k_r" target="_self">CLK_t.ICKR</a></td><td class="desc">Internal clock register (_CLK_ICKR) </td></tr>
<tr id="row_864_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r1" target="_self">CLK_t.PCKENR1</a></td><td class="desc">Peripheral clock gating register (_CLK_PCKENR1) </td></tr>
<tr id="row_865_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r1" target="_self">CLK_t.PCKENR1</a></td><td class="desc">Peripheral clock gating register 1 (_CLK_PCKENR1) </td></tr>
<tr id="row_866_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r2" target="_self">CLK_t.PCKENR2</a></td><td class="desc">Peripheral clock gating register 2 (_CLK_PCKENR2) </td></tr>
<tr id="row_867_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_d_i_v" target="_self">CLK_t.PLLDIV</a></td><td class="desc">PLL divider/prescaler register (_CLK_PLLDIV) </td></tr>
<tr id="row_868_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_r" target="_self">CLK_t.PLLR</a></td><td class="desc">PLL status register (_CLK_PLLR) </td></tr>
<tr id="row_869_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d0" target="_self">CLK_t.SMD0</a></td><td class="desc">SMED0 clock configiguration (_CLK_SMD0) </td></tr>
<tr id="row_870_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d1" target="_self">CLK_t.SMD1</a></td><td class="desc">SMED1 clock configiguration (_CLK_SMD1) </td></tr>
<tr id="row_871_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d2" target="_self">CLK_t.SMD2</a></td><td class="desc">SMED2 clock configiguration (_CLK_SMD2) </td></tr>
<tr id="row_872_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d3" target="_self">CLK_t.SMD3</a></td><td class="desc">SMED3 clock configiguration (_CLK_SMD3) </td></tr>
<tr id="row_873_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d4" target="_self">CLK_t.SMD4</a></td><td class="desc">SMED4 clock configiguration (_CLK_SMD4) </td></tr>
<tr id="row_874_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d5" target="_self">CLK_t.SMD5</a></td><td class="desc">SMED5 clock configiguration (_CLK_SMD5) </td></tr>
<tr id="row_875_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_c_r" target="_self">CLK_t.SWCR</a></td><td class="desc">Switch control register (_CLK_SWCR) </td></tr>
<tr id="row_876_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_i_m_c_c_r" target="_self">CLK_t.SWIMCCR</a></td><td class="desc">SWIM clock control register (_CLK_SWIMCCR) </td></tr>
<tr id="row_877_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_r" target="_self">CLK_t.SWR</a></td><td class="desc">Clock master switch register (_CLK_SWR) </td></tr>
<tr id="row_878_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t" target="_self">ITC_t</a></td><td class="desc">Struct for setting interrupt Priority (_ITC) </td></tr>
<tr id="row_879_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r1" target="_self">ITC_t.SPR1</a></td><td class="desc">Interrupt priority register 1 (_ITC_SPR1) </td></tr>
<tr id="row_880_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r2" target="_self">ITC_t.SPR2</a></td><td class="desc">Interrupt priority register 2 (_ITC_SPR2) </td></tr>
<tr id="row_881_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r3" target="_self">ITC_t.SPR3</a></td><td class="desc">Interrupt priority register 3 (_ITC_SPR3) </td></tr>
<tr id="row_882_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r4" target="_self">ITC_t.SPR4</a></td><td class="desc">Interrupt priority register 4 (_ITC_SPR4) </td></tr>
<tr id="row_883_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r5" target="_self">ITC_t.SPR5</a></td><td class="desc">Interrupt priority register 5 (_ITC_SPR5) </td></tr>
<tr id="row_884_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r6" target="_self">ITC_t.SPR6</a></td><td class="desc">Interrupt priority register 6 (_ITC_SPR6) </td></tr>
<tr id="row_885_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r7" target="_self">ITC_t.SPR7</a></td><td class="desc">Interrupt priority register 7 (_ITC_SPR7) </td></tr>
<tr id="row_886_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r8" target="_self">ITC_t.SPR8</a></td><td class="desc">Interrupt priority register 8 (_ITC_SPR8) </td></tr>
<tr id="row_887_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct_i_w_d_g__t" target="_self">IWDG_t</a></td><td class="desc">Struct for access to Independent Timeout Watchdog registers (_IWDG) </td></tr>
<tr id="row_888_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct_i_w_d_g__t_8_k_r" target="_self">IWDG_t.KR</a></td><td class="desc">IWDG Key register (_IWDG_KR) </td></tr>
<tr id="row_889_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct_i_w_d_g__t_8_p_r" target="_self">IWDG_t.PR</a></td><td class="desc">IWDG Prescaler register (_IWDG_PR) </td></tr>
<tr id="row_890_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_l10_x.html#struct_i_w_d_g__t_8_r_l_r" target="_self">IWDG_t.RLR</a></td><td class="desc">IWDG Reload register (_IWDG_RLR) </td></tr>
<tr id="row_891_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t" target="_self">PXS_t</a></td><td class="desc">Struct for Proximity Sense registers (_PXS) </td></tr>
<tr id="row_892_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r1" target="_self">PXS_t.CKCR1</a></td><td class="desc">ProxSense Clock Control Register 1 (_PXS_CKCR1) </td></tr>
<tr id="row_893_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r2" target="_self">PXS_t.CKCR2</a></td><td class="desc">ProxSense Clock Control Register 2 (_PXS_CKCR2) </td></tr>
<tr id="row_894_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r1" target="_self">PXS_t.CR1</a></td><td class="desc">ProxSense Control Register 1 (_PXS_CR1) </td></tr>
<tr id="row_895_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r2" target="_self">PXS_t.CR2</a></td><td class="desc">ProxSense Control Register 2 (_PXS_CR2) </td></tr>
<tr id="row_896_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r3" target="_self">PXS_t.CR3</a></td><td class="desc">ProxSense Control Register 3 (_PXS_CR3) </td></tr>
<tr id="row_897_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_i_s_r" target="_self">PXS_t.ISR</a></td><td class="desc">ProxSense Interrupt and Status Register (_PXS_ISR) </td></tr>
<tr id="row_898_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_h" target="_self">PXS_t.MAXENRH</a></td><td class="desc">ProxSense Maximum Counter Enable Register high byte (_PXS_MAXENRH) </td></tr>
<tr id="row_899_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_l" target="_self">PXS_t.MAXENRL</a></td><td class="desc">ProxSense Maximum Counter Enable Register low byte (_PXS_MAXENRL) </td></tr>
<tr id="row_900_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_h" target="_self">PXS_t.MAXRH</a></td><td class="desc">ProxSense Maximum Counter Value Register high byte (_PXS_MAXRH) </td></tr>
<tr id="row_901_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_l" target="_self">PXS_t.MAXRL</a></td><td class="desc">ProxSense Maximum Counter Value Register low byte (_PXS_MAXRL) </td></tr>
<tr id="row_902_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_h" target="_self">PXS_t.RX0CNTRH</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 0 high byte (_PXS_RX0CNTRH) </td></tr>
<tr id="row_903_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_l" target="_self">PXS_t.RX0CNTRL</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 0 low byte (_PXS_RX0CNTRL) </td></tr>
<tr id="row_904_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_s_s_e_l_r" target="_self">PXS_t.RX0CSSELR</a></td><td class="desc">ProxSense Receiver Sampling Capacitor Selection for Channel 0 (_PXS_RX0CSSELR) </td></tr>
<tr id="row_905_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r" target="_self">PXS_t.RX0EPCCSELR</a></td><td class="desc">ProxSense Compensation Capacitor Selection for Channel 0 (_PXS_RX0EPCCSELR) </td></tr>
<tr id="row_906_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_h" target="_self">PXS_t.RX1CNTRH</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 1 high byte (_PXS_RX1CNTRH) </td></tr>
<tr id="row_907_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_l" target="_self">PXS_t.RX1CNTRL</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 1 low byte (_PXS_RX1CNTRL) </td></tr>
<tr id="row_908_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_s_s_e_l_r" target="_self">PXS_t.RX1CSSELR</a></td><td class="desc">ProxSense Receiver Sampling Capacitor Selection for Channel 1 (_PXS_RX1CSSELR) </td></tr>
<tr id="row_909_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r" target="_self">PXS_t.RX1EPCCSELR</a></td><td class="desc">ProxSense Compensation Capacitor Selection for Channel 1 (_PXS_RX1EPCCSELR) </td></tr>
<tr id="row_910_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_h" target="_self">PXS_t.RX2CNTRH</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 2 high byte (_PXS_RX2CNTRH) </td></tr>
<tr id="row_911_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_l" target="_self">PXS_t.RX2CNTRL</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 2 low byte (_PXS_RX2CNTRL) </td></tr>
<tr id="row_912_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_s_s_e_l_r" target="_self">PXS_t.RX2CSSELR</a></td><td class="desc">ProxSense Receiver Sampling Capacitor Selection for Channel 2 (_PXS_RX2CSSELR) </td></tr>
<tr id="row_913_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r" target="_self">PXS_t.RX2EPCCSELR</a></td><td class="desc">ProxSense Compensation Capacitor Selection for Channel 2 (_PXS_RX2EPCCSELR) </td></tr>
<tr id="row_914_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_h" target="_self">PXS_t.RX3CNTRH</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 3 high byte (_PXS_RX3CNTRH) </td></tr>
<tr id="row_915_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_l" target="_self">PXS_t.RX3CNTRL</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 3 low byte (_PXS_RX3CNTRL) </td></tr>
<tr id="row_916_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_s_s_e_l_r" target="_self">PXS_t.RX3CSSELR</a></td><td class="desc">ProxSense Receiver Sampling Capacitor Selection for Channel 3 (_PXS_RX3CSSELR) </td></tr>
<tr id="row_917_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r" target="_self">PXS_t.RX3EPCCSELR</a></td><td class="desc">ProxSense Compensation Capacitor Selection for Channel 3 (_PXS_RX3EPCCSELR) </td></tr>
<tr id="row_918_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_h" target="_self">PXS_t.RX4CNTRH</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 4 high byte (_PXS_RX4CNTRH) </td></tr>
<tr id="row_919_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_l" target="_self">PXS_t.RX4CNTRL</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 4 low byte (_PXS_RX4CNTRL) </td></tr>
<tr id="row_920_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_s_s_e_l_r" target="_self">PXS_t.RX4CSSELR</a></td><td class="desc">ProxSense Receiver Sampling Capacitor Selection for Channel 4 (_PXS_RX4CSSELR) </td></tr>
<tr id="row_921_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r" target="_self">PXS_t.RX4EPCCSELR</a></td><td class="desc">ProxSense Compensation Capacitor Selection for Channel 4 (_PXS_RX4EPCCSELR) </td></tr>
<tr id="row_922_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_h" target="_self">PXS_t.RX5CNTRH</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 5 high byte (_PXS_RX5CNTRH) </td></tr>
<tr id="row_923_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_l" target="_self">PXS_t.RX5CNTRL</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 5 low byte (_PXS_RX5CNTRL) </td></tr>
<tr id="row_924_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_s_s_e_l_r" target="_self">PXS_t.RX5CSSELR</a></td><td class="desc">ProxSense Receiver Sampling Capacitor Selection for Channel 5 (_PXS_RX5CSSELR) </td></tr>
<tr id="row_925_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r" target="_self">PXS_t.RX5EPCCSELR</a></td><td class="desc">ProxSense Compensation Capacitor Selection for Channel 5 (_PXS_RX5EPCCSELR) </td></tr>
<tr id="row_926_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_h" target="_self">PXS_t.RX6CNTRH</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 6 high byte (_PXS_RX6CNTRH) </td></tr>
<tr id="row_927_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_l" target="_self">PXS_t.RX6CNTRL</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 6 low byte (_PXS_RX6CNTRL) </td></tr>
<tr id="row_928_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_s_s_e_l_r" target="_self">PXS_t.RX6CSSELR</a></td><td class="desc">ProxSense Receiver Sampling Capacitor Selection for Channel 6 (_PXS_RX6CSSELR) </td></tr>
<tr id="row_929_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r" target="_self">PXS_t.RX6EPCCSELR</a></td><td class="desc">ProxSense Compensation Capacitor Selection for Channel 6 (_PXS_RX6EPCCSELR) </td></tr>
<tr id="row_930_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_h" target="_self">PXS_t.RX7CNTRH</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 7 high byte (_PXS_RX7CNTRH) </td></tr>
<tr id="row_931_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_l" target="_self">PXS_t.RX7CNTRL</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 7 low byte (_PXS_RX7CNTRL) </td></tr>
<tr id="row_932_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_s_s_e_l_r" target="_self">PXS_t.RX7CSSELR</a></td><td class="desc">ProxSense Receiver Sampling Capacitor Selection for Channel 7 (_PXS_RX7CSSELR) </td></tr>
<tr id="row_933_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r" target="_self">PXS_t.RX7EPCCSELR</a></td><td class="desc">ProxSense Compensation Capacitor Selection for Channel 7 (_PXS_RX7EPCCSELR) </td></tr>
<tr id="row_934_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_h" target="_self">PXS_t.RX8CNTRH</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 8 high byte (_PXS_RX8CNTRH) </td></tr>
<tr id="row_935_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_l" target="_self">PXS_t.RX8CNTRL</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 8 low byte (_PXS_RX8CNTRL) </td></tr>
<tr id="row_936_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_s_s_e_l_r" target="_self">PXS_t.RX8CSSELR</a></td><td class="desc">ProxSense Receiver Sampling Capacitor Selection for Channel 8 (_PXS_RX8CSSELR) </td></tr>
<tr id="row_937_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r" target="_self">PXS_t.RX8EPCCSELR</a></td><td class="desc">ProxSense Compensation Capacitor Selection for Channel 8 (_PXS_RX8EPCCSELR) </td></tr>
<tr id="row_938_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_h" target="_self">PXS_t.RX9CNTRH</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 9 high byte (_PXS_RX9CNTRH) </td></tr>
<tr id="row_939_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_l" target="_self">PXS_t.RX9CNTRL</a></td><td class="desc">ProxSense Counter Register of Receiver Channel 9 low byte (_PXS_RX9CNTRL) </td></tr>
<tr id="row_940_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_s_s_e_l_r" target="_self">PXS_t.RX9CSSELR</a></td><td class="desc">ProxSense Receiver Sampling Capacitor Selection for Channel 9 (_PXS_RX9CSSELR) </td></tr>
<tr id="row_941_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r" target="_self">PXS_t.RX9EPCCSELR</a></td><td class="desc">ProxSense Compensation Capacitor Selection for Channel 9 (_PXS_RX9EPCCSELR) </td></tr>
<tr id="row_942_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_h" target="_self">PXS_t.RXCR1H</a></td><td class="desc">ProxSense Receiver Control Register 1 high byte (_PXS_RXCR1H) </td></tr>
<tr id="row_943_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_l" target="_self">PXS_t.RXCR1L</a></td><td class="desc">ProxSense Receiver Control Register 1 low byte (_PXS_RXCR1L) </td></tr>
<tr id="row_944_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_h" target="_self">PXS_t.RXCR2H</a></td><td class="desc">ProxSense Receiver Control Register 2 high byte (_PXS_RXCR2H) </td></tr>
<tr id="row_945_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_l" target="_self">PXS_t.RXCR2L</a></td><td class="desc">ProxSense Receiver Control Register 2 low byte (_PXS_RXCR2L) </td></tr>
<tr id="row_946_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_h" target="_self">PXS_t.RXCR3H</a></td><td class="desc">ProxSense Receiver Control Register 3 high byte (_PXS_RXCR3H) </td></tr>
<tr id="row_947_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_l" target="_self">PXS_t.RXCR3L</a></td><td class="desc">ProxSense Receiver Control Register 3 low byte (_PXS_RXCR3L) </td></tr>
<tr id="row_948_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_h" target="_self">PXS_t.RXENRH</a></td><td class="desc">ProxSense Receiver Enable Register high byte (_PXS_RXENRH) </td></tr>
<tr id="row_949_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_l" target="_self">PXS_t.RXENRL</a></td><td class="desc">ProxSense Receiver Enable Register low byte (_PXS_RXENRL) </td></tr>
<tr id="row_950_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_h" target="_self">PXS_t.RXINSRH</a></td><td class="desc">ProxSense Receiver Inactive State Register high byte (_PXS_RXINSRH) </td></tr>
<tr id="row_951_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_l" target="_self">PXS_t.RXINSRL</a></td><td class="desc">ProxSense Receiver Inactive State Register low byte (_PXS_RXINSRL) </td></tr>
<tr id="row_952_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_h" target="_self">PXS_t.RXSRH</a></td><td class="desc">ProxSense Receiver Status Register high byte (_PXS_RXSRH) </td></tr>
<tr id="row_953_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_l" target="_self">PXS_t.RXSRL</a></td><td class="desc">ProxSense Receiver Status Register low byte (_PXS_RXSRL) </td></tr>
<tr id="row_954_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_h" target="_self">PXS_t.TXENRH</a></td><td class="desc">ProxSense Transmit Enable Register high byte (_PXS_TXENRH) </td></tr>
<tr id="row_955_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_l" target="_self">PXS_t.TXENRL</a></td><td class="desc">ProxSense Transmit Enable Register low byte (_PXS_TXENRL) </td></tr>
<tr id="row_956_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t" target="_self">WWDG_t</a></td><td class="desc">Struct for access to Window Watchdog registers (_WWDG) </td></tr>
<tr id="row_957_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8___w_r" target="_self">WWDG_t._WR</a></td><td class="desc">WWDR Window register (_WWDG_WR) </td></tr>
<tr id="row_958_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8_c_r" target="_self">WWDG_t.CR</a></td><td class="desc">WWDG Control register (_WWDG_CR) </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
