SystemVerilog_sandbox
=====================

different SystemVerilog code snippets which might be interesting
