INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/DDR_TEST/DDR_TEST.srcs/sim_1/new/DDR_EDGE_DETECT_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DDR_EDGE_DETECT_TB'
