{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 19:51:50 2020 " "Info: Processing started: Thu Dec 10 19:51:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Info: Found entity 1: piano" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano " "Info: Elaborating entity \"piano\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(30) " "Warning (10230): Verilog HDL assignment warning at piano.v(30): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(35) " "Warning (10230): Verilog HDL assignment warning at piano.v(35): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(40) " "Warning (10230): Verilog HDL assignment warning at piano.v(40): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(45) " "Warning (10230): Verilog HDL assignment warning at piano.v(45): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(50) " "Warning (10230): Verilog HDL assignment warning at piano.v(50): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(55) " "Warning (10230): Verilog HDL assignment warning at piano.v(55): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(60) " "Warning (10230): Verilog HDL assignment warning at piano.v(60): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(65) " "Warning (10230): Verilog HDL assignment warning at piano.v(65): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(70) " "Warning (10230): Verilog HDL assignment warning at piano.v(70): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(75) " "Warning (10230): Verilog HDL assignment warning at piano.v(75): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(80) " "Warning (10230): Verilog HDL assignment warning at piano.v(80): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(85) " "Warning (10230): Verilog HDL assignment warning at piano.v(85): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(90) " "Warning (10230): Verilog HDL assignment warning at piano.v(90): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(95) " "Warning (10230): Verilog HDL assignment warning at piano.v(95): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(100) " "Warning (10230): Verilog HDL assignment warning at piano.v(100): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(105) " "Warning (10230): Verilog HDL assignment warning at piano.v(105): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(110) " "Warning (10230): Verilog HDL assignment warning at piano.v(110): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(115) " "Warning (10230): Verilog HDL assignment warning at piano.v(115): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(120) " "Warning (10230): Verilog HDL assignment warning at piano.v(120): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(125) " "Warning (10230): Verilog HDL assignment warning at piano.v(125): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(130) " "Warning (10230): Verilog HDL assignment warning at piano.v(130): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(135) " "Warning (10230): Verilog HDL assignment warning at piano.v(135): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(140) " "Warning (10230): Verilog HDL assignment warning at piano.v(140): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(145) " "Warning (10230): Verilog HDL assignment warning at piano.v(145): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(150) " "Warning (10230): Verilog HDL assignment warning at piano.v(150): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(155) " "Warning (10230): Verilog HDL assignment warning at piano.v(155): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(160) " "Warning (10230): Verilog HDL assignment warning at piano.v(160): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(165) " "Warning (10230): Verilog HDL assignment warning at piano.v(165): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(170) " "Warning (10230): Verilog HDL assignment warning at piano.v(170): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(175) " "Warning (10230): Verilog HDL assignment warning at piano.v(175): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(180) " "Warning (10230): Verilog HDL assignment warning at piano.v(180): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(185) " "Warning (10230): Verilog HDL assignment warning at piano.v(185): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(190) " "Warning (10230): Verilog HDL assignment warning at piano.v(190): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(195) " "Warning (10230): Verilog HDL assignment warning at piano.v(195): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(200) " "Warning (10230): Verilog HDL assignment warning at piano.v(200): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(205) " "Warning (10230): Verilog HDL assignment warning at piano.v(205): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "speaker\[5\] piano.v(5) " "Warning (10034): Output port \"speaker\[5\]\" at piano.v(5) has no driver" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "speaker\[4\] piano.v(5) " "Warning (10034): Output port \"speaker\[4\]\" at piano.v(5) has no driver" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "speaker\[3\] piano.v(5) " "Warning (10034): Output port \"speaker\[3\]\" at piano.v(5) has no driver" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "speaker\[2\] piano.v(5) " "Warning (10034): Output port \"speaker\[2\]\" at piano.v(5) has no driver" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "speaker\[1\] piano.v(5) " "Warning (10034): Output port \"speaker\[1\]\" at piano.v(5) has no driver" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "speaker\[0\] piano.v(5) " "Warning (10034): Output port \"speaker\[0\]\" at piano.v(5) has no driver" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "speaker\[0\] GND " "Warning (13410): Pin \"speaker\[0\]\" is stuck at GND" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "speaker\[1\] GND " "Warning (13410): Pin \"speaker\[1\]\" is stuck at GND" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "speaker\[2\] GND " "Warning (13410): Pin \"speaker\[2\]\" is stuck at GND" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "speaker\[3\] GND " "Warning (13410): Pin \"speaker\[3\]\" is stuck at GND" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "speaker\[4\] GND " "Warning (13410): Pin \"speaker\[4\]\" is stuck at GND" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "speaker\[5\] GND " "Warning (13410): Pin \"speaker\[5\]\" is stuck at GND" {  } { { "piano.v" "" { Text "D:/Projects/Poor-Mans-Piano/Piano/piano.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1439 " "Info: Implemented 1439 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Info: Implemented 37 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1366 " "Info: Implemented 1366 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 19:51:53 2020 " "Info: Processing ended: Thu Dec 10 19:51:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
