
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000072  00800200  00001954  000019e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001954  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800272  00800272  00001a5a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a5a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000240  00000000  00000000  00001ab6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001a7e  00000000  00000000  00001cf6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000d29  00000000  00000000  00003774  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000011a6  00000000  00000000  0000449d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000057c  00000000  00000000  00005644  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006b2  00000000  00000000  00005bc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000107b  00000000  00000000  00006272  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000190  00000000  00000000  000072ed  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	67 c1       	rjmp	.+718    	; 0x32c <__vector_23>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cd c4       	rjmp	.+2458   	; 0xa38 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	37 05       	cpc	r19, r7
      e6:	89 05       	cpc	r24, r9
      e8:	89 05       	cpc	r24, r9
      ea:	89 05       	cpc	r24, r9
      ec:	89 05       	cpc	r24, r9
      ee:	89 05       	cpc	r24, r9
      f0:	89 05       	cpc	r24, r9
      f2:	89 05       	cpc	r24, r9
      f4:	37 05       	cpc	r19, r7
      f6:	89 05       	cpc	r24, r9
      f8:	89 05       	cpc	r24, r9
      fa:	89 05       	cpc	r24, r9
      fc:	89 05       	cpc	r24, r9
      fe:	89 05       	cpc	r24, r9
     100:	89 05       	cpc	r24, r9
     102:	89 05       	cpc	r24, r9
     104:	39 05       	cpc	r19, r9
     106:	89 05       	cpc	r24, r9
     108:	89 05       	cpc	r24, r9
     10a:	89 05       	cpc	r24, r9
     10c:	89 05       	cpc	r24, r9
     10e:	89 05       	cpc	r24, r9
     110:	89 05       	cpc	r24, r9
     112:	89 05       	cpc	r24, r9
     114:	89 05       	cpc	r24, r9
     116:	89 05       	cpc	r24, r9
     118:	89 05       	cpc	r24, r9
     11a:	89 05       	cpc	r24, r9
     11c:	89 05       	cpc	r24, r9
     11e:	89 05       	cpc	r24, r9
     120:	89 05       	cpc	r24, r9
     122:	89 05       	cpc	r24, r9
     124:	39 05       	cpc	r19, r9
     126:	89 05       	cpc	r24, r9
     128:	89 05       	cpc	r24, r9
     12a:	89 05       	cpc	r24, r9
     12c:	89 05       	cpc	r24, r9
     12e:	89 05       	cpc	r24, r9
     130:	89 05       	cpc	r24, r9
     132:	89 05       	cpc	r24, r9
     134:	89 05       	cpc	r24, r9
     136:	89 05       	cpc	r24, r9
     138:	89 05       	cpc	r24, r9
     13a:	89 05       	cpc	r24, r9
     13c:	89 05       	cpc	r24, r9
     13e:	89 05       	cpc	r24, r9
     140:	89 05       	cpc	r24, r9
     142:	89 05       	cpc	r24, r9
     144:	85 05       	cpc	r24, r5
     146:	89 05       	cpc	r24, r9
     148:	89 05       	cpc	r24, r9
     14a:	89 05       	cpc	r24, r9
     14c:	89 05       	cpc	r24, r9
     14e:	89 05       	cpc	r24, r9
     150:	89 05       	cpc	r24, r9
     152:	89 05       	cpc	r24, r9
     154:	62 05       	cpc	r22, r2
     156:	89 05       	cpc	r24, r9
     158:	89 05       	cpc	r24, r9
     15a:	89 05       	cpc	r24, r9
     15c:	89 05       	cpc	r24, r9
     15e:	89 05       	cpc	r24, r9
     160:	89 05       	cpc	r24, r9
     162:	89 05       	cpc	r24, r9
     164:	89 05       	cpc	r24, r9
     166:	89 05       	cpc	r24, r9
     168:	89 05       	cpc	r24, r9
     16a:	89 05       	cpc	r24, r9
     16c:	89 05       	cpc	r24, r9
     16e:	89 05       	cpc	r24, r9
     170:	89 05       	cpc	r24, r9
     172:	89 05       	cpc	r24, r9
     174:	56 05       	cpc	r21, r6
     176:	89 05       	cpc	r24, r9
     178:	89 05       	cpc	r24, r9
     17a:	89 05       	cpc	r24, r9
     17c:	89 05       	cpc	r24, r9
     17e:	89 05       	cpc	r24, r9
     180:	89 05       	cpc	r24, r9
     182:	89 05       	cpc	r24, r9
     184:	74 05       	cpc	r23, r4

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e5       	ldi	r30, 0x54	; 84
     19e:	f9 e1       	ldi	r31, 0x19	; 25
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 37       	cpi	r26, 0x72	; 114
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 e7       	ldi	r26, 0x72	; 114
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a8 38       	cpi	r26, 0x88	; 136
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	27 d1       	rcall	.+590    	; 0x410 <main>
     1c2:	0c 94 a8 0c 	jmp	0x1950	; 0x1950 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
#include <avr/delay.h>
#include "adc.h"
#include "utils.h"

void adc_init(){
	ADCSRA |= (1 << ADEN); //Enable
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 68       	ori	r24, 0x80	; 128
     1d0:	80 83       	st	Z, r24
	ADMUX |= ((1 << REFS1) | (1 << REFS0)); //00 = AREF, internal VREF turned off; 01 = AVCC with external capacitor at AREF pin; 11 = 2.56V
     1d2:	ac e7       	ldi	r26, 0x7C	; 124
     1d4:	b0 e0       	ldi	r27, 0x00	; 0
     1d6:	8c 91       	ld	r24, X
     1d8:	80 6c       	ori	r24, 0xC0	; 192
     1da:	8c 93       	st	X, r24
	ADCSRA |= ((1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0)); //div 128
     1dc:	80 81       	ld	r24, Z
     1de:	87 60       	ori	r24, 0x07	; 7
     1e0:	80 83       	st	Z, r24
     1e2:	08 95       	ret

000001e4 <adc_read>:
	//ADMUX |= (1 << ADLAR); //Left shift ADC
	//ADCSRB for mux?
}

int16_t adc_read(){ //let this take channel as argument
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	while (test_bit(ADCSRA, ADSC)){
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0xa>
	}
	return ADC;
     1f4:	80 91 78 00 	lds	r24, 0x0078
     1f8:	90 91 79 00 	lds	r25, 0x0079
}
     1fc:	08 95       	ret

000001fe <can_init>:
	
	mcp_request_to_send(buffer == 2, buffer == 1, buffer == 0);	//Request to send - sending will start as soon as the bus is clear
	
	//TODO: (maybe) print error message?
	//TXBnCTRL.TXERR and the CANINTF.MERRF bits will be set and an interrupt will be generated on the INT pin if the CANINTE.MERRE bit is set
}
     1fe:	cf 93       	push	r28
     200:	c8 2f       	mov	r28, r24
     202:	40 e0       	ldi	r20, 0x00	; 0
     204:	6c e1       	ldi	r22, 0x1C	; 28
     206:	8b e2       	ldi	r24, 0x2B	; 43
     208:	76 d0       	rcall	.+236    	; 0x2f6 <mcp_bit_modify>
     20a:	40 e6       	ldi	r20, 0x60	; 96
     20c:	60 e6       	ldi	r22, 0x60	; 96
     20e:	80 e6       	ldi	r24, 0x60	; 96
     210:	72 d0       	rcall	.+228    	; 0x2f6 <mcp_bit_modify>
     212:	4c 2f       	mov	r20, r28
     214:	6f ef       	ldi	r22, 0xFF	; 255
     216:	8f e0       	ldi	r24, 0x0F	; 15
     218:	6e d0       	rcall	.+220    	; 0x2f6 <mcp_bit_modify>
     21a:	cf 91       	pop	r28
     21c:	08 95       	ret

0000021e <can_receive>:

Msg can_receive(){
     21e:	8f 92       	push	r8
     220:	9f 92       	push	r9
     222:	af 92       	push	r10
     224:	bf 92       	push	r11
     226:	cf 92       	push	r12
     228:	df 92       	push	r13
     22a:	ef 92       	push	r14
     22c:	ff 92       	push	r15
     22e:	0f 93       	push	r16
     230:	1f 93       	push	r17
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	00 d0       	rcall	.+0      	; 0x238 <can_receive+0x1a>
     238:	00 d0       	rcall	.+0      	; 0x23a <can_receive+0x1c>
     23a:	cd b7       	in	r28, 0x3d	; 61
     23c:	de b7       	in	r29, 0x3e	; 62
	int buffer = 0; //n = 1 or 2
	
	Msg msg;
	msg.id = ((int)mcp_read(0x61 + 0x10*buffer) << 3) | (mcp_read(0x62 + 0x10*buffer) >> 5); //Put together RXBnSIDH and RXBnSIDL
     23e:	81 e6       	ldi	r24, 0x61	; 97
     240:	4e d0       	rcall	.+156    	; 0x2de <mcp_read>
     242:	a8 2e       	mov	r10, r24
     244:	82 e6       	ldi	r24, 0x62	; 98
     246:	4b d0       	rcall	.+150    	; 0x2de <mcp_read>
     248:	82 95       	swap	r24
     24a:	86 95       	lsr	r24
     24c:	87 70       	andi	r24, 0x07	; 7
     24e:	b1 2c       	mov	r11, r1
     250:	aa 0c       	add	r10, r10
     252:	bb 1c       	adc	r11, r11
     254:	aa 0c       	add	r10, r10
     256:	bb 1c       	adc	r11, r11
     258:	aa 0c       	add	r10, r10
     25a:	bb 1c       	adc	r11, r11
     25c:	a8 2a       	or	r10, r24
	msg.length = mcp_read(0x65 + 0x10*buffer) & 0b00001111; //RXBnDLC
     25e:	85 e6       	ldi	r24, 0x65	; 101
     260:	3e d0       	rcall	.+124    	; 0x2de <mcp_read>
     262:	8f 70       	andi	r24, 0x0F	; 15
     264:	c8 2e       	mov	r12, r24
     266:	d1 2c       	mov	r13, r1
	msg.data = malloc(msg.length);
     268:	c6 01       	movw	r24, r12
     26a:	0e d7       	rcall	.+3612   	; 0x1088 <malloc>
     26c:	98 2e       	mov	r9, r24
     26e:	89 2e       	mov	r8, r25
	
	for(int i = 0; i < msg.length; i++){
     270:	1c 14       	cp	r1, r12
     272:	1d 04       	cpc	r1, r13
     274:	7c f4       	brge	.+30     	; 0x294 <can_receive+0x76>
     276:	e8 2e       	mov	r14, r24
     278:	f9 2e       	mov	r15, r25
     27a:	00 e0       	ldi	r16, 0x00	; 0
     27c:	10 e0       	ldi	r17, 0x00	; 0
		msg.data[i] = mcp_read(0x66 + 0x10*buffer + i);
     27e:	86 e6       	ldi	r24, 0x66	; 102
     280:	80 0f       	add	r24, r16
     282:	2d d0       	rcall	.+90     	; 0x2de <mcp_read>
     284:	f7 01       	movw	r30, r14
     286:	81 93       	st	Z+, r24
     288:	7f 01       	movw	r14, r30
	Msg msg;
	msg.id = ((int)mcp_read(0x61 + 0x10*buffer) << 3) | (mcp_read(0x62 + 0x10*buffer) >> 5); //Put together RXBnSIDH and RXBnSIDL
	msg.length = mcp_read(0x65 + 0x10*buffer) & 0b00001111; //RXBnDLC
	msg.data = malloc(msg.length);
	
	for(int i = 0; i < msg.length; i++){
     28a:	0f 5f       	subi	r16, 0xFF	; 255
     28c:	1f 4f       	sbci	r17, 0xFF	; 255
     28e:	0c 15       	cp	r16, r12
     290:	1d 05       	cpc	r17, r13
     292:	ac f3       	brlt	.-22     	; 0x27e <can_receive+0x60>
		msg.data[i] = mcp_read(0x66 + 0x10*buffer + i);
	}
	
	mcp_bit_modify(0x2C, buffer + 1, 0);	//CANINTF - Sets RX0IF to 0
     294:	40 e0       	ldi	r20, 0x00	; 0
     296:	61 e0       	ldi	r22, 0x01	; 1
     298:	8c e2       	ldi	r24, 0x2C	; 44
     29a:	2d d0       	rcall	.+90     	; 0x2f6 <mcp_bit_modify>
	return msg;
     29c:	ba 82       	std	Y+2, r11	; 0x02
     29e:	a9 82       	std	Y+1, r10	; 0x01
     2a0:	dc 82       	std	Y+4, r13	; 0x04
     2a2:	cb 82       	std	Y+3, r12	; 0x03
     2a4:	9d 82       	std	Y+5, r9	; 0x05
     2a6:	8e 82       	std	Y+6, r8	; 0x06
     2a8:	2a 2d       	mov	r18, r10
     2aa:	3a 81       	ldd	r19, Y+2	; 0x02
     2ac:	4c 2d       	mov	r20, r12
     2ae:	5c 81       	ldd	r21, Y+4	; 0x04
     2b0:	69 2d       	mov	r22, r9
     2b2:	78 2d       	mov	r23, r8
}
     2b4:	80 e0       	ldi	r24, 0x00	; 0
     2b6:	90 e0       	ldi	r25, 0x00	; 0
     2b8:	26 96       	adiw	r28, 0x06	; 6
     2ba:	0f b6       	in	r0, 0x3f	; 63
     2bc:	f8 94       	cli
     2be:	de bf       	out	0x3e, r29	; 62
     2c0:	0f be       	out	0x3f, r0	; 63
     2c2:	cd bf       	out	0x3d, r28	; 61
     2c4:	df 91       	pop	r29
     2c6:	cf 91       	pop	r28
     2c8:	1f 91       	pop	r17
     2ca:	0f 91       	pop	r16
     2cc:	ff 90       	pop	r15
     2ce:	ef 90       	pop	r14
     2d0:	df 90       	pop	r13
     2d2:	cf 90       	pop	r12
     2d4:	bf 90       	pop	r11
     2d6:	af 90       	pop	r10
     2d8:	9f 90       	pop	r9
     2da:	8f 90       	pop	r8
     2dc:	08 95       	ret

000002de <mcp_read>:
	clear_bit(PORTB, PB7);
	spi_master_transmit(MCP_READ_STATUS);
	char status = spi_master_transmit(0x00);
	set_bit(PORTB ,PB7);
	return status;
}
     2de:	cf 93       	push	r28
     2e0:	c8 2f       	mov	r28, r24
     2e2:	2f 98       	cbi	0x05, 7	; 5
     2e4:	83 e0       	ldi	r24, 0x03	; 3
     2e6:	76 d3       	rcall	.+1772   	; 0x9d4 <spi_master_transmit>
     2e8:	8c 2f       	mov	r24, r28
     2ea:	74 d3       	rcall	.+1768   	; 0x9d4 <spi_master_transmit>
     2ec:	80 e0       	ldi	r24, 0x00	; 0
     2ee:	72 d3       	rcall	.+1764   	; 0x9d4 <spi_master_transmit>
     2f0:	2f 9a       	sbi	0x05, 7	; 5
     2f2:	cf 91       	pop	r28
     2f4:	08 95       	ret

000002f6 <mcp_bit_modify>:

void mcp_bit_modify(char address, char mask, char data){
     2f6:	1f 93       	push	r17
     2f8:	cf 93       	push	r28
     2fa:	df 93       	push	r29
     2fc:	18 2f       	mov	r17, r24
     2fe:	d6 2f       	mov	r29, r22
     300:	c4 2f       	mov	r28, r20
	clear_bit(PORTB, PB7);
     302:	2f 98       	cbi	0x05, 7	; 5
	spi_master_transmit(MCP_BITMOD);
     304:	85 e0       	ldi	r24, 0x05	; 5
     306:	66 d3       	rcall	.+1740   	; 0x9d4 <spi_master_transmit>
	spi_master_transmit(address);
     308:	81 2f       	mov	r24, r17
     30a:	64 d3       	rcall	.+1736   	; 0x9d4 <spi_master_transmit>
	spi_master_transmit(mask);
     30c:	8d 2f       	mov	r24, r29
     30e:	62 d3       	rcall	.+1732   	; 0x9d4 <spi_master_transmit>
	spi_master_transmit(data);
     310:	8c 2f       	mov	r24, r28
     312:	60 d3       	rcall	.+1728   	; 0x9d4 <spi_master_transmit>
	set_bit(PORTB, PB7);
     314:	2f 9a       	sbi	0x05, 7	; 5
}
     316:	df 91       	pop	r29
     318:	cf 91       	pop	r28
     31a:	1f 91       	pop	r17
     31c:	08 95       	ret

0000031e <mcp_reset>:

void mcp_reset(){
	clear_bit(PORTB, PB7);
     31e:	2f 98       	cbi	0x05, 7	; 5
	spi_master_transmit(MCP_RESET);
     320:	80 ec       	ldi	r24, 0xC0	; 192
     322:	58 d3       	rcall	.+1712   	; 0x9d4 <spi_master_transmit>
	set_bit(PORTB, PB7);
     324:	2f 9a       	sbi	0x05, 7	; 5
     326:	08 95       	ret

00000328 <mcp_init>:
} 

void mcp_init(){
	mcp_reset();
     328:	fa cf       	rjmp	.-12     	; 0x31e <mcp_reset>
     32a:	08 95       	ret

0000032c <__vector_23>:

//Interrupt routines
//PID timer - called with interval 0.01s
#define TIME_INTERVAL (long long)(0.01 * F_CPU) / 255
ISR(TIMER0_OVF_vect)
{
     32c:	1f 92       	push	r1
     32e:	0f 92       	push	r0
     330:	0f b6       	in	r0, 0x3f	; 63
     332:	0f 92       	push	r0
     334:	11 24       	eor	r1, r1
     336:	0b b6       	in	r0, 0x3b	; 59
     338:	0f 92       	push	r0
     33a:	0f 93       	push	r16
     33c:	1f 93       	push	r17
     33e:	2f 93       	push	r18
     340:	3f 93       	push	r19
     342:	4f 93       	push	r20
     344:	5f 93       	push	r21
     346:	6f 93       	push	r22
     348:	7f 93       	push	r23
     34a:	8f 93       	push	r24
     34c:	9f 93       	push	r25
     34e:	af 93       	push	r26
     350:	bf 93       	push	r27
     352:	cf 93       	push	r28
     354:	df 93       	push	r29
     356:	ef 93       	push	r30
     358:	ff 93       	push	r31
	static uint16_t i = 0;
	if (i < TIME_INTERVAL) {
     35a:	00 91 72 02 	lds	r16, 0x0272
     35e:	10 91 73 02 	lds	r17, 0x0273
     362:	c8 01       	movw	r24, r16
     364:	20 2f       	mov	r18, r16
     366:	39 2f       	mov	r19, r25
     368:	40 e0       	ldi	r20, 0x00	; 0
     36a:	50 e0       	ldi	r21, 0x00	; 0
     36c:	60 e0       	ldi	r22, 0x00	; 0
     36e:	70 e0       	ldi	r23, 0x00	; 0
     370:	80 e0       	ldi	r24, 0x00	; 0
     372:	90 e0       	ldi	r25, 0x00	; 0
     374:	22 37       	cpi	r18, 0x72	; 114
     376:	32 40       	sbci	r19, 0x02	; 2
     378:	41 05       	cpc	r20, r1
     37a:	51 05       	cpc	r21, r1
     37c:	61 05       	cpc	r22, r1
     37e:	71 05       	cpc	r23, r1
     380:	81 05       	cpc	r24, r1
     382:	91 05       	cpc	r25, r1
     384:	09 f0       	breq	.+2      	; 0x388 <__vector_23+0x5c>
     386:	3c f4       	brge	.+14     	; 0x396 <__vector_23+0x6a>
		i++;
     388:	0f 5f       	subi	r16, 0xFF	; 255
     38a:	1f 4f       	sbci	r17, 0xFF	; 255
     38c:	10 93 73 02 	sts	0x0273, r17
     390:	00 93 72 02 	sts	0x0272, r16
     394:	09 c0       	rjmp	.+18     	; 0x3a8 <__vector_23+0x7c>
	} else {
		gFlags.pidTimer = 1;
     396:	80 91 74 02 	lds	r24, 0x0274
     39a:	81 60       	ori	r24, 0x01	; 1
     39c:	80 93 74 02 	sts	0x0274, r24
		i               = 0;
     3a0:	10 92 73 02 	sts	0x0273, r1
     3a4:	10 92 72 02 	sts	0x0272, r1
	}
}
     3a8:	ff 91       	pop	r31
     3aa:	ef 91       	pop	r30
     3ac:	df 91       	pop	r29
     3ae:	cf 91       	pop	r28
     3b0:	bf 91       	pop	r27
     3b2:	af 91       	pop	r26
     3b4:	9f 91       	pop	r25
     3b6:	8f 91       	pop	r24
     3b8:	7f 91       	pop	r23
     3ba:	6f 91       	pop	r22
     3bc:	5f 91       	pop	r21
     3be:	4f 91       	pop	r20
     3c0:	3f 91       	pop	r19
     3c2:	2f 91       	pop	r18
     3c4:	1f 91       	pop	r17
     3c6:	0f 91       	pop	r16
     3c8:	0f 90       	pop	r0
     3ca:	0b be       	out	0x3b, r0	; 59
     3cc:	0f 90       	pop	r0
     3ce:	0f be       	out	0x3f, r0	; 63
     3d0:	0f 90       	pop	r0
     3d2:	1f 90       	pop	r1
     3d4:	18 95       	reti

000003d6 <check_if_scored>:
}

int check_if_scored()
{
	int trigger_value = 200;
	int adc_val = adc_read();
     3d6:	06 df       	rcall	.-500    	; 0x1e4 <adc_read>
	//printf("ADC VAL = %d\r\n", adc_val);
	if (adc_val < trigger_value && scoring_allowed){ //Can't score again until the adc value goes up
     3d8:	88 3c       	cpi	r24, 0xC8	; 200
     3da:	91 05       	cpc	r25, r1
     3dc:	6c f4       	brge	.+26     	; 0x3f8 <check_if_scored+0x22>
     3de:	80 91 06 02 	lds	r24, 0x0206
     3e2:	90 91 07 02 	lds	r25, 0x0207
     3e6:	89 2b       	or	r24, r25
     3e8:	81 f0       	breq	.+32     	; 0x40a <check_if_scored+0x34>
		scoring_allowed = 0;
     3ea:	10 92 07 02 	sts	0x0207, r1
     3ee:	10 92 06 02 	sts	0x0206, r1
		return 1;
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	90 e0       	ldi	r25, 0x00	; 0
     3f6:	08 95       	ret
	}
	else if (adc_val >= trigger_value){
		scoring_allowed = 1;
     3f8:	81 e0       	ldi	r24, 0x01	; 1
     3fa:	90 e0       	ldi	r25, 0x00	; 0
     3fc:	90 93 07 02 	sts	0x0207, r25
     400:	80 93 06 02 	sts	0x0206, r24
	}
	return 0;
     404:	80 e0       	ldi	r24, 0x00	; 0
     406:	90 e0       	ldi	r25, 0x00	; 0
     408:	08 95       	ret
     40a:	80 e0       	ldi	r24, 0x00	; 0
     40c:	90 e0       	ldi	r25, 0x00	; 0
}
     40e:	08 95       	ret

00000410 <main>:

// Set up timer, enable timer/counter 0 overflow interrupt


int main(void)
{	
     410:	cf 93       	push	r28
     412:	df 93       	push	r29
     414:	cd b7       	in	r28, 0x3d	; 61
     416:	de b7       	in	r29, 0x3e	; 62
     418:	6e 97       	sbiw	r28, 0x1e	; 30
     41a:	0f b6       	in	r0, 0x3f	; 63
     41c:	f8 94       	cli
     41e:	de bf       	out	0x3e, r29	; 62
     420:	0f be       	out	0x3f, r0	; 63
     422:	cd bf       	out	0x3d, r28	; 61
	// Set up timer, enable timer/counter 0 overflow interrupt
	TCCR0B = (1 << CS00); // clock source to be used by the Timer/Counter clkI/O
     424:	81 e0       	ldi	r24, 0x01	; 1
     426:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1 << TOIE0);
     428:	80 93 6e 00 	sts	0x006E, r24
	TCNT0  = 0;
     42c:	16 bc       	out	0x26, r1	; 38
	
	uart_init(9600, NODE_2);
     42e:	62 e0       	ldi	r22, 0x02	; 2
     430:	70 e0       	ldi	r23, 0x00	; 0
     432:	80 e8       	ldi	r24, 0x80	; 128
     434:	95 e2       	ldi	r25, 0x25	; 37
     436:	93 d3       	rcall	.+1830   	; 0xb5e <uart_init>
	printf("\r\n\x1b[4mReset\x1b[0m \r\n");
     438:	89 e0       	ldi	r24, 0x09	; 9
     43a:	92 e0       	ldi	r25, 0x02	; 2
     43c:	a7 d7       	rcall	.+3918   	; 0x138c <puts>
	adc_init();
     43e:	c4 de       	rcall	.-632    	; 0x1c8 <adc_init>
	spi_master_init();
     440:	c1 d2       	rcall	.+1410   	; 0x9c4 <spi_master_init>
    mcp_init();
     442:	72 df       	rcall	.-284    	; 0x328 <mcp_init>
	can_init(MODE_NORMAL);
     444:	80 e0       	ldi	r24, 0x00	; 0
     446:	90 e0       	ldi	r25, 0x00	; 0
     448:	da de       	rcall	.-588    	; 0x1fe <can_init>
	pwm_init();
     44a:	92 d2       	rcall	.+1316   	; 0x970 <pwm_init>
	TWI_Master_Initialise();
     44c:	c9 d2       	rcall	.+1426   	; 0x9e0 <TWI_Master_Initialise>
	motor_init();
     44e:	b5 d0       	rcall	.+362    	; 0x5ba <motor_init>
	solenoid_init();
     450:	aa d2       	rcall	.+1364   	; 0x9a6 <solenoid_init>
	sei(); //enable the use of interrupts
     452:	78 94       	sei


		
	int score = 0;
	printf("PUTTY IS STILL ALIVE, YEAH!!!!!\r\n");
     454:	8b e1       	ldi	r24, 0x1B	; 27
     456:	92 e0       	ldi	r25, 0x02	; 2
     458:	99 d7       	rcall	.+3890   	; 0x138c <puts>
	double K_p = 0.020;
	double K_d = 0.01; // K_d is actually K_d/T
	double K_i = 0.0012;
	pidData_t pid;
	
	pid_Init(K_p, K_i, K_d, &pid);
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	6c 01       	movw	r12, r24
     460:	1a e0       	ldi	r17, 0x0A	; 10
     462:	e1 2e       	mov	r14, r17
     464:	17 ed       	ldi	r17, 0xD7	; 215
     466:	f1 2e       	mov	r15, r17
     468:	03 e2       	ldi	r16, 0x23	; 35
     46a:	1c e3       	ldi	r17, 0x3C	; 60
     46c:	22 e5       	ldi	r18, 0x52	; 82
     46e:	39 e4       	ldi	r19, 0x49	; 73
     470:	4d e9       	ldi	r20, 0x9D	; 157
     472:	5a e3       	ldi	r21, 0x3A	; 58
     474:	6a e0       	ldi	r22, 0x0A	; 10
     476:	77 ed       	ldi	r23, 0xD7	; 215
     478:	83 ea       	ldi	r24, 0xA3	; 163
     47a:	9c e3       	ldi	r25, 0x3C	; 60
     47c:	fb d0       	rcall	.+502    	; 0x674 <pid_Init>
		switch (msg_received.id){
			case 1: //For short strings
				printf("%s",msg_received.data);
				break;
			case 13: //For sending integers
				printf("%d", *(int*)msg_received.data);
     47e:	0f 2e       	mov	r0, r31
     480:	ff e3       	ldi	r31, 0x3F	; 63
     482:	cf 2e       	mov	r12, r31
     484:	f2 e0       	ldi	r31, 0x02	; 2
     486:	df 2e       	mov	r13, r31
     488:	f0 2d       	mov	r31, r0
				break;
			case 42: //For sending positions
				position_received = *(Position*)msg_received.data;
				break;
			default:
				printf("ID unknown\r");
     48a:	0f 2e       	mov	r0, r31
     48c:	f2 e4       	ldi	r31, 0x42	; 66
     48e:	ef 2e       	mov	r14, r31
     490:	f2 e0       	ldi	r31, 0x02	; 2
     492:	ff 2e       	mov	r15, r31
     494:	f0 2d       	mov	r31, r0
		//printf("K_i: %d\r\n", (int)(K_i*SCALING_FACTOR));
		msg_received = can_receive();
		
		switch (msg_received.id){
			case 1: //For short strings
				printf("%s",msg_received.data);
     496:	0f 2e       	mov	r0, r31
     498:	fc e3       	ldi	r31, 0x3C	; 60
     49a:	6f 2e       	mov	r6, r31
     49c:	f2 e0       	ldi	r31, 0x02	; 2
     49e:	7f 2e       	mov	r7, r31
     4a0:	f0 2d       	mov	r31, r0
		//_delay_ms(50);
		
	
		if (gFlags.pidTimer == 1) {
			//printf("ye\r\n");
			discrete_voltage = pid_Controller(position_received.y*40, motor_encoder_read(), &pid);
     4a2:	0f 2e       	mov	r0, r31
     4a4:	f8 e2       	ldi	r31, 0x28	; 40
     4a6:	3f 2e       	mov	r3, r31
     4a8:	f0 2d       	mov	r31, r0
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			else if (discrete_voltage < -255)
			{
				discrete_voltage = -255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
     4aa:	22 24       	eor	r2, r2
     4ac:	2a 94       	dec	r2
     4ae:	0f 2e       	mov	r0, r31
     4b0:	fe e4       	ldi	r31, 0x4E	; 78
     4b2:	4f 2e       	mov	r4, r31
     4b4:	f2 e0       	ldi	r31, 0x02	; 2
     4b6:	5f 2e       	mov	r5, r31
     4b8:	f0 2d       	mov	r31, r0
	Msg msg_received;
	
	while(1)
	{
		//printf("K_i: %d\r\n", (int)(K_i*SCALING_FACTOR));
		msg_received = can_receive();
     4ba:	b1 de       	rcall	.-670    	; 0x21e <can_receive>
     4bc:	29 8f       	std	Y+25, r18	; 0x19
     4be:	3a 8f       	std	Y+26, r19	; 0x1a
     4c0:	4b 8f       	std	Y+27, r20	; 0x1b
     4c2:	5c 8f       	std	Y+28, r21	; 0x1c
     4c4:	6d 8f       	std	Y+29, r22	; 0x1d
     4c6:	7e 8f       	std	Y+30, r23	; 0x1e
     4c8:	0d 8d       	ldd	r16, Y+29	; 0x1d
     4ca:	1e 8d       	ldd	r17, Y+30	; 0x1e
		
		switch (msg_received.id){
     4cc:	89 8d       	ldd	r24, Y+25	; 0x19
     4ce:	9a 8d       	ldd	r25, Y+26	; 0x1a
     4d0:	8d 30       	cpi	r24, 0x0D	; 13
     4d2:	91 05       	cpc	r25, r1
     4d4:	79 f0       	breq	.+30     	; 0x4f4 <main+0xe4>
     4d6:	8a 32       	cpi	r24, 0x2A	; 42
     4d8:	91 05       	cpc	r25, r1
     4da:	c9 f0       	breq	.+50     	; 0x50e <main+0xfe>
     4dc:	01 97       	sbiw	r24, 0x01	; 1
     4de:	e9 f4       	brne	.+58     	; 0x51a <main+0x10a>
			case 1: //For short strings
				printf("%s",msg_received.data);
     4e0:	1f 93       	push	r17
     4e2:	0f 93       	push	r16
     4e4:	7f 92       	push	r7
     4e6:	6f 92       	push	r6
     4e8:	40 d7       	rcall	.+3712   	; 0x136a <printf>
				break;
     4ea:	0f 90       	pop	r0
     4ec:	0f 90       	pop	r0
     4ee:	0f 90       	pop	r0
     4f0:	0f 90       	pop	r0
     4f2:	18 c0       	rjmp	.+48     	; 0x524 <main+0x114>
			case 13: //For sending integers
				printf("%d", *(int*)msg_received.data);
     4f4:	f8 01       	movw	r30, r16
     4f6:	81 81       	ldd	r24, Z+1	; 0x01
     4f8:	8f 93       	push	r24
     4fa:	80 81       	ld	r24, Z
     4fc:	8f 93       	push	r24
     4fe:	df 92       	push	r13
     500:	cf 92       	push	r12
     502:	33 d7       	rcall	.+3686   	; 0x136a <printf>
				break;
     504:	0f 90       	pop	r0
     506:	0f 90       	pop	r0
     508:	0f 90       	pop	r0
     50a:	0f 90       	pop	r0
     50c:	0b c0       	rjmp	.+22     	; 0x524 <main+0x114>
			case 42: //For sending positions
				position_received = *(Position*)msg_received.data;
     50e:	f8 01       	movw	r30, r16
     510:	82 80       	ldd	r8, Z+2	; 0x02
     512:	93 80       	ldd	r9, Z+3	; 0x03
     514:	a4 80       	ldd	r10, Z+4	; 0x04
     516:	b5 80       	ldd	r11, Z+5	; 0x05
				break;
     518:	05 c0       	rjmp	.+10     	; 0x524 <main+0x114>
			default:
				printf("ID unknown\r");
     51a:	ff 92       	push	r15
     51c:	ef 92       	push	r14
     51e:	25 d7       	rcall	.+3658   	; 0x136a <printf>
     520:	0f 90       	pop	r0
     522:	0f 90       	pop	r0
		}
		free(msg_received.data);
     524:	c8 01       	movw	r24, r16
     526:	48 d6       	rcall	.+3216   	; 0x11b8 <free>
		
		//motor_move_dc(position_received);
		score += check_if_scored();
     528:	56 df       	rcall	.-340    	; 0x3d6 <check_if_scored>
		
		//motor_move_servo((((float)position_received.y) * 1.2 / 200.0) + 1.5); //Maps -100,100 to 0.9,2.1
		//printf("x:%4d y:%4d z:%4d\r", position_received.x,position_received.y,position_received.z);
		//printf("SCORE = %d\r\n", score);
		
		if (position_received.z == 1)
     52a:	f1 e0       	ldi	r31, 0x01	; 1
     52c:	af 16       	cp	r10, r31
     52e:	b1 04       	cpc	r11, r1
     530:	09 f4       	brne	.+2      	; 0x534 <main+0x124>
		{
			solenoid_kick();
     532:	3c d2       	rcall	.+1144   	; 0x9ac <solenoid_kick>
		//printf("Volt from pid: %d\r\n", discrete_voltage);
		//motor_move_dc(discrete_voltage);
		//_delay_ms(50);
		
	
		if (gFlags.pidTimer == 1) {
     534:	80 91 74 02 	lds	r24, 0x0274
     538:	80 ff       	sbrs	r24, 0
     53a:	bf cf       	rjmp	.-130    	; 0x4ba <main+0xaa>
			//printf("ye\r\n");
			discrete_voltage = pid_Controller(position_received.y*40, motor_encoder_read(), &pid);
     53c:	58 d0       	rcall	.+176    	; 0x5ee <motor_encoder_read>
     53e:	ae 01       	movw	r20, r28
     540:	4f 5f       	subi	r20, 0xFF	; 255
     542:	5f 4f       	sbci	r21, 0xFF	; 255
     544:	bc 01       	movw	r22, r24
     546:	38 9c       	mul	r3, r8
     548:	c0 01       	movw	r24, r0
     54a:	39 9c       	mul	r3, r9
     54c:	90 0d       	add	r25, r0
     54e:	11 24       	eor	r1, r1
     550:	e1 d0       	rcall	.+450    	; 0x714 <pid_Controller>
			//printf("Discrete voltage: %d\r\n, discrete_voltage);
			//discrete_voltage = discrete_voltage;
			if (discrete_voltage > 255)
     552:	8f 3f       	cpi	r24, 0xFF	; 255
     554:	91 05       	cpc	r25, r1
     556:	69 f0       	breq	.+26     	; 0x572 <main+0x162>
     558:	64 f0       	brlt	.+24     	; 0x572 <main+0x162>
			{
				discrete_voltage = 255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
     55a:	1f 92       	push	r1
     55c:	2f 92       	push	r2
     55e:	5f 92       	push	r5
     560:	4f 92       	push	r4
     562:	03 d7       	rcall	.+3590   	; 0x136a <printf>
     564:	0f 90       	pop	r0
     566:	0f 90       	pop	r0
     568:	0f 90       	pop	r0
     56a:	0f 90       	pop	r0
			discrete_voltage = pid_Controller(position_received.y*40, motor_encoder_read(), &pid);
			//printf("Discrete voltage: %d\r\n, discrete_voltage);
			//discrete_voltage = discrete_voltage;
			if (discrete_voltage > 255)
			{
				discrete_voltage = 255;
     56c:	8f ef       	ldi	r24, 0xFF	; 255
     56e:	90 e0       	ldi	r25, 0x00	; 0
     570:	10 c0       	rjmp	.+32     	; 0x592 <main+0x182>
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			else if (discrete_voltage < -255)
     572:	81 30       	cpi	r24, 0x01	; 1
     574:	2f ef       	ldi	r18, 0xFF	; 255
     576:	92 07       	cpc	r25, r18
     578:	64 f4       	brge	.+24     	; 0x592 <main+0x182>
			{
				discrete_voltage = -255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
     57a:	2f 92       	push	r2
     57c:	81 e0       	ldi	r24, 0x01	; 1
     57e:	8f 93       	push	r24
     580:	5f 92       	push	r5
     582:	4f 92       	push	r4
     584:	f2 d6       	rcall	.+3556   	; 0x136a <printf>
     586:	0f 90       	pop	r0
     588:	0f 90       	pop	r0
     58a:	0f 90       	pop	r0
     58c:	0f 90       	pop	r0
				discrete_voltage = 255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			else if (discrete_voltage < -255)
			{
				discrete_voltage = -255;
     58e:	81 e0       	ldi	r24, 0x01	; 1
     590:	9f ef       	ldi	r25, 0xFF	; 255
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			//printf("Discrete voltage: %d\r\n", discrete_voltage);
			motor_move_dc(discrete_voltage);
     592:	4c d0       	rcall	.+152    	; 0x62c <motor_move_dc>
			//printf("Discrete voltage: %d\r\n", discrete_voltage);
			gFlags.pidTimer = 0;
     594:	80 91 74 02 	lds	r24, 0x0274
     598:	8e 7f       	andi	r24, 0xFE	; 254
     59a:	80 93 74 02 	sts	0x0274, r24
     59e:	8d cf       	rjmp	.-230    	; 0x4ba <main+0xaa>

000005a0 <motor_encoder_reset>:
	motor_encoder_reset();
	
}

void motor_encoder_reset() {
	PORTH &= ~(1 << PH6);
     5a0:	e2 e0       	ldi	r30, 0x02	; 2
     5a2:	f1 e0       	ldi	r31, 0x01	; 1
     5a4:	80 81       	ld	r24, Z
     5a6:	8f 7b       	andi	r24, 0xBF	; 191
     5a8:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5aa:	8a e6       	ldi	r24, 0x6A	; 106
     5ac:	8a 95       	dec	r24
     5ae:	f1 f7       	brne	.-4      	; 0x5ac <motor_encoder_reset+0xc>
     5b0:	00 c0       	rjmp	.+0      	; 0x5b2 <motor_encoder_reset+0x12>
	_delay_us(20);
	PORTH |= (1 << PH6);
     5b2:	80 81       	ld	r24, Z
     5b4:	80 64       	ori	r24, 0x40	; 64
     5b6:	80 83       	st	Z, r24
     5b8:	08 95       	ret

000005ba <motor_init>:

//Rename files to motor.c and motor.h?

void motor_init(){
	//MOTOR 
	DDRH |= (1 << PH1); //Set motor direction pin as output
     5ba:	e1 e0       	ldi	r30, 0x01	; 1
     5bc:	f1 e0       	ldi	r31, 0x01	; 1
     5be:	80 81       	ld	r24, Z
     5c0:	82 60       	ori	r24, 0x02	; 2
     5c2:	80 83       	st	Z, r24
	DDRH |= (1 << DDH4); //Set motor enable pin as output
     5c4:	80 81       	ld	r24, Z
     5c6:	80 61       	ori	r24, 0x10	; 16
     5c8:	80 83       	st	Z, r24
	PORTH |= (1 << PH4); //Set motor enable pin high
     5ca:	a2 e0       	ldi	r26, 0x02	; 2
     5cc:	b1 e0       	ldi	r27, 0x01	; 1
     5ce:	8c 91       	ld	r24, X
     5d0:	80 61       	ori	r24, 0x10	; 16
     5d2:	8c 93       	st	X, r24
	//PORTB |= ((1 << PH1) | (1 << PH4)); //This sets pull-up R for SCL and SDA. Is this really needed? Ask the studass?	
	
	//ENCODER
	DDRH |= (1 << PH5); //OE as output
     5d4:	80 81       	ld	r24, Z
     5d6:	80 62       	ori	r24, 0x20	; 32
     5d8:	80 83       	st	Z, r24
	DDRH |= (1 << PH3); //SEL as output
     5da:	80 81       	ld	r24, Z
     5dc:	88 60       	ori	r24, 0x08	; 8
     5de:	80 83       	st	Z, r24
	DDRH |= (1 << PH6); //RST as output
     5e0:	80 81       	ld	r24, Z
     5e2:	80 64       	ori	r24, 0x40	; 64
     5e4:	80 83       	st	Z, r24
	DDRK = 0b00000000; //Encoder vals as input 
     5e6:	10 92 07 01 	sts	0x0107, r1
	motor_encoder_reset();
     5ea:	da cf       	rjmp	.-76     	; 0x5a0 <motor_encoder_reset>
     5ec:	08 95       	ret

000005ee <motor_encoder_read>:
}



int motor_encoder_read(){
	PORTH &= ~(1 << PH5);
     5ee:	e2 e0       	ldi	r30, 0x02	; 2
     5f0:	f1 e0       	ldi	r31, 0x01	; 1
     5f2:	80 81       	ld	r24, Z
     5f4:	8f 7d       	andi	r24, 0xDF	; 223
     5f6:	80 83       	st	Z, r24
	PORTH &= ~(1 << PH3); //Set sel low to get MSB
     5f8:	80 81       	ld	r24, Z
     5fa:	87 7f       	andi	r24, 0xF7	; 247
     5fc:	80 83       	st	Z, r24
     5fe:	2a e6       	ldi	r18, 0x6A	; 106
     600:	2a 95       	dec	r18
     602:	f1 f7       	brne	.-4      	; 0x600 <motor_encoder_read+0x12>
     604:	00 c0       	rjmp	.+0      	; 0x606 <motor_encoder_read+0x18>
	_delay_us(20); //mby?
	int encoder_val = (PINK << 8); //MSB
     606:	80 91 06 01 	lds	r24, 0x0106
     60a:	90 e0       	ldi	r25, 0x00	; 0
     60c:	98 2f       	mov	r25, r24
     60e:	88 27       	eor	r24, r24
	PORTH |= (1 << PH3); //Set sel high to get LSB
     610:	20 81       	ld	r18, Z
     612:	28 60       	ori	r18, 0x08	; 8
     614:	20 83       	st	Z, r18
     616:	2a e6       	ldi	r18, 0x6A	; 106
     618:	2a 95       	dec	r18
     61a:	f1 f7       	brne	.-4      	; 0x618 <motor_encoder_read+0x2a>
     61c:	00 c0       	rjmp	.+0      	; 0x61e <motor_encoder_read+0x30>
	_delay_us(20); //mby?
	encoder_val |= PINK;  
     61e:	20 91 06 01 	lds	r18, 0x0106
	//MBY TOGGLE RESET?
	
	PORTH |= (1 << PH5);
     622:	30 81       	ld	r19, Z
     624:	30 62       	ori	r19, 0x20	; 32
     626:	30 83       	st	Z, r19
	return encoder_val;
}
     628:	82 2b       	or	r24, r18
     62a:	08 95       	ret

0000062c <motor_move_dc>:

void motor_move_dc(int discrete_voltage){
     62c:	cf 93       	push	r28
     62e:	df 93       	push	r29
     630:	00 d0       	rcall	.+0      	; 0x632 <motor_move_dc+0x6>
     632:	cd b7       	in	r28, 0x3d	; 61
     634:	de b7       	in	r29, 0x3e	; 62
	
	if (discrete_voltage >= 0){
     636:	99 23       	and	r25, r25
     638:	34 f0       	brlt	.+12     	; 0x646 <motor_move_dc+0x1a>
		PORTH |= (1 << PH1); //Set direction
     63a:	e2 e0       	ldi	r30, 0x02	; 2
     63c:	f1 e0       	ldi	r31, 0x01	; 1
     63e:	20 81       	ld	r18, Z
     640:	22 60       	ori	r18, 0x02	; 2
     642:	20 83       	st	Z, r18
     644:	08 c0       	rjmp	.+16     	; 0x656 <motor_move_dc+0x2a>
	}
	else if (discrete_voltage < 0){
		PORTH &= ~(1 << PH1); //Set other direction
     646:	e2 e0       	ldi	r30, 0x02	; 2
     648:	f1 e0       	ldi	r31, 0x01	; 1
     64a:	20 81       	ld	r18, Z
     64c:	2d 7f       	andi	r18, 0xFD	; 253
     64e:	20 83       	st	Z, r18
		discrete_voltage = -discrete_voltage;
     650:	91 95       	neg	r25
     652:	81 95       	neg	r24
     654:	91 09       	sbc	r25, r1
	}
	
	int dac_address = 0b0101000;
	char length = 3;
	char msg[3];
	msg[0] = ((dac_address << 1) | 0); //0 = write, 1 = read
     656:	90 e5       	ldi	r25, 0x50	; 80
     658:	99 83       	std	Y+1, r25	; 0x01
	msg[1] = 0b00000000; //Command byte: R2, R1, R0, Rst, PD, A2, A1, A0
     65a:	1a 82       	std	Y+2, r1	; 0x02
	msg[2] = discrete_voltage; //Value of 0-255, maps to 0V-5V
     65c:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, length);
     65e:	63 e0       	ldi	r22, 0x03	; 3
     660:	70 e0       	ldi	r23, 0x00	; 0
     662:	ce 01       	movw	r24, r28
     664:	01 96       	adiw	r24, 0x01	; 1
     666:	c6 d1       	rcall	.+908    	; 0x9f4 <TWI_Start_Transceiver_With_Data>
	
	//Just for fun, no ifs:
	//PORTH |= ((pos.y > 0) << PH1); //Set direction
	//int voltage = (abs(pos.y) > 10) * abs(pos.y); //Set voltage to magnitude of pos.y, or 0
}
     668:	0f 90       	pop	r0
     66a:	0f 90       	pop	r0
     66c:	0f 90       	pop	r0
     66e:	df 91       	pop	r29
     670:	cf 91       	pop	r28
     672:	08 95       	ret

00000674 <pid_Init>:
 *  \param i_factor  Integral term.
 *  \param d_factor  Derivate term.
 *  \param pid  Struct with PID status.
 */
void pid_Init(double p_factor, double i_factor, double d_factor, struct PID_DATA *pid)
{
     674:	8f 92       	push	r8
     676:	9f 92       	push	r9
     678:	af 92       	push	r10
     67a:	bf 92       	push	r11
     67c:	cf 92       	push	r12
     67e:	df 92       	push	r13
     680:	ef 92       	push	r14
     682:	ff 92       	push	r15
     684:	0f 93       	push	r16
     686:	1f 93       	push	r17
     688:	cf 93       	push	r28
     68a:	df 93       	push	r29
     68c:	49 01       	movw	r8, r18
     68e:	5a 01       	movw	r10, r20
     690:	e6 01       	movw	r28, r12
	// Start values for PID controller
	pid->sumError         = 0;
     692:	1a 82       	std	Y+2, r1	; 0x02
     694:	1b 82       	std	Y+3, r1	; 0x03
     696:	1c 82       	std	Y+4, r1	; 0x04
     698:	1d 82       	std	Y+5, r1	; 0x05
	pid->lastProcessValue = 0;
     69a:	19 82       	std	Y+1, r1	; 0x01
     69c:	18 82       	st	Y, r1
	// Tuning constants for PID loop
	pid->P_Factor = p_factor;
     69e:	6e 83       	std	Y+6, r22	; 0x06
     6a0:	7f 83       	std	Y+7, r23	; 0x07
     6a2:	88 87       	std	Y+8, r24	; 0x08
     6a4:	99 87       	std	Y+9, r25	; 0x09
	pid->I_Factor = i_factor;
     6a6:	2a 87       	std	Y+10, r18	; 0x0a
     6a8:	3b 87       	std	Y+11, r19	; 0x0b
     6aa:	4c 87       	std	Y+12, r20	; 0x0c
     6ac:	5d 87       	std	Y+13, r21	; 0x0d
	pid->D_Factor = d_factor;
     6ae:	ee 86       	std	Y+14, r14	; 0x0e
     6b0:	ff 86       	std	Y+15, r15	; 0x0f
     6b2:	08 8b       	std	Y+16, r16	; 0x10
     6b4:	19 8b       	std	Y+17, r17	; 0x11
	// Limits to avoid overflow
	pid->maxError    = MAX_INT / (pid->P_Factor + 1);
     6b6:	20 e0       	ldi	r18, 0x00	; 0
     6b8:	30 e0       	ldi	r19, 0x00	; 0
     6ba:	40 e8       	ldi	r20, 0x80	; 128
     6bc:	5f e3       	ldi	r21, 0x3F	; 63
     6be:	86 d2       	rcall	.+1292   	; 0xbcc <__addsf3>
     6c0:	9b 01       	movw	r18, r22
     6c2:	ac 01       	movw	r20, r24
     6c4:	60 e0       	ldi	r22, 0x00	; 0
     6c6:	7e ef       	ldi	r23, 0xFE	; 254
     6c8:	8f ef       	ldi	r24, 0xFF	; 255
     6ca:	96 e4       	ldi	r25, 0x46	; 70
     6cc:	e7 d2       	rcall	.+1486   	; 0xc9c <__divsf3>
     6ce:	4e d3       	rcall	.+1692   	; 0xd6c <__fixsfsi>
     6d0:	7b 8b       	std	Y+19, r23	; 0x13
     6d2:	6a 8b       	std	Y+18, r22	; 0x12
	pid->maxSumError = MAX_I_TERM / (pid->I_Factor + 1);
     6d4:	20 e0       	ldi	r18, 0x00	; 0
     6d6:	30 e0       	ldi	r19, 0x00	; 0
     6d8:	40 e8       	ldi	r20, 0x80	; 128
     6da:	5f e3       	ldi	r21, 0x3F	; 63
     6dc:	c5 01       	movw	r24, r10
     6de:	b4 01       	movw	r22, r8
     6e0:	75 d2       	rcall	.+1258   	; 0xbcc <__addsf3>
     6e2:	9b 01       	movw	r18, r22
     6e4:	ac 01       	movw	r20, r24
     6e6:	60 e0       	ldi	r22, 0x00	; 0
     6e8:	70 e0       	ldi	r23, 0x00	; 0
     6ea:	80 e8       	ldi	r24, 0x80	; 128
     6ec:	9e e4       	ldi	r25, 0x4E	; 78
     6ee:	d6 d2       	rcall	.+1452   	; 0xc9c <__divsf3>
     6f0:	3d d3       	rcall	.+1658   	; 0xd6c <__fixsfsi>
     6f2:	6c 8b       	std	Y+20, r22	; 0x14
     6f4:	7d 8b       	std	Y+21, r23	; 0x15
     6f6:	8e 8b       	std	Y+22, r24	; 0x16
     6f8:	9f 8b       	std	Y+23, r25	; 0x17
}
     6fa:	df 91       	pop	r29
     6fc:	cf 91       	pop	r28
     6fe:	1f 91       	pop	r17
     700:	0f 91       	pop	r16
     702:	ff 90       	pop	r15
     704:	ef 90       	pop	r14
     706:	df 90       	pop	r13
     708:	cf 90       	pop	r12
     70a:	bf 90       	pop	r11
     70c:	af 90       	pop	r10
     70e:	9f 90       	pop	r9
     710:	8f 90       	pop	r8
     712:	08 95       	ret

00000714 <pid_Controller>:
 *  \param setPoint  Desired value.
 *  \param processValue  Measured value.
 *  \param pid_st  PID status struct.
 */
int16_t pid_Controller(int16_t setPoint, int16_t processValue, struct PID_DATA *pid_st)
{
     714:	4f 92       	push	r4
     716:	5f 92       	push	r5
     718:	6f 92       	push	r6
     71a:	7f 92       	push	r7
     71c:	8f 92       	push	r8
     71e:	9f 92       	push	r9
     720:	af 92       	push	r10
     722:	bf 92       	push	r11
     724:	cf 92       	push	r12
     726:	df 92       	push	r13
     728:	ef 92       	push	r14
     72a:	ff 92       	push	r15
     72c:	0f 93       	push	r16
     72e:	1f 93       	push	r17
     730:	cf 93       	push	r28
     732:	df 93       	push	r29
     734:	8b 01       	movw	r16, r22
     736:	ea 01       	movw	r28, r20
	int16_t errors;
	int32_t ret, temp;
	double i_term, p_term, d_term;
	errors = setPoint - processValue;
     738:	6c 01       	movw	r12, r24
     73a:	c6 1a       	sub	r12, r22
     73c:	d7 0a       	sbc	r13, r23

	// Calculate Pterm and limit error overflow
	if (errors > pid_st->maxError) {
     73e:	8a 89       	ldd	r24, Y+18	; 0x12
     740:	9b 89       	ldd	r25, Y+19	; 0x13
     742:	8c 15       	cp	r24, r12
     744:	9d 05       	cpc	r25, r13
     746:	a4 f0       	brlt	.+40     	; 0x770 <pid_Controller+0x5c>
		p_term = MAX_INT;
	} else if (errors < -pid_st->maxError) {
     748:	91 95       	neg	r25
     74a:	81 95       	neg	r24
     74c:	91 09       	sbc	r25, r1
     74e:	c8 16       	cp	r12, r24
     750:	d9 06       	cpc	r13, r25
     752:	c4 f0       	brlt	.+48     	; 0x784 <pid_Controller+0x70>
		p_term = -MAX_INT;
	} else {
		p_term = pid_st->P_Factor * (double)errors;
     754:	b6 01       	movw	r22, r12
     756:	88 27       	eor	r24, r24
     758:	77 fd       	sbrc	r23, 7
     75a:	80 95       	com	r24
     75c:	98 2f       	mov	r25, r24
     75e:	39 d3       	rcall	.+1650   	; 0xdd2 <__floatsisf>
     760:	2e 81       	ldd	r18, Y+6	; 0x06
     762:	3f 81       	ldd	r19, Y+7	; 0x07
     764:	48 85       	ldd	r20, Y+8	; 0x08
     766:	59 85       	ldd	r21, Y+9	; 0x09
     768:	e8 d3       	rcall	.+2000   	; 0xf3a <__mulsf3>
     76a:	4b 01       	movw	r8, r22
     76c:	5c 01       	movw	r10, r24
     76e:	13 c0       	rjmp	.+38     	; 0x796 <pid_Controller+0x82>
	double i_term, p_term, d_term;
	errors = setPoint - processValue;

	// Calculate Pterm and limit error overflow
	if (errors > pid_st->maxError) {
		p_term = MAX_INT;
     770:	0f 2e       	mov	r0, r31
     772:	81 2c       	mov	r8, r1
     774:	fe ef       	ldi	r31, 0xFE	; 254
     776:	9f 2e       	mov	r9, r31
     778:	aa 24       	eor	r10, r10
     77a:	aa 94       	dec	r10
     77c:	f6 e4       	ldi	r31, 0x46	; 70
     77e:	bf 2e       	mov	r11, r31
     780:	f0 2d       	mov	r31, r0
     782:	09 c0       	rjmp	.+18     	; 0x796 <pid_Controller+0x82>
	} else if (errors < -pid_st->maxError) {
		p_term = -MAX_INT;
     784:	0f 2e       	mov	r0, r31
     786:	81 2c       	mov	r8, r1
     788:	fe ef       	ldi	r31, 0xFE	; 254
     78a:	9f 2e       	mov	r9, r31
     78c:	aa 24       	eor	r10, r10
     78e:	aa 94       	dec	r10
     790:	f6 ec       	ldi	r31, 0xC6	; 198
     792:	bf 2e       	mov	r11, r31
     794:	f0 2d       	mov	r31, r0
	} else {
		p_term = pid_st->P_Factor * (double)errors;
	}

	// Calculate Iterm and limit integral runaway
	temp = pid_st->sumError + errors;
     796:	ee 24       	eor	r14, r14
     798:	d7 fc       	sbrc	r13, 7
     79a:	e0 94       	com	r14
     79c:	fe 2c       	mov	r15, r14
     79e:	8a 81       	ldd	r24, Y+2	; 0x02
     7a0:	9b 81       	ldd	r25, Y+3	; 0x03
     7a2:	ac 81       	ldd	r26, Y+4	; 0x04
     7a4:	bd 81       	ldd	r27, Y+5	; 0x05
     7a6:	bc 01       	movw	r22, r24
     7a8:	cd 01       	movw	r24, r26
     7aa:	6c 0d       	add	r22, r12
     7ac:	7d 1d       	adc	r23, r13
     7ae:	8e 1d       	adc	r24, r14
     7b0:	9f 1d       	adc	r25, r15
	if (temp > pid_st->maxSumError) {
     7b2:	cc 88       	ldd	r12, Y+20	; 0x14
     7b4:	dd 88       	ldd	r13, Y+21	; 0x15
     7b6:	ee 88       	ldd	r14, Y+22	; 0x16
     7b8:	ff 88       	ldd	r15, Y+23	; 0x17
     7ba:	c6 16       	cp	r12, r22
     7bc:	d7 06       	cpc	r13, r23
     7be:	e8 06       	cpc	r14, r24
     7c0:	f9 06       	cpc	r15, r25
     7c2:	74 f4       	brge	.+28     	; 0x7e0 <pid_Controller+0xcc>
		i_term           = MAX_I_TERM;
		pid_st->sumError = pid_st->maxSumError;
     7c4:	ca 82       	std	Y+2, r12	; 0x02
     7c6:	db 82       	std	Y+3, r13	; 0x03
     7c8:	ec 82       	std	Y+4, r14	; 0x04
     7ca:	fd 82       	std	Y+5, r15	; 0x05
	}

	// Calculate Iterm and limit integral runaway
	temp = pid_st->sumError + errors;
	if (temp > pid_st->maxSumError) {
		i_term           = MAX_I_TERM;
     7cc:	71 2c       	mov	r7, r1
     7ce:	61 2c       	mov	r6, r1
     7d0:	68 94       	set
     7d2:	55 24       	eor	r5, r5
     7d4:	57 f8       	bld	r5, 7
     7d6:	0f 2e       	mov	r0, r31
     7d8:	fe e4       	ldi	r31, 0x4E	; 78
     7da:	4f 2e       	mov	r4, r31
     7dc:	f0 2d       	mov	r31, r0
     7de:	29 c0       	rjmp	.+82     	; 0x832 <pid_Controller+0x11e>
		pid_st->sumError = pid_st->maxSumError;
	} else if (temp < -pid_st->maxSumError) {
     7e0:	f0 94       	com	r15
     7e2:	e0 94       	com	r14
     7e4:	d0 94       	com	r13
     7e6:	c0 94       	com	r12
     7e8:	c1 1c       	adc	r12, r1
     7ea:	d1 1c       	adc	r13, r1
     7ec:	e1 1c       	adc	r14, r1
     7ee:	f1 1c       	adc	r15, r1
     7f0:	6c 15       	cp	r22, r12
     7f2:	7d 05       	cpc	r23, r13
     7f4:	8e 05       	cpc	r24, r14
     7f6:	9f 05       	cpc	r25, r15
     7f8:	74 f4       	brge	.+28     	; 0x816 <pid_Controller+0x102>
		i_term           = -MAX_I_TERM;
		pid_st->sumError = -pid_st->maxSumError;
     7fa:	ca 82       	std	Y+2, r12	; 0x02
     7fc:	db 82       	std	Y+3, r13	; 0x03
     7fe:	ec 82       	std	Y+4, r14	; 0x04
     800:	fd 82       	std	Y+5, r15	; 0x05
	temp = pid_st->sumError + errors;
	if (temp > pid_st->maxSumError) {
		i_term           = MAX_I_TERM;
		pid_st->sumError = pid_st->maxSumError;
	} else if (temp < -pid_st->maxSumError) {
		i_term           = -MAX_I_TERM;
     802:	71 2c       	mov	r7, r1
     804:	61 2c       	mov	r6, r1
     806:	68 94       	set
     808:	55 24       	eor	r5, r5
     80a:	57 f8       	bld	r5, 7
     80c:	0f 2e       	mov	r0, r31
     80e:	fe ec       	ldi	r31, 0xCE	; 206
     810:	4f 2e       	mov	r4, r31
     812:	f0 2d       	mov	r31, r0
     814:	0e c0       	rjmp	.+28     	; 0x832 <pid_Controller+0x11e>
		pid_st->sumError = -pid_st->maxSumError;
	} else {
		pid_st->sumError = temp;
     816:	6a 83       	std	Y+2, r22	; 0x02
     818:	7b 83       	std	Y+3, r23	; 0x03
     81a:	8c 83       	std	Y+4, r24	; 0x04
     81c:	9d 83       	std	Y+5, r25	; 0x05
		i_term           = pid_st->I_Factor *(double) pid_st->sumError;
     81e:	d9 d2       	rcall	.+1458   	; 0xdd2 <__floatsisf>
     820:	2a 85       	ldd	r18, Y+10	; 0x0a
     822:	3b 85       	ldd	r19, Y+11	; 0x0b
     824:	4c 85       	ldd	r20, Y+12	; 0x0c
     826:	5d 85       	ldd	r21, Y+13	; 0x0d
     828:	88 d3       	rcall	.+1808   	; 0xf3a <__mulsf3>
     82a:	76 2e       	mov	r7, r22
     82c:	67 2e       	mov	r6, r23
     82e:	58 2e       	mov	r5, r24
     830:	49 2e       	mov	r4, r25
	}

	// Calculate Dterm
	d_term = pid_st->D_Factor * (double)(pid_st->lastProcessValue - processValue);
     832:	68 81       	ld	r22, Y
     834:	79 81       	ldd	r23, Y+1	; 0x01
     836:	60 1b       	sub	r22, r16
     838:	71 0b       	sbc	r23, r17
     83a:	88 27       	eor	r24, r24
     83c:	77 fd       	sbrc	r23, 7
     83e:	80 95       	com	r24
     840:	98 2f       	mov	r25, r24
     842:	c7 d2       	rcall	.+1422   	; 0xdd2 <__floatsisf>
     844:	2e 85       	ldd	r18, Y+14	; 0x0e
     846:	3f 85       	ldd	r19, Y+15	; 0x0f
     848:	48 89       	ldd	r20, Y+16	; 0x10
     84a:	59 89       	ldd	r21, Y+17	; 0x11
     84c:	76 d3       	rcall	.+1772   	; 0xf3a <__mulsf3>
     84e:	6b 01       	movw	r12, r22
     850:	7c 01       	movw	r14, r24

	pid_st->lastProcessValue = processValue;
     852:	19 83       	std	Y+1, r17	; 0x01
     854:	08 83       	st	Y, r16

	ret = (p_term + i_term + d_term);// * SCALING_FACTOR;
     856:	27 2d       	mov	r18, r7
     858:	36 2d       	mov	r19, r6
     85a:	45 2d       	mov	r20, r5
     85c:	54 2d       	mov	r21, r4
     85e:	c5 01       	movw	r24, r10
     860:	b4 01       	movw	r22, r8
     862:	b4 d1       	rcall	.+872    	; 0xbcc <__addsf3>
     864:	a7 01       	movw	r20, r14
     866:	96 01       	movw	r18, r12
     868:	b1 d1       	rcall	.+866    	; 0xbcc <__addsf3>
     86a:	80 d2       	rcall	.+1280   	; 0xd6c <__fixsfsi>
     86c:	c6 2e       	mov	r12, r22
     86e:	d7 2e       	mov	r13, r23
     870:	e8 2e       	mov	r14, r24
     872:	f9 2e       	mov	r15, r25
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	c8 16       	cp	r12, r24
     878:	80 e8       	ldi	r24, 0x80	; 128
     87a:	d8 06       	cpc	r13, r24
     87c:	8f ef       	ldi	r24, 0xFF	; 255
     87e:	e8 06       	cpc	r14, r24
     880:	f8 06       	cpc	r15, r24
     882:	44 f4       	brge	.+16     	; 0x894 <pid_Controller+0x180>
     884:	cc 24       	eor	r12, r12
     886:	c3 94       	inc	r12
     888:	68 94       	set
     88a:	dd 24       	eor	r13, r13
     88c:	d7 f8       	bld	r13, 7
     88e:	ee 24       	eor	r14, r14
     890:	ea 94       	dec	r14
     892:	fe 2c       	mov	r15, r14
	if (ret > MAX_INT) {
		ret = MAX_INT;
	} else if (ret < -MAX_INT) {
		ret = -MAX_INT;
	}
	printf("I term: %d\r\n",i_term);
     894:	4f 92       	push	r4
     896:	5f 92       	push	r5
     898:	6f 92       	push	r6
     89a:	7f 92       	push	r7
     89c:	85 e6       	ldi	r24, 0x65	; 101
     89e:	92 e0       	ldi	r25, 0x02	; 2
     8a0:	9f 93       	push	r25
     8a2:	8f 93       	push	r24
     8a4:	62 d5       	rcall	.+2756   	; 0x136a <printf>
     8a6:	0f 90       	pop	r0
     8a8:	0f 90       	pop	r0
     8aa:	0f 90       	pop	r0
     8ac:	0f 90       	pop	r0
     8ae:	0f 90       	pop	r0
     8b0:	0f 90       	pop	r0
     8b2:	c1 14       	cp	r12, r1
     8b4:	80 e8       	ldi	r24, 0x80	; 128
     8b6:	d8 06       	cpc	r13, r24
     8b8:	e1 04       	cpc	r14, r1
     8ba:	f1 04       	cpc	r15, r1
     8bc:	44 f0       	brlt	.+16     	; 0x8ce <pid_Controller+0x1ba>
     8be:	0f 2e       	mov	r0, r31
     8c0:	cc 24       	eor	r12, r12
     8c2:	ca 94       	dec	r12
     8c4:	ff e7       	ldi	r31, 0x7F	; 127
     8c6:	df 2e       	mov	r13, r31
     8c8:	e1 2c       	mov	r14, r1
     8ca:	f1 2c       	mov	r15, r1
     8cc:	f0 2d       	mov	r31, r0
	return -((int16_t)ret);
     8ce:	88 27       	eor	r24, r24
     8d0:	99 27       	eor	r25, r25
     8d2:	8c 19       	sub	r24, r12
     8d4:	9d 09       	sbc	r25, r13
}
     8d6:	df 91       	pop	r29
     8d8:	cf 91       	pop	r28
     8da:	1f 91       	pop	r17
     8dc:	0f 91       	pop	r16
     8de:	ff 90       	pop	r15
     8e0:	ef 90       	pop	r14
     8e2:	df 90       	pop	r13
     8e4:	cf 90       	pop	r12
     8e6:	bf 90       	pop	r11
     8e8:	af 90       	pop	r10
     8ea:	9f 90       	pop	r9
     8ec:	8f 90       	pop	r8
     8ee:	7f 90       	pop	r7
     8f0:	6f 90       	pop	r6
     8f2:	5f 90       	pop	r5
     8f4:	4f 90       	pop	r4
     8f6:	08 95       	ret

000008f8 <pwm_set_duty_cycle>:
	pwm_top = ((uint32_t)F_CPU/(uint16_t)(f * prescaler) - 1);
	ICR1 = pwm_top; //This defines the pwm period length
	pwm_set_duty_cycle(1.5); //Center the servo
}

void pwm_set_duty_cycle(float ms){
     8f8:	8f 92       	push	r8
     8fa:	9f 92       	push	r9
     8fc:	af 92       	push	r10
     8fe:	bf 92       	push	r11
     900:	cf 92       	push	r12
     902:	df 92       	push	r13
     904:	ef 92       	push	r14
     906:	ff 92       	push	r15
     908:	6b 01       	movw	r12, r22
     90a:	7c 01       	movw	r14, r24
	if(ms <= 20 && ms >= 0){
     90c:	20 e0       	ldi	r18, 0x00	; 0
     90e:	30 e0       	ldi	r19, 0x00	; 0
     910:	40 ea       	ldi	r20, 0xA0	; 160
     912:	51 e4       	ldi	r21, 0x41	; 65
     914:	bf d1       	rcall	.+894    	; 0xc94 <__cmpsf2>
     916:	18 16       	cp	r1, r24
     918:	14 f1       	brlt	.+68     	; 0x95e <pwm_set_duty_cycle+0x66>
     91a:	20 e0       	ldi	r18, 0x00	; 0
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	a9 01       	movw	r20, r18
     920:	c7 01       	movw	r24, r14
     922:	b6 01       	movw	r22, r12
     924:	06 d3       	rcall	.+1548   	; 0xf32 <__gesf2>
     926:	88 23       	and	r24, r24
     928:	d4 f0       	brlt	.+52     	; 0x95e <pwm_set_duty_cycle+0x66>
		float duty_cycle = ms/20.0;
		OCR1A = (pwm_top*duty_cycle);
     92a:	60 91 75 02 	lds	r22, 0x0275
     92e:	70 91 76 02 	lds	r23, 0x0276
     932:	80 e0       	ldi	r24, 0x00	; 0
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	4b d2       	rcall	.+1174   	; 0xdce <__floatunsisf>
     938:	4b 01       	movw	r8, r22
     93a:	5c 01       	movw	r10, r24
	pwm_set_duty_cycle(1.5); //Center the servo
}

void pwm_set_duty_cycle(float ms){
	if(ms <= 20 && ms >= 0){
		float duty_cycle = ms/20.0;
     93c:	20 e0       	ldi	r18, 0x00	; 0
     93e:	30 e0       	ldi	r19, 0x00	; 0
     940:	40 ea       	ldi	r20, 0xA0	; 160
     942:	51 e4       	ldi	r21, 0x41	; 65
     944:	c7 01       	movw	r24, r14
     946:	b6 01       	movw	r22, r12
     948:	a9 d1       	rcall	.+850    	; 0xc9c <__divsf3>
     94a:	9b 01       	movw	r18, r22
     94c:	ac 01       	movw	r20, r24
		OCR1A = (pwm_top*duty_cycle);
     94e:	c5 01       	movw	r24, r10
     950:	b4 01       	movw	r22, r8
     952:	f3 d2       	rcall	.+1510   	; 0xf3a <__mulsf3>
     954:	10 d2       	rcall	.+1056   	; 0xd76 <__fixunssfsi>
     956:	70 93 89 00 	sts	0x0089, r23
     95a:	60 93 88 00 	sts	0x0088, r22
	}
     95e:	ff 90       	pop	r15
     960:	ef 90       	pop	r14
     962:	df 90       	pop	r13
     964:	cf 90       	pop	r12
     966:	bf 90       	pop	r11
     968:	af 90       	pop	r10
     96a:	9f 90       	pop	r9
     96c:	8f 90       	pop	r8
     96e:	08 95       	ret

00000970 <pwm_init>:
#include "pwm.h"

uint16_t pwm_top = 0;

void pwm_init(){
	DDRB |= (1 << DDB5); //Set direction for PWM pin to output //PB5 = pin 11 on the Arduino shield
     970:	25 9a       	sbi	0x04, 5	; 4
	TCCR1A |= (1 << WGM11) | (1 << COM2A1); //Sets mode to fast pwm and prescaler clock 8 //Initial values all 0
     972:	e0 e8       	ldi	r30, 0x80	; 128
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	80 81       	ld	r24, Z
     978:	82 68       	ori	r24, 0x82	; 130
     97a:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM13) | (1 << WGM12) |  (1 << CS11);
     97c:	e1 e8       	ldi	r30, 0x81	; 129
     97e:	f0 e0       	ldi	r31, 0x00	; 0
     980:	80 81       	ld	r24, Z
     982:	8a 61       	ori	r24, 0x1A	; 26
     984:	80 83       	st	Z, r24
	
	uint16_t f = 50; //Period 20ms --> f = 1/20ms
	uint16_t prescaler = 8;
	pwm_top = ((uint32_t)F_CPU/(uint16_t)(f * prescaler) - 1);
     986:	8f e3       	ldi	r24, 0x3F	; 63
     988:	9c e9       	ldi	r25, 0x9C	; 156
     98a:	90 93 76 02 	sts	0x0276, r25
     98e:	80 93 75 02 	sts	0x0275, r24
	ICR1 = pwm_top; //This defines the pwm period length
     992:	90 93 87 00 	sts	0x0087, r25
     996:	80 93 86 00 	sts	0x0086, r24
	pwm_set_duty_cycle(1.5); //Center the servo
     99a:	60 e0       	ldi	r22, 0x00	; 0
     99c:	70 e0       	ldi	r23, 0x00	; 0
     99e:	80 ec       	ldi	r24, 0xC0	; 192
     9a0:	9f e3       	ldi	r25, 0x3F	; 63
     9a2:	aa cf       	rjmp	.-172    	; 0x8f8 <pwm_set_duty_cycle>
     9a4:	08 95       	ret

000009a6 <solenoid_init>:
#include <avr/io.h>
#include <util/delay.h>


void solenoid_init(){
	DDRE |= (1 << PE4); 
     9a6:	6c 9a       	sbi	0x0d, 4	; 13
	PORTE |= (1 << PE4);
     9a8:	74 9a       	sbi	0x0e, 4	; 14
     9aa:	08 95       	ret

000009ac <solenoid_kick>:
}


//Turn solenoid on/off very quickly
void solenoid_kick(){
	PORTE &= ~(1 << PE4);
     9ac:	74 98       	cbi	0x0e, 4	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9ae:	2f ef       	ldi	r18, 0xFF	; 255
     9b0:	89 e6       	ldi	r24, 0x69	; 105
     9b2:	98 e1       	ldi	r25, 0x18	; 24
     9b4:	21 50       	subi	r18, 0x01	; 1
     9b6:	80 40       	sbci	r24, 0x00	; 0
     9b8:	90 40       	sbci	r25, 0x00	; 0
     9ba:	e1 f7       	brne	.-8      	; 0x9b4 <solenoid_kick+0x8>
     9bc:	00 c0       	rjmp	.+0      	; 0x9be <solenoid_kick+0x12>
     9be:	00 00       	nop
	_delay_ms(500); //delay is needed. Min 10ms
	PORTE |= (1 << PE4);
     9c0:	74 9a       	sbi	0x0e, 4	; 14
     9c2:	08 95       	ret

000009c4 <spi_master_init>:

void spi_master_init()
{	
	/* Set MOSI, SS and SCK output, all others input */
	//Without setting PB0 as an output printf doesn|t work!?!?!?!?
	DDRB |= (1<<PB1)|(1 << PB2)|(1 << PB7)|(1 << PB0); 	
     9c4:	84 b1       	in	r24, 0x04	; 4
     9c6:	87 68       	ori	r24, 0x87	; 135
     9c8:	84 b9       	out	0x04, r24	; 4
	//DO NOT TINK IS NECCSCAS RYTSR:
	DDRB &= ~(1 << PB3);
     9ca:	23 98       	cbi	0x04, 3	; 4

	/* Enable SPI, Master, set clock rate fck/16*/
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);	
     9cc:	81 e5       	ldi	r24, 0x51	; 81
     9ce:	8c bd       	out	0x2c, r24	; 44
	set_bit(PORTB,PB7);
     9d0:	2f 9a       	sbi	0x05, 7	; 5
     9d2:	08 95       	ret

000009d4 <spi_master_transmit>:


char spi_master_transmit(char cData)
{
	/* Start transmission */
	SPDR = cData;	
     9d4:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));	
     9d6:	0d b4       	in	r0, 0x2d	; 45
     9d8:	07 fe       	sbrs	r0, 7
     9da:	fd cf       	rjmp	.-6      	; 0x9d6 <spi_master_transmit+0x2>
	return SPDR;
     9dc:	8e b5       	in	r24, 0x2e	; 46
}
     9de:	08 95       	ret

000009e0 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     9e0:	8c e0       	ldi	r24, 0x0C	; 12
     9e2:	80 93 b8 00 	sts	0x00B8, r24
     9e6:	8f ef       	ldi	r24, 0xFF	; 255
     9e8:	80 93 bb 00 	sts	0x00BB, r24
     9ec:	84 e0       	ldi	r24, 0x04	; 4
     9ee:	80 93 bc 00 	sts	0x00BC, r24
     9f2:	08 95       	ret

000009f4 <TWI_Start_Transceiver_With_Data>:
     9f4:	ec eb       	ldi	r30, 0xBC	; 188
     9f6:	f0 e0       	ldi	r31, 0x00	; 0
     9f8:	20 81       	ld	r18, Z
     9fa:	20 fd       	sbrc	r18, 0
     9fc:	fd cf       	rjmp	.-6      	; 0x9f8 <TWI_Start_Transceiver_With_Data+0x4>
     9fe:	60 93 79 02 	sts	0x0279, r22
     a02:	fc 01       	movw	r30, r24
     a04:	20 81       	ld	r18, Z
     a06:	20 93 7a 02 	sts	0x027A, r18
     a0a:	20 fd       	sbrc	r18, 0
     a0c:	0c c0       	rjmp	.+24     	; 0xa26 <TWI_Start_Transceiver_With_Data+0x32>
     a0e:	62 30       	cpi	r22, 0x02	; 2
     a10:	50 f0       	brcs	.+20     	; 0xa26 <TWI_Start_Transceiver_With_Data+0x32>
     a12:	dc 01       	movw	r26, r24
     a14:	11 96       	adiw	r26, 0x01	; 1
     a16:	eb e7       	ldi	r30, 0x7B	; 123
     a18:	f2 e0       	ldi	r31, 0x02	; 2
     a1a:	81 e0       	ldi	r24, 0x01	; 1
     a1c:	9d 91       	ld	r25, X+
     a1e:	91 93       	st	Z+, r25
     a20:	8f 5f       	subi	r24, 0xFF	; 255
     a22:	86 13       	cpse	r24, r22
     a24:	fb cf       	rjmp	.-10     	; 0xa1c <TWI_Start_Transceiver_With_Data+0x28>
     a26:	10 92 78 02 	sts	0x0278, r1
     a2a:	88 ef       	ldi	r24, 0xF8	; 248
     a2c:	80 93 08 02 	sts	0x0208, r24
     a30:	85 ea       	ldi	r24, 0xA5	; 165
     a32:	80 93 bc 00 	sts	0x00BC, r24
     a36:	08 95       	ret

00000a38 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     a38:	1f 92       	push	r1
     a3a:	0f 92       	push	r0
     a3c:	0f b6       	in	r0, 0x3f	; 63
     a3e:	0f 92       	push	r0
     a40:	11 24       	eor	r1, r1
     a42:	0b b6       	in	r0, 0x3b	; 59
     a44:	0f 92       	push	r0
     a46:	2f 93       	push	r18
     a48:	3f 93       	push	r19
     a4a:	8f 93       	push	r24
     a4c:	9f 93       	push	r25
     a4e:	af 93       	push	r26
     a50:	bf 93       	push	r27
     a52:	ef 93       	push	r30
     a54:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     a56:	80 91 b9 00 	lds	r24, 0x00B9
     a5a:	90 e0       	ldi	r25, 0x00	; 0
     a5c:	fc 01       	movw	r30, r24
     a5e:	38 97       	sbiw	r30, 0x08	; 8
     a60:	e1 35       	cpi	r30, 0x51	; 81
     a62:	f1 05       	cpc	r31, r1
     a64:	08 f0       	brcs	.+2      	; 0xa68 <__vector_39+0x30>
     a66:	55 c0       	rjmp	.+170    	; 0xb12 <__vector_39+0xda>
     a68:	ee 58       	subi	r30, 0x8E	; 142
     a6a:	ff 4f       	sbci	r31, 0xFF	; 255
     a6c:	e5 c2       	rjmp	.+1482   	; 0x1038 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     a6e:	10 92 77 02 	sts	0x0277, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     a72:	e0 91 77 02 	lds	r30, 0x0277
     a76:	80 91 79 02 	lds	r24, 0x0279
     a7a:	e8 17       	cp	r30, r24
     a7c:	70 f4       	brcc	.+28     	; 0xa9a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     a7e:	81 e0       	ldi	r24, 0x01	; 1
     a80:	8e 0f       	add	r24, r30
     a82:	80 93 77 02 	sts	0x0277, r24
     a86:	f0 e0       	ldi	r31, 0x00	; 0
     a88:	e6 58       	subi	r30, 0x86	; 134
     a8a:	fd 4f       	sbci	r31, 0xFD	; 253
     a8c:	80 81       	ld	r24, Z
     a8e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a92:	85 e8       	ldi	r24, 0x85	; 133
     a94:	80 93 bc 00 	sts	0x00BC, r24
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a9a:	80 91 78 02 	lds	r24, 0x0278
     a9e:	81 60       	ori	r24, 0x01	; 1
     aa0:	80 93 78 02 	sts	0x0278, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aa4:	84 e9       	ldi	r24, 0x94	; 148
     aa6:	80 93 bc 00 	sts	0x00BC, r24
     aaa:	3a c0       	rjmp	.+116    	; 0xb20 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     aac:	e0 91 77 02 	lds	r30, 0x0277
     ab0:	81 e0       	ldi	r24, 0x01	; 1
     ab2:	8e 0f       	add	r24, r30
     ab4:	80 93 77 02 	sts	0x0277, r24
     ab8:	80 91 bb 00 	lds	r24, 0x00BB
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	e6 58       	subi	r30, 0x86	; 134
     ac0:	fd 4f       	sbci	r31, 0xFD	; 253
     ac2:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     ac4:	20 91 77 02 	lds	r18, 0x0277
     ac8:	30 e0       	ldi	r19, 0x00	; 0
     aca:	80 91 79 02 	lds	r24, 0x0279
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	01 97       	sbiw	r24, 0x01	; 1
     ad2:	28 17       	cp	r18, r24
     ad4:	39 07       	cpc	r19, r25
     ad6:	24 f4       	brge	.+8      	; 0xae0 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ad8:	85 ec       	ldi	r24, 0xC5	; 197
     ada:	80 93 bc 00 	sts	0x00BC, r24
     ade:	20 c0       	rjmp	.+64     	; 0xb20 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ae0:	85 e8       	ldi	r24, 0x85	; 133
     ae2:	80 93 bc 00 	sts	0x00BC, r24
     ae6:	1c c0       	rjmp	.+56     	; 0xb20 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     ae8:	80 91 bb 00 	lds	r24, 0x00BB
     aec:	e0 91 77 02 	lds	r30, 0x0277
     af0:	f0 e0       	ldi	r31, 0x00	; 0
     af2:	e6 58       	subi	r30, 0x86	; 134
     af4:	fd 4f       	sbci	r31, 0xFD	; 253
     af6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     af8:	80 91 78 02 	lds	r24, 0x0278
     afc:	81 60       	ori	r24, 0x01	; 1
     afe:	80 93 78 02 	sts	0x0278, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b02:	84 e9       	ldi	r24, 0x94	; 148
     b04:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     b08:	0b c0       	rjmp	.+22     	; 0xb20 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b0a:	85 ea       	ldi	r24, 0xA5	; 165
     b0c:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     b10:	07 c0       	rjmp	.+14     	; 0xb20 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     b12:	80 91 b9 00 	lds	r24, 0x00B9
     b16:	80 93 08 02 	sts	0x0208, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     b1a:	84 e0       	ldi	r24, 0x04	; 4
     b1c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     b20:	ff 91       	pop	r31
     b22:	ef 91       	pop	r30
     b24:	bf 91       	pop	r27
     b26:	af 91       	pop	r26
     b28:	9f 91       	pop	r25
     b2a:	8f 91       	pop	r24
     b2c:	3f 91       	pop	r19
     b2e:	2f 91       	pop	r18
     b30:	0f 90       	pop	r0
     b32:	0b be       	out	0x3b, r0	; 59
     b34:	0f 90       	pop	r0
     b36:	0f be       	out	0x3f, r0	; 63
     b38:	0f 90       	pop	r0
     b3a:	1f 90       	pop	r1
     b3c:	18 95       	reti

00000b3e <uart_putchar>:
	UCSR0C = (((node == NODE_1)<<URSEL0)|(1<<USBS0)|(3<<UCSZ00)); //Set frame format: 2 stop bits, 8 data bits //Asynchronous - No parity (?) //URSEL makes sure we won't access UBRRH during operation, but UCSRC. //URSEL should not be set in node 2
	fdevopen(uart_putchar, uart_getchar);
}

void uart_putchar(char c){
	while (!( UCSR0A & (1<<UDRE0))); //Wait for empty transmit buffer
     b3e:	e0 ec       	ldi	r30, 0xC0	; 192
     b40:	f0 e0       	ldi	r31, 0x00	; 0
     b42:	90 81       	ld	r25, Z
     b44:	95 ff       	sbrs	r25, 5
     b46:	fd cf       	rjmp	.-6      	; 0xb42 <uart_putchar+0x4>
	UDR0 = c; //Put data into buffer, sends the data
     b48:	80 93 c6 00 	sts	0x00C6, r24
     b4c:	08 95       	ret

00000b4e <uart_getchar>:
}

unsigned char uart_getchar(){
	while (!( UCSR0A & (1<<RXC0)));
     b4e:	e0 ec       	ldi	r30, 0xC0	; 192
     b50:	f0 e0       	ldi	r31, 0x00	; 0
     b52:	80 81       	ld	r24, Z
     b54:	88 23       	and	r24, r24
     b56:	ec f7       	brge	.-6      	; 0xb52 <uart_getchar+0x4>
	return UDR0;
     b58:	80 91 c6 00 	lds	r24, 0x00C6
     b5c:	08 95       	ret

00000b5e <uart_init>:
#include <stdio.h>
#include <avr/io.h>

#include "uart.h"

void uart_init(int baudRate, int node){
     b5e:	cf 93       	push	r28
     b60:	df 93       	push	r29
     b62:	eb 01       	movw	r28, r22
	int UBRR = ((long)F_CPU/((long)16*baudRate) - 1);
     b64:	aa 27       	eor	r26, r26
     b66:	97 fd       	sbrc	r25, 7
     b68:	a0 95       	com	r26
     b6a:	ba 2f       	mov	r27, r26
     b6c:	88 0f       	add	r24, r24
     b6e:	99 1f       	adc	r25, r25
     b70:	aa 1f       	adc	r26, r26
     b72:	bb 1f       	adc	r27, r27
     b74:	88 0f       	add	r24, r24
     b76:	99 1f       	adc	r25, r25
     b78:	aa 1f       	adc	r26, r26
     b7a:	bb 1f       	adc	r27, r27
     b7c:	9c 01       	movw	r18, r24
     b7e:	ad 01       	movw	r20, r26
     b80:	22 0f       	add	r18, r18
     b82:	33 1f       	adc	r19, r19
     b84:	44 1f       	adc	r20, r20
     b86:	55 1f       	adc	r21, r21
     b88:	22 0f       	add	r18, r18
     b8a:	33 1f       	adc	r19, r19
     b8c:	44 1f       	adc	r20, r20
     b8e:	55 1f       	adc	r21, r21
     b90:	60 e0       	ldi	r22, 0x00	; 0
     b92:	74 e2       	ldi	r23, 0x24	; 36
     b94:	84 ef       	ldi	r24, 0xF4	; 244
     b96:	90 e0       	ldi	r25, 0x00	; 0
     b98:	33 d2       	rcall	.+1126   	; 0x1000 <__divmodsi4>
     b9a:	21 50       	subi	r18, 0x01	; 1
     b9c:	31 09       	sbc	r19, r1
	UBRR0L = UBRR;
     b9e:	20 93 c4 00 	sts	0x00C4, r18
    UBRR0H = (UBRR>>8);
     ba2:	30 93 c5 00 	sts	0x00C5, r19
	UCSR0B = (1<<RXEN0)|(1<<TXEN0); //Enable receiver and transmitter 
     ba6:	88 e1       	ldi	r24, 0x18	; 24
     ba8:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = (((node == NODE_1)<<URSEL0)|(1<<USBS0)|(3<<UCSZ00)); //Set frame format: 2 stop bits, 8 data bits //Asynchronous - No parity (?) //URSEL makes sure we won't access UBRRH during operation, but UCSRC. //URSEL should not be set in node 2
     bac:	21 97       	sbiw	r28, 0x01	; 1
     bae:	11 f4       	brne	.+4      	; 0xbb4 <uart_init+0x56>
     bb0:	8e e8       	ldi	r24, 0x8E	; 142
     bb2:	01 c0       	rjmp	.+2      	; 0xbb6 <uart_init+0x58>
     bb4:	8e e0       	ldi	r24, 0x0E	; 14
     bb6:	80 93 c2 00 	sts	0x00C2, r24
	fdevopen(uart_putchar, uart_getchar);
     bba:	67 ea       	ldi	r22, 0xA7	; 167
     bbc:	75 e0       	ldi	r23, 0x05	; 5
     bbe:	8f e9       	ldi	r24, 0x9F	; 159
     bc0:	95 e0       	ldi	r25, 0x05	; 5
     bc2:	89 d3       	rcall	.+1810   	; 0x12d6 <fdevopen>
}
     bc4:	df 91       	pop	r29
     bc6:	cf 91       	pop	r28
     bc8:	08 95       	ret

00000bca <__subsf3>:
     bca:	50 58       	subi	r21, 0x80	; 128

00000bcc <__addsf3>:
     bcc:	bb 27       	eor	r27, r27
     bce:	aa 27       	eor	r26, r26
     bd0:	0e d0       	rcall	.+28     	; 0xbee <__addsf3x>
     bd2:	75 c1       	rjmp	.+746    	; 0xebe <__fp_round>
     bd4:	66 d1       	rcall	.+716    	; 0xea2 <__fp_pscA>
     bd6:	30 f0       	brcs	.+12     	; 0xbe4 <__addsf3+0x18>
     bd8:	6b d1       	rcall	.+726    	; 0xeb0 <__fp_pscB>
     bda:	20 f0       	brcs	.+8      	; 0xbe4 <__addsf3+0x18>
     bdc:	31 f4       	brne	.+12     	; 0xbea <__addsf3+0x1e>
     bde:	9f 3f       	cpi	r25, 0xFF	; 255
     be0:	11 f4       	brne	.+4      	; 0xbe6 <__addsf3+0x1a>
     be2:	1e f4       	brtc	.+6      	; 0xbea <__addsf3+0x1e>
     be4:	5b c1       	rjmp	.+694    	; 0xe9c <__fp_nan>
     be6:	0e f4       	brtc	.+2      	; 0xbea <__addsf3+0x1e>
     be8:	e0 95       	com	r30
     bea:	e7 fb       	bst	r30, 7
     bec:	51 c1       	rjmp	.+674    	; 0xe90 <__fp_inf>

00000bee <__addsf3x>:
     bee:	e9 2f       	mov	r30, r25
     bf0:	77 d1       	rcall	.+750    	; 0xee0 <__fp_split3>
     bf2:	80 f3       	brcs	.-32     	; 0xbd4 <__addsf3+0x8>
     bf4:	ba 17       	cp	r27, r26
     bf6:	62 07       	cpc	r22, r18
     bf8:	73 07       	cpc	r23, r19
     bfa:	84 07       	cpc	r24, r20
     bfc:	95 07       	cpc	r25, r21
     bfe:	18 f0       	brcs	.+6      	; 0xc06 <__addsf3x+0x18>
     c00:	71 f4       	brne	.+28     	; 0xc1e <__addsf3x+0x30>
     c02:	9e f5       	brtc	.+102    	; 0xc6a <__addsf3x+0x7c>
     c04:	8f c1       	rjmp	.+798    	; 0xf24 <__fp_zero>
     c06:	0e f4       	brtc	.+2      	; 0xc0a <__addsf3x+0x1c>
     c08:	e0 95       	com	r30
     c0a:	0b 2e       	mov	r0, r27
     c0c:	ba 2f       	mov	r27, r26
     c0e:	a0 2d       	mov	r26, r0
     c10:	0b 01       	movw	r0, r22
     c12:	b9 01       	movw	r22, r18
     c14:	90 01       	movw	r18, r0
     c16:	0c 01       	movw	r0, r24
     c18:	ca 01       	movw	r24, r20
     c1a:	a0 01       	movw	r20, r0
     c1c:	11 24       	eor	r1, r1
     c1e:	ff 27       	eor	r31, r31
     c20:	59 1b       	sub	r21, r25
     c22:	99 f0       	breq	.+38     	; 0xc4a <__addsf3x+0x5c>
     c24:	59 3f       	cpi	r21, 0xF9	; 249
     c26:	50 f4       	brcc	.+20     	; 0xc3c <__addsf3x+0x4e>
     c28:	50 3e       	cpi	r21, 0xE0	; 224
     c2a:	68 f1       	brcs	.+90     	; 0xc86 <__addsf3x+0x98>
     c2c:	1a 16       	cp	r1, r26
     c2e:	f0 40       	sbci	r31, 0x00	; 0
     c30:	a2 2f       	mov	r26, r18
     c32:	23 2f       	mov	r18, r19
     c34:	34 2f       	mov	r19, r20
     c36:	44 27       	eor	r20, r20
     c38:	58 5f       	subi	r21, 0xF8	; 248
     c3a:	f3 cf       	rjmp	.-26     	; 0xc22 <__addsf3x+0x34>
     c3c:	46 95       	lsr	r20
     c3e:	37 95       	ror	r19
     c40:	27 95       	ror	r18
     c42:	a7 95       	ror	r26
     c44:	f0 40       	sbci	r31, 0x00	; 0
     c46:	53 95       	inc	r21
     c48:	c9 f7       	brne	.-14     	; 0xc3c <__addsf3x+0x4e>
     c4a:	7e f4       	brtc	.+30     	; 0xc6a <__addsf3x+0x7c>
     c4c:	1f 16       	cp	r1, r31
     c4e:	ba 0b       	sbc	r27, r26
     c50:	62 0b       	sbc	r22, r18
     c52:	73 0b       	sbc	r23, r19
     c54:	84 0b       	sbc	r24, r20
     c56:	ba f0       	brmi	.+46     	; 0xc86 <__addsf3x+0x98>
     c58:	91 50       	subi	r25, 0x01	; 1
     c5a:	a1 f0       	breq	.+40     	; 0xc84 <__addsf3x+0x96>
     c5c:	ff 0f       	add	r31, r31
     c5e:	bb 1f       	adc	r27, r27
     c60:	66 1f       	adc	r22, r22
     c62:	77 1f       	adc	r23, r23
     c64:	88 1f       	adc	r24, r24
     c66:	c2 f7       	brpl	.-16     	; 0xc58 <__addsf3x+0x6a>
     c68:	0e c0       	rjmp	.+28     	; 0xc86 <__addsf3x+0x98>
     c6a:	ba 0f       	add	r27, r26
     c6c:	62 1f       	adc	r22, r18
     c6e:	73 1f       	adc	r23, r19
     c70:	84 1f       	adc	r24, r20
     c72:	48 f4       	brcc	.+18     	; 0xc86 <__addsf3x+0x98>
     c74:	87 95       	ror	r24
     c76:	77 95       	ror	r23
     c78:	67 95       	ror	r22
     c7a:	b7 95       	ror	r27
     c7c:	f7 95       	ror	r31
     c7e:	9e 3f       	cpi	r25, 0xFE	; 254
     c80:	08 f0       	brcs	.+2      	; 0xc84 <__addsf3x+0x96>
     c82:	b3 cf       	rjmp	.-154    	; 0xbea <__addsf3+0x1e>
     c84:	93 95       	inc	r25
     c86:	88 0f       	add	r24, r24
     c88:	08 f0       	brcs	.+2      	; 0xc8c <__addsf3x+0x9e>
     c8a:	99 27       	eor	r25, r25
     c8c:	ee 0f       	add	r30, r30
     c8e:	97 95       	ror	r25
     c90:	87 95       	ror	r24
     c92:	08 95       	ret

00000c94 <__cmpsf2>:
     c94:	d9 d0       	rcall	.+434    	; 0xe48 <__fp_cmp>
     c96:	08 f4       	brcc	.+2      	; 0xc9a <__cmpsf2+0x6>
     c98:	81 e0       	ldi	r24, 0x01	; 1
     c9a:	08 95       	ret

00000c9c <__divsf3>:
     c9c:	0c d0       	rcall	.+24     	; 0xcb6 <__divsf3x>
     c9e:	0f c1       	rjmp	.+542    	; 0xebe <__fp_round>
     ca0:	07 d1       	rcall	.+526    	; 0xeb0 <__fp_pscB>
     ca2:	40 f0       	brcs	.+16     	; 0xcb4 <__divsf3+0x18>
     ca4:	fe d0       	rcall	.+508    	; 0xea2 <__fp_pscA>
     ca6:	30 f0       	brcs	.+12     	; 0xcb4 <__divsf3+0x18>
     ca8:	21 f4       	brne	.+8      	; 0xcb2 <__divsf3+0x16>
     caa:	5f 3f       	cpi	r21, 0xFF	; 255
     cac:	19 f0       	breq	.+6      	; 0xcb4 <__divsf3+0x18>
     cae:	f0 c0       	rjmp	.+480    	; 0xe90 <__fp_inf>
     cb0:	51 11       	cpse	r21, r1
     cb2:	39 c1       	rjmp	.+626    	; 0xf26 <__fp_szero>
     cb4:	f3 c0       	rjmp	.+486    	; 0xe9c <__fp_nan>

00000cb6 <__divsf3x>:
     cb6:	14 d1       	rcall	.+552    	; 0xee0 <__fp_split3>
     cb8:	98 f3       	brcs	.-26     	; 0xca0 <__divsf3+0x4>

00000cba <__divsf3_pse>:
     cba:	99 23       	and	r25, r25
     cbc:	c9 f3       	breq	.-14     	; 0xcb0 <__divsf3+0x14>
     cbe:	55 23       	and	r21, r21
     cc0:	b1 f3       	breq	.-20     	; 0xcae <__divsf3+0x12>
     cc2:	95 1b       	sub	r25, r21
     cc4:	55 0b       	sbc	r21, r21
     cc6:	bb 27       	eor	r27, r27
     cc8:	aa 27       	eor	r26, r26
     cca:	62 17       	cp	r22, r18
     ccc:	73 07       	cpc	r23, r19
     cce:	84 07       	cpc	r24, r20
     cd0:	38 f0       	brcs	.+14     	; 0xce0 <__divsf3_pse+0x26>
     cd2:	9f 5f       	subi	r25, 0xFF	; 255
     cd4:	5f 4f       	sbci	r21, 0xFF	; 255
     cd6:	22 0f       	add	r18, r18
     cd8:	33 1f       	adc	r19, r19
     cda:	44 1f       	adc	r20, r20
     cdc:	aa 1f       	adc	r26, r26
     cde:	a9 f3       	breq	.-22     	; 0xcca <__divsf3_pse+0x10>
     ce0:	33 d0       	rcall	.+102    	; 0xd48 <__divsf3_pse+0x8e>
     ce2:	0e 2e       	mov	r0, r30
     ce4:	3a f0       	brmi	.+14     	; 0xcf4 <__divsf3_pse+0x3a>
     ce6:	e0 e8       	ldi	r30, 0x80	; 128
     ce8:	30 d0       	rcall	.+96     	; 0xd4a <__divsf3_pse+0x90>
     cea:	91 50       	subi	r25, 0x01	; 1
     cec:	50 40       	sbci	r21, 0x00	; 0
     cee:	e6 95       	lsr	r30
     cf0:	00 1c       	adc	r0, r0
     cf2:	ca f7       	brpl	.-14     	; 0xce6 <__divsf3_pse+0x2c>
     cf4:	29 d0       	rcall	.+82     	; 0xd48 <__divsf3_pse+0x8e>
     cf6:	fe 2f       	mov	r31, r30
     cf8:	27 d0       	rcall	.+78     	; 0xd48 <__divsf3_pse+0x8e>
     cfa:	66 0f       	add	r22, r22
     cfc:	77 1f       	adc	r23, r23
     cfe:	88 1f       	adc	r24, r24
     d00:	bb 1f       	adc	r27, r27
     d02:	26 17       	cp	r18, r22
     d04:	37 07       	cpc	r19, r23
     d06:	48 07       	cpc	r20, r24
     d08:	ab 07       	cpc	r26, r27
     d0a:	b0 e8       	ldi	r27, 0x80	; 128
     d0c:	09 f0       	breq	.+2      	; 0xd10 <__divsf3_pse+0x56>
     d0e:	bb 0b       	sbc	r27, r27
     d10:	80 2d       	mov	r24, r0
     d12:	bf 01       	movw	r22, r30
     d14:	ff 27       	eor	r31, r31
     d16:	93 58       	subi	r25, 0x83	; 131
     d18:	5f 4f       	sbci	r21, 0xFF	; 255
     d1a:	2a f0       	brmi	.+10     	; 0xd26 <__divsf3_pse+0x6c>
     d1c:	9e 3f       	cpi	r25, 0xFE	; 254
     d1e:	51 05       	cpc	r21, r1
     d20:	68 f0       	brcs	.+26     	; 0xd3c <__divsf3_pse+0x82>
     d22:	b6 c0       	rjmp	.+364    	; 0xe90 <__fp_inf>
     d24:	00 c1       	rjmp	.+512    	; 0xf26 <__fp_szero>
     d26:	5f 3f       	cpi	r21, 0xFF	; 255
     d28:	ec f3       	brlt	.-6      	; 0xd24 <__divsf3_pse+0x6a>
     d2a:	98 3e       	cpi	r25, 0xE8	; 232
     d2c:	dc f3       	brlt	.-10     	; 0xd24 <__divsf3_pse+0x6a>
     d2e:	86 95       	lsr	r24
     d30:	77 95       	ror	r23
     d32:	67 95       	ror	r22
     d34:	b7 95       	ror	r27
     d36:	f7 95       	ror	r31
     d38:	9f 5f       	subi	r25, 0xFF	; 255
     d3a:	c9 f7       	brne	.-14     	; 0xd2e <__divsf3_pse+0x74>
     d3c:	88 0f       	add	r24, r24
     d3e:	91 1d       	adc	r25, r1
     d40:	96 95       	lsr	r25
     d42:	87 95       	ror	r24
     d44:	97 f9       	bld	r25, 7
     d46:	08 95       	ret
     d48:	e1 e0       	ldi	r30, 0x01	; 1
     d4a:	66 0f       	add	r22, r22
     d4c:	77 1f       	adc	r23, r23
     d4e:	88 1f       	adc	r24, r24
     d50:	bb 1f       	adc	r27, r27
     d52:	62 17       	cp	r22, r18
     d54:	73 07       	cpc	r23, r19
     d56:	84 07       	cpc	r24, r20
     d58:	ba 07       	cpc	r27, r26
     d5a:	20 f0       	brcs	.+8      	; 0xd64 <__divsf3_pse+0xaa>
     d5c:	62 1b       	sub	r22, r18
     d5e:	73 0b       	sbc	r23, r19
     d60:	84 0b       	sbc	r24, r20
     d62:	ba 0b       	sbc	r27, r26
     d64:	ee 1f       	adc	r30, r30
     d66:	88 f7       	brcc	.-30     	; 0xd4a <__divsf3_pse+0x90>
     d68:	e0 95       	com	r30
     d6a:	08 95       	ret

00000d6c <__fixsfsi>:
     d6c:	04 d0       	rcall	.+8      	; 0xd76 <__fixunssfsi>
     d6e:	68 94       	set
     d70:	b1 11       	cpse	r27, r1
     d72:	d9 c0       	rjmp	.+434    	; 0xf26 <__fp_szero>
     d74:	08 95       	ret

00000d76 <__fixunssfsi>:
     d76:	bc d0       	rcall	.+376    	; 0xef0 <__fp_splitA>
     d78:	88 f0       	brcs	.+34     	; 0xd9c <__fixunssfsi+0x26>
     d7a:	9f 57       	subi	r25, 0x7F	; 127
     d7c:	90 f0       	brcs	.+36     	; 0xda2 <__fixunssfsi+0x2c>
     d7e:	b9 2f       	mov	r27, r25
     d80:	99 27       	eor	r25, r25
     d82:	b7 51       	subi	r27, 0x17	; 23
     d84:	a0 f0       	brcs	.+40     	; 0xdae <__fixunssfsi+0x38>
     d86:	d1 f0       	breq	.+52     	; 0xdbc <__fixunssfsi+0x46>
     d88:	66 0f       	add	r22, r22
     d8a:	77 1f       	adc	r23, r23
     d8c:	88 1f       	adc	r24, r24
     d8e:	99 1f       	adc	r25, r25
     d90:	1a f0       	brmi	.+6      	; 0xd98 <__fixunssfsi+0x22>
     d92:	ba 95       	dec	r27
     d94:	c9 f7       	brne	.-14     	; 0xd88 <__fixunssfsi+0x12>
     d96:	12 c0       	rjmp	.+36     	; 0xdbc <__fixunssfsi+0x46>
     d98:	b1 30       	cpi	r27, 0x01	; 1
     d9a:	81 f0       	breq	.+32     	; 0xdbc <__fixunssfsi+0x46>
     d9c:	c3 d0       	rcall	.+390    	; 0xf24 <__fp_zero>
     d9e:	b1 e0       	ldi	r27, 0x01	; 1
     da0:	08 95       	ret
     da2:	c0 c0       	rjmp	.+384    	; 0xf24 <__fp_zero>
     da4:	67 2f       	mov	r22, r23
     da6:	78 2f       	mov	r23, r24
     da8:	88 27       	eor	r24, r24
     daa:	b8 5f       	subi	r27, 0xF8	; 248
     dac:	39 f0       	breq	.+14     	; 0xdbc <__fixunssfsi+0x46>
     dae:	b9 3f       	cpi	r27, 0xF9	; 249
     db0:	cc f3       	brlt	.-14     	; 0xda4 <__fixunssfsi+0x2e>
     db2:	86 95       	lsr	r24
     db4:	77 95       	ror	r23
     db6:	67 95       	ror	r22
     db8:	b3 95       	inc	r27
     dba:	d9 f7       	brne	.-10     	; 0xdb2 <__fixunssfsi+0x3c>
     dbc:	3e f4       	brtc	.+14     	; 0xdcc <__fixunssfsi+0x56>
     dbe:	90 95       	com	r25
     dc0:	80 95       	com	r24
     dc2:	70 95       	com	r23
     dc4:	61 95       	neg	r22
     dc6:	7f 4f       	sbci	r23, 0xFF	; 255
     dc8:	8f 4f       	sbci	r24, 0xFF	; 255
     dca:	9f 4f       	sbci	r25, 0xFF	; 255
     dcc:	08 95       	ret

00000dce <__floatunsisf>:
     dce:	e8 94       	clt
     dd0:	09 c0       	rjmp	.+18     	; 0xde4 <__floatsisf+0x12>

00000dd2 <__floatsisf>:
     dd2:	97 fb       	bst	r25, 7
     dd4:	3e f4       	brtc	.+14     	; 0xde4 <__floatsisf+0x12>
     dd6:	90 95       	com	r25
     dd8:	80 95       	com	r24
     dda:	70 95       	com	r23
     ddc:	61 95       	neg	r22
     dde:	7f 4f       	sbci	r23, 0xFF	; 255
     de0:	8f 4f       	sbci	r24, 0xFF	; 255
     de2:	9f 4f       	sbci	r25, 0xFF	; 255
     de4:	99 23       	and	r25, r25
     de6:	a9 f0       	breq	.+42     	; 0xe12 <__floatsisf+0x40>
     de8:	f9 2f       	mov	r31, r25
     dea:	96 e9       	ldi	r25, 0x96	; 150
     dec:	bb 27       	eor	r27, r27
     dee:	93 95       	inc	r25
     df0:	f6 95       	lsr	r31
     df2:	87 95       	ror	r24
     df4:	77 95       	ror	r23
     df6:	67 95       	ror	r22
     df8:	b7 95       	ror	r27
     dfa:	f1 11       	cpse	r31, r1
     dfc:	f8 cf       	rjmp	.-16     	; 0xdee <__floatsisf+0x1c>
     dfe:	fa f4       	brpl	.+62     	; 0xe3e <__floatsisf+0x6c>
     e00:	bb 0f       	add	r27, r27
     e02:	11 f4       	brne	.+4      	; 0xe08 <__floatsisf+0x36>
     e04:	60 ff       	sbrs	r22, 0
     e06:	1b c0       	rjmp	.+54     	; 0xe3e <__floatsisf+0x6c>
     e08:	6f 5f       	subi	r22, 0xFF	; 255
     e0a:	7f 4f       	sbci	r23, 0xFF	; 255
     e0c:	8f 4f       	sbci	r24, 0xFF	; 255
     e0e:	9f 4f       	sbci	r25, 0xFF	; 255
     e10:	16 c0       	rjmp	.+44     	; 0xe3e <__floatsisf+0x6c>
     e12:	88 23       	and	r24, r24
     e14:	11 f0       	breq	.+4      	; 0xe1a <__floatsisf+0x48>
     e16:	96 e9       	ldi	r25, 0x96	; 150
     e18:	11 c0       	rjmp	.+34     	; 0xe3c <__floatsisf+0x6a>
     e1a:	77 23       	and	r23, r23
     e1c:	21 f0       	breq	.+8      	; 0xe26 <__floatsisf+0x54>
     e1e:	9e e8       	ldi	r25, 0x8E	; 142
     e20:	87 2f       	mov	r24, r23
     e22:	76 2f       	mov	r23, r22
     e24:	05 c0       	rjmp	.+10     	; 0xe30 <__floatsisf+0x5e>
     e26:	66 23       	and	r22, r22
     e28:	71 f0       	breq	.+28     	; 0xe46 <__floatsisf+0x74>
     e2a:	96 e8       	ldi	r25, 0x86	; 134
     e2c:	86 2f       	mov	r24, r22
     e2e:	70 e0       	ldi	r23, 0x00	; 0
     e30:	60 e0       	ldi	r22, 0x00	; 0
     e32:	2a f0       	brmi	.+10     	; 0xe3e <__floatsisf+0x6c>
     e34:	9a 95       	dec	r25
     e36:	66 0f       	add	r22, r22
     e38:	77 1f       	adc	r23, r23
     e3a:	88 1f       	adc	r24, r24
     e3c:	da f7       	brpl	.-10     	; 0xe34 <__floatsisf+0x62>
     e3e:	88 0f       	add	r24, r24
     e40:	96 95       	lsr	r25
     e42:	87 95       	ror	r24
     e44:	97 f9       	bld	r25, 7
     e46:	08 95       	ret

00000e48 <__fp_cmp>:
     e48:	99 0f       	add	r25, r25
     e4a:	00 08       	sbc	r0, r0
     e4c:	55 0f       	add	r21, r21
     e4e:	aa 0b       	sbc	r26, r26
     e50:	e0 e8       	ldi	r30, 0x80	; 128
     e52:	fe ef       	ldi	r31, 0xFE	; 254
     e54:	16 16       	cp	r1, r22
     e56:	17 06       	cpc	r1, r23
     e58:	e8 07       	cpc	r30, r24
     e5a:	f9 07       	cpc	r31, r25
     e5c:	c0 f0       	brcs	.+48     	; 0xe8e <__fp_cmp+0x46>
     e5e:	12 16       	cp	r1, r18
     e60:	13 06       	cpc	r1, r19
     e62:	e4 07       	cpc	r30, r20
     e64:	f5 07       	cpc	r31, r21
     e66:	98 f0       	brcs	.+38     	; 0xe8e <__fp_cmp+0x46>
     e68:	62 1b       	sub	r22, r18
     e6a:	73 0b       	sbc	r23, r19
     e6c:	84 0b       	sbc	r24, r20
     e6e:	95 0b       	sbc	r25, r21
     e70:	39 f4       	brne	.+14     	; 0xe80 <__fp_cmp+0x38>
     e72:	0a 26       	eor	r0, r26
     e74:	61 f0       	breq	.+24     	; 0xe8e <__fp_cmp+0x46>
     e76:	23 2b       	or	r18, r19
     e78:	24 2b       	or	r18, r20
     e7a:	25 2b       	or	r18, r21
     e7c:	21 f4       	brne	.+8      	; 0xe86 <__fp_cmp+0x3e>
     e7e:	08 95       	ret
     e80:	0a 26       	eor	r0, r26
     e82:	09 f4       	brne	.+2      	; 0xe86 <__fp_cmp+0x3e>
     e84:	a1 40       	sbci	r26, 0x01	; 1
     e86:	a6 95       	lsr	r26
     e88:	8f ef       	ldi	r24, 0xFF	; 255
     e8a:	81 1d       	adc	r24, r1
     e8c:	81 1d       	adc	r24, r1
     e8e:	08 95       	ret

00000e90 <__fp_inf>:
     e90:	97 f9       	bld	r25, 7
     e92:	9f 67       	ori	r25, 0x7F	; 127
     e94:	80 e8       	ldi	r24, 0x80	; 128
     e96:	70 e0       	ldi	r23, 0x00	; 0
     e98:	60 e0       	ldi	r22, 0x00	; 0
     e9a:	08 95       	ret

00000e9c <__fp_nan>:
     e9c:	9f ef       	ldi	r25, 0xFF	; 255
     e9e:	80 ec       	ldi	r24, 0xC0	; 192
     ea0:	08 95       	ret

00000ea2 <__fp_pscA>:
     ea2:	00 24       	eor	r0, r0
     ea4:	0a 94       	dec	r0
     ea6:	16 16       	cp	r1, r22
     ea8:	17 06       	cpc	r1, r23
     eaa:	18 06       	cpc	r1, r24
     eac:	09 06       	cpc	r0, r25
     eae:	08 95       	ret

00000eb0 <__fp_pscB>:
     eb0:	00 24       	eor	r0, r0
     eb2:	0a 94       	dec	r0
     eb4:	12 16       	cp	r1, r18
     eb6:	13 06       	cpc	r1, r19
     eb8:	14 06       	cpc	r1, r20
     eba:	05 06       	cpc	r0, r21
     ebc:	08 95       	ret

00000ebe <__fp_round>:
     ebe:	09 2e       	mov	r0, r25
     ec0:	03 94       	inc	r0
     ec2:	00 0c       	add	r0, r0
     ec4:	11 f4       	brne	.+4      	; 0xeca <__fp_round+0xc>
     ec6:	88 23       	and	r24, r24
     ec8:	52 f0       	brmi	.+20     	; 0xede <__fp_round+0x20>
     eca:	bb 0f       	add	r27, r27
     ecc:	40 f4       	brcc	.+16     	; 0xede <__fp_round+0x20>
     ece:	bf 2b       	or	r27, r31
     ed0:	11 f4       	brne	.+4      	; 0xed6 <__fp_round+0x18>
     ed2:	60 ff       	sbrs	r22, 0
     ed4:	04 c0       	rjmp	.+8      	; 0xede <__fp_round+0x20>
     ed6:	6f 5f       	subi	r22, 0xFF	; 255
     ed8:	7f 4f       	sbci	r23, 0xFF	; 255
     eda:	8f 4f       	sbci	r24, 0xFF	; 255
     edc:	9f 4f       	sbci	r25, 0xFF	; 255
     ede:	08 95       	ret

00000ee0 <__fp_split3>:
     ee0:	57 fd       	sbrc	r21, 7
     ee2:	90 58       	subi	r25, 0x80	; 128
     ee4:	44 0f       	add	r20, r20
     ee6:	55 1f       	adc	r21, r21
     ee8:	59 f0       	breq	.+22     	; 0xf00 <__fp_splitA+0x10>
     eea:	5f 3f       	cpi	r21, 0xFF	; 255
     eec:	71 f0       	breq	.+28     	; 0xf0a <__fp_splitA+0x1a>
     eee:	47 95       	ror	r20

00000ef0 <__fp_splitA>:
     ef0:	88 0f       	add	r24, r24
     ef2:	97 fb       	bst	r25, 7
     ef4:	99 1f       	adc	r25, r25
     ef6:	61 f0       	breq	.+24     	; 0xf10 <__fp_splitA+0x20>
     ef8:	9f 3f       	cpi	r25, 0xFF	; 255
     efa:	79 f0       	breq	.+30     	; 0xf1a <__fp_splitA+0x2a>
     efc:	87 95       	ror	r24
     efe:	08 95       	ret
     f00:	12 16       	cp	r1, r18
     f02:	13 06       	cpc	r1, r19
     f04:	14 06       	cpc	r1, r20
     f06:	55 1f       	adc	r21, r21
     f08:	f2 cf       	rjmp	.-28     	; 0xeee <__fp_split3+0xe>
     f0a:	46 95       	lsr	r20
     f0c:	f1 df       	rcall	.-30     	; 0xef0 <__fp_splitA>
     f0e:	08 c0       	rjmp	.+16     	; 0xf20 <__fp_splitA+0x30>
     f10:	16 16       	cp	r1, r22
     f12:	17 06       	cpc	r1, r23
     f14:	18 06       	cpc	r1, r24
     f16:	99 1f       	adc	r25, r25
     f18:	f1 cf       	rjmp	.-30     	; 0xefc <__fp_splitA+0xc>
     f1a:	86 95       	lsr	r24
     f1c:	71 05       	cpc	r23, r1
     f1e:	61 05       	cpc	r22, r1
     f20:	08 94       	sec
     f22:	08 95       	ret

00000f24 <__fp_zero>:
     f24:	e8 94       	clt

00000f26 <__fp_szero>:
     f26:	bb 27       	eor	r27, r27
     f28:	66 27       	eor	r22, r22
     f2a:	77 27       	eor	r23, r23
     f2c:	cb 01       	movw	r24, r22
     f2e:	97 f9       	bld	r25, 7
     f30:	08 95       	ret

00000f32 <__gesf2>:
     f32:	8a df       	rcall	.-236    	; 0xe48 <__fp_cmp>
     f34:	08 f4       	brcc	.+2      	; 0xf38 <__gesf2+0x6>
     f36:	8f ef       	ldi	r24, 0xFF	; 255
     f38:	08 95       	ret

00000f3a <__mulsf3>:
     f3a:	0b d0       	rcall	.+22     	; 0xf52 <__mulsf3x>
     f3c:	c0 cf       	rjmp	.-128    	; 0xebe <__fp_round>
     f3e:	b1 df       	rcall	.-158    	; 0xea2 <__fp_pscA>
     f40:	28 f0       	brcs	.+10     	; 0xf4c <__mulsf3+0x12>
     f42:	b6 df       	rcall	.-148    	; 0xeb0 <__fp_pscB>
     f44:	18 f0       	brcs	.+6      	; 0xf4c <__mulsf3+0x12>
     f46:	95 23       	and	r25, r21
     f48:	09 f0       	breq	.+2      	; 0xf4c <__mulsf3+0x12>
     f4a:	a2 cf       	rjmp	.-188    	; 0xe90 <__fp_inf>
     f4c:	a7 cf       	rjmp	.-178    	; 0xe9c <__fp_nan>
     f4e:	11 24       	eor	r1, r1
     f50:	ea cf       	rjmp	.-44     	; 0xf26 <__fp_szero>

00000f52 <__mulsf3x>:
     f52:	c6 df       	rcall	.-116    	; 0xee0 <__fp_split3>
     f54:	a0 f3       	brcs	.-24     	; 0xf3e <__mulsf3+0x4>

00000f56 <__mulsf3_pse>:
     f56:	95 9f       	mul	r25, r21
     f58:	d1 f3       	breq	.-12     	; 0xf4e <__mulsf3+0x14>
     f5a:	95 0f       	add	r25, r21
     f5c:	50 e0       	ldi	r21, 0x00	; 0
     f5e:	55 1f       	adc	r21, r21
     f60:	62 9f       	mul	r22, r18
     f62:	f0 01       	movw	r30, r0
     f64:	72 9f       	mul	r23, r18
     f66:	bb 27       	eor	r27, r27
     f68:	f0 0d       	add	r31, r0
     f6a:	b1 1d       	adc	r27, r1
     f6c:	63 9f       	mul	r22, r19
     f6e:	aa 27       	eor	r26, r26
     f70:	f0 0d       	add	r31, r0
     f72:	b1 1d       	adc	r27, r1
     f74:	aa 1f       	adc	r26, r26
     f76:	64 9f       	mul	r22, r20
     f78:	66 27       	eor	r22, r22
     f7a:	b0 0d       	add	r27, r0
     f7c:	a1 1d       	adc	r26, r1
     f7e:	66 1f       	adc	r22, r22
     f80:	82 9f       	mul	r24, r18
     f82:	22 27       	eor	r18, r18
     f84:	b0 0d       	add	r27, r0
     f86:	a1 1d       	adc	r26, r1
     f88:	62 1f       	adc	r22, r18
     f8a:	73 9f       	mul	r23, r19
     f8c:	b0 0d       	add	r27, r0
     f8e:	a1 1d       	adc	r26, r1
     f90:	62 1f       	adc	r22, r18
     f92:	83 9f       	mul	r24, r19
     f94:	a0 0d       	add	r26, r0
     f96:	61 1d       	adc	r22, r1
     f98:	22 1f       	adc	r18, r18
     f9a:	74 9f       	mul	r23, r20
     f9c:	33 27       	eor	r19, r19
     f9e:	a0 0d       	add	r26, r0
     fa0:	61 1d       	adc	r22, r1
     fa2:	23 1f       	adc	r18, r19
     fa4:	84 9f       	mul	r24, r20
     fa6:	60 0d       	add	r22, r0
     fa8:	21 1d       	adc	r18, r1
     faa:	82 2f       	mov	r24, r18
     fac:	76 2f       	mov	r23, r22
     fae:	6a 2f       	mov	r22, r26
     fb0:	11 24       	eor	r1, r1
     fb2:	9f 57       	subi	r25, 0x7F	; 127
     fb4:	50 40       	sbci	r21, 0x00	; 0
     fb6:	8a f0       	brmi	.+34     	; 0xfda <__mulsf3_pse+0x84>
     fb8:	e1 f0       	breq	.+56     	; 0xff2 <__mulsf3_pse+0x9c>
     fba:	88 23       	and	r24, r24
     fbc:	4a f0       	brmi	.+18     	; 0xfd0 <__mulsf3_pse+0x7a>
     fbe:	ee 0f       	add	r30, r30
     fc0:	ff 1f       	adc	r31, r31
     fc2:	bb 1f       	adc	r27, r27
     fc4:	66 1f       	adc	r22, r22
     fc6:	77 1f       	adc	r23, r23
     fc8:	88 1f       	adc	r24, r24
     fca:	91 50       	subi	r25, 0x01	; 1
     fcc:	50 40       	sbci	r21, 0x00	; 0
     fce:	a9 f7       	brne	.-22     	; 0xfba <__mulsf3_pse+0x64>
     fd0:	9e 3f       	cpi	r25, 0xFE	; 254
     fd2:	51 05       	cpc	r21, r1
     fd4:	70 f0       	brcs	.+28     	; 0xff2 <__mulsf3_pse+0x9c>
     fd6:	5c cf       	rjmp	.-328    	; 0xe90 <__fp_inf>
     fd8:	a6 cf       	rjmp	.-180    	; 0xf26 <__fp_szero>
     fda:	5f 3f       	cpi	r21, 0xFF	; 255
     fdc:	ec f3       	brlt	.-6      	; 0xfd8 <__mulsf3_pse+0x82>
     fde:	98 3e       	cpi	r25, 0xE8	; 232
     fe0:	dc f3       	brlt	.-10     	; 0xfd8 <__mulsf3_pse+0x82>
     fe2:	86 95       	lsr	r24
     fe4:	77 95       	ror	r23
     fe6:	67 95       	ror	r22
     fe8:	b7 95       	ror	r27
     fea:	f7 95       	ror	r31
     fec:	e7 95       	ror	r30
     fee:	9f 5f       	subi	r25, 0xFF	; 255
     ff0:	c1 f7       	brne	.-16     	; 0xfe2 <__mulsf3_pse+0x8c>
     ff2:	fe 2b       	or	r31, r30
     ff4:	88 0f       	add	r24, r24
     ff6:	91 1d       	adc	r25, r1
     ff8:	96 95       	lsr	r25
     ffa:	87 95       	ror	r24
     ffc:	97 f9       	bld	r25, 7
     ffe:	08 95       	ret

00001000 <__divmodsi4>:
    1000:	05 2e       	mov	r0, r21
    1002:	97 fb       	bst	r25, 7
    1004:	16 f4       	brtc	.+4      	; 0x100a <__divmodsi4+0xa>
    1006:	00 94       	com	r0
    1008:	0f d0       	rcall	.+30     	; 0x1028 <__negsi2>
    100a:	57 fd       	sbrc	r21, 7
    100c:	05 d0       	rcall	.+10     	; 0x1018 <__divmodsi4_neg2>
    100e:	1a d0       	rcall	.+52     	; 0x1044 <__udivmodsi4>
    1010:	07 fc       	sbrc	r0, 7
    1012:	02 d0       	rcall	.+4      	; 0x1018 <__divmodsi4_neg2>
    1014:	46 f4       	brtc	.+16     	; 0x1026 <__divmodsi4_exit>
    1016:	08 c0       	rjmp	.+16     	; 0x1028 <__negsi2>

00001018 <__divmodsi4_neg2>:
    1018:	50 95       	com	r21
    101a:	40 95       	com	r20
    101c:	30 95       	com	r19
    101e:	21 95       	neg	r18
    1020:	3f 4f       	sbci	r19, 0xFF	; 255
    1022:	4f 4f       	sbci	r20, 0xFF	; 255
    1024:	5f 4f       	sbci	r21, 0xFF	; 255

00001026 <__divmodsi4_exit>:
    1026:	08 95       	ret

00001028 <__negsi2>:
    1028:	90 95       	com	r25
    102a:	80 95       	com	r24
    102c:	70 95       	com	r23
    102e:	61 95       	neg	r22
    1030:	7f 4f       	sbci	r23, 0xFF	; 255
    1032:	8f 4f       	sbci	r24, 0xFF	; 255
    1034:	9f 4f       	sbci	r25, 0xFF	; 255
    1036:	08 95       	ret

00001038 <__tablejump2__>:
    1038:	ee 0f       	add	r30, r30
    103a:	ff 1f       	adc	r31, r31

0000103c <__tablejump__>:
    103c:	05 90       	lpm	r0, Z+
    103e:	f4 91       	lpm	r31, Z
    1040:	e0 2d       	mov	r30, r0
    1042:	19 94       	eijmp

00001044 <__udivmodsi4>:
    1044:	a1 e2       	ldi	r26, 0x21	; 33
    1046:	1a 2e       	mov	r1, r26
    1048:	aa 1b       	sub	r26, r26
    104a:	bb 1b       	sub	r27, r27
    104c:	fd 01       	movw	r30, r26
    104e:	0d c0       	rjmp	.+26     	; 0x106a <__udivmodsi4_ep>

00001050 <__udivmodsi4_loop>:
    1050:	aa 1f       	adc	r26, r26
    1052:	bb 1f       	adc	r27, r27
    1054:	ee 1f       	adc	r30, r30
    1056:	ff 1f       	adc	r31, r31
    1058:	a2 17       	cp	r26, r18
    105a:	b3 07       	cpc	r27, r19
    105c:	e4 07       	cpc	r30, r20
    105e:	f5 07       	cpc	r31, r21
    1060:	20 f0       	brcs	.+8      	; 0x106a <__udivmodsi4_ep>
    1062:	a2 1b       	sub	r26, r18
    1064:	b3 0b       	sbc	r27, r19
    1066:	e4 0b       	sbc	r30, r20
    1068:	f5 0b       	sbc	r31, r21

0000106a <__udivmodsi4_ep>:
    106a:	66 1f       	adc	r22, r22
    106c:	77 1f       	adc	r23, r23
    106e:	88 1f       	adc	r24, r24
    1070:	99 1f       	adc	r25, r25
    1072:	1a 94       	dec	r1
    1074:	69 f7       	brne	.-38     	; 0x1050 <__udivmodsi4_loop>
    1076:	60 95       	com	r22
    1078:	70 95       	com	r23
    107a:	80 95       	com	r24
    107c:	90 95       	com	r25
    107e:	9b 01       	movw	r18, r22
    1080:	ac 01       	movw	r20, r24
    1082:	bd 01       	movw	r22, r26
    1084:	cf 01       	movw	r24, r30
    1086:	08 95       	ret

00001088 <malloc>:
    1088:	cf 93       	push	r28
    108a:	df 93       	push	r29
    108c:	82 30       	cpi	r24, 0x02	; 2
    108e:	91 05       	cpc	r25, r1
    1090:	10 f4       	brcc	.+4      	; 0x1096 <malloc+0xe>
    1092:	82 e0       	ldi	r24, 0x02	; 2
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	e0 91 80 02 	lds	r30, 0x0280
    109a:	f0 91 81 02 	lds	r31, 0x0281
    109e:	20 e0       	ldi	r18, 0x00	; 0
    10a0:	30 e0       	ldi	r19, 0x00	; 0
    10a2:	a0 e0       	ldi	r26, 0x00	; 0
    10a4:	b0 e0       	ldi	r27, 0x00	; 0
    10a6:	30 97       	sbiw	r30, 0x00	; 0
    10a8:	39 f1       	breq	.+78     	; 0x10f8 <malloc+0x70>
    10aa:	40 81       	ld	r20, Z
    10ac:	51 81       	ldd	r21, Z+1	; 0x01
    10ae:	48 17       	cp	r20, r24
    10b0:	59 07       	cpc	r21, r25
    10b2:	b8 f0       	brcs	.+46     	; 0x10e2 <malloc+0x5a>
    10b4:	48 17       	cp	r20, r24
    10b6:	59 07       	cpc	r21, r25
    10b8:	71 f4       	brne	.+28     	; 0x10d6 <malloc+0x4e>
    10ba:	82 81       	ldd	r24, Z+2	; 0x02
    10bc:	93 81       	ldd	r25, Z+3	; 0x03
    10be:	10 97       	sbiw	r26, 0x00	; 0
    10c0:	29 f0       	breq	.+10     	; 0x10cc <malloc+0x44>
    10c2:	13 96       	adiw	r26, 0x03	; 3
    10c4:	9c 93       	st	X, r25
    10c6:	8e 93       	st	-X, r24
    10c8:	12 97       	sbiw	r26, 0x02	; 2
    10ca:	2c c0       	rjmp	.+88     	; 0x1124 <malloc+0x9c>
    10cc:	90 93 81 02 	sts	0x0281, r25
    10d0:	80 93 80 02 	sts	0x0280, r24
    10d4:	27 c0       	rjmp	.+78     	; 0x1124 <malloc+0x9c>
    10d6:	21 15       	cp	r18, r1
    10d8:	31 05       	cpc	r19, r1
    10da:	31 f0       	breq	.+12     	; 0x10e8 <malloc+0x60>
    10dc:	42 17       	cp	r20, r18
    10de:	53 07       	cpc	r21, r19
    10e0:	18 f0       	brcs	.+6      	; 0x10e8 <malloc+0x60>
    10e2:	a9 01       	movw	r20, r18
    10e4:	db 01       	movw	r26, r22
    10e6:	01 c0       	rjmp	.+2      	; 0x10ea <malloc+0x62>
    10e8:	ef 01       	movw	r28, r30
    10ea:	9a 01       	movw	r18, r20
    10ec:	bd 01       	movw	r22, r26
    10ee:	df 01       	movw	r26, r30
    10f0:	02 80       	ldd	r0, Z+2	; 0x02
    10f2:	f3 81       	ldd	r31, Z+3	; 0x03
    10f4:	e0 2d       	mov	r30, r0
    10f6:	d7 cf       	rjmp	.-82     	; 0x10a6 <malloc+0x1e>
    10f8:	21 15       	cp	r18, r1
    10fa:	31 05       	cpc	r19, r1
    10fc:	f9 f0       	breq	.+62     	; 0x113c <malloc+0xb4>
    10fe:	28 1b       	sub	r18, r24
    1100:	39 0b       	sbc	r19, r25
    1102:	24 30       	cpi	r18, 0x04	; 4
    1104:	31 05       	cpc	r19, r1
    1106:	80 f4       	brcc	.+32     	; 0x1128 <malloc+0xa0>
    1108:	8a 81       	ldd	r24, Y+2	; 0x02
    110a:	9b 81       	ldd	r25, Y+3	; 0x03
    110c:	61 15       	cp	r22, r1
    110e:	71 05       	cpc	r23, r1
    1110:	21 f0       	breq	.+8      	; 0x111a <malloc+0x92>
    1112:	fb 01       	movw	r30, r22
    1114:	93 83       	std	Z+3, r25	; 0x03
    1116:	82 83       	std	Z+2, r24	; 0x02
    1118:	04 c0       	rjmp	.+8      	; 0x1122 <malloc+0x9a>
    111a:	90 93 81 02 	sts	0x0281, r25
    111e:	80 93 80 02 	sts	0x0280, r24
    1122:	fe 01       	movw	r30, r28
    1124:	32 96       	adiw	r30, 0x02	; 2
    1126:	44 c0       	rjmp	.+136    	; 0x11b0 <malloc+0x128>
    1128:	fe 01       	movw	r30, r28
    112a:	e2 0f       	add	r30, r18
    112c:	f3 1f       	adc	r31, r19
    112e:	81 93       	st	Z+, r24
    1130:	91 93       	st	Z+, r25
    1132:	22 50       	subi	r18, 0x02	; 2
    1134:	31 09       	sbc	r19, r1
    1136:	39 83       	std	Y+1, r19	; 0x01
    1138:	28 83       	st	Y, r18
    113a:	3a c0       	rjmp	.+116    	; 0x11b0 <malloc+0x128>
    113c:	20 91 7e 02 	lds	r18, 0x027E
    1140:	30 91 7f 02 	lds	r19, 0x027F
    1144:	23 2b       	or	r18, r19
    1146:	41 f4       	brne	.+16     	; 0x1158 <malloc+0xd0>
    1148:	20 91 02 02 	lds	r18, 0x0202
    114c:	30 91 03 02 	lds	r19, 0x0203
    1150:	30 93 7f 02 	sts	0x027F, r19
    1154:	20 93 7e 02 	sts	0x027E, r18
    1158:	20 91 00 02 	lds	r18, 0x0200
    115c:	30 91 01 02 	lds	r19, 0x0201
    1160:	21 15       	cp	r18, r1
    1162:	31 05       	cpc	r19, r1
    1164:	41 f4       	brne	.+16     	; 0x1176 <malloc+0xee>
    1166:	2d b7       	in	r18, 0x3d	; 61
    1168:	3e b7       	in	r19, 0x3e	; 62
    116a:	40 91 04 02 	lds	r20, 0x0204
    116e:	50 91 05 02 	lds	r21, 0x0205
    1172:	24 1b       	sub	r18, r20
    1174:	35 0b       	sbc	r19, r21
    1176:	e0 91 7e 02 	lds	r30, 0x027E
    117a:	f0 91 7f 02 	lds	r31, 0x027F
    117e:	e2 17       	cp	r30, r18
    1180:	f3 07       	cpc	r31, r19
    1182:	a0 f4       	brcc	.+40     	; 0x11ac <malloc+0x124>
    1184:	2e 1b       	sub	r18, r30
    1186:	3f 0b       	sbc	r19, r31
    1188:	28 17       	cp	r18, r24
    118a:	39 07       	cpc	r19, r25
    118c:	78 f0       	brcs	.+30     	; 0x11ac <malloc+0x124>
    118e:	ac 01       	movw	r20, r24
    1190:	4e 5f       	subi	r20, 0xFE	; 254
    1192:	5f 4f       	sbci	r21, 0xFF	; 255
    1194:	24 17       	cp	r18, r20
    1196:	35 07       	cpc	r19, r21
    1198:	48 f0       	brcs	.+18     	; 0x11ac <malloc+0x124>
    119a:	4e 0f       	add	r20, r30
    119c:	5f 1f       	adc	r21, r31
    119e:	50 93 7f 02 	sts	0x027F, r21
    11a2:	40 93 7e 02 	sts	0x027E, r20
    11a6:	81 93       	st	Z+, r24
    11a8:	91 93       	st	Z+, r25
    11aa:	02 c0       	rjmp	.+4      	; 0x11b0 <malloc+0x128>
    11ac:	e0 e0       	ldi	r30, 0x00	; 0
    11ae:	f0 e0       	ldi	r31, 0x00	; 0
    11b0:	cf 01       	movw	r24, r30
    11b2:	df 91       	pop	r29
    11b4:	cf 91       	pop	r28
    11b6:	08 95       	ret

000011b8 <free>:
    11b8:	cf 93       	push	r28
    11ba:	df 93       	push	r29
    11bc:	00 97       	sbiw	r24, 0x00	; 0
    11be:	09 f4       	brne	.+2      	; 0x11c2 <free+0xa>
    11c0:	87 c0       	rjmp	.+270    	; 0x12d0 <free+0x118>
    11c2:	fc 01       	movw	r30, r24
    11c4:	32 97       	sbiw	r30, 0x02	; 2
    11c6:	13 82       	std	Z+3, r1	; 0x03
    11c8:	12 82       	std	Z+2, r1	; 0x02
    11ca:	c0 91 80 02 	lds	r28, 0x0280
    11ce:	d0 91 81 02 	lds	r29, 0x0281
    11d2:	20 97       	sbiw	r28, 0x00	; 0
    11d4:	81 f4       	brne	.+32     	; 0x11f6 <free+0x3e>
    11d6:	20 81       	ld	r18, Z
    11d8:	31 81       	ldd	r19, Z+1	; 0x01
    11da:	28 0f       	add	r18, r24
    11dc:	39 1f       	adc	r19, r25
    11de:	80 91 7e 02 	lds	r24, 0x027E
    11e2:	90 91 7f 02 	lds	r25, 0x027F
    11e6:	82 17       	cp	r24, r18
    11e8:	93 07       	cpc	r25, r19
    11ea:	79 f5       	brne	.+94     	; 0x124a <free+0x92>
    11ec:	f0 93 7f 02 	sts	0x027F, r31
    11f0:	e0 93 7e 02 	sts	0x027E, r30
    11f4:	6d c0       	rjmp	.+218    	; 0x12d0 <free+0x118>
    11f6:	de 01       	movw	r26, r28
    11f8:	20 e0       	ldi	r18, 0x00	; 0
    11fa:	30 e0       	ldi	r19, 0x00	; 0
    11fc:	ae 17       	cp	r26, r30
    11fe:	bf 07       	cpc	r27, r31
    1200:	50 f4       	brcc	.+20     	; 0x1216 <free+0x5e>
    1202:	12 96       	adiw	r26, 0x02	; 2
    1204:	4d 91       	ld	r20, X+
    1206:	5c 91       	ld	r21, X
    1208:	13 97       	sbiw	r26, 0x03	; 3
    120a:	9d 01       	movw	r18, r26
    120c:	41 15       	cp	r20, r1
    120e:	51 05       	cpc	r21, r1
    1210:	09 f1       	breq	.+66     	; 0x1254 <free+0x9c>
    1212:	da 01       	movw	r26, r20
    1214:	f3 cf       	rjmp	.-26     	; 0x11fc <free+0x44>
    1216:	b3 83       	std	Z+3, r27	; 0x03
    1218:	a2 83       	std	Z+2, r26	; 0x02
    121a:	40 81       	ld	r20, Z
    121c:	51 81       	ldd	r21, Z+1	; 0x01
    121e:	84 0f       	add	r24, r20
    1220:	95 1f       	adc	r25, r21
    1222:	8a 17       	cp	r24, r26
    1224:	9b 07       	cpc	r25, r27
    1226:	71 f4       	brne	.+28     	; 0x1244 <free+0x8c>
    1228:	8d 91       	ld	r24, X+
    122a:	9c 91       	ld	r25, X
    122c:	11 97       	sbiw	r26, 0x01	; 1
    122e:	84 0f       	add	r24, r20
    1230:	95 1f       	adc	r25, r21
    1232:	02 96       	adiw	r24, 0x02	; 2
    1234:	91 83       	std	Z+1, r25	; 0x01
    1236:	80 83       	st	Z, r24
    1238:	12 96       	adiw	r26, 0x02	; 2
    123a:	8d 91       	ld	r24, X+
    123c:	9c 91       	ld	r25, X
    123e:	13 97       	sbiw	r26, 0x03	; 3
    1240:	93 83       	std	Z+3, r25	; 0x03
    1242:	82 83       	std	Z+2, r24	; 0x02
    1244:	21 15       	cp	r18, r1
    1246:	31 05       	cpc	r19, r1
    1248:	29 f4       	brne	.+10     	; 0x1254 <free+0x9c>
    124a:	f0 93 81 02 	sts	0x0281, r31
    124e:	e0 93 80 02 	sts	0x0280, r30
    1252:	3e c0       	rjmp	.+124    	; 0x12d0 <free+0x118>
    1254:	d9 01       	movw	r26, r18
    1256:	13 96       	adiw	r26, 0x03	; 3
    1258:	fc 93       	st	X, r31
    125a:	ee 93       	st	-X, r30
    125c:	12 97       	sbiw	r26, 0x02	; 2
    125e:	4d 91       	ld	r20, X+
    1260:	5d 91       	ld	r21, X+
    1262:	a4 0f       	add	r26, r20
    1264:	b5 1f       	adc	r27, r21
    1266:	ea 17       	cp	r30, r26
    1268:	fb 07       	cpc	r31, r27
    126a:	79 f4       	brne	.+30     	; 0x128a <free+0xd2>
    126c:	80 81       	ld	r24, Z
    126e:	91 81       	ldd	r25, Z+1	; 0x01
    1270:	84 0f       	add	r24, r20
    1272:	95 1f       	adc	r25, r21
    1274:	02 96       	adiw	r24, 0x02	; 2
    1276:	d9 01       	movw	r26, r18
    1278:	11 96       	adiw	r26, 0x01	; 1
    127a:	9c 93       	st	X, r25
    127c:	8e 93       	st	-X, r24
    127e:	82 81       	ldd	r24, Z+2	; 0x02
    1280:	93 81       	ldd	r25, Z+3	; 0x03
    1282:	13 96       	adiw	r26, 0x03	; 3
    1284:	9c 93       	st	X, r25
    1286:	8e 93       	st	-X, r24
    1288:	12 97       	sbiw	r26, 0x02	; 2
    128a:	e0 e0       	ldi	r30, 0x00	; 0
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	8a 81       	ldd	r24, Y+2	; 0x02
    1290:	9b 81       	ldd	r25, Y+3	; 0x03
    1292:	00 97       	sbiw	r24, 0x00	; 0
    1294:	19 f0       	breq	.+6      	; 0x129c <free+0xe4>
    1296:	fe 01       	movw	r30, r28
    1298:	ec 01       	movw	r28, r24
    129a:	f9 cf       	rjmp	.-14     	; 0x128e <free+0xd6>
    129c:	ce 01       	movw	r24, r28
    129e:	02 96       	adiw	r24, 0x02	; 2
    12a0:	28 81       	ld	r18, Y
    12a2:	39 81       	ldd	r19, Y+1	; 0x01
    12a4:	82 0f       	add	r24, r18
    12a6:	93 1f       	adc	r25, r19
    12a8:	20 91 7e 02 	lds	r18, 0x027E
    12ac:	30 91 7f 02 	lds	r19, 0x027F
    12b0:	28 17       	cp	r18, r24
    12b2:	39 07       	cpc	r19, r25
    12b4:	69 f4       	brne	.+26     	; 0x12d0 <free+0x118>
    12b6:	30 97       	sbiw	r30, 0x00	; 0
    12b8:	29 f4       	brne	.+10     	; 0x12c4 <free+0x10c>
    12ba:	10 92 81 02 	sts	0x0281, r1
    12be:	10 92 80 02 	sts	0x0280, r1
    12c2:	02 c0       	rjmp	.+4      	; 0x12c8 <free+0x110>
    12c4:	13 82       	std	Z+3, r1	; 0x03
    12c6:	12 82       	std	Z+2, r1	; 0x02
    12c8:	d0 93 7f 02 	sts	0x027F, r29
    12cc:	c0 93 7e 02 	sts	0x027E, r28
    12d0:	df 91       	pop	r29
    12d2:	cf 91       	pop	r28
    12d4:	08 95       	ret

000012d6 <fdevopen>:
    12d6:	0f 93       	push	r16
    12d8:	1f 93       	push	r17
    12da:	cf 93       	push	r28
    12dc:	df 93       	push	r29
    12de:	ec 01       	movw	r28, r24
    12e0:	8b 01       	movw	r16, r22
    12e2:	00 97       	sbiw	r24, 0x00	; 0
    12e4:	31 f4       	brne	.+12     	; 0x12f2 <fdevopen+0x1c>
    12e6:	61 15       	cp	r22, r1
    12e8:	71 05       	cpc	r23, r1
    12ea:	19 f4       	brne	.+6      	; 0x12f2 <fdevopen+0x1c>
    12ec:	80 e0       	ldi	r24, 0x00	; 0
    12ee:	90 e0       	ldi	r25, 0x00	; 0
    12f0:	37 c0       	rjmp	.+110    	; 0x1360 <fdevopen+0x8a>
    12f2:	6e e0       	ldi	r22, 0x0E	; 14
    12f4:	70 e0       	ldi	r23, 0x00	; 0
    12f6:	81 e0       	ldi	r24, 0x01	; 1
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	63 d2       	rcall	.+1222   	; 0x17c2 <calloc>
    12fc:	fc 01       	movw	r30, r24
    12fe:	00 97       	sbiw	r24, 0x00	; 0
    1300:	a9 f3       	breq	.-22     	; 0x12ec <fdevopen+0x16>
    1302:	80 e8       	ldi	r24, 0x80	; 128
    1304:	83 83       	std	Z+3, r24	; 0x03
    1306:	01 15       	cp	r16, r1
    1308:	11 05       	cpc	r17, r1
    130a:	71 f0       	breq	.+28     	; 0x1328 <fdevopen+0x52>
    130c:	13 87       	std	Z+11, r17	; 0x0b
    130e:	02 87       	std	Z+10, r16	; 0x0a
    1310:	81 e8       	ldi	r24, 0x81	; 129
    1312:	83 83       	std	Z+3, r24	; 0x03
    1314:	80 91 82 02 	lds	r24, 0x0282
    1318:	90 91 83 02 	lds	r25, 0x0283
    131c:	89 2b       	or	r24, r25
    131e:	21 f4       	brne	.+8      	; 0x1328 <fdevopen+0x52>
    1320:	f0 93 83 02 	sts	0x0283, r31
    1324:	e0 93 82 02 	sts	0x0282, r30
    1328:	20 97       	sbiw	r28, 0x00	; 0
    132a:	c9 f0       	breq	.+50     	; 0x135e <fdevopen+0x88>
    132c:	d1 87       	std	Z+9, r29	; 0x09
    132e:	c0 87       	std	Z+8, r28	; 0x08
    1330:	83 81       	ldd	r24, Z+3	; 0x03
    1332:	82 60       	ori	r24, 0x02	; 2
    1334:	83 83       	std	Z+3, r24	; 0x03
    1336:	80 91 84 02 	lds	r24, 0x0284
    133a:	90 91 85 02 	lds	r25, 0x0285
    133e:	89 2b       	or	r24, r25
    1340:	71 f4       	brne	.+28     	; 0x135e <fdevopen+0x88>
    1342:	f0 93 85 02 	sts	0x0285, r31
    1346:	e0 93 84 02 	sts	0x0284, r30
    134a:	80 91 86 02 	lds	r24, 0x0286
    134e:	90 91 87 02 	lds	r25, 0x0287
    1352:	89 2b       	or	r24, r25
    1354:	21 f4       	brne	.+8      	; 0x135e <fdevopen+0x88>
    1356:	f0 93 87 02 	sts	0x0287, r31
    135a:	e0 93 86 02 	sts	0x0286, r30
    135e:	cf 01       	movw	r24, r30
    1360:	df 91       	pop	r29
    1362:	cf 91       	pop	r28
    1364:	1f 91       	pop	r17
    1366:	0f 91       	pop	r16
    1368:	08 95       	ret

0000136a <printf>:
    136a:	cf 93       	push	r28
    136c:	df 93       	push	r29
    136e:	cd b7       	in	r28, 0x3d	; 61
    1370:	de b7       	in	r29, 0x3e	; 62
    1372:	fe 01       	movw	r30, r28
    1374:	36 96       	adiw	r30, 0x06	; 6
    1376:	61 91       	ld	r22, Z+
    1378:	71 91       	ld	r23, Z+
    137a:	af 01       	movw	r20, r30
    137c:	80 91 84 02 	lds	r24, 0x0284
    1380:	90 91 85 02 	lds	r25, 0x0285
    1384:	30 d0       	rcall	.+96     	; 0x13e6 <vfprintf>
    1386:	df 91       	pop	r29
    1388:	cf 91       	pop	r28
    138a:	08 95       	ret

0000138c <puts>:
    138c:	0f 93       	push	r16
    138e:	1f 93       	push	r17
    1390:	cf 93       	push	r28
    1392:	df 93       	push	r29
    1394:	e0 91 84 02 	lds	r30, 0x0284
    1398:	f0 91 85 02 	lds	r31, 0x0285
    139c:	23 81       	ldd	r18, Z+3	; 0x03
    139e:	21 ff       	sbrs	r18, 1
    13a0:	1b c0       	rjmp	.+54     	; 0x13d8 <puts+0x4c>
    13a2:	ec 01       	movw	r28, r24
    13a4:	00 e0       	ldi	r16, 0x00	; 0
    13a6:	10 e0       	ldi	r17, 0x00	; 0
    13a8:	89 91       	ld	r24, Y+
    13aa:	60 91 84 02 	lds	r22, 0x0284
    13ae:	70 91 85 02 	lds	r23, 0x0285
    13b2:	db 01       	movw	r26, r22
    13b4:	18 96       	adiw	r26, 0x08	; 8
    13b6:	ed 91       	ld	r30, X+
    13b8:	fc 91       	ld	r31, X
    13ba:	19 97       	sbiw	r26, 0x09	; 9
    13bc:	88 23       	and	r24, r24
    13be:	31 f0       	breq	.+12     	; 0x13cc <puts+0x40>
    13c0:	19 95       	eicall
    13c2:	89 2b       	or	r24, r25
    13c4:	89 f3       	breq	.-30     	; 0x13a8 <puts+0x1c>
    13c6:	0f ef       	ldi	r16, 0xFF	; 255
    13c8:	1f ef       	ldi	r17, 0xFF	; 255
    13ca:	ee cf       	rjmp	.-36     	; 0x13a8 <puts+0x1c>
    13cc:	8a e0       	ldi	r24, 0x0A	; 10
    13ce:	19 95       	eicall
    13d0:	89 2b       	or	r24, r25
    13d2:	11 f4       	brne	.+4      	; 0x13d8 <puts+0x4c>
    13d4:	c8 01       	movw	r24, r16
    13d6:	02 c0       	rjmp	.+4      	; 0x13dc <puts+0x50>
    13d8:	8f ef       	ldi	r24, 0xFF	; 255
    13da:	9f ef       	ldi	r25, 0xFF	; 255
    13dc:	df 91       	pop	r29
    13de:	cf 91       	pop	r28
    13e0:	1f 91       	pop	r17
    13e2:	0f 91       	pop	r16
    13e4:	08 95       	ret

000013e6 <vfprintf>:
    13e6:	2f 92       	push	r2
    13e8:	3f 92       	push	r3
    13ea:	4f 92       	push	r4
    13ec:	5f 92       	push	r5
    13ee:	6f 92       	push	r6
    13f0:	7f 92       	push	r7
    13f2:	8f 92       	push	r8
    13f4:	9f 92       	push	r9
    13f6:	af 92       	push	r10
    13f8:	bf 92       	push	r11
    13fa:	cf 92       	push	r12
    13fc:	df 92       	push	r13
    13fe:	ef 92       	push	r14
    1400:	ff 92       	push	r15
    1402:	0f 93       	push	r16
    1404:	1f 93       	push	r17
    1406:	cf 93       	push	r28
    1408:	df 93       	push	r29
    140a:	cd b7       	in	r28, 0x3d	; 61
    140c:	de b7       	in	r29, 0x3e	; 62
    140e:	2c 97       	sbiw	r28, 0x0c	; 12
    1410:	0f b6       	in	r0, 0x3f	; 63
    1412:	f8 94       	cli
    1414:	de bf       	out	0x3e, r29	; 62
    1416:	0f be       	out	0x3f, r0	; 63
    1418:	cd bf       	out	0x3d, r28	; 61
    141a:	7c 01       	movw	r14, r24
    141c:	6b 01       	movw	r12, r22
    141e:	8a 01       	movw	r16, r20
    1420:	fc 01       	movw	r30, r24
    1422:	17 82       	std	Z+7, r1	; 0x07
    1424:	16 82       	std	Z+6, r1	; 0x06
    1426:	83 81       	ldd	r24, Z+3	; 0x03
    1428:	81 ff       	sbrs	r24, 1
    142a:	b0 c1       	rjmp	.+864    	; 0x178c <vfprintf+0x3a6>
    142c:	ce 01       	movw	r24, r28
    142e:	01 96       	adiw	r24, 0x01	; 1
    1430:	4c 01       	movw	r8, r24
    1432:	f7 01       	movw	r30, r14
    1434:	93 81       	ldd	r25, Z+3	; 0x03
    1436:	f6 01       	movw	r30, r12
    1438:	93 fd       	sbrc	r25, 3
    143a:	85 91       	lpm	r24, Z+
    143c:	93 ff       	sbrs	r25, 3
    143e:	81 91       	ld	r24, Z+
    1440:	6f 01       	movw	r12, r30
    1442:	88 23       	and	r24, r24
    1444:	09 f4       	brne	.+2      	; 0x1448 <vfprintf+0x62>
    1446:	9e c1       	rjmp	.+828    	; 0x1784 <vfprintf+0x39e>
    1448:	85 32       	cpi	r24, 0x25	; 37
    144a:	39 f4       	brne	.+14     	; 0x145a <vfprintf+0x74>
    144c:	93 fd       	sbrc	r25, 3
    144e:	85 91       	lpm	r24, Z+
    1450:	93 ff       	sbrs	r25, 3
    1452:	81 91       	ld	r24, Z+
    1454:	6f 01       	movw	r12, r30
    1456:	85 32       	cpi	r24, 0x25	; 37
    1458:	21 f4       	brne	.+8      	; 0x1462 <vfprintf+0x7c>
    145a:	b7 01       	movw	r22, r14
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	e8 d1       	rcall	.+976    	; 0x1830 <fputc>
    1460:	e8 cf       	rjmp	.-48     	; 0x1432 <vfprintf+0x4c>
    1462:	51 2c       	mov	r5, r1
    1464:	31 2c       	mov	r3, r1
    1466:	20 e0       	ldi	r18, 0x00	; 0
    1468:	20 32       	cpi	r18, 0x20	; 32
    146a:	a0 f4       	brcc	.+40     	; 0x1494 <vfprintf+0xae>
    146c:	8b 32       	cpi	r24, 0x2B	; 43
    146e:	69 f0       	breq	.+26     	; 0x148a <vfprintf+0xa4>
    1470:	30 f4       	brcc	.+12     	; 0x147e <vfprintf+0x98>
    1472:	80 32       	cpi	r24, 0x20	; 32
    1474:	59 f0       	breq	.+22     	; 0x148c <vfprintf+0xa6>
    1476:	83 32       	cpi	r24, 0x23	; 35
    1478:	69 f4       	brne	.+26     	; 0x1494 <vfprintf+0xae>
    147a:	20 61       	ori	r18, 0x10	; 16
    147c:	2c c0       	rjmp	.+88     	; 0x14d6 <vfprintf+0xf0>
    147e:	8d 32       	cpi	r24, 0x2D	; 45
    1480:	39 f0       	breq	.+14     	; 0x1490 <vfprintf+0xaa>
    1482:	80 33       	cpi	r24, 0x30	; 48
    1484:	39 f4       	brne	.+14     	; 0x1494 <vfprintf+0xae>
    1486:	21 60       	ori	r18, 0x01	; 1
    1488:	26 c0       	rjmp	.+76     	; 0x14d6 <vfprintf+0xf0>
    148a:	22 60       	ori	r18, 0x02	; 2
    148c:	24 60       	ori	r18, 0x04	; 4
    148e:	23 c0       	rjmp	.+70     	; 0x14d6 <vfprintf+0xf0>
    1490:	28 60       	ori	r18, 0x08	; 8
    1492:	21 c0       	rjmp	.+66     	; 0x14d6 <vfprintf+0xf0>
    1494:	27 fd       	sbrc	r18, 7
    1496:	27 c0       	rjmp	.+78     	; 0x14e6 <vfprintf+0x100>
    1498:	30 ed       	ldi	r19, 0xD0	; 208
    149a:	38 0f       	add	r19, r24
    149c:	3a 30       	cpi	r19, 0x0A	; 10
    149e:	78 f4       	brcc	.+30     	; 0x14be <vfprintf+0xd8>
    14a0:	26 ff       	sbrs	r18, 6
    14a2:	06 c0       	rjmp	.+12     	; 0x14b0 <vfprintf+0xca>
    14a4:	fa e0       	ldi	r31, 0x0A	; 10
    14a6:	5f 9e       	mul	r5, r31
    14a8:	30 0d       	add	r19, r0
    14aa:	11 24       	eor	r1, r1
    14ac:	53 2e       	mov	r5, r19
    14ae:	13 c0       	rjmp	.+38     	; 0x14d6 <vfprintf+0xf0>
    14b0:	8a e0       	ldi	r24, 0x0A	; 10
    14b2:	38 9e       	mul	r3, r24
    14b4:	30 0d       	add	r19, r0
    14b6:	11 24       	eor	r1, r1
    14b8:	33 2e       	mov	r3, r19
    14ba:	20 62       	ori	r18, 0x20	; 32
    14bc:	0c c0       	rjmp	.+24     	; 0x14d6 <vfprintf+0xf0>
    14be:	8e 32       	cpi	r24, 0x2E	; 46
    14c0:	21 f4       	brne	.+8      	; 0x14ca <vfprintf+0xe4>
    14c2:	26 fd       	sbrc	r18, 6
    14c4:	5f c1       	rjmp	.+702    	; 0x1784 <vfprintf+0x39e>
    14c6:	20 64       	ori	r18, 0x40	; 64
    14c8:	06 c0       	rjmp	.+12     	; 0x14d6 <vfprintf+0xf0>
    14ca:	8c 36       	cpi	r24, 0x6C	; 108
    14cc:	11 f4       	brne	.+4      	; 0x14d2 <vfprintf+0xec>
    14ce:	20 68       	ori	r18, 0x80	; 128
    14d0:	02 c0       	rjmp	.+4      	; 0x14d6 <vfprintf+0xf0>
    14d2:	88 36       	cpi	r24, 0x68	; 104
    14d4:	41 f4       	brne	.+16     	; 0x14e6 <vfprintf+0x100>
    14d6:	f6 01       	movw	r30, r12
    14d8:	93 fd       	sbrc	r25, 3
    14da:	85 91       	lpm	r24, Z+
    14dc:	93 ff       	sbrs	r25, 3
    14de:	81 91       	ld	r24, Z+
    14e0:	6f 01       	movw	r12, r30
    14e2:	81 11       	cpse	r24, r1
    14e4:	c1 cf       	rjmp	.-126    	; 0x1468 <vfprintf+0x82>
    14e6:	98 2f       	mov	r25, r24
    14e8:	9f 7d       	andi	r25, 0xDF	; 223
    14ea:	95 54       	subi	r25, 0x45	; 69
    14ec:	93 30       	cpi	r25, 0x03	; 3
    14ee:	28 f4       	brcc	.+10     	; 0x14fa <vfprintf+0x114>
    14f0:	0c 5f       	subi	r16, 0xFC	; 252
    14f2:	1f 4f       	sbci	r17, 0xFF	; 255
    14f4:	ff e3       	ldi	r31, 0x3F	; 63
    14f6:	f9 83       	std	Y+1, r31	; 0x01
    14f8:	0d c0       	rjmp	.+26     	; 0x1514 <vfprintf+0x12e>
    14fa:	83 36       	cpi	r24, 0x63	; 99
    14fc:	31 f0       	breq	.+12     	; 0x150a <vfprintf+0x124>
    14fe:	83 37       	cpi	r24, 0x73	; 115
    1500:	71 f0       	breq	.+28     	; 0x151e <vfprintf+0x138>
    1502:	83 35       	cpi	r24, 0x53	; 83
    1504:	09 f0       	breq	.+2      	; 0x1508 <vfprintf+0x122>
    1506:	57 c0       	rjmp	.+174    	; 0x15b6 <vfprintf+0x1d0>
    1508:	21 c0       	rjmp	.+66     	; 0x154c <vfprintf+0x166>
    150a:	f8 01       	movw	r30, r16
    150c:	80 81       	ld	r24, Z
    150e:	89 83       	std	Y+1, r24	; 0x01
    1510:	0e 5f       	subi	r16, 0xFE	; 254
    1512:	1f 4f       	sbci	r17, 0xFF	; 255
    1514:	44 24       	eor	r4, r4
    1516:	43 94       	inc	r4
    1518:	51 2c       	mov	r5, r1
    151a:	54 01       	movw	r10, r8
    151c:	14 c0       	rjmp	.+40     	; 0x1546 <vfprintf+0x160>
    151e:	38 01       	movw	r6, r16
    1520:	f2 e0       	ldi	r31, 0x02	; 2
    1522:	6f 0e       	add	r6, r31
    1524:	71 1c       	adc	r7, r1
    1526:	f8 01       	movw	r30, r16
    1528:	a0 80       	ld	r10, Z
    152a:	b1 80       	ldd	r11, Z+1	; 0x01
    152c:	26 ff       	sbrs	r18, 6
    152e:	03 c0       	rjmp	.+6      	; 0x1536 <vfprintf+0x150>
    1530:	65 2d       	mov	r22, r5
    1532:	70 e0       	ldi	r23, 0x00	; 0
    1534:	02 c0       	rjmp	.+4      	; 0x153a <vfprintf+0x154>
    1536:	6f ef       	ldi	r22, 0xFF	; 255
    1538:	7f ef       	ldi	r23, 0xFF	; 255
    153a:	c5 01       	movw	r24, r10
    153c:	2c 87       	std	Y+12, r18	; 0x0c
    153e:	6d d1       	rcall	.+730    	; 0x181a <strnlen>
    1540:	2c 01       	movw	r4, r24
    1542:	83 01       	movw	r16, r6
    1544:	2c 85       	ldd	r18, Y+12	; 0x0c
    1546:	2f 77       	andi	r18, 0x7F	; 127
    1548:	22 2e       	mov	r2, r18
    154a:	16 c0       	rjmp	.+44     	; 0x1578 <vfprintf+0x192>
    154c:	38 01       	movw	r6, r16
    154e:	f2 e0       	ldi	r31, 0x02	; 2
    1550:	6f 0e       	add	r6, r31
    1552:	71 1c       	adc	r7, r1
    1554:	f8 01       	movw	r30, r16
    1556:	a0 80       	ld	r10, Z
    1558:	b1 80       	ldd	r11, Z+1	; 0x01
    155a:	26 ff       	sbrs	r18, 6
    155c:	03 c0       	rjmp	.+6      	; 0x1564 <vfprintf+0x17e>
    155e:	65 2d       	mov	r22, r5
    1560:	70 e0       	ldi	r23, 0x00	; 0
    1562:	02 c0       	rjmp	.+4      	; 0x1568 <vfprintf+0x182>
    1564:	6f ef       	ldi	r22, 0xFF	; 255
    1566:	7f ef       	ldi	r23, 0xFF	; 255
    1568:	c5 01       	movw	r24, r10
    156a:	2c 87       	std	Y+12, r18	; 0x0c
    156c:	44 d1       	rcall	.+648    	; 0x17f6 <strnlen_P>
    156e:	2c 01       	movw	r4, r24
    1570:	2c 85       	ldd	r18, Y+12	; 0x0c
    1572:	20 68       	ori	r18, 0x80	; 128
    1574:	22 2e       	mov	r2, r18
    1576:	83 01       	movw	r16, r6
    1578:	23 fc       	sbrc	r2, 3
    157a:	19 c0       	rjmp	.+50     	; 0x15ae <vfprintf+0x1c8>
    157c:	83 2d       	mov	r24, r3
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	48 16       	cp	r4, r24
    1582:	59 06       	cpc	r5, r25
    1584:	a0 f4       	brcc	.+40     	; 0x15ae <vfprintf+0x1c8>
    1586:	b7 01       	movw	r22, r14
    1588:	80 e2       	ldi	r24, 0x20	; 32
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	51 d1       	rcall	.+674    	; 0x1830 <fputc>
    158e:	3a 94       	dec	r3
    1590:	f5 cf       	rjmp	.-22     	; 0x157c <vfprintf+0x196>
    1592:	f5 01       	movw	r30, r10
    1594:	27 fc       	sbrc	r2, 7
    1596:	85 91       	lpm	r24, Z+
    1598:	27 fe       	sbrs	r2, 7
    159a:	81 91       	ld	r24, Z+
    159c:	5f 01       	movw	r10, r30
    159e:	b7 01       	movw	r22, r14
    15a0:	90 e0       	ldi	r25, 0x00	; 0
    15a2:	46 d1       	rcall	.+652    	; 0x1830 <fputc>
    15a4:	31 10       	cpse	r3, r1
    15a6:	3a 94       	dec	r3
    15a8:	f1 e0       	ldi	r31, 0x01	; 1
    15aa:	4f 1a       	sub	r4, r31
    15ac:	51 08       	sbc	r5, r1
    15ae:	41 14       	cp	r4, r1
    15b0:	51 04       	cpc	r5, r1
    15b2:	79 f7       	brne	.-34     	; 0x1592 <vfprintf+0x1ac>
    15b4:	de c0       	rjmp	.+444    	; 0x1772 <vfprintf+0x38c>
    15b6:	84 36       	cpi	r24, 0x64	; 100
    15b8:	11 f0       	breq	.+4      	; 0x15be <vfprintf+0x1d8>
    15ba:	89 36       	cpi	r24, 0x69	; 105
    15bc:	31 f5       	brne	.+76     	; 0x160a <vfprintf+0x224>
    15be:	f8 01       	movw	r30, r16
    15c0:	27 ff       	sbrs	r18, 7
    15c2:	07 c0       	rjmp	.+14     	; 0x15d2 <vfprintf+0x1ec>
    15c4:	60 81       	ld	r22, Z
    15c6:	71 81       	ldd	r23, Z+1	; 0x01
    15c8:	82 81       	ldd	r24, Z+2	; 0x02
    15ca:	93 81       	ldd	r25, Z+3	; 0x03
    15cc:	0c 5f       	subi	r16, 0xFC	; 252
    15ce:	1f 4f       	sbci	r17, 0xFF	; 255
    15d0:	08 c0       	rjmp	.+16     	; 0x15e2 <vfprintf+0x1fc>
    15d2:	60 81       	ld	r22, Z
    15d4:	71 81       	ldd	r23, Z+1	; 0x01
    15d6:	88 27       	eor	r24, r24
    15d8:	77 fd       	sbrc	r23, 7
    15da:	80 95       	com	r24
    15dc:	98 2f       	mov	r25, r24
    15de:	0e 5f       	subi	r16, 0xFE	; 254
    15e0:	1f 4f       	sbci	r17, 0xFF	; 255
    15e2:	2f 76       	andi	r18, 0x6F	; 111
    15e4:	b2 2e       	mov	r11, r18
    15e6:	97 ff       	sbrs	r25, 7
    15e8:	09 c0       	rjmp	.+18     	; 0x15fc <vfprintf+0x216>
    15ea:	90 95       	com	r25
    15ec:	80 95       	com	r24
    15ee:	70 95       	com	r23
    15f0:	61 95       	neg	r22
    15f2:	7f 4f       	sbci	r23, 0xFF	; 255
    15f4:	8f 4f       	sbci	r24, 0xFF	; 255
    15f6:	9f 4f       	sbci	r25, 0xFF	; 255
    15f8:	20 68       	ori	r18, 0x80	; 128
    15fa:	b2 2e       	mov	r11, r18
    15fc:	2a e0       	ldi	r18, 0x0A	; 10
    15fe:	30 e0       	ldi	r19, 0x00	; 0
    1600:	a4 01       	movw	r20, r8
    1602:	48 d1       	rcall	.+656    	; 0x1894 <__ultoa_invert>
    1604:	a8 2e       	mov	r10, r24
    1606:	a8 18       	sub	r10, r8
    1608:	43 c0       	rjmp	.+134    	; 0x1690 <vfprintf+0x2aa>
    160a:	85 37       	cpi	r24, 0x75	; 117
    160c:	29 f4       	brne	.+10     	; 0x1618 <vfprintf+0x232>
    160e:	2f 7e       	andi	r18, 0xEF	; 239
    1610:	b2 2e       	mov	r11, r18
    1612:	2a e0       	ldi	r18, 0x0A	; 10
    1614:	30 e0       	ldi	r19, 0x00	; 0
    1616:	25 c0       	rjmp	.+74     	; 0x1662 <vfprintf+0x27c>
    1618:	f2 2f       	mov	r31, r18
    161a:	f9 7f       	andi	r31, 0xF9	; 249
    161c:	bf 2e       	mov	r11, r31
    161e:	8f 36       	cpi	r24, 0x6F	; 111
    1620:	c1 f0       	breq	.+48     	; 0x1652 <vfprintf+0x26c>
    1622:	18 f4       	brcc	.+6      	; 0x162a <vfprintf+0x244>
    1624:	88 35       	cpi	r24, 0x58	; 88
    1626:	79 f0       	breq	.+30     	; 0x1646 <vfprintf+0x260>
    1628:	ad c0       	rjmp	.+346    	; 0x1784 <vfprintf+0x39e>
    162a:	80 37       	cpi	r24, 0x70	; 112
    162c:	19 f0       	breq	.+6      	; 0x1634 <vfprintf+0x24e>
    162e:	88 37       	cpi	r24, 0x78	; 120
    1630:	21 f0       	breq	.+8      	; 0x163a <vfprintf+0x254>
    1632:	a8 c0       	rjmp	.+336    	; 0x1784 <vfprintf+0x39e>
    1634:	2f 2f       	mov	r18, r31
    1636:	20 61       	ori	r18, 0x10	; 16
    1638:	b2 2e       	mov	r11, r18
    163a:	b4 fe       	sbrs	r11, 4
    163c:	0d c0       	rjmp	.+26     	; 0x1658 <vfprintf+0x272>
    163e:	8b 2d       	mov	r24, r11
    1640:	84 60       	ori	r24, 0x04	; 4
    1642:	b8 2e       	mov	r11, r24
    1644:	09 c0       	rjmp	.+18     	; 0x1658 <vfprintf+0x272>
    1646:	24 ff       	sbrs	r18, 4
    1648:	0a c0       	rjmp	.+20     	; 0x165e <vfprintf+0x278>
    164a:	9f 2f       	mov	r25, r31
    164c:	96 60       	ori	r25, 0x06	; 6
    164e:	b9 2e       	mov	r11, r25
    1650:	06 c0       	rjmp	.+12     	; 0x165e <vfprintf+0x278>
    1652:	28 e0       	ldi	r18, 0x08	; 8
    1654:	30 e0       	ldi	r19, 0x00	; 0
    1656:	05 c0       	rjmp	.+10     	; 0x1662 <vfprintf+0x27c>
    1658:	20 e1       	ldi	r18, 0x10	; 16
    165a:	30 e0       	ldi	r19, 0x00	; 0
    165c:	02 c0       	rjmp	.+4      	; 0x1662 <vfprintf+0x27c>
    165e:	20 e1       	ldi	r18, 0x10	; 16
    1660:	32 e0       	ldi	r19, 0x02	; 2
    1662:	f8 01       	movw	r30, r16
    1664:	b7 fe       	sbrs	r11, 7
    1666:	07 c0       	rjmp	.+14     	; 0x1676 <vfprintf+0x290>
    1668:	60 81       	ld	r22, Z
    166a:	71 81       	ldd	r23, Z+1	; 0x01
    166c:	82 81       	ldd	r24, Z+2	; 0x02
    166e:	93 81       	ldd	r25, Z+3	; 0x03
    1670:	0c 5f       	subi	r16, 0xFC	; 252
    1672:	1f 4f       	sbci	r17, 0xFF	; 255
    1674:	06 c0       	rjmp	.+12     	; 0x1682 <vfprintf+0x29c>
    1676:	60 81       	ld	r22, Z
    1678:	71 81       	ldd	r23, Z+1	; 0x01
    167a:	80 e0       	ldi	r24, 0x00	; 0
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	0e 5f       	subi	r16, 0xFE	; 254
    1680:	1f 4f       	sbci	r17, 0xFF	; 255
    1682:	a4 01       	movw	r20, r8
    1684:	07 d1       	rcall	.+526    	; 0x1894 <__ultoa_invert>
    1686:	a8 2e       	mov	r10, r24
    1688:	a8 18       	sub	r10, r8
    168a:	fb 2d       	mov	r31, r11
    168c:	ff 77       	andi	r31, 0x7F	; 127
    168e:	bf 2e       	mov	r11, r31
    1690:	b6 fe       	sbrs	r11, 6
    1692:	0b c0       	rjmp	.+22     	; 0x16aa <vfprintf+0x2c4>
    1694:	2b 2d       	mov	r18, r11
    1696:	2e 7f       	andi	r18, 0xFE	; 254
    1698:	a5 14       	cp	r10, r5
    169a:	50 f4       	brcc	.+20     	; 0x16b0 <vfprintf+0x2ca>
    169c:	b4 fe       	sbrs	r11, 4
    169e:	0a c0       	rjmp	.+20     	; 0x16b4 <vfprintf+0x2ce>
    16a0:	b2 fc       	sbrc	r11, 2
    16a2:	08 c0       	rjmp	.+16     	; 0x16b4 <vfprintf+0x2ce>
    16a4:	2b 2d       	mov	r18, r11
    16a6:	2e 7e       	andi	r18, 0xEE	; 238
    16a8:	05 c0       	rjmp	.+10     	; 0x16b4 <vfprintf+0x2ce>
    16aa:	7a 2c       	mov	r7, r10
    16ac:	2b 2d       	mov	r18, r11
    16ae:	03 c0       	rjmp	.+6      	; 0x16b6 <vfprintf+0x2d0>
    16b0:	7a 2c       	mov	r7, r10
    16b2:	01 c0       	rjmp	.+2      	; 0x16b6 <vfprintf+0x2d0>
    16b4:	75 2c       	mov	r7, r5
    16b6:	24 ff       	sbrs	r18, 4
    16b8:	0d c0       	rjmp	.+26     	; 0x16d4 <vfprintf+0x2ee>
    16ba:	fe 01       	movw	r30, r28
    16bc:	ea 0d       	add	r30, r10
    16be:	f1 1d       	adc	r31, r1
    16c0:	80 81       	ld	r24, Z
    16c2:	80 33       	cpi	r24, 0x30	; 48
    16c4:	11 f4       	brne	.+4      	; 0x16ca <vfprintf+0x2e4>
    16c6:	29 7e       	andi	r18, 0xE9	; 233
    16c8:	09 c0       	rjmp	.+18     	; 0x16dc <vfprintf+0x2f6>
    16ca:	22 ff       	sbrs	r18, 2
    16cc:	06 c0       	rjmp	.+12     	; 0x16da <vfprintf+0x2f4>
    16ce:	73 94       	inc	r7
    16d0:	73 94       	inc	r7
    16d2:	04 c0       	rjmp	.+8      	; 0x16dc <vfprintf+0x2f6>
    16d4:	82 2f       	mov	r24, r18
    16d6:	86 78       	andi	r24, 0x86	; 134
    16d8:	09 f0       	breq	.+2      	; 0x16dc <vfprintf+0x2f6>
    16da:	73 94       	inc	r7
    16dc:	23 fd       	sbrc	r18, 3
    16de:	12 c0       	rjmp	.+36     	; 0x1704 <vfprintf+0x31e>
    16e0:	20 ff       	sbrs	r18, 0
    16e2:	06 c0       	rjmp	.+12     	; 0x16f0 <vfprintf+0x30a>
    16e4:	5a 2c       	mov	r5, r10
    16e6:	73 14       	cp	r7, r3
    16e8:	18 f4       	brcc	.+6      	; 0x16f0 <vfprintf+0x30a>
    16ea:	53 0c       	add	r5, r3
    16ec:	57 18       	sub	r5, r7
    16ee:	73 2c       	mov	r7, r3
    16f0:	73 14       	cp	r7, r3
    16f2:	60 f4       	brcc	.+24     	; 0x170c <vfprintf+0x326>
    16f4:	b7 01       	movw	r22, r14
    16f6:	80 e2       	ldi	r24, 0x20	; 32
    16f8:	90 e0       	ldi	r25, 0x00	; 0
    16fa:	2c 87       	std	Y+12, r18	; 0x0c
    16fc:	99 d0       	rcall	.+306    	; 0x1830 <fputc>
    16fe:	73 94       	inc	r7
    1700:	2c 85       	ldd	r18, Y+12	; 0x0c
    1702:	f6 cf       	rjmp	.-20     	; 0x16f0 <vfprintf+0x30a>
    1704:	73 14       	cp	r7, r3
    1706:	10 f4       	brcc	.+4      	; 0x170c <vfprintf+0x326>
    1708:	37 18       	sub	r3, r7
    170a:	01 c0       	rjmp	.+2      	; 0x170e <vfprintf+0x328>
    170c:	31 2c       	mov	r3, r1
    170e:	24 ff       	sbrs	r18, 4
    1710:	11 c0       	rjmp	.+34     	; 0x1734 <vfprintf+0x34e>
    1712:	b7 01       	movw	r22, r14
    1714:	80 e3       	ldi	r24, 0x30	; 48
    1716:	90 e0       	ldi	r25, 0x00	; 0
    1718:	2c 87       	std	Y+12, r18	; 0x0c
    171a:	8a d0       	rcall	.+276    	; 0x1830 <fputc>
    171c:	2c 85       	ldd	r18, Y+12	; 0x0c
    171e:	22 ff       	sbrs	r18, 2
    1720:	16 c0       	rjmp	.+44     	; 0x174e <vfprintf+0x368>
    1722:	21 ff       	sbrs	r18, 1
    1724:	03 c0       	rjmp	.+6      	; 0x172c <vfprintf+0x346>
    1726:	88 e5       	ldi	r24, 0x58	; 88
    1728:	90 e0       	ldi	r25, 0x00	; 0
    172a:	02 c0       	rjmp	.+4      	; 0x1730 <vfprintf+0x34a>
    172c:	88 e7       	ldi	r24, 0x78	; 120
    172e:	90 e0       	ldi	r25, 0x00	; 0
    1730:	b7 01       	movw	r22, r14
    1732:	0c c0       	rjmp	.+24     	; 0x174c <vfprintf+0x366>
    1734:	82 2f       	mov	r24, r18
    1736:	86 78       	andi	r24, 0x86	; 134
    1738:	51 f0       	breq	.+20     	; 0x174e <vfprintf+0x368>
    173a:	21 fd       	sbrc	r18, 1
    173c:	02 c0       	rjmp	.+4      	; 0x1742 <vfprintf+0x35c>
    173e:	80 e2       	ldi	r24, 0x20	; 32
    1740:	01 c0       	rjmp	.+2      	; 0x1744 <vfprintf+0x35e>
    1742:	8b e2       	ldi	r24, 0x2B	; 43
    1744:	27 fd       	sbrc	r18, 7
    1746:	8d e2       	ldi	r24, 0x2D	; 45
    1748:	b7 01       	movw	r22, r14
    174a:	90 e0       	ldi	r25, 0x00	; 0
    174c:	71 d0       	rcall	.+226    	; 0x1830 <fputc>
    174e:	a5 14       	cp	r10, r5
    1750:	30 f4       	brcc	.+12     	; 0x175e <vfprintf+0x378>
    1752:	b7 01       	movw	r22, r14
    1754:	80 e3       	ldi	r24, 0x30	; 48
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	6b d0       	rcall	.+214    	; 0x1830 <fputc>
    175a:	5a 94       	dec	r5
    175c:	f8 cf       	rjmp	.-16     	; 0x174e <vfprintf+0x368>
    175e:	aa 94       	dec	r10
    1760:	f4 01       	movw	r30, r8
    1762:	ea 0d       	add	r30, r10
    1764:	f1 1d       	adc	r31, r1
    1766:	80 81       	ld	r24, Z
    1768:	b7 01       	movw	r22, r14
    176a:	90 e0       	ldi	r25, 0x00	; 0
    176c:	61 d0       	rcall	.+194    	; 0x1830 <fputc>
    176e:	a1 10       	cpse	r10, r1
    1770:	f6 cf       	rjmp	.-20     	; 0x175e <vfprintf+0x378>
    1772:	33 20       	and	r3, r3
    1774:	09 f4       	brne	.+2      	; 0x1778 <vfprintf+0x392>
    1776:	5d ce       	rjmp	.-838    	; 0x1432 <vfprintf+0x4c>
    1778:	b7 01       	movw	r22, r14
    177a:	80 e2       	ldi	r24, 0x20	; 32
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	58 d0       	rcall	.+176    	; 0x1830 <fputc>
    1780:	3a 94       	dec	r3
    1782:	f7 cf       	rjmp	.-18     	; 0x1772 <vfprintf+0x38c>
    1784:	f7 01       	movw	r30, r14
    1786:	86 81       	ldd	r24, Z+6	; 0x06
    1788:	97 81       	ldd	r25, Z+7	; 0x07
    178a:	02 c0       	rjmp	.+4      	; 0x1790 <vfprintf+0x3aa>
    178c:	8f ef       	ldi	r24, 0xFF	; 255
    178e:	9f ef       	ldi	r25, 0xFF	; 255
    1790:	2c 96       	adiw	r28, 0x0c	; 12
    1792:	0f b6       	in	r0, 0x3f	; 63
    1794:	f8 94       	cli
    1796:	de bf       	out	0x3e, r29	; 62
    1798:	0f be       	out	0x3f, r0	; 63
    179a:	cd bf       	out	0x3d, r28	; 61
    179c:	df 91       	pop	r29
    179e:	cf 91       	pop	r28
    17a0:	1f 91       	pop	r17
    17a2:	0f 91       	pop	r16
    17a4:	ff 90       	pop	r15
    17a6:	ef 90       	pop	r14
    17a8:	df 90       	pop	r13
    17aa:	cf 90       	pop	r12
    17ac:	bf 90       	pop	r11
    17ae:	af 90       	pop	r10
    17b0:	9f 90       	pop	r9
    17b2:	8f 90       	pop	r8
    17b4:	7f 90       	pop	r7
    17b6:	6f 90       	pop	r6
    17b8:	5f 90       	pop	r5
    17ba:	4f 90       	pop	r4
    17bc:	3f 90       	pop	r3
    17be:	2f 90       	pop	r2
    17c0:	08 95       	ret

000017c2 <calloc>:
    17c2:	0f 93       	push	r16
    17c4:	1f 93       	push	r17
    17c6:	cf 93       	push	r28
    17c8:	df 93       	push	r29
    17ca:	86 9f       	mul	r24, r22
    17cc:	80 01       	movw	r16, r0
    17ce:	87 9f       	mul	r24, r23
    17d0:	10 0d       	add	r17, r0
    17d2:	96 9f       	mul	r25, r22
    17d4:	10 0d       	add	r17, r0
    17d6:	11 24       	eor	r1, r1
    17d8:	c8 01       	movw	r24, r16
    17da:	56 dc       	rcall	.-1876   	; 0x1088 <malloc>
    17dc:	ec 01       	movw	r28, r24
    17de:	00 97       	sbiw	r24, 0x00	; 0
    17e0:	21 f0       	breq	.+8      	; 0x17ea <calloc+0x28>
    17e2:	a8 01       	movw	r20, r16
    17e4:	60 e0       	ldi	r22, 0x00	; 0
    17e6:	70 e0       	ldi	r23, 0x00	; 0
    17e8:	11 d0       	rcall	.+34     	; 0x180c <memset>
    17ea:	ce 01       	movw	r24, r28
    17ec:	df 91       	pop	r29
    17ee:	cf 91       	pop	r28
    17f0:	1f 91       	pop	r17
    17f2:	0f 91       	pop	r16
    17f4:	08 95       	ret

000017f6 <strnlen_P>:
    17f6:	fc 01       	movw	r30, r24
    17f8:	05 90       	lpm	r0, Z+
    17fa:	61 50       	subi	r22, 0x01	; 1
    17fc:	70 40       	sbci	r23, 0x00	; 0
    17fe:	01 10       	cpse	r0, r1
    1800:	d8 f7       	brcc	.-10     	; 0x17f8 <strnlen_P+0x2>
    1802:	80 95       	com	r24
    1804:	90 95       	com	r25
    1806:	8e 0f       	add	r24, r30
    1808:	9f 1f       	adc	r25, r31
    180a:	08 95       	ret

0000180c <memset>:
    180c:	dc 01       	movw	r26, r24
    180e:	01 c0       	rjmp	.+2      	; 0x1812 <memset+0x6>
    1810:	6d 93       	st	X+, r22
    1812:	41 50       	subi	r20, 0x01	; 1
    1814:	50 40       	sbci	r21, 0x00	; 0
    1816:	e0 f7       	brcc	.-8      	; 0x1810 <memset+0x4>
    1818:	08 95       	ret

0000181a <strnlen>:
    181a:	fc 01       	movw	r30, r24
    181c:	61 50       	subi	r22, 0x01	; 1
    181e:	70 40       	sbci	r23, 0x00	; 0
    1820:	01 90       	ld	r0, Z+
    1822:	01 10       	cpse	r0, r1
    1824:	d8 f7       	brcc	.-10     	; 0x181c <strnlen+0x2>
    1826:	80 95       	com	r24
    1828:	90 95       	com	r25
    182a:	8e 0f       	add	r24, r30
    182c:	9f 1f       	adc	r25, r31
    182e:	08 95       	ret

00001830 <fputc>:
    1830:	0f 93       	push	r16
    1832:	1f 93       	push	r17
    1834:	cf 93       	push	r28
    1836:	df 93       	push	r29
    1838:	18 2f       	mov	r17, r24
    183a:	09 2f       	mov	r16, r25
    183c:	eb 01       	movw	r28, r22
    183e:	8b 81       	ldd	r24, Y+3	; 0x03
    1840:	81 fd       	sbrc	r24, 1
    1842:	03 c0       	rjmp	.+6      	; 0x184a <fputc+0x1a>
    1844:	8f ef       	ldi	r24, 0xFF	; 255
    1846:	9f ef       	ldi	r25, 0xFF	; 255
    1848:	20 c0       	rjmp	.+64     	; 0x188a <fputc+0x5a>
    184a:	82 ff       	sbrs	r24, 2
    184c:	10 c0       	rjmp	.+32     	; 0x186e <fputc+0x3e>
    184e:	4e 81       	ldd	r20, Y+6	; 0x06
    1850:	5f 81       	ldd	r21, Y+7	; 0x07
    1852:	2c 81       	ldd	r18, Y+4	; 0x04
    1854:	3d 81       	ldd	r19, Y+5	; 0x05
    1856:	42 17       	cp	r20, r18
    1858:	53 07       	cpc	r21, r19
    185a:	7c f4       	brge	.+30     	; 0x187a <fputc+0x4a>
    185c:	e8 81       	ld	r30, Y
    185e:	f9 81       	ldd	r31, Y+1	; 0x01
    1860:	9f 01       	movw	r18, r30
    1862:	2f 5f       	subi	r18, 0xFF	; 255
    1864:	3f 4f       	sbci	r19, 0xFF	; 255
    1866:	39 83       	std	Y+1, r19	; 0x01
    1868:	28 83       	st	Y, r18
    186a:	10 83       	st	Z, r17
    186c:	06 c0       	rjmp	.+12     	; 0x187a <fputc+0x4a>
    186e:	e8 85       	ldd	r30, Y+8	; 0x08
    1870:	f9 85       	ldd	r31, Y+9	; 0x09
    1872:	81 2f       	mov	r24, r17
    1874:	19 95       	eicall
    1876:	89 2b       	or	r24, r25
    1878:	29 f7       	brne	.-54     	; 0x1844 <fputc+0x14>
    187a:	2e 81       	ldd	r18, Y+6	; 0x06
    187c:	3f 81       	ldd	r19, Y+7	; 0x07
    187e:	2f 5f       	subi	r18, 0xFF	; 255
    1880:	3f 4f       	sbci	r19, 0xFF	; 255
    1882:	3f 83       	std	Y+7, r19	; 0x07
    1884:	2e 83       	std	Y+6, r18	; 0x06
    1886:	81 2f       	mov	r24, r17
    1888:	90 2f       	mov	r25, r16
    188a:	df 91       	pop	r29
    188c:	cf 91       	pop	r28
    188e:	1f 91       	pop	r17
    1890:	0f 91       	pop	r16
    1892:	08 95       	ret

00001894 <__ultoa_invert>:
    1894:	fa 01       	movw	r30, r20
    1896:	aa 27       	eor	r26, r26
    1898:	28 30       	cpi	r18, 0x08	; 8
    189a:	51 f1       	breq	.+84     	; 0x18f0 <__ultoa_invert+0x5c>
    189c:	20 31       	cpi	r18, 0x10	; 16
    189e:	81 f1       	breq	.+96     	; 0x1900 <__ultoa_invert+0x6c>
    18a0:	e8 94       	clt
    18a2:	6f 93       	push	r22
    18a4:	6e 7f       	andi	r22, 0xFE	; 254
    18a6:	6e 5f       	subi	r22, 0xFE	; 254
    18a8:	7f 4f       	sbci	r23, 0xFF	; 255
    18aa:	8f 4f       	sbci	r24, 0xFF	; 255
    18ac:	9f 4f       	sbci	r25, 0xFF	; 255
    18ae:	af 4f       	sbci	r26, 0xFF	; 255
    18b0:	b1 e0       	ldi	r27, 0x01	; 1
    18b2:	3e d0       	rcall	.+124    	; 0x1930 <__ultoa_invert+0x9c>
    18b4:	b4 e0       	ldi	r27, 0x04	; 4
    18b6:	3c d0       	rcall	.+120    	; 0x1930 <__ultoa_invert+0x9c>
    18b8:	67 0f       	add	r22, r23
    18ba:	78 1f       	adc	r23, r24
    18bc:	89 1f       	adc	r24, r25
    18be:	9a 1f       	adc	r25, r26
    18c0:	a1 1d       	adc	r26, r1
    18c2:	68 0f       	add	r22, r24
    18c4:	79 1f       	adc	r23, r25
    18c6:	8a 1f       	adc	r24, r26
    18c8:	91 1d       	adc	r25, r1
    18ca:	a1 1d       	adc	r26, r1
    18cc:	6a 0f       	add	r22, r26
    18ce:	71 1d       	adc	r23, r1
    18d0:	81 1d       	adc	r24, r1
    18d2:	91 1d       	adc	r25, r1
    18d4:	a1 1d       	adc	r26, r1
    18d6:	20 d0       	rcall	.+64     	; 0x1918 <__ultoa_invert+0x84>
    18d8:	09 f4       	brne	.+2      	; 0x18dc <__ultoa_invert+0x48>
    18da:	68 94       	set
    18dc:	3f 91       	pop	r19
    18de:	2a e0       	ldi	r18, 0x0A	; 10
    18e0:	26 9f       	mul	r18, r22
    18e2:	11 24       	eor	r1, r1
    18e4:	30 19       	sub	r19, r0
    18e6:	30 5d       	subi	r19, 0xD0	; 208
    18e8:	31 93       	st	Z+, r19
    18ea:	de f6       	brtc	.-74     	; 0x18a2 <__ultoa_invert+0xe>
    18ec:	cf 01       	movw	r24, r30
    18ee:	08 95       	ret
    18f0:	46 2f       	mov	r20, r22
    18f2:	47 70       	andi	r20, 0x07	; 7
    18f4:	40 5d       	subi	r20, 0xD0	; 208
    18f6:	41 93       	st	Z+, r20
    18f8:	b3 e0       	ldi	r27, 0x03	; 3
    18fa:	0f d0       	rcall	.+30     	; 0x191a <__ultoa_invert+0x86>
    18fc:	c9 f7       	brne	.-14     	; 0x18f0 <__ultoa_invert+0x5c>
    18fe:	f6 cf       	rjmp	.-20     	; 0x18ec <__ultoa_invert+0x58>
    1900:	46 2f       	mov	r20, r22
    1902:	4f 70       	andi	r20, 0x0F	; 15
    1904:	40 5d       	subi	r20, 0xD0	; 208
    1906:	4a 33       	cpi	r20, 0x3A	; 58
    1908:	18 f0       	brcs	.+6      	; 0x1910 <__ultoa_invert+0x7c>
    190a:	49 5d       	subi	r20, 0xD9	; 217
    190c:	31 fd       	sbrc	r19, 1
    190e:	40 52       	subi	r20, 0x20	; 32
    1910:	41 93       	st	Z+, r20
    1912:	02 d0       	rcall	.+4      	; 0x1918 <__ultoa_invert+0x84>
    1914:	a9 f7       	brne	.-22     	; 0x1900 <__ultoa_invert+0x6c>
    1916:	ea cf       	rjmp	.-44     	; 0x18ec <__ultoa_invert+0x58>
    1918:	b4 e0       	ldi	r27, 0x04	; 4
    191a:	a6 95       	lsr	r26
    191c:	97 95       	ror	r25
    191e:	87 95       	ror	r24
    1920:	77 95       	ror	r23
    1922:	67 95       	ror	r22
    1924:	ba 95       	dec	r27
    1926:	c9 f7       	brne	.-14     	; 0x191a <__ultoa_invert+0x86>
    1928:	00 97       	sbiw	r24, 0x00	; 0
    192a:	61 05       	cpc	r22, r1
    192c:	71 05       	cpc	r23, r1
    192e:	08 95       	ret
    1930:	9b 01       	movw	r18, r22
    1932:	ac 01       	movw	r20, r24
    1934:	0a 2e       	mov	r0, r26
    1936:	06 94       	lsr	r0
    1938:	57 95       	ror	r21
    193a:	47 95       	ror	r20
    193c:	37 95       	ror	r19
    193e:	27 95       	ror	r18
    1940:	ba 95       	dec	r27
    1942:	c9 f7       	brne	.-14     	; 0x1936 <__ultoa_invert+0xa2>
    1944:	62 0f       	add	r22, r18
    1946:	73 1f       	adc	r23, r19
    1948:	84 1f       	adc	r24, r20
    194a:	95 1f       	adc	r25, r21
    194c:	a0 1d       	adc	r26, r0
    194e:	08 95       	ret

00001950 <_exit>:
    1950:	f8 94       	cli

00001952 <__stop_program>:
    1952:	ff cf       	rjmp	.-2      	; 0x1952 <__stop_program>
