

******* Archived project restoration attempt on Mon May 15 21:09:40 2023
Source archive file:	C:/Projects/FPGA/FPGA_design_store/DE10_lite_17_basic_gate_verilog.qar
Archive was extracted into	C:/DELETE LATER/0_today/
		 - successfully.
