// Seed: 1694907242
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    output wand id_3,
    input uwire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wand id_7,
    output wire id_8,
    output uwire id_9,
    input uwire id_10,
    output supply0 id_11,
    input wire id_12,
    input tri0 id_13,
    output wand id_14,
    input wand id_15,
    output tri0 id_16,
    output tri0 id_17,
    input wire id_18,
    output supply0 id_19
);
  logic [7:0] id_21;
  always @(posedge 1 or posedge 1) id_16 = id_15;
  assign module_1.id_4 = 0;
  assign id_21[1] = id_21[1];
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply0 id_5
);
  tri id_7 = 1'b0;
  tri id_8;
  assign id_1 = 1;
  assign id_8 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0,
      id_5,
      id_3,
      id_5,
      id_1,
      id_0,
      id_0,
      id_4,
      id_0,
      id_5,
      id_4,
      id_1,
      id_5,
      id_1,
      id_0,
      id_4,
      id_1
  );
  always @(negedge id_2) force id_7 = 1 - 1;
endmodule
