`include "defines.v"

module id_ex(

	input wire						clk,
	input wire						rst,

	
	//ä»è¯‘ç é˜¶æ®µä¼ é€’çš„ä¿¡æ¯
	input wire[`AluOpBus]         	id_aluop,		//è¿ç®—çš„ç±»å?
	input wire[`AluSelBus]        	id_alusel,		//è¿ç®—çš„å­ç±»å‹
	input wire[`RegBus]           	id_reg1,		
	input wire[`RegBus]           	id_reg2,
	input wire[`RegAddrBus]       	id_wd,
	input wire[`WriteBus]           id_wreg,
	input wire[`RegBus]				id_return_addr,	
	input wire[`RegBus]				id_inst,
	input wire[`InstAddrBus]	    id_pc,
	

	
	//ä¼ é?’åˆ°æ‰§è¡Œé˜¶æ®µçš„ä¿¡æ?
	output reg[`AluOpBus]         	ex_aluop,
	output reg[`AluSelBus]        	ex_alusel,
	output reg[`RegBus]           	ex_reg1,
	output reg[`RegBus]           	ex_reg2,
	output reg[`RegAddrBus]       	ex_wd,
	output reg[`WriteBus]           ex_wreg,
	output reg[`RegBus]				ex_return_addr,
	output reg[`RegBus]				ex_inst,
	output reg[`RegBus]				ex_pc
);

endmodule