<?xml version="1.0" encoding="UTF-8"?>
<!-- TMS320C2000 Enhanced Debug Global Registers
     ===================================
     The offsets noted below are based on the base address that is specified in the device file that includes this file 
     -->
<module id="EnhancedDebugGlobalRegs" HW_revision="" XML_version="1" description="Enhanced Debug Global Registers">
    <register id="GLBL_EVENT_STAT" acronym="GLBL_EVENT_STAT" offset="0x0" page="1" width="16" description="Global event status" >
        <bitfield id="COUNTER_EVENT_STATUS" width="4" begin="11" end="8" resetval="0" description= "Counter Module Event Status"  range="" rwaccess="R" />
        <bitfield id="HWBP_EVENT_STATUS" width="8" begin="7" end="0" resetval="0" description= "Bus Comparator Module Event Status"  range="" rwaccess="R" />
    </register>
    <register id="GLBL_HALT_STAT" acronym="GLBL_HALT_STAT" offset="0x2" page="1" width="16" description="Global halt status" >
        <bitfield id="COUNTER_HALT_STATUS" width="4" begin="11" end="8" resetval="0" description= "Counter Module Halt Status"  range="" rwaccess="R" />
        <bitfield id="HWBP_HALT_STATUS" width="8" begin="7" end="0" resetval="0" description= "Bus Comparator Module Halt Status"  range="" rwaccess="R" />
    </register>
    <register id="GLBL_ENABLE" acronym="GLBL_ENABLE" offset="0x4" page="1" width="16" description="Global module enable" >
        <bitfield id="COUNTER_GLOBAL_ENABLE" width="4" begin="11" end="8" resetval="0" description= "Counter Module Global Enable"  range="" rwaccess="RW" />
        <bitfield id="HWBP_GLOBAL_ENABLE" width="8" begin="7" end="0" resetval="0" description= "Bus Comparator Module Global Enable"  range="" rwaccess="RW" />
    </register>
    <register id="CTM_GLBL_RESET" acronym="CTM_GLBL_RESET" offset="0x6" page="1" width="16" description="Global counter reset" >
        <bitfield id="COUNTER_GLOBAL_RESET" width="4" begin="3" end="0" resetval="0" description= "Global Reset for the counters"  range="" rwaccess="RW" />
    </register>
    <register id="GLBL_NMI_CTL" acronym="GLBL_NMI_CTL" offset="0x8" page="1" width="16" description="Global Debug NMI control" >
        <bitfield id="COUNTER_NMI_ENABLE" width="4" begin="11" end="8" resetval="0" description= "Reserved for future use"  range="" rwaccess="RW" />
        <bitfield id="HWBP_NMI_ENABLE" width="8" begin="7" end="0" resetval="0" description= "Reserved for future use"  range="" rwaccess="RW" />
    </register>
    <register id="GLBL_OWNER" acronym="GLBL_OWNER" offset="0xA" page="1" width="16" description="Global Ownership" >
        <bitfield id="OWNER" width="2" begin="1" end="0" resetval="0" description= "Global Ownership Bits"  range="" rwaccess="RW" />
    </register>
</module>