# Reading pref.tcl
# do FPGA_Encryption_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Reuben/Github/FPGA-Encryption {C:/Users/Reuben/Github/FPGA-Encryption/FPGA_Encryption.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:29:53 on Nov 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Reuben/Github/FPGA-Encryption" C:/Users/Reuben/Github/FPGA-Encryption/FPGA_Encryption.v 
# -- Compiling module FPGA_Encryption
# 
# Top level modules:
# 	FPGA_Encryption
# End time: 01:29:53 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Reuben/Github/FPGA-Encryption/src {C:/Users/Reuben/Github/FPGA-Encryption/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:29:53 on Nov 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Reuben/Github/FPGA-Encryption/src" C:/Users/Reuben/Github/FPGA-Encryption/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 01:29:53 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.FPGA_Encryption
# vsim work.FPGA_Encryption 
# Start time: 01:29:59 on Nov 11,2020
# Loading work.FPGA_Encryption
# Loading work.uart_tx
add wave -position insertpoint sim:/FPGA_Encryption/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 01:30:13 on Nov 11,2020, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
