 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 16:17:06 2023
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          893
Number of nets:                          2957
Number of cells:                         2060
Number of combinational cells:           1636
Number of sequential cells:               376
Number of macros/black boxes:               0
Number of buf/inv:                        336
Number of references:                      29

Combinational area:              15121.771940
Buf/Inv area:                     1447.341029
Noncombinational area:           11408.106842
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 26529.878782
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  --------------------------------------------------------------
SYS_TOP                           26529.8788    100.0    131.7904      0.0000  0.0000  SYS_TOP
FSM                                 954.3037      3.6    690.7229    263.5808  0.0000  SYS_CTRL_test_1
RegFile                            7150.8062     27.0   2605.2139   4545.5923  0.0000  RegisterFile_test_1
alu                                6994.3048     26.4   1327.3176    573.0529  0.0000  ALU_test_1
alu/add_20                          291.8216      1.1    291.8216      0.0000  0.0000  ALU_DW01_add_0
alu/div_23                         2380.4641      9.0   2380.4641      0.0000  0.0000  ALU_DW_div_uns_1
alu/mult_22                        2155.7144      8.1   1914.4909      0.0000  0.0000  ALU_DW02_mult_0
alu/mult_22/FS_1                    241.2235      0.9    241.2235      0.0000  0.0000  ALU_DW01_add_1
alu/sub_21                          265.9342      1.0    265.9342      0.0000  0.0000  ALU_DW01_sub_0
busy_faling                          71.7787      0.3      5.8835     65.8952  0.0000  PULSE_NEG_GEN_test_1
clkGate                              50.5981      0.2      5.8835     44.7146  0.0000  CLK_GATE
data_synch                          480.0936      1.8     84.7224    395.3712  0.0000  DATA_SYNC_test_1
fifo                               4178.4618     15.8      3.5301      0.0000  0.0000  FIFO_test_1
fifo/fifo_rd                        330.6527      1.2    167.0914    163.5613  0.0000  FIFO_Empty_test_1
fifo/fifo_w                         338.8896      1.3    172.9749    165.9147  0.0000  FIFO_Full_test_1
fifo/mem                           2978.2278     11.2   1246.1253   1732.1024  0.0000  Ram_test_1
fifo/read_synch                     263.5808      1.0      0.0000    263.5808  0.0000  Synchronizer_test_0
fifo/write_synch                    263.5808      1.0      0.0000    263.5808  0.0000  Synchronizer_test_1
mux_prescale                         88.2525      0.3     88.2525      0.0000  0.0000  custom_mux
pulse_en                             71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_0
pulse_valid                          71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_1
refmux                               15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_1
rst1mux                              11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_0
rst2mux                              11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
rstmux                               11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
rx                                 3011.1754     11.4      8.2369      0.0000  0.0000  UART_RX_test_1
rx/EDGE_U0                          888.4085      3.3    394.1945    494.2140  0.0000  edge_bit_counter_prescalar_width6_bit_width_count3_test_1
rx/controller                       851.9308      3.2    521.2781    330.6527  0.0000  FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6_test_1
rx/deserial                         622.4743      2.3    325.9459    296.5284  0.0000  deserializer_edge_width6_scaler_width6_data_width8_test_1
rx/par_checker                       64.7185      0.2     30.5942     34.1243  0.0000  parity_chk_test_1
rx/sampling                         554.2257      2.1    422.4353    131.7904  0.0000  data_sampling_prescalar_WIDTH6_scaler6_test_1
rx/start_checker                      5.8835      0.0      5.8835      0.0000  0.0000  strt_chk
rx/stop_checker                      15.2971      0.1     15.2971      0.0000  0.0000  stp_chk
rxmux                                11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
tx                                 1288.4865      4.9     67.0719      0.0000  0.0000  UART_TX_test_1
tx/controller                       184.7419      0.7     84.7224    100.0195  0.0000  FSM_test_1
tx/parity                           495.3907      1.9    198.8623    296.5284  0.0000  parityCalc_test_1
tx/ser                              541.2820      2.0    178.8584    362.4236  0.0000  serializer_test_1
txmux                                11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
u0                                  864.8745      3.3    383.6042    294.1750  0.0000  ClkDiv_test_0
u0/add_30                            95.3127      0.4     95.3127      0.0000  0.0000  ClkDiv_0_DW01_inc_1
u0/add_36                            91.7826      0.3     91.7826      0.0000  0.0000  ClkDiv_0_DW01_inc_0
u1                                  864.8745      3.3    383.6042    294.1750  0.0000  ClkDiv_test_1
u1/add_30                            95.3127      0.4     95.3127      0.0000  0.0000  ClkDiv_1_DW01_inc_1
u1/add_36                            91.7826      0.3     91.7826      0.0000  0.0000  ClkDiv_1_DW01_inc_0
u2                                   65.8952      0.2      0.0000     65.8952  0.0000  RST_SYNC_test_0
u3                                   65.8952      0.2      0.0000     65.8952  0.0000  RST_SYNC_test_1
u7                                   38.8311      0.1      5.8835     32.9476  0.0000  PULSE_SAMEZERO_GEN_test_1
uartmux                              11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
--------------------------------  ----------  -------  ----------  ----------  ------  --------------------------------------------------------------
Total                                                  15121.7719  11408.1068  0.0000

1
