/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:58:59 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_CLKGEN_INTR2_H__
#define BCHP_CLKGEN_INTR2_H__

/***************************************************************************
 *CLKGEN_INTR2 - Interrupt Level2 Controller
 ***************************************************************************/
#define BCHP_CLKGEN_INTR2_CPU_STATUS             0x004e4000 /* [RO] CPU Interrupt Status Register */
#define BCHP_CLKGEN_INTR2_CPU_SET                0x004e4004 /* [WO] CPU interrupt Set Register */
#define BCHP_CLKGEN_INTR2_CPU_CLEAR              0x004e4008 /* [WO] CPU interrupt Clear Register */
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS        0x004e400c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET           0x004e4010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR         0x004e4014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_CLKGEN_INTR2_PCI_STATUS             0x004e4018 /* [RO] PCI interrupt Status Register */
#define BCHP_CLKGEN_INTR2_PCI_SET                0x004e401c /* [WO] PCI interrupt Set Register */
#define BCHP_CLKGEN_INTR2_PCI_CLEAR              0x004e4020 /* [WO] PCI interrupt Clear Register */
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS        0x004e4024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET           0x004e4028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR         0x004e402c /* [WO] PCI interrupt Mask Clear Register */
#define BCHP_CLKGEN_INTR2_SCPU_STATUS            0x004e4030 /* [RO] SCPU interrupt Status Register */
#define BCHP_CLKGEN_INTR2_SCPU_SET               0x004e4034 /* [WO] SCPU interrupt Set Register */
#define BCHP_CLKGEN_INTR2_SCPU_CLEAR             0x004e4038 /* [WO] SCPU interrupt Clear Register */
#define BCHP_CLKGEN_INTR2_SCPU_MASK_STATUS       0x004e403c /* [RO] SCPU interrupt Mask Status Register */
#define BCHP_CLKGEN_INTR2_SCPU_MASK_SET          0x004e4040 /* [WO] SCPU interrupt Mask Set Register */
#define BCHP_CLKGEN_INTR2_SCPU_MASK_CLEAR        0x004e4044 /* [WO] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU Interrupt Status Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_CPU_STATUS_reserved0_MASK                0xfffffffe
#define BCHP_CLKGEN_INTR2_CPU_STATUS_reserved0_SHIFT               1

/* CLKGEN_INTR2 :: CPU_STATUS :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_STATUS_GISB_INTR_MASK                0x00000001
#define BCHP_CLKGEN_INTR2_CPU_STATUS_GISB_INTR_SHIFT               0
#define BCHP_CLKGEN_INTR2_CPU_STATUS_GISB_INTR_DEFAULT             0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_SET :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_CPU_SET_reserved0_MASK                   0xfffffffe
#define BCHP_CLKGEN_INTR2_CPU_SET_reserved0_SHIFT                  1

/* CLKGEN_INTR2 :: CPU_SET :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_SET_GISB_INTR_MASK                   0x00000001
#define BCHP_CLKGEN_INTR2_CPU_SET_GISB_INTR_SHIFT                  0
#define BCHP_CLKGEN_INTR2_CPU_SET_GISB_INTR_DEFAULT                0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_CLEAR :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_reserved0_MASK                 0xfffffffe
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_reserved0_SHIFT                1

/* CLKGEN_INTR2 :: CPU_CLEAR :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_GISB_INTR_MASK                 0x00000001
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_GISB_INTR_SHIFT                0
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_GISB_INTR_DEFAULT              0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_reserved0_SHIFT          1

/* CLKGEN_INTR2 :: CPU_MASK_STATUS :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_GISB_INTR_MASK           0x00000001
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_GISB_INTR_SHIFT          0
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_GISB_INTR_DEFAULT        0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_MASK_SET :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_reserved0_SHIFT             1

/* CLKGEN_INTR2 :: CPU_MASK_SET :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_GISB_INTR_MASK              0x00000001
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_GISB_INTR_SHIFT             0
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_GISB_INTR_DEFAULT           0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT           1

/* CLKGEN_INTR2 :: CPU_MASK_CLEAR :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_GISB_INTR_MASK            0x00000001
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_GISB_INTR_SHIFT           0
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_GISB_INTR_DEFAULT         0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_PCI_STATUS_reserved0_MASK                0xfffffffe
#define BCHP_CLKGEN_INTR2_PCI_STATUS_reserved0_SHIFT               1

/* CLKGEN_INTR2 :: PCI_STATUS :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_STATUS_GISB_INTR_MASK                0x00000001
#define BCHP_CLKGEN_INTR2_PCI_STATUS_GISB_INTR_SHIFT               0
#define BCHP_CLKGEN_INTR2_PCI_STATUS_GISB_INTR_DEFAULT             0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_SET :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_PCI_SET_reserved0_MASK                   0xfffffffe
#define BCHP_CLKGEN_INTR2_PCI_SET_reserved0_SHIFT                  1

/* CLKGEN_INTR2 :: PCI_SET :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_SET_GISB_INTR_MASK                   0x00000001
#define BCHP_CLKGEN_INTR2_PCI_SET_GISB_INTR_SHIFT                  0
#define BCHP_CLKGEN_INTR2_PCI_SET_GISB_INTR_DEFAULT                0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_CLEAR :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_reserved0_MASK                 0xfffffffe
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_reserved0_SHIFT                1

/* CLKGEN_INTR2 :: PCI_CLEAR :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_GISB_INTR_MASK                 0x00000001
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_GISB_INTR_SHIFT                0
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_GISB_INTR_DEFAULT              0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_reserved0_SHIFT          1

/* CLKGEN_INTR2 :: PCI_MASK_STATUS :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_GISB_INTR_MASK           0x00000001
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_GISB_INTR_SHIFT          0
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_GISB_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_MASK_SET :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_reserved0_SHIFT             1

/* CLKGEN_INTR2 :: PCI_MASK_SET :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_GISB_INTR_MASK              0x00000001
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_GISB_INTR_SHIFT             0
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_GISB_INTR_DEFAULT           0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT           1

/* CLKGEN_INTR2 :: PCI_MASK_CLEAR :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_GISB_INTR_MASK            0x00000001
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_GISB_INTR_SHIFT           0
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_GISB_INTR_DEFAULT         0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: SCPU_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_SCPU_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_INTR2_SCPU_STATUS_reserved0_SHIFT              1

/* CLKGEN_INTR2 :: SCPU_STATUS :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_SCPU_STATUS_GISB_INTR_MASK               0x00000001
#define BCHP_CLKGEN_INTR2_SCPU_STATUS_GISB_INTR_SHIFT              0
#define BCHP_CLKGEN_INTR2_SCPU_STATUS_GISB_INTR_DEFAULT            0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: SCPU_SET :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_SCPU_SET_reserved0_MASK                  0xfffffffe
#define BCHP_CLKGEN_INTR2_SCPU_SET_reserved0_SHIFT                 1

/* CLKGEN_INTR2 :: SCPU_SET :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_SCPU_SET_GISB_INTR_MASK                  0x00000001
#define BCHP_CLKGEN_INTR2_SCPU_SET_GISB_INTR_SHIFT                 0
#define BCHP_CLKGEN_INTR2_SCPU_SET_GISB_INTR_DEFAULT               0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: SCPU_CLEAR :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_SCPU_CLEAR_reserved0_MASK                0xfffffffe
#define BCHP_CLKGEN_INTR2_SCPU_CLEAR_reserved0_SHIFT               1

/* CLKGEN_INTR2 :: SCPU_CLEAR :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_SCPU_CLEAR_GISB_INTR_MASK                0x00000001
#define BCHP_CLKGEN_INTR2_SCPU_CLEAR_GISB_INTR_SHIFT               0
#define BCHP_CLKGEN_INTR2_SCPU_CLEAR_GISB_INTR_DEFAULT             0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: SCPU_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_SCPU_MASK_STATUS_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_INTR2_SCPU_MASK_STATUS_reserved0_SHIFT         1

/* CLKGEN_INTR2 :: SCPU_MASK_STATUS :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_SCPU_MASK_STATUS_GISB_INTR_MASK          0x00000001
#define BCHP_CLKGEN_INTR2_SCPU_MASK_STATUS_GISB_INTR_SHIFT         0
#define BCHP_CLKGEN_INTR2_SCPU_MASK_STATUS_GISB_INTR_DEFAULT       0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: SCPU_MASK_SET :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_SCPU_MASK_SET_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_INTR2_SCPU_MASK_SET_reserved0_SHIFT            1

/* CLKGEN_INTR2 :: SCPU_MASK_SET :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_SCPU_MASK_SET_GISB_INTR_MASK             0x00000001
#define BCHP_CLKGEN_INTR2_SCPU_MASK_SET_GISB_INTR_SHIFT            0
#define BCHP_CLKGEN_INTR2_SCPU_MASK_SET_GISB_INTR_DEFAULT          0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: SCPU_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_CLKGEN_INTR2_SCPU_MASK_CLEAR_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_INTR2_SCPU_MASK_CLEAR_reserved0_SHIFT          1

/* CLKGEN_INTR2 :: SCPU_MASK_CLEAR :: GISB_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_SCPU_MASK_CLEAR_GISB_INTR_MASK           0x00000001
#define BCHP_CLKGEN_INTR2_SCPU_MASK_CLEAR_GISB_INTR_SHIFT          0
#define BCHP_CLKGEN_INTR2_SCPU_MASK_CLEAR_GISB_INTR_DEFAULT        0x00000001

#endif /* #ifndef BCHP_CLKGEN_INTR2_H__ */

/* End of File */
