Analysis & Synthesis report for MIPSProcessor
Thu Aug  2 22:29:52 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Main|SerialCommandProcessor:serialCP|SCP_state
 12. State Machine - |Main|SerialCommandProcessor:serialCP|WordRX_state
 13. State Machine - |Main|SerialCommandProcessor:serialCP|WordTX_state
 14. State Machine - |Main|Processor:processor|PS2Keyboard:ps2kb|state
 15. State Machine - |Main|RS232:rs|TX_state
 16. State Machine - |Main|RS232:rs|RX_state
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Added for RAM Pass-Through Logic
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider
 24. Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider
 25. Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider
 26. Source assignments for Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated
 27. Source assignments for sld_signaltap:auto_signaltap_0
 28. Source assignments for Processor:processor|PS2KeyboardMemory:ps2kbm|altsyncram:keyMemory_rtl_0|altsyncram_2dc1:auto_generated
 29. Parameter Settings for User Entity Instance: Top-level Entity: |Main
 30. Parameter Settings for User Entity Instance: RS232:rs
 31. Parameter Settings for User Entity Instance: Processor:processor
 32. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned
 33. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component
 34. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned
 35. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component
 36. Parameter Settings for User Entity Instance: Processor:processor|PS2Keyboard:ps2kb
 37. Parameter Settings for User Entity Instance: Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component
 38. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 39. Parameter Settings for Inferred Entity Instance: Processor:processor|PS2KeyboardMemory:ps2kbm|altsyncram:keyMemory_rtl_0
 40. Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult1
 42. altsyncram Parameter Settings by Entity Instance
 43. lpm_mult Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "Processor:processor|Memory:mem|RAM32Bit:ram"
 45. Port Connectivity Checks: "Processor:processor"
 46. Port Connectivity Checks: "RS232:rs"
 47. Port Connectivity Checks: "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component"
 48. Signal Tap Logic Analyzer Settings
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Connections to In-System Debugging Instance "auto_signaltap_0"
 52. Analysis & Synthesis Messages
 53. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug  2 22:29:52 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; MIPSProcessor                               ;
; Top-level Entity Name              ; Main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 13,031                                      ;
;     Total combinational functions  ; 9,641                                       ;
;     Dedicated logic registers      ; 4,866                                       ;
; Total registers                    ; 4866                                        ;
; Total pins                         ; 67                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 897,279                                     ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Main               ; MIPSProcessor      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                         ; User-Encoded       ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+
; File Name with User-Entered Path                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                ; Library               ;
+---------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+
; ../HDL/PS2KeyboardMemory.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv                                                                ;                       ;
; ../HDL/PS2Keyboard.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv                                                                      ;                       ;
; ../HDL/SerialCommandProcessor.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv                                                           ;                       ;
; ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v                         ; yes             ; User Verilog HDL File                        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v                         ; ProcessorClockEnabler ;
; ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v ; yes             ; User Verilog HDL File                        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v ; ProcessorClockEnabler ;
; ../HDL/RS232.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv                                                                            ;                       ;
; ../HDL/RegisterFile.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv                                                                     ;                       ;
; ../HDL/PC.sv                                                                    ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv                                                                               ;                       ;
; ../HDL/Memory.sv                                                                ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv                                                                           ;                       ;
; ../HDL/Control.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv                                                                          ;                       ;
; ../HDL/Branch.sv                                                                ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv                                                                           ;                       ;
; ../HDL/ALU.sv                                                                   ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv                                                                              ;                       ;
; ../HDL/Processor.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv                                                                        ;                       ;
; RAM32Bit.v                                                                      ; yes             ; User Wizard-Generated File                   ; /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v                                                                      ;                       ;
; ../HDL/Main.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv                                                                             ;                       ;
; ../HDL/Output7Seg.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv                                                                       ;                       ;
; ALUDIV1.v                                                                       ; yes             ; User Wizard-Generated File                   ; /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v                                                                       ;                       ;
; lpm_divide.tdf                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                           ;                       ;
; abs_divider.inc                                                                 ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                          ;                       ;
; sign_div_unsign.inc                                                             ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                      ;                       ;
; aglobal180.inc                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                           ;                       ;
; db/lpm_divide_d0v.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf                                                           ;                       ;
; db/abs_divider_lug.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf                                                          ;                       ;
; db/alt_u_div_nrf.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf                                                            ;                       ;
; db/add_sub_7pc.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_7pc.tdf                                                              ;                       ;
; db/add_sub_8pc.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_8pc.tdf                                                              ;                       ;
; db/lpm_abs_i0a.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_abs_i0a.tdf                                                              ;                       ;
; db/lpm_divide_jev.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf                                                           ;                       ;
; db/sign_div_unsign_q8i.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sign_div_unsign_q8i.tdf                                                      ;                       ;
; altsyncram.tdf                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                           ;                       ;
; stratix_ram_block.inc                                                           ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;                       ;
; lpm_mux.inc                                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                              ;                       ;
; lpm_decode.inc                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                           ;                       ;
; a_rdenreg.inc                                                                   ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;                       ;
; altrom.inc                                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                               ;                       ;
; altram.inc                                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc                                               ;                       ;
; altdpram.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                             ;                       ;
; db/altsyncram_gni2.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf                                                          ;                       ;
; db/decode_jsa.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_jsa.tdf                                                               ;                       ;
; db/mux_gob.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_gob.tdf                                                                  ;                       ;
; sld_signaltap.vhd                                                               ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                        ;                       ;
; sld_signaltap_impl.vhd                                                          ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                   ;                       ;
; sld_ela_control.vhd                                                             ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                      ;                       ;
; lpm_shiftreg.tdf                                                                ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                         ;                       ;
; lpm_constant.inc                                                                ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                         ;                       ;
; dffeea.inc                                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                                               ;                       ;
; sld_ela_trigger.tdf                                                             ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                      ;                       ;
; db/sld_ela_trigger_odp.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_ela_trigger_odp.tdf                                                      ;                       ;
; db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84.v                         ; yes             ; Encrypted Auto-Generated Megafunction        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84.v                         ;                       ;
; sld_alt_reduction.vhd                                                           ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                    ;                       ;
; sld_mbpmg.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                            ;                       ;
; sld_ela_trigger_flow_mgr.vhd                                                    ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                             ;                       ;
; sld_buffer_manager.vhd                                                          ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                   ;                       ;
; db/altsyncram_8e24.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_8e24.tdf                                                          ;                       ;
; altdpram.tdf                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                                             ;                       ;
; memmodes.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                           ;                       ;
; a_hdffe.inc                                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                              ;                       ;
; alt_le_rden_reg.inc                                                             ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                      ;                       ;
; altsyncram.inc                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                                           ;                       ;
; lpm_mux.tdf                                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                              ;                       ;
; muxlut.inc                                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                                               ;                       ;
; bypassff.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                             ;                       ;
; altshift.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                             ;                       ;
; db/mux_rsc.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_rsc.tdf                                                                  ;                       ;
; lpm_decode.tdf                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                           ;                       ;
; declut.inc                                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/declut.inc                                               ;                       ;
; lpm_compare.inc                                                                 ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                          ;                       ;
; db/decode_dvf.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_dvf.tdf                                                               ;                       ;
; lpm_counter.tdf                                                                 ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                          ;                       ;
; lpm_add_sub.inc                                                                 ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;                       ;
; cmpconst.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                                             ;                       ;
; lpm_counter.inc                                                                 ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                          ;                       ;
; alt_counter_stratix.inc                                                         ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                  ;                       ;
; db/cntr_7ii.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_7ii.tdf                                                                 ;                       ;
; db/cmpr_ugc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ugc.tdf                                                                 ;                       ;
; db/cntr_g9j.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_g9j.tdf                                                                 ;                       ;
; db/cntr_fgi.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_fgi.tdf                                                                 ;                       ;
; db/cmpr_rgc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_rgc.tdf                                                                 ;                       ;
; db/cntr_23j.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_23j.tdf                                                                 ;                       ;
; db/cmpr_ngc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ngc.tdf                                                                 ;                       ;
; sld_rom_sr.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;                       ;
; sld_jtag_endpoint_adapter.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;                       ;
; sld_jtag_endpoint_adapter_impl.sv                                               ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;                       ;
; sld_hub.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld            ;
; db/ip/sld8c5be27b/alt_sld_fab.v                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/alt_sld_fab.v                                                 ; alt_sld_fab           ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v                          ; alt_sld_fab           ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                   ; alt_sld_fab           ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                ; alt_sld_fab           ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd              ; yes             ; Encrypted Auto-Found VHDL File               ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd              ; alt_sld_fab           ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                ; alt_sld_fab           ;
; sld_jtag_hub.vhd                                                                ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;                       ;
; db/altsyncram_2dc1.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_2dc1.tdf                                                          ;                       ;
; lpm_mult.tdf                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                             ;                       ;
; multcore.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                             ;                       ;
; db/mult_46t.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_46t.tdf                                                                 ;                       ;
; db/mult_7dt.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_7dt.tdf                                                                 ;                       ;
+---------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 13,031                                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                                        ;
; Total combinational functions               ; 9641                                                                                                                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                        ;
;     -- 4 input functions                    ; 5661                                                                                                                                                                                   ;
;     -- 3 input functions                    ; 3094                                                                                                                                                                                   ;
;     -- <=2 input functions                  ; 886                                                                                                                                                                                    ;
;                                             ;                                                                                                                                                                                        ;
; Logic elements by mode                      ;                                                                                                                                                                                        ;
;     -- normal mode                          ; 7646                                                                                                                                                                                   ;
;     -- arithmetic mode                      ; 1995                                                                                                                                                                                   ;
;                                             ;                                                                                                                                                                                        ;
; Total registers                             ; 4866                                                                                                                                                                                   ;
;     -- Dedicated logic registers            ; 4866                                                                                                                                                                                   ;
;     -- I/O registers                        ; 0                                                                                                                                                                                      ;
;                                             ;                                                                                                                                                                                        ;
; I/O pins                                    ; 67                                                                                                                                                                                     ;
; Total memory bits                           ; 897279                                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 16                                                                                                                                                                                     ;
;                                             ;                                                                                                                                                                                        ;
; Maximum fan-out node                        ; ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
; Maximum fan-out                             ; 1758                                                                                                                                                                                   ;
; Total fan-out                               ; 56153                                                                                                                                                                                  ;
; Average fan-out                             ; 3.77                                                                                                                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                        ; Library Name          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------------+
; |Main                                                                                                                                   ; 9641 (18)           ; 4866 (9)                  ; 897279      ; 16           ; 0       ; 8         ; 67   ; 0            ; |Main                                                                                                                                                                                                                                                                                                                                                                                             ; Main                                               ; work                  ;
;    |Output7Seg:display_seg0|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg0                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg1|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg1                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg2|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg2                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg3|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg3                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg4|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg4                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg5|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg5                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg6|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg6                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg7|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg7                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Processor:processor|                                                                                                                ; 7408 (750)          ; 1802 (388)                ; 524543      ; 16           ; 0       ; 8         ; 0    ; 0            ; |Main|Processor:processor                                                                                                                                                                                                                                                                                                                                                                         ; Processor                                          ; work                  ;
;       |ALU:alu|                                                                                                                         ; 4347 (1700)         ; 232 (70)                  ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu                                                                                                                                                                                                                                                                                                                                                                 ; ALU                                                ; work                  ;
;          |ALUDIV1:dividersigned|                                                                                                        ; 1352 (0)            ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned                                                                                                                                                                                                                                                                                                                                           ; ALUDIV1                                            ; work                  ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                                           ; 1352 (0)            ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                           ; lpm_divide                                         ; work                  ;
;                |lpm_divide_d0v:auto_generated|                                                                                          ; 1352 (0)            ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated                                                                                                                                                                                                                                                                             ; lpm_divide_d0v                                     ; work                  ;
;                   |abs_divider_lug:divider|                                                                                             ; 1352 (95)           ; 82 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider                                                                                                                                                                                                                                                     ; abs_divider_lug                                    ; work                  ;
;                      |alt_u_div_nrf:divider|                                                                                            ; 1134 (1133)         ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider                                                                                                                                                                                                                               ; alt_u_div_nrf                                      ; work                  ;
;                         |add_sub_8pc:add_sub_1|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                         ; add_sub_8pc                                        ; work                  ;
;                      |lpm_abs_i0a:my_abs_den|                                                                                           ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|lpm_abs_i0a:my_abs_den                                                                                                                                                                                                                              ; lpm_abs_i0a                                        ; work                  ;
;                      |lpm_abs_i0a:my_abs_num|                                                                                           ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                              ; lpm_abs_i0a                                        ; work                  ;
;          |ALUDIV1:dividerunsigned|                                                                                                      ; 1124 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned                                                                                                                                                                                                                                                                                                                                         ; ALUDIV1                                            ; work                  ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                                           ; 1124 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                         ; lpm_divide                                         ; work                  ;
;                |lpm_divide_jev:auto_generated|                                                                                          ; 1124 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated                                                                                                                                                                                                                                                                           ; lpm_divide_jev                                     ; work                  ;
;                   |sign_div_unsign_q8i:divider|                                                                                         ; 1124 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider                                                                                                                                                                                                                                               ; sign_div_unsign_q8i                                ; work                  ;
;                      |alt_u_div_nrf:divider|                                                                                            ; 1124 (1123)         ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider                                                                                                                                                                                                                         ; alt_u_div_nrf                                      ; work                  ;
;                         |add_sub_8pc:add_sub_1|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                   ; add_sub_8pc                                        ; work                  ;
;          |lpm_mult:Mult0|                                                                                                               ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                           ; work                  ;
;             |mult_46t:auto_generated|                                                                                                   ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                                                                                                                                                          ; mult_46t                                           ; work                  ;
;          |lpm_mult:Mult1|                                                                                                               ; 79 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                           ; work                  ;
;             |mult_7dt:auto_generated|                                                                                                   ; 79 (79)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult1|mult_7dt:auto_generated                                                                                                                                                                                                                                                                                                                          ; mult_7dt                                           ; work                  ;
;       |Branch:branch|                                                                                                                   ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Branch:branch                                                                                                                                                                                                                                                                                                                                                           ; Branch                                             ; work                  ;
;       |Control:control|                                                                                                                 ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Control:control                                                                                                                                                                                                                                                                                                                                                         ; Control                                            ; work                  ;
;       |Memory:mem|                                                                                                                      ; 319 (250)           ; 10 (6)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem                                                                                                                                                                                                                                                                                                                                                              ; Memory                                             ; work                  ;
;          |RAM32Bit:ram|                                                                                                                 ; 69 (0)              ; 4 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram                                                                                                                                                                                                                                                                                                                                                 ; RAM32Bit                                           ; work                  ;
;             |altsyncram:altsyncram_component|                                                                                           ; 69 (0)              ; 4 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                 ; altsyncram                                         ; work                  ;
;                |altsyncram_gni2:auto_generated|                                                                                         ; 69 (1)              ; 4 (4)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_gni2                                    ; work                  ;
;                   |decode_jsa:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|decode_jsa:decode2                                                                                                                                                                                                                                                               ; decode_jsa                                         ; work                  ;
;                   |decode_jsa:rden_decode_a|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|decode_jsa:rden_decode_a                                                                                                                                                                                                                                                         ; decode_jsa                                         ; work                  ;
;                   |mux_gob:mux4|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|mux_gob:mux4                                                                                                                                                                                                                                                                     ; mux_gob                                            ; work                  ;
;                   |mux_gob:mux5|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|mux_gob:mux5                                                                                                                                                                                                                                                                     ; mux_gob                                            ; work                  ;
;       |PC:pc|                                                                                                                           ; 178 (178)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|PC:pc                                                                                                                                                                                                                                                                                                                                                                   ; PC                                                 ; work                  ;
;       |PS2Keyboard:ps2kb|                                                                                                               ; 199 (199)           ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|PS2Keyboard:ps2kb                                                                                                                                                                                                                                                                                                                                                       ; PS2Keyboard                                        ; work                  ;
;       |PS2KeyboardMemory:ps2kbm|                                                                                                        ; 172 (172)           ; 26 (26)                   ; 255         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|PS2KeyboardMemory:ps2kbm                                                                                                                                                                                                                                                                                                                                                ; PS2KeyboardMemory                                  ; work                  ;
;          |altsyncram:keyMemory_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 255         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|PS2KeyboardMemory:ps2kbm|altsyncram:keyMemory_rtl_0                                                                                                                                                                                                                                                                                                                     ; altsyncram                                         ; work                  ;
;             |altsyncram_2dc1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 255         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|PS2KeyboardMemory:ps2kbm|altsyncram:keyMemory_rtl_0|altsyncram_2dc1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_2dc1                                    ; work                  ;
;       |RegisterFile:registerFile|                                                                                                       ; 1338 (1338)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|RegisterFile:registerFile                                                                                                                                                                                                                                                                                                                                               ; RegisterFile                                       ; work                  ;
;    |ProcessorClockEnabler:pce|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ProcessorClockEnabler:pce                                                                                                                                                                                                                                                                                                                                                                   ; ProcessorClockEnabler                              ; ProcessorClockEnabler ;
;       |ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                   ; ProcessorClockEnabler_altclkctrl_0                 ; ProcessorClockEnabler ;
;          |ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component                                                                                                                                                                                                                           ; ProcessorClockEnabler_altclkctrl_0_sub             ; ProcessorClockEnabler ;
;    |RS232:rs|                                                                                                                           ; 201 (201)           ; 132 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|RS232:rs                                                                                                                                                                                                                                                                                                                                                                                    ; RS232                                              ; work                  ;
;    |SerialCommandProcessor:serialCP|                                                                                                    ; 531 (531)           ; 265 (265)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|SerialCommandProcessor:serialCP                                                                                                                                                                                                                                                                                                                                                             ; SerialCommandProcessor                             ; work                  ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                            ; altera_sld            ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                        ; altera_sld            ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                         ; alt_sld_fab                                        ; alt_sld_fab           ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab           ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab           ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                            ; sld_jtag_hub                                       ; work                  ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                    ; sld_rom_sr                                         ; work                  ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                  ; sld_shadow_jsm                                     ; altera_sld            ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1300 (2)            ; 2567 (364)                ; 372736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                              ; sld_signaltap                                      ; work                  ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1298 (0)            ; 2203 (0)                  ; 372736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                        ; sld_signaltap_impl                                 ; work                  ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1298 (86)           ; 2203 (810)                ; 372736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                 ; sld_signaltap_implb                                ; work                  ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                  ; altdpram                                           ; work                  ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                              ; lpm_decode                                         ; work                  ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                    ; decode_dvf                                         ; work                  ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                      ; lpm_mux                                            ; work                  ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                                                                               ; mux_rsc                                            ; work                  ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 372736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                 ; altsyncram                                         ; work                  ;
;                |altsyncram_8e24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 372736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated                                                                                                                                                                                                  ; altsyncram_8e24                                    ; work                  ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                  ; lpm_shiftreg                                       ; work                  ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                    ; lpm_shiftreg                                       ; work                  ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                         ; serial_crc_16                                      ; work                  ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                      ; sld_buffer_manager                                 ; work                  ;
;             |sld_ela_control:ela_control|                                                                                               ; 772 (1)             ; 957 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                     ; sld_ela_control                                    ; work                  ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                             ; lpm_shiftreg                                       ; work                  ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 770 (0)             ; 941 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                          ; sld_ela_trigger                                    ; work                  ;
;                   |sld_ela_trigger_odp:auto_generated|                                                                                  ; 770 (0)             ; 941 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated                                                                                                                                       ; sld_ela_trigger_odp                                ; work                  ;
;                      |sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|                                                     ; 770 (546)           ; 941 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1                                                                          ; sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84 ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_162|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_197|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_200|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_203|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_206|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_209|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_212|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_215|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_218|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_221|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_224|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_227|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_230|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_233|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_236|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_239|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_242|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_245|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_248|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_249|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_251|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_252|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_254|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_255|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_257|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_258|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_260|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_261|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_263|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_264|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_266|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_267|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_269|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_270|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_272|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_273|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_275|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_276|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_278|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_279|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_281|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_282|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_284|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_285|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_287|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_288|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_290|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_291|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_293|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_294|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_295|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_295                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_298|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_298                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_299|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_301|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_301                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_302|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_304|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_304                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_305|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_307|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_307                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_308|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_310|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_310                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_311|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_313|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_314|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_316|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_317|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_319|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_320|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_322|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_322                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_323|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_325|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_326|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_328|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_328                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_329|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_331|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_331                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_332|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_334|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_334                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_335|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_337|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_338|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_340|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_341|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_343|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_344|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_346|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_346                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_347|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_349|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_350|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_352|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_353|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_355|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_355                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_356|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_358|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_358                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_359|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_361|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_362|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_362                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_364|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_364                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_365|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_365                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_367|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_368|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_368                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_370|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_371|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_371                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_373|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_374|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_374                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_376|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_377|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_377                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_379|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_380|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_380                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_382|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_383|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_383                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_385|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_386|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_386                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_388|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_389|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_389                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_391|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_391                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_392|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_392                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_393|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_393                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_396|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_396                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_397|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_397                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_399|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_399                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_400|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_400                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_402|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_402                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_403|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_403                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_405|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_405                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_406|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_406                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_408|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_408                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_409|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_409                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_411|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_411                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_412|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_412                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_414|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_414                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_415|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_415                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_417|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_417                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_418|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_418                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_420|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_420                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_421|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_421                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_423|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_423                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_424|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_424                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_426|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_426                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_427|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_427                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_429|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_429                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_430|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_430                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_432|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_432                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_433|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_433                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_435|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_435                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_436|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_436                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_438|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_438                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_439|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_439                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_441|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_441                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_442|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_442                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_444|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_444                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_445|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_445                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_447|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_447                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_448|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_448                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_450|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_450                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_451|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_451                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_453|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_453                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_454|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_454                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_456|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_456                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_457|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_457                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_459|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_459                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_460|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_460                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_462|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_462                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_463|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_463                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_465|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_465                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_466|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_466                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_468|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_468                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_469|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_469                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_471|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_471                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_472|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_472                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_474|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_474                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_475|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_475                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_477|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_477                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_478|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_478                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_480|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_480                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_481|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_481                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_483|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_483                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_484|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_484                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_486|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_486                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_487|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_487                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_489|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_489                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_490|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_490                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_491|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_491                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_494|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_494                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_495|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_495                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_497|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_497                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_498|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_498                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_500|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_500                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_501|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_501                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_502|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_502                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_505|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_505                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_506|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_506                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_508|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_508                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_509|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_509                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_511|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_511                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_512|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_512                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_513|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_513                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_516|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_516                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_517|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_517                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_519|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_519                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_520|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_520                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_522|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_522                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_523|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_523                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_525|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_525                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_526|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_526                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_528|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_528                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_529|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_529                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_531|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_531                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_532|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_532                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_534|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_534                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_535|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_535                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_537|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_537                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_538|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_538                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_539|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_539                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_542|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_542                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_543|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_543                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_545|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_545                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_546|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_546                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_548|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_548                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_549|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_549                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_551|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_551                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_552|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_552                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_554|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_554                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_555|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_555                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_557|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_557                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_558|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_558                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_560|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_560                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_561|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_561                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_563|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_563                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_564|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_564                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_565|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_565                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_566|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_566                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                                       ; work                  ;
;                         |sld_alt_reduction:unary_100|                                                                                   ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_alt_reduction:unary_100                                              ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_198|                                                                                   ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_alt_reduction:unary_198                                              ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_296|                                                                                   ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_alt_reduction:unary_296                                              ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_394|                                                                                   ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_alt_reduction:unary_394                                              ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_492|                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_alt_reduction:unary_492                                              ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_503|                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_alt_reduction:unary_503                                              ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_514|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_alt_reduction:unary_514                                              ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_540|                                                                                   ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_alt_reduction:unary_540                                              ; sld_alt_reduction                                  ; work                  ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_101                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_104                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_107                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_110                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_113                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_116|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_116                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_119|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_119                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_122|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_122                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_125|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_125                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_128|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_128                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_131|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_131                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_134|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_134                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_137|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_137                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_137|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_140|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_140                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_143|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_143                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_143|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_146|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_146                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_146|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_149|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_149                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_149|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_152|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_152                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_152|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_155|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_155                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_155|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_158|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_158                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_158|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_161|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_161                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_161|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_164|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_164                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_164|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_167|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_167                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_167|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_170|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_170                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_170|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_173|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_173                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_173|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_176|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_176                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_176|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_179|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_179                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_179|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_182|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_182                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_182|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_185|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_185                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_188|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_188                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_191                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_194                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_199|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_199                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_202|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_202                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_205|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_205                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_208|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_208                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_211|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_211                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_214|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_214                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_217|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_217                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_220|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_220                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_223|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_223                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_226|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_226                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_229|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_229                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_232|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_232                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_235|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_235                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_238|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_238                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_241|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_241                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_244|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_244                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_244|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_247|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_247                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_247|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_250|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_250                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_250|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_253|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_253                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_256|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_256                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_259|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_259                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_262|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_262                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_265|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_265                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_268|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_268                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_271|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_271                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_274|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_274                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_277|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_277                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_277|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_280|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_280                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_280|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_283|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_283                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_286|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_286                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_289|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_289                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_289|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_292|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_292                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_297|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_297                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_297|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_300|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_300                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_300|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_303|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_303                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_306|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_306                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_306|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_309|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_309                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_309|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_30                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_312|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_312                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_315|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_315                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_315|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_318|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_318                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_321|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_321                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_324|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_324                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_324|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_327|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_327                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_330|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_330                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_330|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_333|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_333                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_333|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_336|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_336                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_336|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_339|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_339                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_339|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_33                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_342|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_342                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_342|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_345|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_345                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_345|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_348|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_348                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_348|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_351|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_351                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_351|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_354|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_354                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_354|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_357|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_357                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_357|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_360|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_360                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_360|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_363|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_363                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_363|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_366|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_366                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_366|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_369|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_369                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_369|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_36                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_372|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_372                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_372|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_375|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_375                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_375|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_378|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_378                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_378|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_381|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_381                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_381|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_384|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_384                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_384|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_387|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_387                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_387|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_390|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_390                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_390|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_395|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_395                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_395|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_398|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_398                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_398|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_39                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_401|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_401                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_401|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_404|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_404                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_404|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_407|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_407                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_407|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_410|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_410                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_410|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_413|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_413                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_413|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_416|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_416                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_416|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_419|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_419                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_419|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_422|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_422                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_422|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_425|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_425                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_425|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_428|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_428                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_428|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_42                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_431|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_431                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_431|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_434|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_434                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_434|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_437|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_437                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_437|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_440|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_440                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_440|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_443|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_443                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_443|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_446|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_446                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_446|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_449|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_449                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_449|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_452|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_452                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_452|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_455|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_455                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_455|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_458|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_458                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_458|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_45                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_461|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_461                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_461|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_464|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_464                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_464|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_467|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_467                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_467|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_470|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_470                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_470|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_473|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_473                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_473|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_476|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_476                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_476|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_479|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_479                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_479|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_482|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_482                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_482|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_485|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_485                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_485|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_488|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_488                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_488|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_48                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_493|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_493                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_493|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_496|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_496                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_496|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_499|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_499                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_499|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_504|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_504                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_504|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_507|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_507                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_507|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_510|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_510                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_510|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_515|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_515                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_515|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_518|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_518                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_518|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_51|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_51                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_521|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_521                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_521|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_524|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_524                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_524|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_527|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_527                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_527|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_530|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_530                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_530|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_533|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_533                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_533|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_536|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_536                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_536|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_541|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_541                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_541|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_544|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_544                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_544|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_547|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_547                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_547|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_54                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_550|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_550                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_550|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_553|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_553                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_553|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_556|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_556                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_556|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_559|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_559                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_559|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_562|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_562                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_562|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_57                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_60|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_60                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_63|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_63                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_66|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_66                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_66|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_69|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_69                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_69|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_72|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_72                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_72|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_75|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_75                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_75|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_78|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_78                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_78|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_81|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_81                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_84|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_84                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_87|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_87                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_90|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_90                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_93|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_93                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_96|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_96                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work                  ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                       ; sld_ela_trigger_flow_mgr                           ; work                  ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                               ; lpm_shiftreg                                       ; work                  ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 269 (10)            ; 253 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                ; sld_offload_buffer_mgr                             ; work                  ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                      ; lpm_counter                                        ; work                  ;
;                   |cntr_7ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ii:auto_generated                                                                                                              ; cntr_7ii                                           ; work                  ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                               ; lpm_counter                                        ; work                  ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                                                                       ; cntr_g9j                                           ; work                  ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                     ; lpm_counter                                        ; work                  ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                                                                             ; cntr_fgi                                           ; work                  ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                        ; lpm_counter                                        ; work                  ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                ; cntr_23j                                           ; work                  ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                               ; lpm_shiftreg                                       ; work                  ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 182 (182)           ; 182 (182)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                ; lpm_shiftreg                                       ; work                  ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                             ; lpm_shiftreg                                       ; work                  ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                           ; sld_rom_sr                                         ; work                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; True Dual Port   ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|altsyncram:keyMemory_rtl_0|altsyncram_2dc1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 255          ; 1            ; 255          ; 1            ; 255    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 182          ; 2048         ; 182          ; 372736 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                          ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                            ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                  ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                  ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1 ;                            ;
; N/A    ; altclkctrl   ; 18.0    ; N/A          ; N/A          ; |Main|ProcessorClockEnabler:pce                                                                                                                                                                                                                                                                                          ; ProcessorClockEnabler.qsys ;
; Altera ; LPM_DIVIDE   ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned                                                                                                                                                                                                                                                                  ; ALUDIV1.v                  ;
; Altera ; LPM_DIVIDE   ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned                                                                                                                                                                                                                                                                ; ALUDIV1.v                  ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram                                                                                                                                                                                                                                                                        ; RAM32Bit.v                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------+
; State Machine - |Main|SerialCommandProcessor:serialCP|SCP_state ;
+-----------------------------------+-------------+---------------+
; Name                              ; SCP_state~5 ; SCP_state~4   ;
+-----------------------------------+-------------+---------------+
; SCP_state.SCP_READ_COMMAND_LENGTH ; 0           ; 0             ;
; SCP_state.SCP_READ_COMMAND        ; 0           ; 1             ;
; SCP_state.SCP_PROCESS_COMMAND     ; 1           ; 0             ;
; SCP_state.SCP_BAD                 ; 1           ; 1             ;
+-----------------------------------+-------------+---------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------+
; State Machine - |Main|SerialCommandProcessor:serialCP|WordRX_state   ;
+------------------------------------+----------------+----------------+
; Name                               ; WordRX_state~5 ; WordRX_state~4 ;
+------------------------------------+----------------+----------------+
; WordRX_state.WORDRXSTATE_RECEIVING ; 0              ; 0              ;
; WordRX_state.WORDRXSTATE_DONE      ; 0              ; 1              ;
; WordRX_state.WORDRXSTATE_BAD       ; 1              ; 0              ;
+------------------------------------+----------------+----------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------+
; State Machine - |Main|SerialCommandProcessor:serialCP|WordTX_state ;
+----------------------------------+----------------+----------------+
; Name                             ; WordTX_state~5 ; WordTX_state~4 ;
+----------------------------------+----------------+----------------+
; WordTX_state.WORDTXSTATE_WAITING ; 0              ; 0              ;
; WordTX_state.WORDTXSTATE_SENDING ; 0              ; 1              ;
; WordTX_state.WORDTXSTATE_DONE    ; 1              ; 0              ;
; WordTX_state.WORDTXSTATE_BAD     ; 1              ; 1              ;
+----------------------------------+----------------+----------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------------+
; State Machine - |Main|Processor:processor|PS2Keyboard:ps2kb|state ;
+--------------+----------+----------+----------+-------------------+
; Name         ; state~12 ; state~11 ; state~10 ; state~9           ;
+--------------+----------+----------+----------+-------------------+
; state.START  ; 0        ; 0        ; 0        ; 0                 ;
; state.BITS   ; 0        ; 0        ; 1        ; 1                 ;
; state.PARITY ; 0        ; 0        ; 1        ; 0                 ;
; state.STOP   ; 0        ; 1        ; 0        ; 1                 ;
; state.BAD    ; 1        ; 0        ; 0        ; 1                 ;
+--------------+----------+----------+----------+-------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------+
; State Machine - |Main|RS232:rs|TX_state                      ;
+-----------------------+------------+------------+------------+
; Name                  ; TX_state~6 ; TX_state~5 ; TX_state~4 ;
+-----------------------+------------+------------+------------+
; TX_state.TX_IDLE      ; 0          ; 0          ; 0          ;
; TX_state.TX_START_BIT ; 0          ; 0          ; 1          ;
; TX_state.TX_TRANSMIT  ; 0          ; 1          ; 0          ;
; TX_state.TX_STOP_BIT  ; 0          ; 1          ; 1          ;
; TX_state.TX_BAD       ; 1          ; 0          ; 0          ;
+-----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------+
; State Machine - |Main|RS232:rs|RX_state                               ;
+--------------------------------+------------+------------+------------+
; Name                           ; RX_state~6 ; RX_state~5 ; RX_state~4 ;
+--------------------------------+------------+------------+------------+
; RX_state.RX_WAITING            ; 0          ; 0          ; 0          ;
; RX_state.RX_POSSIBLE_START_BIT ; 0          ; 0          ; 1          ;
; RX_state.RX_RECEIVE            ; 0          ; 1          ; 0          ;
; RX_state.RX_POSSIBLE_STOP_BIT  ; 0          ; 1          ; 1          ;
; RX_state.RX_BAD                ; 1          ; 0          ; 0          ;
+--------------------------------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                                                           ; Reason for Removal                                                   ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; pause                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; Processor:processor|Memory:mem|readMode_d0[3]                                                                           ; Stuck at GND due to stuck port data_in                               ;
; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|rden_b_store ; Lost fanout                                                          ;
; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|wren_b_store ; Lost fanout                                                          ;
; RS232:rs|UART_RTS                                                                                                       ; Stuck at GND due to stuck port data_in                               ;
; Processor:processor|pc_nextPCAddress_dIF[1]                                                                             ; Merged with Processor:processor|pc_pcAddress_dIF[1]                  ;
; Processor:processor|pc_nextPCAddress_dIF[0]                                                                             ; Merged with Processor:processor|pc_pcAddress_dIF[0]                  ;
; Processor:processor|instruction_jumpAddress_d0[25]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[4]               ;
; Processor:processor|instruction_jumpAddress_d0[24]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[3]               ;
; Processor:processor|instruction_jumpAddress_d0[23]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[2]               ;
; Processor:processor|instruction_jumpAddress_d0[22]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[1]               ;
; Processor:processor|instruction_jumpAddress_d0[21]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[0]               ;
; Processor:processor|instruction_jumpAddress_d0[20]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[4]               ;
; Processor:processor|instruction_jumpAddress_d0[19]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[3]               ;
; Processor:processor|instruction_jumpAddress_d0[18]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[2]               ;
; Processor:processor|instruction_jumpAddress_d0[17]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[1]               ;
; Processor:processor|instruction_jumpAddress_d0[16]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[0]               ;
; Processor:processor|instruction_jumpAddress_d0[15]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[15] ;
; Processor:processor|instruction_jumpAddress_d0[14]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[14] ;
; Processor:processor|instruction_jumpAddress_d0[13]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[13] ;
; Processor:processor|instruction_jumpAddress_d0[12]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[12] ;
; Processor:processor|instruction_jumpAddress_d0[11]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[11] ;
; Processor:processor|instruction_jumpAddress_d0[10]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[10] ;
; Processor:processor|instruction_jumpAddress_d0[9]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[9]  ;
; Processor:processor|instruction_jumpAddress_d0[8]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[8]  ;
; Processor:processor|instruction_jumpAddress_d0[7]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[7]  ;
; Processor:processor|instruction_jumpAddress_d0[6]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[6]  ;
; Processor:processor|instruction_jumpAddress_d0[5]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[5]  ;
; Processor:processor|instruction_jumpAddress_d0[4]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[4]  ;
; Processor:processor|instruction_jumpAddress_d0[3]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[3]  ;
; Processor:processor|instruction_jumpAddress_d0[2]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[2]  ;
; Processor:processor|instruction_jumpAddress_d0[1]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[1]  ;
; Processor:processor|instruction_jumpAddress_d0[0]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[0]  ;
; Processor:processor|instruction_immediateExtended_d0[17..31]                                                            ; Merged with Processor:processor|instruction_immediateExtended_d0[16] ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory~1                                                                ; Stuck at GND due to stuck port clock_enable                          ;
; SerialCommandProcessor:serialCP|SCP_state~6                                                                             ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|SCP_state~7                                                                             ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordRX_state~6                                                                          ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordTX_state~6                                                                          ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordTX_state~7                                                                          ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordTX_state~8                                                                          ; Lost fanout                                                          ;
; Processor:processor|PS2Keyboard:ps2kb|state~13                                                                          ; Lost fanout                                                          ;
; RS232:rs|TX_state~7                                                                                                     ; Lost fanout                                                          ;
; RS232:rs|RX_state~7                                                                                                     ; Lost fanout                                                          ;
; Processor:processor|PS2Keyboard:ps2kb|state~12                                                                          ; Lost fanout                                                          ;
; RS232:rs|TX_state~6                                                                                                     ; Stuck at GND due to stuck port data_in                               ;
; SerialCommandProcessor:serialCP|WordRX_state~5                                                                          ; Stuck at GND due to stuck port data_in                               ;
; RS232:rs|RX_state~6                                                                                                     ; Stuck at GND due to stuck port data_in                               ;
; SerialCommandProcessor:serialCP|wordsReceived[30,31]                                                                    ; Lost fanout                                                          ;
; Total Number of Removed Registers = 64                                                                                  ;                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4866  ;
; Number of registers using Synchronous Clear  ; 318   ;
; Number of registers using Synchronous Load   ; 174   ;
; Number of registers using Asynchronous Clear ; 2080  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2558  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]                                                                                                                                           ; 16      ;
; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[0]                                                                                                                                                 ; 16      ;
; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|DFF_diff_signs[0]                                                                                                                                                                       ; 33      ;
; clk                                                                                                                                                                                                                                                                                                                             ; 572     ;
; RS232:rs|TX_ready                                                                                                                                                                                                                                                                                                               ; 4       ;
; Processor:processor|control_branchMode_d0[1]                                                                                                                                                                                                                                                                                    ; 26      ;
; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|PC:pc|currentPC[4]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|PC:pc|currentPC[3]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|PC:pc|currentPC[2]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|PC:pc|currentPC[8]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|PC:pc|currentPC[7]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|PC:pc|currentPC[6]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|PC:pc|currentPC[5]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|pc_resetAddress[8]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|pc_resetAddress[7]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|pc_resetAddress[6]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|PC:pc|currentPC[9]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                                                                                                                          ; 2       ;
; clkCounter[0]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; Processor:processor|control_unsignedLoad_d0                                                                                                                                                                                                                                                                                     ; 1       ;
; RS232:rs|UART_RXD_d1                                                                                                                                                                                                                                                                                                            ; 5       ;
; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_d1                                                                                                                                                                                                                                                                                ; 68      ;
; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LAST                                                                                                                                                                                                                                                                              ; 74      ;
; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[0]                                                                                                                                                                                                                                                                      ; 3       ;
; RS232:rs|UART_RXD_d0                                                                                                                                                                                                                                                                                                            ; 1       ;
; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[0]                                                                                                                                                                                                                                                                     ; 3       ;
; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_d0                                                                                                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 45                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                             ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+
; Register Name                                                           ; RAM Name                                                     ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[0]  ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[1]  ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[2]  ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[3]  ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[4]  ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[5]  ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[6]  ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[7]  ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[8]  ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[9]  ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[10] ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[11] ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[12] ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[13] ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[14] ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[15] ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[16] ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[17] ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                ;
+-----------------------------------------------------------------------+--------------------------------------------------------------+------+
; Register Name                                                         ; Megafunction                                                 ; Type ;
+-----------------------------------------------------------------------+--------------------------------------------------------------+------+
; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[0..7] ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------+--------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|SerialCommandProcessor:serialCP|wordsReceived[3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Main|RS232:rs|TX_currentBit[0]                                         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Main|Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[30]       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Main|Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[5]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|RS232:rs|RX_currentBit[1]                                         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Main|RS232:rs|RX_counter[20]                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Main|Processor:processor|registerFile_writeAddress_d0[0]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|SerialCommandProcessor:serialCP|wordsSent[15]                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|RS232:rs|TX_counter[15]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Main|Processor:processor|registerFile_readValue1_d0[0]                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Main|Processor:processor|registerFile_readValue0_d0[11]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Main|Processor:processor|PS2Keyboard:ps2kb|currentBit[1]               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Main|RS232:rs|currentTX[0]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Main|SerialCommandProcessor:serialCP|WordTX_currentByte_reg[0]         ;
; 64:1               ; 3 bits    ; 126 LEs       ; 27 LEs               ; 99 LEs                 ; Yes        ; |Main|Processor:processor|control_registerWrite_d0                      ;
; 64:1               ; 4 bits    ; 168 LEs       ; 40 LEs               ; 128 LEs                ; Yes        ; |Main|Processor:processor|control_registerWriteSource_d0[1]             ;
; 64:1               ; 3 bits    ; 126 LEs       ; 36 LEs               ; 90 LEs                 ; Yes        ; |Main|Processor:processor|control_funct_d0[1]                           ;
; 11:1               ; 31 bits   ; 217 LEs       ; 124 LEs              ; 93 LEs                 ; Yes        ; |Main|Processor:processor|ALU:alu|hi[24]                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Main|SerialCommandProcessor:serialCP|currentStep[10]                   ;
; 12:1               ; 31 bits   ; 248 LEs       ; 124 LEs              ; 124 LEs                ; Yes        ; |Main|Processor:processor|ALU:alu|lo[21]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|memoryRouting_address[4]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|RS232:rs|ShiftLeft0                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|RS232:rs|ShiftLeft0                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|WordTX_nextState.WORDTXSTATE_DONE ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Main|Processor:processor|PS2Keyboard:ps2kb|state                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Mux30                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|TXSource                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Selector129                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|WordRX_byte_next[2]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Memory:mem|ShiftRight2                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Memory:mem|ShiftRight2                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|Processor:processor|memoryRouting_readMode[0]                     ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; No         ; |Main|Processor:processor|PC:pc|nextPCAddress[1]                        ;
; 17:1               ; 30 bits   ; 330 LEs       ; 90 LEs               ; 240 LEs                ; No         ; |Main|Processor:processor|PC:pc|pcAddress[24]                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:mem|Mux14                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Main|Processor:processor|Memory:mem|Mux22                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; No         ; |Main|SerialCommandProcessor:serialCP|TXSource                          ;
; 6:1                ; 54 bits   ; 216 LEs       ; 54 LEs               ; 162 LEs                ; No         ; |Main|Processor:processor|memory_dataIn[17]                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Add1                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Memory:mem|Mux33                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:mem|Mux5                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |Main|Processor:processor|memoryRouting_dataIn[19]                      ;
; 17:1               ; 8 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; No         ; |Main|Processor:processor|memoryRouting_dataOut[31]                     ;
; 17:1               ; 7 bits    ; 77 LEs        ; 56 LEs               ; 21 LEs                 ; No         ; |Main|Processor:processor|memoryRouting_dataOut[2]                      ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |Main|Processor:processor|memoryRouting_dataOut[8]                      ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |Main|Processor:processor|memoryRouting_dataOut[23]                     ;
; 42:1               ; 7 bits    ; 196 LEs       ; 119 LEs              ; 77 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux23                                 ;
; 44:1               ; 4 bits    ; 116 LEs       ; 68 LEs               ; 48 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux27                                 ;
; 46:1               ; 7 bits    ; 210 LEs       ; 133 LEs              ; 77 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux8                                  ;
; 46:1               ; 2 bits    ; 60 LEs        ; 38 LEs               ; 22 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux28                                 ;
; 48:1               ; 4 bits    ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux7                                  ;
; 50:1               ; 2 bits    ; 66 LEs        ; 42 LEs               ; 24 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux2                                  ;
; 1:1                ; 31 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Main|Processor:processor|ALU:alu|Add1                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFF_diff_signs                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[0]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[1]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[2]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[3]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[4]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[5]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[6]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[7]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[8]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[9]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[10]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[11]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[12]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[13]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[14]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[15]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[16]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[17]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[18]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[19]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[20]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[21]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[22]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[23]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[24]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[25]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[26]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[27]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[28]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[29]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[30]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[31]                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[18]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[19]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[20]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[21]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[22]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[23]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[25]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[26]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[27]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[28]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[29]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[30]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[0]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[1]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[2]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[3]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[4]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[5]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[6]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[7]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[8]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[9]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[10]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[11]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[12]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[13]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[14]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[15]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[16]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[17]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[18]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[19]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[20]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[21]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[22]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[23]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[24]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[25]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[26]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[27]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[28]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[29]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[30]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[31]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[18]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[19]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[20]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[21]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[22]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[23]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[25]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[26]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[27]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[28]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[29]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[30]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|PS2KeyboardMemory:ps2kbm|altsyncram:keyMemory_rtl_0|altsyncram_2dc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Main ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; BAUD_RATE      ; 250000 ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:rs               ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; CLOCK_SPEED    ; 8333333                          ; Signed Integer  ;
; BAUD_RATE      ; 250000                           ; Signed Integer  ;
; TIME_ONE_BIT   ; 00000000000000000000000000100001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; CLOCK_SPEED    ; 8333333 ; Signed Integer                        ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned ;
+----------------+--------+----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                 ;
+----------------+--------+----------------------------------------------------------------------+
; signParameter  ; SIGNED ; String                                                               ;
+----------------+--------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                       ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 9              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_d0v ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; signParameter  ; UNSIGNED ; String                                                               ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                         ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 9              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_jev ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|PS2Keyboard:ps2kb ;
+---------------------+---------+----------------------------------------------------+
; Parameter Name      ; Value   ; Type                                               ;
+---------------------+---------+----------------------------------------------------+
; CLOCK_SPEED         ; 8333333 ; Signed Integer                                     ;
; COUNT_DURATION_LOW  ; 154     ; Signed Integer                                     ;
; COUNT_DURATION_IDLE ; 924     ; Signed Integer                                     ;
+---------------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                       ;
+------------------------------------+------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                    ;
; WIDTH_A                            ; 32                     ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                                             ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; CLEAR0                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                    ;
; WIDTH_B                            ; 32                     ; Signed Integer                                             ;
; WIDTHAD_B                          ; 14                     ; Signed Integer                                             ;
; NUMWORDS_B                         ; 16384                  ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR1                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_gni2        ; Untyped                                                    ;
+------------------------------------+------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 182                                                 ; Untyped        ;
; sld_trigger_bits                                ; 182                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 2048                                                ; Untyped        ;
; sld_segment_size                                ; 2048                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 25                                                  ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000                           ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 182                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:processor|PS2KeyboardMemory:ps2kbm|altsyncram:keyMemory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 255                  ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 255                  ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2dc1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                           ;
; Entity Instance                           ; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 32                                                                          ;
;     -- NUMWORDS_B                         ; 16384                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; Processor:processor|PS2KeyboardMemory:ps2kbm|altsyncram:keyMemory_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 1                                                                           ;
;     -- NUMWORDS_A                         ; 255                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 255                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 2                                          ;
; Entity Instance                       ; Processor:processor|ALU:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; Processor:processor|ALU:alu|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor|Memory:mem|RAM32Bit:ram" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; rden_b ; Input ; Info     ; Stuck at VCC                                ;
; wren_b ; Input ; Info     ; Stuck at GND                                ;
+--------+-------+----------+---------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor"        ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; externalReadMode[2]  ; Input ; Info     ; Stuck at GND ;
; externalWriteMode[2] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232:rs"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rxError ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txError ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                      ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 182                 ; 182              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 178                         ;
; cycloneiii_clkctrl    ; 1                           ;
; cycloneiii_ff         ; 2208                        ;
;     CLR               ; 354                         ;
;     CLR SCLR          ; 96                          ;
;     CLR SCLR SLD      ; 64                          ;
;     CLR SLD           ; 7                           ;
;     ENA               ; 1026                        ;
;     ENA CLR           ; 344                         ;
;     ENA CLR SCLR      ; 110                         ;
;     SLD               ; 32                          ;
;     plain             ; 175                         ;
; cycloneiii_lcell_comb ; 8222                        ;
;     arith             ; 1901                        ;
;         2 data inputs ; 418                         ;
;         3 data inputs ; 1483                        ;
;     normal            ; 6321                        ;
;         0 data inputs ; 63                          ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 190                         ;
;         3 data inputs ; 1278                        ;
;         4 data inputs ; 4747                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 65                          ;
;                       ;                             ;
; Max LUT depth         ; 92.00                       ;
; Average LUT depth     ; 38.14                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:35     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                       ; Details                                                                                                                                             ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Processor:processor|keyboardMemory_asciiKeyAddress[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[0]~0 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[0]~0 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[1]~1 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[1]~1 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[2]~2 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[2]~2 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[3]~3 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[3]~3 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[4]~4 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[4]~4 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[5]~5 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[5]~5 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[6]~6 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[6]~6 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[7]~7 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboardMemory_asciiKeyAddress[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|keyboardMemory_asciiKeyAddress[7]~7 ; N/A                                                                                                                                                 ;
; Processor:processor|keyboard_scanCode[0]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[0]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[1]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[1]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[2]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[2]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[3]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[3]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[4]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[4]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[5]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[5]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[6]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[6]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[7]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|keyboard_scanCode[7]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|memoryRouting_readMode[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode[0]~0         ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode[0]~0         ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode[1]~1         ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode[1]~1         ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode[2]~2         ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode[2]~2         ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode_d1[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode_d1[0]        ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode_d1[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode_d1[0]        ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode_d1[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode_d1[1]        ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode_d1[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode_d1[1]        ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode_d1[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode_d1[2]        ; N/A                                                                                                                                                 ;
; Processor:processor|memoryRouting_readMode_d1[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|memoryRouting_readMode_d1[2]        ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[0]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[0]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[10]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[10]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[11]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[11]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[12]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[12]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[13]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[13]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[14]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[14]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[15]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[15]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[16]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[16]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[17]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[17]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[18]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[18]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[19]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[19]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[1]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[1]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[20]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[20]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[21]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[21]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[22]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[22]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[23]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[23]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[24]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[24]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[25]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[25]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[26]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[26]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[27]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[27]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[28]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[28]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[29]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[29]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[2]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[2]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[30]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[30]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[31]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[31]             ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[3]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[3]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[4]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[4]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[5]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[5]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[6]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[6]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[7]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[7]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[8]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[8]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[9]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_nextPCAddress_d0[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_nextPCAddress_d0[9]              ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress[0]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[0]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[10]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[10]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[11]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[11]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[12]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[12]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[13]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[13]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[14]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[14]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[15]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[15]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[16]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[16]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[17]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[17]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[18]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[18]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[19]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[19]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[1]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[1]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[20]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[20]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[21]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[21]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[22]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[22]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[23]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[23]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[24]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[24]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[25]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[25]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[26]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[26]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[27]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[27]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[28]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[28]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[29]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[29]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[2]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[2]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[30]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[30]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[31]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[31]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[3]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[3]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[4]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[4]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[5]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[5]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[6]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[6]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[7]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[7]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[8]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[8]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[9]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|pc_pcAddress[9]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Processor:processor|registerFile_readValue0_d0[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[0]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[0]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[10]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[10]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[11]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[11]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[12]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[12]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[13]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[13]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[14]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[14]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[15]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[15]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[16]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[16]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[17]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[17]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[18]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[18]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[19]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[19]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[1]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[1]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[20]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[20]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[21]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[21]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[22]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[22]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[23]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[23]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[24]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[24]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[25]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[25]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[26]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[26]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[27]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[27]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[28]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[28]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[29]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[29]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[2]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[2]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[30]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[30]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[31]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[31]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[3]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[3]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[4]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[4]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[5]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[5]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[6]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[6]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[7]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[7]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[8]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[8]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[9]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue0_d0[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue0_d0[9]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[0]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[0]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[10]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[10]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[11]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[11]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[12]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[12]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[13]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[13]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[14]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[14]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[15]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[15]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[16]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[16]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[17]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[17]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[18]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[18]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[19]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[19]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[1]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[1]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[20]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[20]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[21]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[21]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[22]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[22]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[23]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[23]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[24]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[24]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[25]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[25]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[26]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[26]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[27]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[27]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[28]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[28]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[29]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[29]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[2]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[2]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[30]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[30]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[31]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[31]      ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[3]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[3]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[4]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[4]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[5]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[5]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[6]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[6]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[7]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[7]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[8]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[8]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[9]       ; N/A                                                                                                                                                 ;
; Processor:processor|registerFile_readValue1_d0[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|registerFile_readValue1_d0[9]       ; N/A                                                                                                                                                 ;
; clk                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk~_wirecell                                           ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[0]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[0]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[0]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[0]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[10]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[10]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[10]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[10]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[11]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[11]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[11]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[11]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[12]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[12]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[12]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[12]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[13]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[13]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[13]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[13]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[14]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[14]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[14]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[14]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[15]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[15]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[15]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[15]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[16]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[16]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[16]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[16]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[17]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[17]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[17]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[17]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[18]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[18]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[18]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[18]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[19]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[19]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[19]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[19]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[1]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[1]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[1]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[1]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[20]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[20]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[20]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[20]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[21]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[21]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[21]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[21]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[22]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[22]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[22]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[22]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[23]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[23]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[23]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[23]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[24]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[24]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[24]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[24]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[25]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[25]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[25]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[25]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[26]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[26]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[26]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[26]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[27]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[27]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[27]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[27]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[28]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[28]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[28]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[28]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[29]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[29]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[29]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[29]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[2]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[2]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[2]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[2]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[30]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[30]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[30]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[30]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[31]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[31]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[31]              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[31]                ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[3]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[3]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[3]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[3]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[4]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[4]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[4]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[4]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[5]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[5]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[5]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[5]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[6]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[6]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[6]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[6]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[7]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[7]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[7]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[7]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[8]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[8]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[8]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[8]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[9]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[9]                 ; N/A                                                                                                                                                 ;
; Processor:processor|pc_pcAddress_dIF[9]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Processor:processor|pc_pcAddress_dIF[9]                 ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                 ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Aug  2 22:28:30 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "ProcessorClockEnabler.qsys"
Info (12250): 2018.08.02.22:28:46 Progress: Loading Quartus/ProcessorClockEnabler.qsys
Info (12250): 2018.08.02.22:28:46 Progress: Reading input file
Info (12250): 2018.08.02.22:28:46 Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Info (12250): 2018.08.02.22:28:47 Progress: Parameterizing module altclkctrl_0
Info (12250): 2018.08.02.22:28:47 Progress: Building connections
Info (12250): 2018.08.02.22:28:47 Progress: Parameterizing connections
Info (12250): 2018.08.02.22:28:47 Progress: Validating
Info (12250): 2018.08.02.22:28:48 Progress: Done reading input file
Info (12250): 2018.08.02.22:28:48 : ProcessorClockEnabler.altclkctrl_0: Targeting device family: Cyclone IV E.
Info (12250): 2018.08.02.22:28:48 : ProcessorClockEnabler.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info (12250): ProcessorClockEnabler: Generating ProcessorClockEnabler "ProcessorClockEnabler" for QUARTUS_SYNTH
Info (12250): Altclkctrl_0: Generating top-level entity ProcessorClockEnabler_altclkctrl_0.
Info (12250): Altclkctrl_0: "ProcessorClockEnabler" instantiated altclkctrl "altclkctrl_0"
Info (12250): ProcessorClockEnabler: Done "ProcessorClockEnabler" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "ProcessorClockEnabler.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv
    Info (12022): Found design unit 1: PS2KeyboardMemoryCodes (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv Line: 3
    Info (12023): Found entity 1: PS2KeyboardMemory File: /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv Line: 197
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv
    Info (12023): Found entity 1: PS2Keyboard File: /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv
    Info (12023): Found entity 1: SerialCommandProcessor File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v
    Info (12023): Found entity 1: ProcessorClockEnabler File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v
    Info (12023): Found entity 1: ProcessorClockEnabler_altclkctrl_0_sub File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v Line: 28
    Info (12023): Found entity 2: ProcessorClockEnabler_altclkctrl_0 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv
    Info (12023): Found entity 1: RS232 File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv
    Info (12023): Found entity 1: RegisterFile File: /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv
    Info (12023): Found entity 1: PC File: /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv
    Info (12022): Found design unit 1: MemoryModesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 2
    Info (12023): Found entity 1: Memory File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 16
Info (12021): Found 3 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv
    Info (12022): Found design unit 1: MIPSInstructionPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 1
    Info (12022): Found design unit 2: ControlLinePackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 85
    Info (12023): Found entity 1: Control File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 110
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv
    Info (12022): Found design unit 1: BranchModesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv Line: 1
    Info (12023): Found entity 1: Branch File: /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv
    Info (12022): Found design unit 1: ALUFunctCodesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 1
    Info (12023): Found entity 1: ALU File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv
    Info (12022): Found design unit 1: ProcessorPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 1
    Info (12023): Found entity 1: Processor File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file RAM32Bit.v
    Info (12023): Found entity 1: RAM32Bit File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv
    Info (12023): Found entity 1: Main File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv
    Info (12023): Found entity 1: Output7Seg File: /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ALUDIV1.v
    Info (12023): Found entity 1: ALUDIV1 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 39
Info (15248): File "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v" is a duplicate of already analyzed file "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v
Info (15248): File "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v" is a duplicate of already analyzed file "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "ProcessorClockEnabler" for hierarchy "ProcessorClockEnabler:pce" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 67
Info (12128): Elaborating entity "ProcessorClockEnabler_altclkctrl_0" for hierarchy "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v Line: 16
Info (12128): Elaborating entity "ProcessorClockEnabler_altclkctrl_0_sub" for hierarchy "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v Line: 119
Info (12128): Elaborating entity "RS232" for hierarchy "RS232:rs" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 131
Info (10264): Verilog HDL Case Statement information at RS232.sv(121): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 121
Info (10264): Verilog HDL Case Statement information at RS232.sv(226): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 226
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:processor" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 152
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(309): object "pc_pcAddress_d0" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 309
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(312): object "instructionData_d0" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 312
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(336): object "instruction_rsIn_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 336
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(337): object "instruction_rtIn_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 337
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(341): object "control_readMode_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 341
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(342): object "control_writeMode_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 342
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(343): object "control_unsignedLoad_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 343
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(347): object "registerFile_readValue1_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 347
Warning (10230): Verilog HDL assignment warning at Processor.sv(699): truncated value with size 32 to match size of target (1) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 699
Info (12128): Elaborating entity "PC" for hierarchy "Processor:processor|PC:pc" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 54
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Processor:processor|RegisterFile:registerFile" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 92
Info (12128): Elaborating entity "ALU" for hierarchy "Processor:processor|ALU:alu" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 120
Warning (10036): Verilog HDL or VHDL warning at ALU.sv(103): object "carry" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 103
Info (12128): Elaborating entity "ALUDIV1" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 85
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d0v.tdf
    Info (12023): Found entity 1: lpm_divide_d0v File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_d0v" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated" File: /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_lug.tdf
    Info (12023): Found entity 1: abs_divider_lug File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf Line: 28
Info (12128): Elaborating entity "abs_divider_lug" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_nrf.tdf
    Info (12023): Found entity 1: alt_u_div_nrf File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf Line: 29
Info (12128): Elaborating entity "alt_u_div_nrf" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_7pc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|add_sub_7pc:add_sub_0" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_8pc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|add_sub_8pc:add_sub_1" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_abs_i0a.tdf Line: 24
Info (12128): Elaborating entity "lpm_abs_i0a" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|lpm_abs_i0a:my_abs_den" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf Line: 43
Info (12128): Elaborating entity "ALUDIV1" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 100
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jev.tdf
    Info (12023): Found entity 1: lpm_divide_jev File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_jev" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated" File: /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf
    Info (12023): Found entity 1: sign_div_unsign_q8i File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sign_div_unsign_q8i.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_q8i" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf Line: 35
Info (12128): Elaborating entity "Branch" for hierarchy "Processor:processor|Branch:branch" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 153
Info (12128): Elaborating entity "PS2Keyboard" for hierarchy "Processor:processor|PS2Keyboard:ps2kb" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 181
Info (10264): Verilog HDL Case Statement information at PS2Keyboard.sv(125): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv Line: 125
Info (12128): Elaborating entity "PS2KeyboardMemory" for hierarchy "Processor:processor|PS2KeyboardMemory:ps2kbm" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 195
Warning (10036): Verilog HDL or VHDL warning at PS2KeyboardMemory.sv(217): object "extended_next" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv Line: 217
Info (12128): Elaborating entity "Memory" for hierarchy "Processor:processor|Memory:mem" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 247
Info (12128): Elaborating entity "RAM32Bit" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 114
Info (12130): Elaborated megafunction instantiation "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 114
Info (12133): Instantiated megafunction "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 114
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gni2.tdf
    Info (12023): Found entity 1: altsyncram_gni2 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_gni2" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated" File: /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|decode_jsa:decode2" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|mux_gob:mux4" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf Line: 60
Info (12128): Elaborating entity "Control" for hierarchy "Processor:processor|Control:control" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 290
Info (12128): Elaborating entity "Output7Seg" for hierarchy "Output7Seg:display_seg7" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 155
Info (12128): Elaborating entity "SerialCommandProcessor" for hierarchy "SerialCommandProcessor:serialCP" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 186
Warning (10036): Verilog HDL or VHDL warning at SerialCommandProcessor.sv(211): object "commandLength" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 211
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(85): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 85
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(156): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 156
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(255): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 255
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(322): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 322
Warning (10030): Net "INFO_STRING.data_a" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0' File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 37
Warning (10030): Net "INFO_STRING.waddr_a" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0' File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 37
Warning (10030): Net "INFO_STRING.we_a" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0' File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_odp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_odp File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_ela_trigger_odp.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84.v
    Info (12023): Found entity 1: sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8e24.tdf
    Info (12023): Found entity 1: altsyncram_8e24 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_8e24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf
    Info (12023): Found entity 1: cntr_7ii File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_7ii.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ugc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_fgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.08.02.22:29:01 Progress: Loading sld8c5be27b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 64 buffer(s)
    Info (13016): Ignored 64 CARRY_SUM buffer(s)
Warning (276020): Inferred RAM node "Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Processor:processor|RegisterFile:registerFile|registers" is uninferred due to asynchronous read logic File: /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv Line: 23
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/MIPSProcessor.ram0_SerialCommandProcessor_f94fa93e.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (284006): Flipped 1 bits in user-encoded state machine |Main|Processor:processor|PS2Keyboard:ps2kb|state
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 255
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 255
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Processor:processor|ALU:alu|Mult0" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Processor:processor|ALU:alu|Mult1" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 187
Info (12130): Elaborated megafunction instantiation "Processor:processor|PS2KeyboardMemory:ps2kbm|altsyncram:keyMemory_rtl_0"
Info (12133): Instantiated megafunction "Processor:processor|PS2KeyboardMemory:ps2kbm|altsyncram:keyMemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "255"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "255"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2dc1.tdf
    Info (12023): Found entity 1: altsyncram_2dc1 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_2dc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|lpm_mult:Mult0" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 184
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|lpm_mult:Mult0" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 184
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_46t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|lpm_mult:Mult1" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 187
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|lpm_mult:Mult1" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 187
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_7dt.tdf Line: 30
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 38
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_RTS" is stuck at GND File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 14
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/imaustyn/Desktop/FPGAComputer/Quartus/output_files/MIPSProcessor.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 317 of its 397 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 80 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "UART_CTS" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 12
Info (21057): Implemented 13723 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 13387 logic cells
    Info (21064): Implemented 247 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1136 megabytes
    Info: Processing ended: Thu Aug  2 22:29:52 2018
    Info: Elapsed time: 00:01:22
    Info: Total CPU time (on all processors): 00:01:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/imaustyn/Desktop/FPGAComputer/Quartus/output_files/MIPSProcessor.map.smsg.


