[
    {
        "mnemonic": "xchg",
        "mnemonicPrecise": "xchgw",
        "opcode": 144,
        "opcodeHex": "90",
        "operands": [
            "ax",
            "Register16"
        ],
        "operandSize": 16,
        "registerInOpcode": true,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "xchg",
        "mnemonicPrecise": "xchgw",
        "opcode": 144,
        "opcodeHex": "90",
        "operands": [
            "Register16",
            "ax"
        ],
        "operandSize": 16,
        "registerInOpcode": true,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "xchg",
        "mnemonicPrecise": "xchgd",
        "opcode": 144,
        "opcodeHex": "90",
        "operands": [
            "eax",
            "Register32"
        ],
        "operandSize": 32,
        "registerInOpcode": true,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "xchg",
        "mnemonicPrecise": "xchgq",
        "opcode": 144,
        "opcodeHex": "90",
        "operands": [
            "rax",
            "Register64"
        ],
        "operandSize": 64,
        "registerInOpcode": true,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "xchg",
        "mnemonicPrecise": "xchgd",
        "opcode": 144,
        "opcodeHex": "90",
        "operands": [
            "Register32",
            "eax"
        ],
        "operandSize": 32,
        "registerInOpcode": true,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "xchg",
        "mnemonicPrecise": "xchgq",
        "opcode": 144,
        "opcodeHex": "90",
        "operands": [
            "Register64",
            "rax"
        ],
        "operandSize": 64,
        "registerInOpcode": true,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "xchg",
        "mnemonicPrecise": "xchgb",
        "opcode": 134,
        "opcodeHex": "86",
        "operands": [
            [
                "Register8",
                "Memory"
            ],
            [
                "Register8",
                "Memory"
            ]
        ],
        "operandSize": 8,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "xchg",
        "mnemonicPrecise": "xchgw",
        "opcode": 135,
        "opcodeHex": "87",
        "operands": [
            [
                "Register16",
                "Memory"
            ],
            [
                "Register16",
                "Memory"
            ]
        ],
        "operandSize": 16,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "xchg",
        "mnemonicPrecise": "xchgd",
        "opcode": 135,
        "opcodeHex": "87",
        "operands": [
            [
                "Register32",
                "Memory"
            ],
            [
                "Register32",
                "Memory"
            ]
        ],
        "operandSize": 32,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "xchg",
        "mnemonicPrecise": "xchgq",
        "opcode": 135,
        "opcodeHex": "87",
        "operands": [
            [
                "Register64",
                "Memory"
            ],
            [
                "Register64",
                "Memory"
            ]
        ],
        "operandSize": 64,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    }
]