Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 12:49:28 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.920      -62.038                      8                 6108        0.016        0.000                      0                 6108        9.020        0.000                       0                  2351  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -7.920      -62.038                      8                 6000        0.016        0.000                      0                 6000        9.020        0.000                       0                  2351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.302        0.000                      0                  108        0.557        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            8  Failing Endpoints,  Worst Slack       -7.920ns,  Total Violation      -62.038ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.920ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.606ns  (logic 12.626ns (45.737%)  route 14.980ns (54.263%))
  Logic Levels:           44  (CARRY4=25 LUT3=7 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.638     2.932    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.867     4.255    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.152     4.407 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350/O
                         net (fo=2, routed)           0.666     5.073    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354/O
                         net (fo=1, routed)           0.000     5.399    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000     5.949    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291/O[3]
                         net (fo=2, routed)           0.803     7.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291_n_4
    SLICE_X45Y80         LUT3 (Prop_lut3_I1_O)        0.332     7.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249/O
                         net (fo=2, routed)           0.815     8.212    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.332     8.544 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253/O
                         net (fo=1, routed)           0.000     8.544    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.410 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[1]
                         net (fo=2, routed)           0.937    10.347    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.332    10.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167/O
                         net (fo=2, routed)           0.648    11.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327    11.654 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171/O
                         net (fo=1, routed)           0.000    11.654    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.169 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.169    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.283 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.283    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.397    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.731 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101/O[1]
                         net (fo=22, routed)          0.796    13.527    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101_n_6
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.303    13.830 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483/O
                         net (fo=2, routed)           0.308    14.138    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124    14.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425/O
                         net (fo=2, routed)           0.652    14.914    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.038 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429/O
                         net (fo=1, routed)           0.000    15.038    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.571    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    15.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.922    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.237 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[3]
                         net (fo=69, routed)          1.090    17.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_4
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.307    17.634 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61/O
                         net (fo=1, routed)           0.000    17.634    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          0.795    18.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.124    18.929 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51/O
                         net (fo=127, routed)         1.108    20.037    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.161 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68/O
                         net (fo=2, routed)           0.461    20.622    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.278 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.278    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19/O[1]
                         net (fo=3, routed)           0.615    22.227    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19_n_6
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.303    22.530 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24/O
                         net (fo=2, routed)           0.594    23.124    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I1_O)        0.124    23.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5/O
                         net (fo=2, routed)           0.600    23.848    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.972 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.370 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.370    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.592 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[0]
                         net (fo=11, routed)          0.957    25.548    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_7
    SLICE_X38Y94         LUT3 (Prop_lut3_I0_O)        0.299    25.847 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341/O
                         net (fo=1, routed)           0.323    26.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.696 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.696    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.918 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/O[0]
                         net (fo=3, routed)           0.487    27.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_7
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.299    27.704 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206/O
                         net (fo=1, routed)           0.907    28.611    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.131 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.131    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.248    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.365 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.365    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.619 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.551    30.171    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X37Y99         LUT5 (Prop_lut5_I1_O)        0.367    30.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_1/O
                         net (fo=1, routed)           0.000    30.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.480    22.659    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y99         FDRE (Setup_fdre_C_D)        0.032    22.618    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]
  -------------------------------------------------------------------
                         required time                         22.618    
                         arrival time                         -30.538    
  -------------------------------------------------------------------
                         slack                                 -7.920    

Slack (VIOLATED) :        -7.916ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.601ns  (logic 12.626ns (45.745%)  route 14.975ns (54.255%))
  Logic Levels:           44  (CARRY4=25 LUT3=7 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.638     2.932    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.867     4.255    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.152     4.407 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350/O
                         net (fo=2, routed)           0.666     5.073    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354/O
                         net (fo=1, routed)           0.000     5.399    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000     5.949    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291/O[3]
                         net (fo=2, routed)           0.803     7.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291_n_4
    SLICE_X45Y80         LUT3 (Prop_lut3_I1_O)        0.332     7.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249/O
                         net (fo=2, routed)           0.815     8.212    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.332     8.544 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253/O
                         net (fo=1, routed)           0.000     8.544    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.410 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[1]
                         net (fo=2, routed)           0.937    10.347    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.332    10.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167/O
                         net (fo=2, routed)           0.648    11.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327    11.654 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171/O
                         net (fo=1, routed)           0.000    11.654    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.169 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.169    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.283 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.283    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.397    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.731 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101/O[1]
                         net (fo=22, routed)          0.796    13.527    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101_n_6
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.303    13.830 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483/O
                         net (fo=2, routed)           0.308    14.138    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124    14.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425/O
                         net (fo=2, routed)           0.652    14.914    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.038 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429/O
                         net (fo=1, routed)           0.000    15.038    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.571    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    15.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.922    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.237 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[3]
                         net (fo=69, routed)          1.090    17.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_4
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.307    17.634 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61/O
                         net (fo=1, routed)           0.000    17.634    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          0.795    18.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.124    18.929 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51/O
                         net (fo=127, routed)         1.108    20.037    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.161 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68/O
                         net (fo=2, routed)           0.461    20.622    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.278 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.278    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19/O[1]
                         net (fo=3, routed)           0.615    22.227    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19_n_6
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.303    22.530 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24/O
                         net (fo=2, routed)           0.594    23.124    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I1_O)        0.124    23.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5/O
                         net (fo=2, routed)           0.600    23.848    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.972 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.370 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.370    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.592 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[0]
                         net (fo=11, routed)          0.957    25.548    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_7
    SLICE_X38Y94         LUT3 (Prop_lut3_I0_O)        0.299    25.847 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341/O
                         net (fo=1, routed)           0.323    26.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.696 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.696    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.918 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/O[0]
                         net (fo=3, routed)           0.487    27.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_7
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.299    27.704 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206/O
                         net (fo=1, routed)           0.907    28.611    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.131 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.131    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.248    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.365 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.365    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.619 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.546    30.166    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X37Y99         LUT5 (Prop_lut5_I1_O)        0.367    30.533 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]_i_1/O
                         net (fo=1, routed)           0.000    30.533    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.480    22.659    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y99         FDRE (Setup_fdre_C_D)        0.031    22.617    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]
  -------------------------------------------------------------------
                         required time                         22.617    
                         arrival time                         -30.533    
  -------------------------------------------------------------------
                         slack                                 -7.916    

Slack (VIOLATED) :        -7.722ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.405ns  (logic 12.626ns (46.072%)  route 14.779ns (53.928%))
  Logic Levels:           44  (CARRY4=25 LUT3=7 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.638     2.932    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.867     4.255    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.152     4.407 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350/O
                         net (fo=2, routed)           0.666     5.073    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354/O
                         net (fo=1, routed)           0.000     5.399    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000     5.949    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291/O[3]
                         net (fo=2, routed)           0.803     7.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291_n_4
    SLICE_X45Y80         LUT3 (Prop_lut3_I1_O)        0.332     7.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249/O
                         net (fo=2, routed)           0.815     8.212    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.332     8.544 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253/O
                         net (fo=1, routed)           0.000     8.544    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.410 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[1]
                         net (fo=2, routed)           0.937    10.347    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.332    10.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167/O
                         net (fo=2, routed)           0.648    11.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327    11.654 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171/O
                         net (fo=1, routed)           0.000    11.654    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.169 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.169    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.283 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.283    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.397    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.731 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101/O[1]
                         net (fo=22, routed)          0.796    13.527    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101_n_6
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.303    13.830 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483/O
                         net (fo=2, routed)           0.308    14.138    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124    14.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425/O
                         net (fo=2, routed)           0.652    14.914    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.038 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429/O
                         net (fo=1, routed)           0.000    15.038    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.571    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    15.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.922    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.237 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[3]
                         net (fo=69, routed)          1.090    17.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_4
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.307    17.634 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61/O
                         net (fo=1, routed)           0.000    17.634    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          0.795    18.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.124    18.929 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51/O
                         net (fo=127, routed)         1.108    20.037    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.161 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68/O
                         net (fo=2, routed)           0.461    20.622    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.278 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.278    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19/O[1]
                         net (fo=3, routed)           0.615    22.227    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19_n_6
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.303    22.530 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24/O
                         net (fo=2, routed)           0.594    23.124    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I1_O)        0.124    23.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5/O
                         net (fo=2, routed)           0.600    23.848    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.972 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.370 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.370    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.592 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[0]
                         net (fo=11, routed)          0.957    25.548    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_7
    SLICE_X38Y94         LUT3 (Prop_lut3_I0_O)        0.299    25.847 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341/O
                         net (fo=1, routed)           0.323    26.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.696 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.696    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.918 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/O[0]
                         net (fo=3, routed)           0.487    27.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_7
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.299    27.704 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206/O
                         net (fo=1, routed)           0.907    28.611    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.131 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.131    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.248    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.365 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.365    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.619 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.350    29.970    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X37Y99         LUT5 (Prop_lut5_I1_O)        0.367    30.337 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_1/O
                         net (fo=1, routed)           0.000    30.337    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.480    22.659    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y99         FDRE (Setup_fdre_C_D)        0.029    22.615    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -30.337    
  -------------------------------------------------------------------
                         slack                                 -7.722    

Slack (VIOLATED) :        -7.717ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.402ns  (logic 12.626ns (46.077%)  route 14.776ns (53.923%))
  Logic Levels:           44  (CARRY4=25 LUT3=7 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.638     2.932    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.867     4.255    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.152     4.407 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350/O
                         net (fo=2, routed)           0.666     5.073    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354/O
                         net (fo=1, routed)           0.000     5.399    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000     5.949    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291/O[3]
                         net (fo=2, routed)           0.803     7.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291_n_4
    SLICE_X45Y80         LUT3 (Prop_lut3_I1_O)        0.332     7.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249/O
                         net (fo=2, routed)           0.815     8.212    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.332     8.544 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253/O
                         net (fo=1, routed)           0.000     8.544    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.410 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[1]
                         net (fo=2, routed)           0.937    10.347    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.332    10.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167/O
                         net (fo=2, routed)           0.648    11.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327    11.654 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171/O
                         net (fo=1, routed)           0.000    11.654    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.169 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.169    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.283 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.283    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.397    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.731 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101/O[1]
                         net (fo=22, routed)          0.796    13.527    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101_n_6
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.303    13.830 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483/O
                         net (fo=2, routed)           0.308    14.138    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124    14.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425/O
                         net (fo=2, routed)           0.652    14.914    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.038 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429/O
                         net (fo=1, routed)           0.000    15.038    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.571    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    15.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.922    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.237 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[3]
                         net (fo=69, routed)          1.090    17.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_4
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.307    17.634 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61/O
                         net (fo=1, routed)           0.000    17.634    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          0.795    18.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.124    18.929 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51/O
                         net (fo=127, routed)         1.108    20.037    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.161 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68/O
                         net (fo=2, routed)           0.461    20.622    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.278 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.278    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19/O[1]
                         net (fo=3, routed)           0.615    22.227    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19_n_6
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.303    22.530 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24/O
                         net (fo=2, routed)           0.594    23.124    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I1_O)        0.124    23.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5/O
                         net (fo=2, routed)           0.600    23.848    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.972 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.370 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.370    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.592 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[0]
                         net (fo=11, routed)          0.957    25.548    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_7
    SLICE_X38Y94         LUT3 (Prop_lut3_I0_O)        0.299    25.847 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341/O
                         net (fo=1, routed)           0.323    26.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.696 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.696    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.918 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/O[0]
                         net (fo=3, routed)           0.487    27.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_7
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.299    27.704 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206/O
                         net (fo=1, routed)           0.907    28.611    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.131 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.131    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.248    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.365 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.365    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.619 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.347    29.967    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X37Y99         LUT5 (Prop_lut5_I1_O)        0.367    30.334 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[4]_i_1/O
                         net (fo=1, routed)           0.000    30.334    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[4]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.480    22.659    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[4]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y99         FDRE (Setup_fdre_C_D)        0.031    22.617    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[4]
  -------------------------------------------------------------------
                         required time                         22.617    
                         arrival time                         -30.334    
  -------------------------------------------------------------------
                         slack                                 -7.717    

Slack (VIOLATED) :        -7.703ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.386ns  (logic 12.626ns (46.104%)  route 14.760ns (53.896%))
  Logic Levels:           44  (CARRY4=25 LUT3=7 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.638     2.932    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.867     4.255    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.152     4.407 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350/O
                         net (fo=2, routed)           0.666     5.073    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354/O
                         net (fo=1, routed)           0.000     5.399    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000     5.949    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291/O[3]
                         net (fo=2, routed)           0.803     7.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291_n_4
    SLICE_X45Y80         LUT3 (Prop_lut3_I1_O)        0.332     7.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249/O
                         net (fo=2, routed)           0.815     8.212    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.332     8.544 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253/O
                         net (fo=1, routed)           0.000     8.544    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.410 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[1]
                         net (fo=2, routed)           0.937    10.347    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.332    10.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167/O
                         net (fo=2, routed)           0.648    11.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327    11.654 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171/O
                         net (fo=1, routed)           0.000    11.654    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.169 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.169    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.283 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.283    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.397    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.731 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101/O[1]
                         net (fo=22, routed)          0.796    13.527    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101_n_6
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.303    13.830 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483/O
                         net (fo=2, routed)           0.308    14.138    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124    14.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425/O
                         net (fo=2, routed)           0.652    14.914    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.038 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429/O
                         net (fo=1, routed)           0.000    15.038    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.571    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    15.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.922    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.237 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[3]
                         net (fo=69, routed)          1.090    17.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_4
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.307    17.634 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61/O
                         net (fo=1, routed)           0.000    17.634    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          0.795    18.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.124    18.929 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51/O
                         net (fo=127, routed)         1.108    20.037    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.161 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68/O
                         net (fo=2, routed)           0.461    20.622    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.278 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.278    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19/O[1]
                         net (fo=3, routed)           0.615    22.227    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19_n_6
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.303    22.530 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24/O
                         net (fo=2, routed)           0.594    23.124    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I1_O)        0.124    23.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5/O
                         net (fo=2, routed)           0.600    23.848    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.972 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.370 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.370    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.592 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[0]
                         net (fo=11, routed)          0.957    25.548    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_7
    SLICE_X38Y94         LUT3 (Prop_lut3_I0_O)        0.299    25.847 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341/O
                         net (fo=1, routed)           0.323    26.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.696 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.696    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.918 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/O[0]
                         net (fo=3, routed)           0.487    27.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_7
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.299    27.704 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206/O
                         net (fo=1, routed)           0.907    28.611    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.131 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.131    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.248    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.365 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.365    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.619 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.332    29.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X39Y99         LUT5 (Prop_lut5_I1_O)        0.367    30.318 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[6]_i_1/O
                         net (fo=1, routed)           0.000    30.318    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[6]_i_1_n_0
    SLICE_X39Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.480    22.659    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X39Y99         FDRE (Setup_fdre_C_D)        0.029    22.615    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -30.318    
  -------------------------------------------------------------------
                         slack                                 -7.703    

Slack (VIOLATED) :        -7.698ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.383ns  (logic 12.626ns (46.109%)  route 14.757ns (53.891%))
  Logic Levels:           44  (CARRY4=25 LUT3=7 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.638     2.932    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.867     4.255    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.152     4.407 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350/O
                         net (fo=2, routed)           0.666     5.073    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354/O
                         net (fo=1, routed)           0.000     5.399    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000     5.949    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291/O[3]
                         net (fo=2, routed)           0.803     7.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291_n_4
    SLICE_X45Y80         LUT3 (Prop_lut3_I1_O)        0.332     7.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249/O
                         net (fo=2, routed)           0.815     8.212    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.332     8.544 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253/O
                         net (fo=1, routed)           0.000     8.544    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.410 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[1]
                         net (fo=2, routed)           0.937    10.347    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.332    10.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167/O
                         net (fo=2, routed)           0.648    11.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327    11.654 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171/O
                         net (fo=1, routed)           0.000    11.654    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.169 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.169    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.283 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.283    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.397    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.731 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101/O[1]
                         net (fo=22, routed)          0.796    13.527    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101_n_6
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.303    13.830 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483/O
                         net (fo=2, routed)           0.308    14.138    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124    14.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425/O
                         net (fo=2, routed)           0.652    14.914    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.038 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429/O
                         net (fo=1, routed)           0.000    15.038    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.571    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    15.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.922    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.237 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[3]
                         net (fo=69, routed)          1.090    17.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_4
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.307    17.634 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61/O
                         net (fo=1, routed)           0.000    17.634    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          0.795    18.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.124    18.929 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51/O
                         net (fo=127, routed)         1.108    20.037    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.161 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68/O
                         net (fo=2, routed)           0.461    20.622    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.278 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.278    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19/O[1]
                         net (fo=3, routed)           0.615    22.227    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19_n_6
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.303    22.530 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24/O
                         net (fo=2, routed)           0.594    23.124    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I1_O)        0.124    23.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5/O
                         net (fo=2, routed)           0.600    23.848    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.972 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.370 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.370    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.592 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[0]
                         net (fo=11, routed)          0.957    25.548    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_7
    SLICE_X38Y94         LUT3 (Prop_lut3_I0_O)        0.299    25.847 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341/O
                         net (fo=1, routed)           0.323    26.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.696 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.696    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.918 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/O[0]
                         net (fo=3, routed)           0.487    27.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_7
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.299    27.704 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206/O
                         net (fo=1, routed)           0.907    28.611    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.131 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.131    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.248    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.365 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.365    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.619 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.329    29.948    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X39Y99         LUT5 (Prop_lut5_I1_O)        0.367    30.315 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[5]_i_1/O
                         net (fo=1, routed)           0.000    30.315    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[5]_i_1_n_0
    SLICE_X39Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.480    22.659    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[5]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X39Y99         FDRE (Setup_fdre_C_D)        0.031    22.617    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[5]
  -------------------------------------------------------------------
                         required time                         22.617    
                         arrival time                         -30.315    
  -------------------------------------------------------------------
                         slack                                 -7.698    

Slack (VIOLATED) :        -7.685ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.416ns  (logic 12.626ns (46.054%)  route 14.790ns (53.946%))
  Logic Levels:           44  (CARRY4=25 LUT3=7 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.638     2.932    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.867     4.255    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.152     4.407 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350/O
                         net (fo=2, routed)           0.666     5.073    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354/O
                         net (fo=1, routed)           0.000     5.399    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000     5.949    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291/O[3]
                         net (fo=2, routed)           0.803     7.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291_n_4
    SLICE_X45Y80         LUT3 (Prop_lut3_I1_O)        0.332     7.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249/O
                         net (fo=2, routed)           0.815     8.212    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.332     8.544 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253/O
                         net (fo=1, routed)           0.000     8.544    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.410 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[1]
                         net (fo=2, routed)           0.937    10.347    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.332    10.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167/O
                         net (fo=2, routed)           0.648    11.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327    11.654 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171/O
                         net (fo=1, routed)           0.000    11.654    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.169 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.169    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.283 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.283    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.397    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.731 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101/O[1]
                         net (fo=22, routed)          0.796    13.527    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101_n_6
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.303    13.830 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483/O
                         net (fo=2, routed)           0.308    14.138    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124    14.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425/O
                         net (fo=2, routed)           0.652    14.914    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.038 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429/O
                         net (fo=1, routed)           0.000    15.038    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.571    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    15.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.922    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.237 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[3]
                         net (fo=69, routed)          1.090    17.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_4
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.307    17.634 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61/O
                         net (fo=1, routed)           0.000    17.634    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          0.795    18.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.124    18.929 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51/O
                         net (fo=127, routed)         1.108    20.037    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.161 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68/O
                         net (fo=2, routed)           0.461    20.622    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.278 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.278    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19/O[1]
                         net (fo=3, routed)           0.615    22.227    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19_n_6
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.303    22.530 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24/O
                         net (fo=2, routed)           0.594    23.124    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I1_O)        0.124    23.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5/O
                         net (fo=2, routed)           0.600    23.848    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.972 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.370 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.370    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.592 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[0]
                         net (fo=11, routed)          0.957    25.548    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_7
    SLICE_X38Y94         LUT3 (Prop_lut3_I0_O)        0.299    25.847 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341/O
                         net (fo=1, routed)           0.323    26.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.696 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.696    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.918 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/O[0]
                         net (fo=3, routed)           0.487    27.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_7
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.299    27.704 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206/O
                         net (fo=1, routed)           0.907    28.611    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.131 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.131    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.248    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.365 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.365    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.619 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.361    29.981    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X36Y99         LUT5 (Prop_lut5_I1_O)        0.367    30.348 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[1]_i_1/O
                         net (fo=1, routed)           0.000    30.348    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[1]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.480    22.659    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[1]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.077    22.663    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[1]
  -------------------------------------------------------------------
                         required time                         22.663    
                         arrival time                         -30.348    
  -------------------------------------------------------------------
                         slack                                 -7.685    

Slack (VIOLATED) :        -7.678ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.413ns  (logic 12.626ns (46.059%)  route 14.787ns (53.941%))
  Logic Levels:           44  (CARRY4=25 LUT3=7 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.638     2.932    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.867     4.255    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.152     4.407 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350/O
                         net (fo=2, routed)           0.666     5.073    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_350_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354/O
                         net (fo=1, routed)           0.000     5.399    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_354_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000     5.949    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291/O[3]
                         net (fo=2, routed)           0.803     7.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_291_n_4
    SLICE_X45Y80         LUT3 (Prop_lut3_I1_O)        0.332     7.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249/O
                         net (fo=2, routed)           0.815     8.212    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_249_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.332     8.544 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253/O
                         net (fo=1, routed)           0.000     8.544    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_253_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.410 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[1]
                         net (fo=2, routed)           0.937    10.347    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.332    10.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167/O
                         net (fo=2, routed)           0.648    11.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_167_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327    11.654 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171/O
                         net (fo=1, routed)           0.000    11.654    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_171_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_127_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.169 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.169    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.283 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.283    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.397    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_23_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.731 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101/O[1]
                         net (fo=22, routed)          0.796    13.527    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_101_n_6
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.303    13.830 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483/O
                         net (fo=2, routed)           0.308    14.138    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_483_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124    14.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425/O
                         net (fo=2, routed)           0.652    14.914    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_425_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.038 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429/O
                         net (fo=1, routed)           0.000    15.038    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_429_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.571    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.688 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    15.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.922 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.922    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.237 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[3]
                         net (fo=69, routed)          1.090    17.327    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_4
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.307    17.634 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61/O
                         net (fo=1, routed)           0.000    17.634    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_61_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          0.795    18.805    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.124    18.929 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51/O
                         net (fo=127, routed)         1.108    20.037    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_51_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.161 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68/O
                         net (fo=2, routed)           0.461    20.622    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_68_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_72_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.278 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.278    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19/O[1]
                         net (fo=3, routed)           0.615    22.227    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_19_n_6
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.303    22.530 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24/O
                         net (fo=2, routed)           0.594    23.124    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_24_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I1_O)        0.124    23.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5/O
                         net (fo=2, routed)           0.600    23.848    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_5_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.972 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_9_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.370 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.370    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.592 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[0]
                         net (fo=11, routed)          0.957    25.548    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_7
    SLICE_X38Y94         LUT3 (Prop_lut3_I0_O)        0.299    25.847 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341/O
                         net (fo=1, routed)           0.323    26.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_341_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.696 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.696    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.918 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/O[0]
                         net (fo=3, routed)           0.487    27.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_7
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.299    27.704 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206/O
                         net (fo=1, routed)           0.907    28.611    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_206_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.131 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.131    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_127_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.248    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.365 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.365    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.619 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.358    29.978    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X36Y99         LUT5 (Prop_lut5_I1_O)        0.367    30.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[3]_i_1/O
                         net (fo=1, routed)           0.000    30.345    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[3]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.480    22.659    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.081    22.667    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]
  -------------------------------------------------------------------
                         required time                         22.667    
                         arrival time                         -30.345    
  -------------------------------------------------------------------
                         slack                                 -7.678    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg13_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.237ns  (logic 1.909ns (18.648%)  route 8.328ns (81.352%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 22.815 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.260     5.625    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I3_O)        0.119     5.744 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           1.139     6.883    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y106        LUT4 (Prop_lut4_I3_O)        0.332     7.215 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/i___2/slv_reg0[31]_i_2/O
                         net (fo=64, routed)          4.130    11.345    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/i___2/slv_reg13[31]_i_1/O
                         net (fo=8, routed)           1.798    13.268    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/i___2/slv_reg13[31]_i_1_n_0
    SLICE_X32Y125        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg13_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.636    22.815    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y125        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg13_reg[29]/C
                         clock pessimism              0.129    22.944    
                         clock uncertainty           -0.302    22.642    
    SLICE_X32Y125        FDRE (Setup_fdre_C_CE)      -0.169    22.473    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg13_reg[29]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  9.205    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg13_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.237ns  (logic 1.909ns (18.648%)  route 8.328ns (81.352%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 22.815 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.260     5.625    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I3_O)        0.119     5.744 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           1.139     6.883    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y106        LUT4 (Prop_lut4_I3_O)        0.332     7.215 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/i___2/slv_reg0[31]_i_2/O
                         net (fo=64, routed)          4.130    11.345    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/i___2/slv_reg13[31]_i_1/O
                         net (fo=8, routed)           1.798    13.268    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/i___2/slv_reg13[31]_i_1_n_0
    SLICE_X32Y125        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg13_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.636    22.815    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y125        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg13_reg[31]/C
                         clock pessimism              0.129    22.944    
                         clock uncertainty           -0.302    22.642    
    SLICE_X32Y125        FDRE (Setup_fdre_C_CE)      -0.169    22.473    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg13_reg[31]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  9.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.075%)  route 0.239ns (62.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.640     0.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.239     1.356    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.284%)  route 0.270ns (65.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.638     0.974    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.270     1.385    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.283ns (65.902%)  route 0.146ns (34.098%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.631     0.967    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y112        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg4_reg[13]/Q
                         net (fo=1, routed)           0.146     1.254    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg4[13]
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.045     1.299 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[13]_i_5/O
                         net (fo=1, routed)           0.000     1.299    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[13]_i_5_n_0
    SLICE_X49Y112        MUXF7 (Prop_muxf7_I1_O)      0.074     1.373 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_2_n_0
    SLICE_X49Y112        MUXF8 (Prop_muxf8_I0_O)      0.023     1.396 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X49Y112        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.906     1.272    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y112        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X49Y112        FDRE (Hold_fdre_C_D)         0.105     1.338    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.156%)  route 0.258ns (66.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.258     1.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg15_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.270ns (60.196%)  route 0.179ns (39.804%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.634     0.970    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y104        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg15_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg15_reg[2]/Q
                         net (fo=1, routed)           0.179     1.290    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg15[2]
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.335 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[2]_i_7/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[2]_i_7_n_0
    SLICE_X47Y105        MUXF7 (Prop_muxf7_I1_O)      0.065     1.400 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.400    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_3_n_0
    SLICE_X47Y105        MUXF8 (Prop_muxf8_I1_O)      0.019     1.419 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.419    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X47Y105        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.910     1.276    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y105        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.105     1.342    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg14_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.330ns (73.515%)  route 0.119ns (26.485%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.630     0.966    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y113        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg14_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.148     1.114 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg14_reg[15]/Q
                         net (fo=1, routed)           0.119     1.233    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg14[15]
    SLICE_X49Y113        LUT6 (Prop_lut6_I1_O)        0.098     1.331 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[15]_i_7/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[15]_i_7_n_0
    SLICE_X49Y113        MUXF7 (Prop_muxf7_I1_O)      0.065     1.396 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_3/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_3_n_0
    SLICE_X49Y113        MUXF8 (Prop_muxf8_I1_O)      0.019     1.415 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.415    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X49Y113        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.905     1.271    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y113        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.105     1.337    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.303ns (66.854%)  route 0.150ns (33.146%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.630     0.966    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y114        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=1, routed)           0.150     1.280    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0[10]
    SLICE_X49Y115        LUT6 (Prop_lut6_I5_O)        0.045     1.325 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[10]_i_4/O
                         net (fo=1, routed)           0.000     1.325    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[10]_i_4_n_0
    SLICE_X49Y115        MUXF7 (Prop_muxf7_I0_O)      0.071     1.396 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_2_n_0
    SLICE_X49Y115        MUXF8 (Prop_muxf8_I0_O)      0.023     1.419 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.419    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X49Y115        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.904     1.270    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y115        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.105     1.336    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.424%)  route 0.163ns (53.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.163     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.283ns (62.952%)  route 0.167ns (37.048%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.637     0.973    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg6_reg[3]/Q
                         net (fo=1, routed)           0.167     1.281    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg6[3]
    SLICE_X52Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.326 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[3]_i_5/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[3]_i_5_n_0
    SLICE_X52Y105        MUXF7 (Prop_muxf7_I1_O)      0.074     1.400 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.400    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_2_n_0
    SLICE_X52Y105        MUXF8 (Prop_muxf8_I0_O)      0.023     1.423 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.423    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X52Y105        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.906     1.272    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y105        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.105     1.338    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.351%)  route 0.309ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.309     1.425    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X42Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X43Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X43Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X42Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X42Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X43Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X43Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X42Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y116   design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X50Y81    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.302ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.642ns (10.980%)  route 5.205ns (89.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.831     6.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.401 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.374     8.775    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X47Y90         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X47Y90         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[14]/C
                         clock pessimism              0.129    22.784    
                         clock uncertainty           -0.302    22.482    
    SLICE_X47Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.077    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[14]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                 13.302    

Slack (MET) :             13.302ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.642ns (10.980%)  route 5.205ns (89.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.831     6.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.401 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.374     8.775    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X47Y90         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X47Y90         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[6]/C
                         clock pessimism              0.129    22.784    
                         clock uncertainty           -0.302    22.482    
    SLICE_X47Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.077    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[6]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                 13.302    

Slack (MET) :             13.415ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.642ns (11.197%)  route 5.091ns (88.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.831     6.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.401 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.260     8.661    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X49Y91         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X49Y91         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[11]/C
                         clock pessimism              0.129    22.784    
                         clock uncertainty           -0.302    22.482    
    SLICE_X49Y91         FDCE (Recov_fdce_C_CLR)     -0.405    22.077    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[11]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                 13.415    

Slack (MET) :             13.415ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.642ns (11.197%)  route 5.091ns (88.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.831     6.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.401 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.260     8.661    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X49Y91         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X49Y91         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]/C
                         clock pessimism              0.129    22.784    
                         clock uncertainty           -0.302    22.482    
    SLICE_X49Y91         FDCE (Recov_fdce_C_CLR)     -0.405    22.077    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                 13.415    

Slack (MET) :             13.504ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.642ns (11.372%)  route 5.003ns (88.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.831     6.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.401 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.172     8.573    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X48Y94         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.477    22.656    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X48Y94         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[0]/C
                         clock pessimism              0.129    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X48Y94         FDCE (Recov_fdce_C_CLR)     -0.405    22.078    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[0]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 13.504    

Slack (MET) :             13.507ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.642ns (11.381%)  route 4.999ns (88.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.831     6.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.401 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.168     8.569    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X49Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.475    22.654    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X49Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[16]/C
                         clock pessimism              0.129    22.783    
                         clock uncertainty           -0.302    22.481    
    SLICE_X49Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.076    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[16]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                 13.507    

Slack (MET) :             13.507ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.642ns (11.381%)  route 4.999ns (88.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.831     6.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.401 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.168     8.569    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X49Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.475    22.654    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X49Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]/C
                         clock pessimism              0.129    22.783    
                         clock uncertainty           -0.302    22.481    
    SLICE_X49Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.076    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                 13.507    

Slack (MET) :             13.509ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.642ns (11.381%)  route 4.999ns (88.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.831     6.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.401 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.168     8.569    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X49Y94         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.477    22.656    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X49Y94         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[20]/C
                         clock pessimism              0.129    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X49Y94         FDCE (Recov_fdce_C_CLR)     -0.405    22.078    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[20]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                 13.509    

Slack (MET) :             13.509ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.642ns (11.381%)  route 4.999ns (88.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.831     6.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.401 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.168     8.569    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X49Y94         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.477    22.656    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X49Y94         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]/C
                         clock pessimism              0.129    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X49Y94         FDCE (Recov_fdce_C_CLR)     -0.405    22.078    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                 13.509    

Slack (MET) :             13.509ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.642ns (11.381%)  route 4.999ns (88.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.831     6.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.401 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.168     8.569    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X49Y94         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.477    22.656    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X49Y94         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[22]/C
                         clock pessimism              0.129    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X49Y94         FDCE (Recov_fdce_C_CLR)     -0.405    22.078    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[22]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                 13.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.790%)  route 0.460ns (71.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.272     1.384    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.429 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.188     1.617    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X52Y99         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.821     1.187    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X52Y99         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.790%)  route 0.460ns (71.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.272     1.384    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.429 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.188     1.617    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X52Y99         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.821     1.187    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X52Y99         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[3]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.790%)  route 0.460ns (71.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.272     1.384    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.429 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.188     1.617    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X52Y99         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.821     1.187    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X52Y99         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.790%)  route 0.460ns (71.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.272     1.384    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.429 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.188     1.617    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X52Y99         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.821     1.187    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X52Y99         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[5]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.250%)  route 0.551ns (74.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.272     1.384    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.429 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.279     1.708    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X55Y99         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.846     1.212    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X55Y99         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.244%)  route 0.690ns (78.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.272     1.384    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.429 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.418     1.847    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X56Y99         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.848     1.214    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X56Y99         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X56Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.087    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.244%)  route 0.690ns (78.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.272     1.384    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.429 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.418     1.847    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X56Y99         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.848     1.214    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X56Y99         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X56Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.087    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.244%)  route 0.690ns (78.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.272     1.384    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.429 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.418     1.847    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X56Y99         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.848     1.214    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X56Y99         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X56Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.087    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.244%)  route 0.690ns (78.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.272     1.384    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.429 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.418     1.847    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X56Y99         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.848     1.214    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X56Y99         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/C
                         clock pessimism             -0.035     1.179    
    SLICE_X56Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.087    design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/spi_en_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.845%)  route 0.751ns (80.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.272     1.384    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.429 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.479     1.908    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X54Y98         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/spi_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.846     1.212    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X54Y98         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/spi_en_reg/C
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.110    design_1_i/myOLEDrgb_0/inst/controller/spi_en_reg
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.798    





