Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jul 17 11:04:34 2024
| Host         : PC_Alessandro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7z014s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   887 |
|    Minimum number of control sets                        |   887 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2818 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   887 |
| >= 0 to < 4        |   112 |
| >= 4 to < 6        |   212 |
| >= 6 to < 8        |    72 |
| >= 8 to < 10       |   122 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    63 |
| >= 14 to < 16      |    70 |
| >= 16              |   220 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1958 |          717 |
| No           | No                    | Yes                    |            2204 |          955 |
| No           | Yes                   | No                     |            2446 |          856 |
| Yes          | No                    | No                     |            2058 |          612 |
| Yes          | No                    | Yes                    |             505 |          211 |
| Yes          | Yes                   | No                     |            5179 |         1627 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                      |                                                                                                                                     Enable Signal                                                                                                                                    |                                                                                                                       Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  MULTYCHANNEL/channel[9].single_channel_inst/HF_FIFO_reg_reg_i_1__8_n_0                |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[0].single_channel_inst/ADC/d                                     |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                 |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[14].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                            |                1 |              1 |
|  MULTYCHANNEL/channel[4].single_channel_inst/HF_FIFO_reg                               |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/valid_measure_reg_i_2__4_n_0   |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/valid_measure_reg_i_2__11_n_0 |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[12].single_channel_inst/ADC/d                                    |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                            |                1 |              1 |
|  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/valid_measure_reg_i_2__10_n_0 |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                            | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                1 |              1 |
|  MULTYCHANNEL/channel[5].single_channel_inst/HF_FIFO_reg_reg_i_1__4_n_0                |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[11].single_channel_inst/HF_FIFO_reg                              |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                            |                1 |              1 |
|  MULTYCHANNEL/channel[6].single_channel_inst/ADC/d                                     |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                 |                1 |              1 |
|  MULTYCHANNEL/channel[2].single_channel_inst/HF_FIFO_reg_reg_i_1__1_n_0                |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[11].single_channel_inst/ADC/d                                    |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[17].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                            |                1 |              1 |
|  MULTYCHANNEL/channel[2].single_channel_inst/ADC/d                                     |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                 |                1 |              1 |
|  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/valid_measure_reg_i_2__5_n_0   |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/valid_measure_reg_i_2__1_n_0   |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/valid_measure_reg_i_2__0_n_0   |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                            |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[1].single_channel_inst/HF_FIFO_reg_reg_i_1__0_n_0                |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/valid_measure_reg_i_2_n_0      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                                    |                1 |              1 |
|  MULTYCHANNEL/channel[7].single_channel_inst/ADC/d                                     |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                 |                1 |              1 |
|  MULTYCHANNEL/channel[0].single_channel_inst/HF_FIFO_reg                               |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[1].single_channel_inst/ADC/d                                     |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                 |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[13].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                            |                1 |              1 |
|  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/valid_measure_reg_i_2__6_n_0   |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[12].single_channel_inst/HF_FIFO_reg_reg_i_1__11_n_0              |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[13].single_channel_inst/ADC/d                                    |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/valid_measure_reg_i_2__12_n_0 |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/valid_measure_reg_i_2__15_n_0 |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[7].single_channel_inst/HF_FIFO_reg                               |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/valid_measure_reg_i_2__7_n_0   |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[8].single_channel_inst/ADC/d                                     |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                 |                1 |              1 |
|  MULTYCHANNEL/channel[13].single_channel_inst/HF_FIFO_reg_reg_i_1__12_n_0              |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[14].single_channel_inst/ADC/d                                    |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                             |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                            |                1 |              1 |
|  MULTYCHANNEL/channel[15].single_channel_inst/ADC/d                                    |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                |                1 |              1 |
|  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/valid_measure_reg_i_2__13_n_0 |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[6].single_channel_inst/HF_FIFO_reg_reg_i_1__5_n_0                |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[14].single_channel_inst/HF_FIFO_reg                              |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[8].single_channel_inst/HF_FIFO_reg_reg_i_1__7_n_0                |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/valid_measure_reg_i_2__14_n_0 |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[15].single_channel_inst/HF_FIFO_reg                              |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[9].single_channel_inst/ADC/d                                     |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                 |                1 |              1 |
|  MULTYCHANNEL/channel[16].single_channel_inst/ADC/d                                    |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/valid_measure_reg_i_2__8_n_0   |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[5].single_channel_inst/ADC/d                                     |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                 |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[16].single_channel_inst/HF_FIFO_reg_reg_i_1__15_n_0              |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[17].single_channel_inst/ADC/d                                    |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[10].single_channel_inst/ADC/d                                    |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                |                1 |              1 |
|  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/valid_measure_reg_i_2__16_n_0 |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[17].single_channel_inst/HF_FIFO_reg_reg_i_1__16_n_0              |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/valid_measure_reg_i_2__9_n_0  |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[18].single_channel_inst/ADC/d                                    |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                |                1 |              1 |
|  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/valid_measure_reg_i_2__17_n_0 |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[10].single_channel_inst/HF_FIFO_reg                              |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[18].single_channel_inst/HF_FIFO_reg                              |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  CLK_Cable_1_BUFG                                                                      |                                                                                                                                                                                                                                                                                      | CLK_SAFE_MODULE/Res_Conta                                                                                                                                                                                                                                   |                1 |              1 |
|  MULTYCHANNEL/channel[3].single_channel_inst/ADC/d                                     |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                 |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                            |                1 |              1 |
|  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/valid_measure_reg_i_2__2_n_0   |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  CLK_Cable_2_BUFG                                                                      |                                                                                                                                                                                                                                                                                      | CLK_SAFE_MODULE/Res_Conta                                                                                                                                                                                                                                   |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                            |                1 |              1 |
|  MULTYCHANNEL/channel[3].single_channel_inst/HF_FIFO_reg                               |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  MULTYCHANNEL/channel[4].single_channel_inst/ADC/d                                     |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_osc0                                                                                                                                                                                                 |                1 |              1 |
|  multiphase_clock/inst/clk_out7                                                        |                                                                                                                                                                                                                                                                                      | PPS_recovery/RESET_IN                                                                                                                                                                                                                                       |                1 |              1 |
|  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/valid_measure_reg_i_2__3_n_0   |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              2 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              2 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              2 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/rst                                                                                                                                                                                                                                             |                1 |              2 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                             |                1 |              2 |
| ~MULTYCHANNEL/channel[0].single_channel_inst/ADC/present_state[2]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[15].single_channel_inst/ADC/present_state[2]                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[12].single_channel_inst/ADC/present_state[2]                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[16].single_channel_inst/ADC/present_state[2]                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[4].single_channel_inst/ADC/present_state[2]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[11].single_channel_inst/ADC/present_state[2]                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[2].single_channel_inst/ADC/present_state[2]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[5].single_channel_inst/ADC/present_state[2]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[7].single_channel_inst/ADC/present_state[2]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[17].single_channel_inst/ADC/present_state[2]                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[1].single_channel_inst/ADC/present_state[2]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[18].single_channel_inst/ADC/present_state[2]                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[9].single_channel_inst/ADC/present_state[2]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[13].single_channel_inst/ADC/present_state[2]                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[10].single_channel_inst/ADC/present_state[2]                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                2 |              3 |
| ~MULTYCHANNEL/channel[6].single_channel_inst/ADC/present_state[2]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[8].single_channel_inst/ADC/present_state[2]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[14].single_channel_inst/ADC/present_state[2]                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
| ~MULTYCHANNEL/channel[3].single_channel_inst/ADC/present_state[2]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                            | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                      |                1 |              3 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                2 |              3 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                            |                1 |              3 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                          |                1 |              3 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                        |                2 |              3 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i        |                1 |              3 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                        |                                                                                                                                                                                                                                                             |                1 |              3 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/countfast[3]_i_1__16_n_0                                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                             |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/countfast[3]_i_1__4_n_0                                                                                                                                                                                 |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                   | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                          |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/CRC[3]_i_1__15_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/countfast[3]_i_1__12_n_0                                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[57][0]                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[25][0]                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                             |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[9][0]                                                                              | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[1][0]                                                                              | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[17][0]                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/CRC                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/countfast[3]_i_1__15_n_0                                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[41][0]                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                      |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/countfast[3]_i_1__1_n_0                                                                                                                                                                                 |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/countfast[3]_i_1__14_n_0                                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/countfast[3]_i_1__13_n_0                                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                  | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/countfast[3]_i_1__10_n_0                                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/countfast[3]_i_1__6_n_0                                                                                                                                                                                 |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                |                                                                                                                                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[33][0]                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/countfast[3]_i_1__3_n_0                                                                                                                                                                                 |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/CRC[3]_i_1__11_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/CRC[3]_i_1__12_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                  | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/countfast[3]_i_1__5_n_0                                                                                                                                                                                 |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/countfast[3]_i_1__7_n_0                                                                                                                                                                                 |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/countfast[3]_i_1__8_n_0                                                                                                                                                                                 |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/countfast[3]_i_1__9_n_0                                                                                                                                                                                |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/countfast[3]_i_1__2_n_0                                                                                                                                                                                 |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/CRC                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/countfast[3]_i_1__17_n_0                                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                                   | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/CRC                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/CRC                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[14].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                               |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/countfast[3]_i_1__0_n_0                                                                                                                                                                                 |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                    |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                               |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[17].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                  |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                               |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                       |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/ip_addr_cap0                                                                                                                            |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/CRC[3]_i_1__10_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[13].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                  | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/CRC[3]_i_1__8_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/countfast[3]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/CRC[3]_i_1__13_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/countfast[3]_i_1__11_n_0                                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/CRC                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                               |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/CRC[3]_i_1__9_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                       | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                    |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/CRC                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/CRC[3]_i_1__6_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                            |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                            |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                            |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/CRC                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                    |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/CRC[3]_i_1__4_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                         | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                             |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                         | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/CRC                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/CRC                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/CRC[3]_i_1__2_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/PPS_channel/CRC[3]_i_2__18_n_0                                                                                                                                                                                                                                          | MULTYCHANNEL/PPS_channel/CRC[3]_i_1__16_n_0                                                                                                                                                                                                                 |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  CLK_Cable_1_BUFG                                                                      | CLK_SAFE_MODULE/ContaRef25M_10                                                                                                                                                                                                                                                       | CLK_SAFE_MODULE/Res_Conta                                                                                                                                                                                                                                   |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                4 |              5 |
|  CLK_Cable_2_BUFG                                                                      | CLK_SAFE_MODULE/ContaRef25M_20                                                                                                                                                                                                                                                       | CLK_SAFE_MODULE/Res_Conta                                                                                                                                                                                                                                   |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                5 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                   |                                                                                                                                                                                                                                                             |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                       | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                            | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                               |                                                                                                                                                                                                                                                             |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | PPS_recovery/buio[4]_i_1_n_0                                                                                                                                                                                                                                                         | PPS_recovery/RESET_IN                                                                                                                                                                                                                                       |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                          | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1_n_0                                                                                       |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/Time_block/tdc_al_fall_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/Time_block/tdc_al_rise_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                  | RunControl/RESET                                                                                                                                                                                                                                            |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                                   | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                    | MULTYCHANNEL/channel[7].single_channel_inst/Time_block/conta_alto[5]_i_1__6_n_0                                                                                                                                                                             |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                 |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__15_n_0                                                                                                                                                                                                    | MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/count[5]_i_1__15_n_0                                                                                                                                                                                   |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__1_n_0                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/count[5]_i_1__1_n_0                                                                                                                                                                                     |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__13_n_0                                                                                                                                                                                                    | MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/count[5]_i_1__13_n_0                                                                                                                                                                                   |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__6_n_0                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/count[5]_i_1__6_n_0                                                                                                                                                                                     |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                   | MULTYCHANNEL/channel[17].single_channel_inst/Time_block/conta_alto[5]_i_1__16_n_0                                                                                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                    | MULTYCHANNEL/channel[1].single_channel_inst/Time_block/conta_alto[5]_i_1__0_n_0                                                                                                                                                                             |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                    | MULTYCHANNEL/channel[2].single_channel_inst/Time_block/conta_alto[5]_i_1__1_n_0                                                                                                                                                                             |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__17_n_0                                                                                                                                                                                                    | MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/count[5]_i_1__17_n_0                                                                                                                                                                                   |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                    | MULTYCHANNEL/channel[6].single_channel_inst/Time_block/conta_alto[5]_i_1__5_n_0                                                                                                                                                                             |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                 |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                   | MULTYCHANNEL/channel[18].single_channel_inst/Time_block/conta_alto[5]_i_1__17_n_0                                                                                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__10_n_0                                                                                                                                                                                                    | MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/count[5]_i_1__10_n_0                                                                                                                                                                                   |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__14_n_0                                                                                                                                                                                                    | MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/count[5]_i_1__14_n_0                                                                                                                                                                                   |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__5_n_0                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/count[5]_i_1__5_n_0                                                                                                                                                                                     |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__2_n_0                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/count[5]_i_1__2_n_0                                                                                                                                                                                     |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                   | MULTYCHANNEL/channel[11].single_channel_inst/Time_block/conta_alto[5]_i_1__10_n_0                                                                                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__4_n_0                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/count[5]_i_1__4_n_0                                                                                                                                                                                     |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__0_n_0                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/count[5]_i_1__0_n_0                                                                                                                                                                                     |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/axi_awready0                                                                                                                                                                                                                                                              | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__8_n_0                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/count[5]_i_1__8_n_0                                                                                                                                                                                     |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                    |                1 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                    | MULTYCHANNEL/channel[5].single_channel_inst/Time_block/conta_alto[5]_i_1__4_n_0                                                                                                                                                                             |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                   | MULTYCHANNEL/channel[12].single_channel_inst/Time_block/conta_alto[5]_i_1__11_n_0                                                                                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__9_n_0                                                                                                                                                                                                     | MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/count[5]_i_1__9_n_0                                                                                                                                                                                    |                1 |              6 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                    | MULTYCHANNEL/channel[8].single_channel_inst/Time_block/conta_alto[5]_i_1__7_n_0                                                                                                                                                                             |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                    | MULTYCHANNEL/channel[4].single_channel_inst/Time_block/conta_alto[5]_i_1__3_n_0                                                                                                                                                                             |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1_n_0                                                                                                                                                                                                         | MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/count[5]_i_1_n_0                                                                                                                                                                                        |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                   | MULTYCHANNEL/channel[15].single_channel_inst/Time_block/conta_alto[5]_i_1__14_n_0                                                                                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                   | MULTYCHANNEL/channel[16].single_channel_inst/Time_block/conta_alto[5]_i_1__15_n_0                                                                                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__3_n_0                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/count[5]_i_1__3_n_0                                                                                                                                                                                     |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__7_n_0                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/count[5]_i_1__7_n_0                                                                                                                                                                                     |                1 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                   | MULTYCHANNEL/channel[14].single_channel_inst/Time_block/conta_alto[5]_i_1__13_n_0                                                                                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__16_n_0                                                                                                                                                                                                    | MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/count[5]_i_1__16_n_0                                                                                                                                                                                   |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/PPS_channel/Shifter[5]_i_1_n_0                                                                                                                                                                                                                                          | RunControl/RESET                                                                                                                                                                                                                                            |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                             |                3 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                    | MULTYCHANNEL/channel[9].single_channel_inst/Time_block/conta_alto[5]_i_1__8_n_0                                                                                                                                                                             |                3 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                   | MULTYCHANNEL/channel[13].single_channel_inst/Time_block/conta_alto[5]_i_1__12_n_0                                                                                                                                                                           |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                    | MULTYCHANNEL/channel[3].single_channel_inst/Time_block/conta_alto[5]_i_1__2_n_0                                                                                                                                                                             |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__11_n_0                                                                                                                                                                                                    | MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/count[5]_i_1__11_n_0                                                                                                                                                                                   |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                   | MULTYCHANNEL/channel[10].single_channel_inst/Time_block/conta_alto[5]_i_1__9_n_0                                                                                                                                                                            |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__12_n_0                                                                                                                                                                                                    | MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/count[5]_i_1__12_n_0                                                                                                                                                                                   |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/Time_block/conta_alto                                                                                                                                                                                                                    | MULTYCHANNEL/channel[0].single_channel_inst/Time_block/conta_alto[5]_i_1_n_0                                                                                                                                                                                |                3 |              6 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[10].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                               |                4 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                                |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                         | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                 |                2 |              7 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                           |                2 |              7 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_si_data                                                                                                     | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                4 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[11].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                               |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                                |                4 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                                |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                                |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[12].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                               |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[13].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                               |                2 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[16].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                               |                5 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[14].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                               |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[15].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                               |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[17].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                               |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[18].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                               |                4 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                                |                4 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                                |                4 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                                |                4 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                                |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                                |                2 |              7 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].single_channel_inst/Time_block/SR[0]                                                                                                                                                                                                |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/Time_block/slv_reg0_reg[15]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[23]_i_1_n_0                                                                                               |                4 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].single_channel_inst/delay_count0                                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/Time_block/slv_reg0_reg[3]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/Time_block/slv_reg0_reg[10]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/sel                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].single_channel_inst/Durata_H_TRG[7]_i_1__6_n_0                                                                                                                                                                                      |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/Time_block/slv_reg0_reg[5]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[11].single_channel_inst/delay_count0                                                                                                                                                                                                   |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                    |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].single_channel_inst/delay_count0                                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                             |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/sel                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].single_channel_inst/Durata_H_TRG[7]_i_1__8_n_0                                                                                                                                                                                      |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/sel                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].single_channel_inst/Durata_H_TRG[7]_i_1__4_n_0                                                                                                                                                                                      |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/Time_block/slv_reg0_reg[7]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/sel                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].single_channel_inst/Durata_H_TRG[7]_i_1__3_n_0                                                                                                                                                                                      |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                             |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                         |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/Time_block/slv_reg0_reg[9]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[15].single_channel_inst/delay_count0                                                                                                                                                                                                   |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                    |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/sel                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].single_channel_inst/Durata_H_TRG[7]_i_1__7_n_0                                                                                                                                                                                      |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/Time_block/slv_reg0_reg[6]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                       |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[14].single_channel_inst/delay_count0                                                                                                                                                                                                   |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/sel                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].single_channel_inst/Durata_H_TRG[7]_i_1__5_n_0                                                                                                                                                                                      |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[18].single_channel_inst/delay_count0                                                                                                                                                                                                   |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/sel                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].single_channel_inst/Durata_H_TRG[7]_i_1__2_n_0                                                                                                                                                                                      |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[17].single_channel_inst/delay_count0                                                                                                                                                                                                   |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                            | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0                                                                                                                                           | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                          |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                     |                4 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].single_channel_inst/delay_count0                                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[30]_0[0]                                                                                                                                       |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                             |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                             |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[16].single_channel_inst/delay_count0                                                                                                                                                                                                   |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].single_channel_inst/delay_count0                                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[10].single_channel_inst/delay_count0                                                                                                                                                                                                   |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                            | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                     |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                            | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                            | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                   |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[13].single_channel_inst/delay_count0                                                                                                                                                                                                   |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[12].single_channel_inst/delay_count0                                                                                                                                                                                                   |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].single_channel_inst/delay_count0                                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/sel                                                                                                                                                                                                                                     | MULTYCHANNEL/channel[13].single_channel_inst/Durata_H_TRG[7]_i_1__12_n_0                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/sel                                                                                                                                                                                                                                     | MULTYCHANNEL/channel[14].single_channel_inst/Durata_H_TRG[7]_i_1__13_n_0                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/Time_block/slv_reg0_reg[4]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/Time_block/slv_reg0_reg[16]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/sel                                                                                                                                                                                                                                     | MULTYCHANNEL/channel[10].single_channel_inst/Durata_H_TRG[7]_i_1__9_n_0                                                                                                                                                                                     |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/Time_block/slv_reg0_reg[13]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                |                                                                                                                                                                                                                                                             |                5 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                     |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                             |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/sel                                                                                                                                                                                                                                     | MULTYCHANNEL/channel[12].single_channel_inst/Durata_H_TRG[7]_i_1__11_n_0                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/sel                                                                                                                                                                                                                                     | MULTYCHANNEL/channel[15].single_channel_inst/Durata_H_TRG[7]_i_1__14_n_0                                                                                                                                                                                    |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/sel                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].single_channel_inst/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                         |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/sel                                                                                                                                                                                                                                     | MULTYCHANNEL/channel[16].single_channel_inst/Durata_H_TRG[7]_i_1__15_n_0                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/Time_block/slv_reg0_reg[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/Time_block/slv_reg0_reg[14]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                  | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                  | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                  | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/sel                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].single_channel_inst/Durata_H_TRG[7]_i_1__0_n_0                                                                                                                                                                                      |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/Time_block/slv_reg0_reg[17]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/Time_block/slv_reg0_reg[1]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                  | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/Time_block/slv_reg0_reg[2]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/sel                                                                                                                                                                                                                                     | MULTYCHANNEL/channel[17].single_channel_inst/Durata_H_TRG[7]_i_1__16_n_0                                                                                                                                                                                    |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                  | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                4 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                   | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                  | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/sel                                                                                                                                                                                                                                     | MULTYCHANNEL/channel[18].single_channel_inst/Durata_H_TRG[7]_i_1__17_n_0                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                  | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/Time_block/slv_reg0_reg[12]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].single_channel_inst/delay_count0                                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].single_channel_inst/delay_count0                                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/sel                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].single_channel_inst/Durata_H_TRG[7]_i_1__1_n_0                                                                                                                                                                                      |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/Time_block/slv_reg0_reg[18]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/sel                                                                                                                                                                                                                                     | MULTYCHANNEL/channel[11].single_channel_inst/Durata_H_TRG[7]_i_1__10_n_0                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/Time_block/slv_reg0_reg[11]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].single_channel_inst/delay_count0                                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].single_channel_inst/delay_count0                                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].single_channel_inst/delay_count0                                                                                                                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/Time_block/slv_reg0_reg[8]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/PPS_data_shifter/count[8]_i_1__18_n_0                                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].channel_data_shifter/count[8]_i_1_n_0                                                                                                                                                                                               |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                    |                5 |              9 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                           | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1 |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[17].channel_data_shifter/count[8]_i_1__16_n_0                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[18].channel_data_shifter/count[8]_i_1__17_n_0                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].channel_data_shifter/count[8]_i_1__7_n_0                                                                                                                                                                                            |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                             |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].channel_data_shifter/count[8]_i_1__8_n_0                                                                                                                                                                                            |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[14].channel_data_shifter/count[8]_i_1__13_n_0                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[15].channel_data_shifter/count[8]_i_1__14_n_0                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[11].channel_data_shifter/count[8]_i_1__10_n_0                                                                                                                                                                                          |                4 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[16].channel_data_shifter/count[8]_i_1__15_n_0                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[12].channel_data_shifter/count[8]_i_1__11_n_0                                                                                                                                                                                          |                4 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[13].channel_data_shifter/count[8]_i_1__12_n_0                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].channel_data_shifter/count[8]_i_1__6_n_0                                                                                                                                                                                            |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].channel_data_shifter/count[8]_i_1__2_n_0                                                                                                                                                                                            |                4 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].channel_data_shifter/count[8]_i_1__3_n_0                                                                                                                                                                                            |                4 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[10].channel_data_shifter/count[8]_i_1__9_n_0                                                                                                                                                                                           |                4 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].channel_data_shifter/count[8]_i_1__4_n_0                                                                                                                                                                                            |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].channel_data_shifter/count[8]_i_1__0_n_0                                                                                                                                                                                            |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].channel_data_shifter/count[8]_i_1__5_n_0                                                                                                                                                                                            |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].channel_data_shifter/count[8]_i_1__1_n_0                                                                                                                                                                                            |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                5 |             10 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                4 |             10 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                  |                8 |             10 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                3 |             10 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]          | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             10 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                  |                8 |             10 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                2 |             10 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             10 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                               | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                    |                4 |             10 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/axi_arready0                                                                                                                                                                                                                                                             | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |             10 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                               | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                    |                6 |             10 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                3 |             10 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                5 |             10 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                  |                3 |             11 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                4 |             11 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                  |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                            | RunControl/RESET                                                                                                                                                                                                                                            |                5 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__1_n_0                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                             | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                |                                                                                                                                                                                                                                                             |                6 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__10_n_0                                                                                                                                                                                                    | RunControl/RESET                                                                                                                                                                                                                                            |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__13_n_0                                                                                                                                                                                                    | RunControl/RESET                                                                                                                                                                                                                                            |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                            | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                   |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                            | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__17_n_0                                                                                                                                                                                                    | RunControl/RESET                                                                                                                                                                                                                                            |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1_n_0                                                                                                                                                                                                         | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__14_n_0                                                                                                                                                                                                    | RunControl/RESET                                                                                                                                                                                                                                            |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__12_n_0                                                                                                                                                                                                    | RunControl/RESET                                                                                                                                                                                                                                            |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                             | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                            | RunControl/RESET                                                                                                                                                                                                                                            |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                         | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                             | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__15_n_0                                                                                                                                                                                                    | RunControl/RESET                                                                                                                                                                                                                                            |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]_1[0]                                                                                                                                                  | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                            | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                                      |                                                                                                                                                                                                                                                             |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen6                                                                      |                                                                                                                                                                                                                                                             |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__7_n_0                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                             | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                            | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__2_n_0                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                             | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__3_n_0                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                             | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                             |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__8_n_0                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                             | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                             | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__0_n_0                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |                6 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                            | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                             | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__4_n_0                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__5_n_0                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                             | RunControl/RESET                                                                                                                                                                                                                                            |                6 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                             | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__9_n_0                                                                                                                                                                                                     | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                            | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__16_n_0                                                                                                                                                                                                    | RunControl/RESET                                                                                                                                                                                                                                            |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                            | RunControl/RESET                                                                                                                                                                                                                                            |                5 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__6_n_0                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Data_out_int[11]_i_1__11_n_0                                                                                                                                                                                                    | RunControl/RESET                                                                                                                                                                                                                                            |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/E[0]                                                                                                                                                                                                                            | RunControl/RESET                                                                                                                                                                                                                                            |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                             |                2 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                            | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                5 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                5 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                             |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                          |                2 |             13 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]     |                4 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                             |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                             |                3 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[12].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__11_n_0                                                                                                                                                                |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[11].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__10_n_0                                                                                                                                                                |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__1_n_0                                                                                                                                                                  |                4 |             14 |
|  CLK_SAFE_MODULE/CLK_IN_USB                                                            | Pulser_module/ContaPulser[13]_i_1_n_0                                                                                                                                                                                                                                                | PPS_recovery/RESET_IN                                                                                                                                                                                                                                       |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/cntr_en                                                                                                                                                                                      | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/arststages_ff_reg[1]                                                                                                                                                                            |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[14].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__13_n_0                                                                                                                                                                |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[15].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__14_n_0                                                                                                                                                                |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[16].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__15_n_0                                                                                                                                                                |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__7_n_0                                                                                                                                                                  |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__4_n_0                                                                                                                                                                  |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__8_n_0                                                                                                                                                                  |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[10].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__9_n_0                                                                                                                                                                 |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/p_3_out[6]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                5 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[17].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__16_n_0                                                                                                                                                                |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[13].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__12_n_0                                                                                                                                                                |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[18].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__17_n_0                                                                                                                                                                |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/E[0]                                                                                                                                                                                                                                                                     | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__2_n_0                                                                                                                                                                  |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__3_n_0                                                                                                                                                                  |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__0_n_0                                                                                                                                                                  |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__5_n_0                                                                                                                                                                  |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1__6_n_0                                                                                                                                                                  |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in                                                                  |                                                                                                                                                                                                                                                             |                3 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in                                                                  |                                                                                                                                                                                                                                                             |                3 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in                                                                 |                                                                                                                                                                                                                                                             |                6 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                             |                2 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                             |                2 |             14 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].single_channel_inst/Time_block/counterSubhit/count_s[0]_i_1_n_0                                                                                                                                                                     |                4 |             14 |
|  Quartz25_IBUF_BUFG                                                                    | CLK_SAFE_MODULE/ContTimeOK_2                                                                                                                                                                                                                                                         | PPS_recovery/RESET_IN                                                                                                                                                                                                                                       |                4 |             14 |
|  Quartz25_IBUF_BUFG                                                                    | CLK_SAFE_MODULE/ContTimeOK_1                                                                                                                                                                                                                                                         | PPS_recovery/RESET_IN                                                                                                                                                                                                                                       |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                             |                3 |             14 |
|  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/FREQ                      |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                               |                6 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                5 |             15 |
|  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Oscillator/FREQ                       |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                                |                6 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/FREQ                      |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                               |                4 |             15 |
|  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/FREQ                      |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                               |                4 |             15 |
|  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Oscillator/FREQ                      |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[14].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                               |                6 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                6 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                5 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                               | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/FREQ                      |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[13].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                               |                5 |             15 |
|  Quartz25_IBUF_BUFG                                                                    |                                                                                                                                                                                                                                                                                      | PPS_recovery/RESET_IN                                                                                                                                                                                                                                       |                8 |             15 |
|  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Oscillator/FREQ                       |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                                |                5 |             15 |
|  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/FREQ                       |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                                |                6 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/FREQ                      |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                               |                6 |             15 |
|  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/FREQ                       |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                                |                6 |             15 |
|  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/FREQ                       |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                                |                6 |             15 |
|  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/FREQ                       |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                                |                6 |             15 |
|  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/FREQ                      |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                               |                5 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/FREQ                       |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                                |                6 |             15 |
|  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/FREQ                       |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                                |                4 |             15 |
|  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Oscillator/FREQ                       |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                                |                6 |             15 |
|  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/FREQ                      |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                               |                5 |             15 |
|  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/FREQ                      |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                               |                5 |             15 |
|  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/FREQ                       |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter0                                                                                                                                                                                                |                5 |             15 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3                                                                                                                                 |                8 |             16 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                              |                2 |             16 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[23]_i_1_n_0                                                                                                            |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg3[31]_i_2_n_0                                                                                                                                                                                                                                                      | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |                8 |             17 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             18 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                 |                9 |             18 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             18 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/arststages_ff_reg[1]                                                                                                                                                                            |                8 |             19 |
| ~multiphase_clock/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               19 |             19 |
| ~multiphase_clock/inst/clk_out3                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               19 |             19 |
| ~multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               19 |             19 |
| ~multiphase_clock/inst/clk_out4                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               19 |             19 |
| ~multiphase_clock/inst/clk_out5                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               19 |             19 |
| ~multiphase_clock/inst/clk_out6                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               19 |             19 |
| ~multiphase_clock/inst/clk_out7                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               19 |             19 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                                             |                6 |             20 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |               13 |             20 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                7 |             21 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             22 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                             |               10 |             22 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                             |               12 |             22 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             22 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             22 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                             |                5 |             22 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                             |                4 |             22 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                6 |             23 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                6 |             23 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[23]_i_1_n_0                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |                6 |             24 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                             |                3 |             24 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                  | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                8 |             24 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                9 |             24 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[0].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                          | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                9 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[17].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                         | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                9 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[1].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                          | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                9 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[2].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                          | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                9 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[10].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                         | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                8 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[18].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                         | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                8 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[11].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                         | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |               10 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[12].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                         | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |               12 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[3].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                          | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                9 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[4].single_channel_inst/Time_block/eventi_letti_reg[6]                                                                                                                                                                                                           | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |               10 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[5].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                          | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                9 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[6].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                          | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |               10 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[7].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                          | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |               10 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[8].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                          | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                9 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[9].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                          | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                9 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[14].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                         | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                9 |             25 |
|  CLK_SAFE_MODULE/CLK_IN_USB                                                            |                                                                                                                                                                                                                                                                                      | PPS_recovery/RESET_IN                                                                                                                                                                                                                                       |                7 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[16].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                         | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                8 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[13].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                         | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |               10 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].single_channel_inst/Time_block/eventi_letti_reg[20]                                                                                                                                                                                                         | MULTYCHANNEL/channel[17].single_channel_inst/SR[0]                                                                                                                                                                                                          |                9 |             25 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                5 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                4 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0[0]                                                                                                                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                7 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                             |                4 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1[0]                                                                                                                                 | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                8 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                5 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc[31]_i_1_n_0                                                                                                                                | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                7 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                6 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                5 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                4 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                             |               13 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                6 |             26 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                                             |                7 |             27 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             27 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                |                                                                                                                                                                                                                                                             |                4 |             27 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                6 |             27 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             27 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                9 |             27 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                     |                9 |             27 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             27 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                            | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                8 |             27 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                     |                7 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                            | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                4 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                         |                7 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                                             |                5 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                                             |                5 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                                                                                                                                                                                    | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/arststages_ff_reg[1]                                                                                                                                                                            |                8 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                         | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/arststages_ff_reg[1]                                                                                                                                                                            |                8 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                                             |                7 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                 | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                         |                8 |             28 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                6 |             29 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                |                7 |             30 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                                  | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                4 |             30 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |                9 |             30 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                8 |             30 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |               17 |             31 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                             |               11 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | PPS_recovery/int_COUNTA_sec[31]_i_1_n_0                                                                                                                                                                                                                                              | PPS_recovery/RESET_IN                                                                                                                                                                                                                                       |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg39[31]_i_1_n_0                                                                                                                                                                                                                                                     | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[2].channel_data_shifter/dout[31]_i_1__1_n_0                                                                                                                                                                                            |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg6                                                                                                                                                                                                                                                                  | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               17 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg5                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg40                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[1].channel_data_shifter/dout[31]_i_1__0_n_0                                                                                                                                                                                            |               10 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg42                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg38                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[10].channel_data_shifter/dout[31]_i_1__9_n_0                                                                                                                                                                                           |               10 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg_rden                                                                                                                                                                                                                                                              | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               24 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[4].channel_data_shifter/dout[31]_i_1__3_n_0                                                                                                                                                                                            |               11 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg36                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg37                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg33                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg34                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg35                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               14 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg32                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg29                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               15 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                                                  | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                             |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg31                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[3].channel_data_shifter/dout[31]_i_1__2_n_0                                                                                                                                                                                            |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg28                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               17 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                             |               10 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[7].channel_data_shifter/dout[31]_i_1__6_n_0                                                                                                                                                                                            |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                                                                     | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               16 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg0                                                                                                                                                                                                                                                                  | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               14 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg1                                                                                                                                                                                                                                                                  | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |               11 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/count[31]_i_1_n_0                                                                                                                                                                                                                                                         | PPS_recovery/RESET_IN                                                                                                                                                                                                                                       |               13 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[6].channel_data_shifter/dout[31]_i_1__5_n_0                                                                                                                                                                                            |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                             |                6 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                     | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                       |                5 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                   | TOP_block_i/TOP_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                5 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[11].channel_data_shifter/dout[31]_i_1__10_n_0                                                                                                                                                                                          |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |               13 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |               15 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[9].channel_data_shifter/dout[31]_i_1__8_n_0                                                                                                                                                                                            |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[12].channel_data_shifter/dout[31]_i_1__11_n_0                                                                                                                                                                                          |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                             |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[8].channel_data_shifter/dout[31]_i_1__7_n_0                                                                                                                                                                                            |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[5].channel_data_shifter/dout[31]_i_1__4_n_0                                                                                                                                                                                            |               10 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                  | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                         |                7 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/PPS_channel/unix_reg                                                                                                                                                                                                                                                    | RunControl/RESET                                                                                                                                                                                                                                            |               15 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/PPS_channel/dead_counter[0]_i_1_n_0                                                                                                                                                                                                                                     | RunControl/RESET                                                                                                                                                                                                                                            |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[16].channel_data_shifter/dout[31]_i_1__15_n_0                                                                                                                                                                                          |               12 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[15].channel_data_shifter/dout[31]_i_1__14_n_0                                                                                                                                                                                          |               14 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                             |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[14].channel_data_shifter/dout[31]_i_1__13_n_0                                                                                                                                                                                          |               10 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[18].channel_data_shifter/dout[31]_i_1__17_n_0                                                                                                                                                                                          |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                   | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                     | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                   |                6 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | RunControl/slv_reg41                                                                                                                                                                                                                                                                 | TOP_block_i/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                    |                7 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[0].channel_data_shifter/dout[31]_i_1_n_0                                                                                                                                                                                               |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[17].channel_data_shifter/dout[31]_i_1__16_n_0                                                                                                                                                                                          |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/channel[13].channel_data_shifter/dout[31]_i_1__12_n_0                                                                                                                                                                                          |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | MULTYCHANNEL/PPS_data_shifter/dout[31]_i_1__18_n_0                                                                                                                                                                                                          |                6 |             32 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                    |               13 |             32 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                     | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |               11 |             33 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                 |                9 |             33 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                     |               15 |             33 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                     | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                8 |             33 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                        |                9 |             34 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |               16 |             35 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                        |               10 |             36 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |               14 |             37 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                             | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                            |               13 |             37 |
|  multiphase_clock/inst/clk_out1                                                        | MULTYCHANNEL/channel[15].channel_data_shifter/p_0_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               25 |             40 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             40 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |               12 |             41 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |               15 |             41 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                           | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                         |               12 |             42 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                                             |                6 |             43 |
| ~MULTYCHANNEL/channel[14].single_channel_inst/Time_block/state[0]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               18 |             44 |
| ~MULTYCHANNEL/channel[6].single_channel_inst/Time_block/state[0]                       |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               17 |             44 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                          |               10 |             44 |
| ~MULTYCHANNEL/channel[4].single_channel_inst/Time_block/state[0]                       |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               17 |             44 |
| ~MULTYCHANNEL/channel[16].single_channel_inst/Time_block/state[0]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               15 |             44 |
| ~MULTYCHANNEL/channel[17].single_channel_inst/Time_block/state[0]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               15 |             44 |
| ~MULTYCHANNEL/channel[12].single_channel_inst/Time_block/state[0]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               20 |             44 |
| ~MULTYCHANNEL/channel[0].single_channel_inst/Time_block/state[0]                       |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               18 |             44 |
| ~MULTYCHANNEL/channel[11].single_channel_inst/Time_block/state[0]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               19 |             44 |
| ~MULTYCHANNEL/channel[3].single_channel_inst/Time_block/state[0]                       |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               17 |             44 |
| ~MULTYCHANNEL/channel[18].single_channel_inst/Time_block/state[0]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               23 |             44 |
| ~MULTYCHANNEL/channel[15].single_channel_inst/Time_block/state[0]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               18 |             44 |
| ~MULTYCHANNEL/channel[2].single_channel_inst/Time_block/state[0]                       |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               15 |             44 |
| ~MULTYCHANNEL/channel[1].single_channel_inst/Time_block/state[0]                       |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               15 |             44 |
| ~MULTYCHANNEL/channel[7].single_channel_inst/Time_block/state[0]                       |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               14 |             44 |
| ~MULTYCHANNEL/channel[13].single_channel_inst/Time_block/state[0]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               19 |             44 |
| ~MULTYCHANNEL/channel[5].single_channel_inst/Time_block/state[0]                       |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               19 |             44 |
| ~MULTYCHANNEL/channel[10].single_channel_inst/Time_block/state[0]                      |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               15 |             44 |
| ~MULTYCHANNEL/channel[9].single_channel_inst/Time_block/state[0]                       |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               16 |             44 |
| ~MULTYCHANNEL/channel[8].single_channel_inst/Time_block/state[0]                       |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               15 |             44 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             45 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |             45 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             45 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                             |               13 |             45 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                             |                9 |             45 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                8 |             45 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                             |               10 |             45 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |             45 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                             |               12 |             45 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                             |               13 |             45 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                       |                9 |             46 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0                             |               19 |             48 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |               14 |             57 |
|  multiphase_clock/inst/clk_out5                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               36 |             57 |
|  multiphase_clock/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               48 |             57 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                     | TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                 |               14 |             62 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |               30 |             63 |
|  multiphase_clock/inst/clk_out7                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               40 |             76 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/SR[0]                                                                                                                                                                   |               18 |             83 |
|  multiphase_clock/inst/clk_out1                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                           | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/SR[0]                                                                                                                                                                   |               16 |             83 |
|  multiphase_clock/inst/clk_out3                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               55 |             95 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                          |               35 |             98 |
|  multiphase_clock/inst/clk_out6                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               48 |            133 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | PPS_recovery/RESET_IN                                                                                                                                                                                                                                       |               43 |            151 |
|  multiphase_clock/inst/clk_out4                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |               66 |            152 |
|  multiphase_clock/inst/clk_out1                                                        | PPS_recovery/PPS                                                                                                                                                                                                                                                                     | RunControl/RESET                                                                                                                                                                                                                                            |              193 |            507 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |              335 |           1048 |
|  multiphase_clock/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                      | RunControl/RESET                                                                                                                                                                                                                                            |              415 |           1266 |
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


