# Verilog
This is my verilog practice which i do while i learning verilog...
