--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91979 paths analyzed, 3670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.836ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (1.642 - 1.540)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y96.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A6      net (fanout=11)       2.745   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X73Y59.CE      net (fanout=8)        1.435   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X73Y59.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_7
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.723ns logic, 4.180ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (1.642 - 1.540)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y96.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A6      net (fanout=11)       2.745   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X73Y59.CE      net (fanout=8)        1.435   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X73Y59.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_6
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.723ns logic, 4.180ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (1.642 - 1.540)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y96.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A6      net (fanout=11)       2.745   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X73Y59.CE      net (fanout=8)        1.435   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X73Y59.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_5
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.723ns logic, 4.180ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (1.642 - 1.540)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y96.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A6      net (fanout=11)       2.745   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X73Y59.CE      net (fanout=8)        1.435   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X73Y59.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_4
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.723ns logic, 4.180ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (1.653 - 1.645)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_0 to ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y84.DQ      Tcko                  0.337   ftop/sys0_rst_OUT_RST
                                                       ftop/sys0_rst/reset_hold_0
    SLICE_X86Y89.A4      net (fanout=20)       0.689   ftop/sys0_rst_OUT_RST
    SLICE_X86Y89.A       Tilo                  0.068   ftop/ctop/inf/itc1/now/sDataSyncIn<55>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X74Y52.SR      net (fanout=96)       3.195   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X74Y52.CLK     Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (0.918ns logic, 3.884ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (1.653 - 1.645)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_0 to ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y84.DQ      Tcko                  0.337   ftop/sys0_rst_OUT_RST
                                                       ftop/sys0_rst/reset_hold_0
    SLICE_X86Y89.A4      net (fanout=20)       0.689   ftop/sys0_rst_OUT_RST
    SLICE_X86Y89.A       Tilo                  0.068   ftop/ctop/inf/itc1/now/sDataSyncIn<55>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X74Y52.SR      net (fanout=96)       3.195   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X74Y52.CLK     Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (0.918ns logic, 3.884ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsEdgeCount_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (1.653 - 1.645)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_0 to ftop/ctop/inf/cp/timeServ_ppsEdgeCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y84.DQ      Tcko                  0.337   ftop/sys0_rst_OUT_RST
                                                       ftop/sys0_rst/reset_hold_0
    SLICE_X86Y89.A4      net (fanout=20)       0.689   ftop/sys0_rst_OUT_RST
    SLICE_X86Y89.A       Tilo                  0.068   ftop/ctop/inf/itc1/now/sDataSyncIn<55>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X74Y52.SR      net (fanout=96)       3.195   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X74Y52.CLK     Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_7
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (0.918ns logic, 3.884ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (1.653 - 1.645)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_0 to ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y84.DQ      Tcko                  0.337   ftop/sys0_rst_OUT_RST
                                                       ftop/sys0_rst/reset_hold_0
    SLICE_X86Y89.A4      net (fanout=20)       0.689   ftop/sys0_rst_OUT_RST
    SLICE_X86Y89.A       Tilo                  0.068   ftop/ctop/inf/itc1/now/sDataSyncIn<55>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X74Y52.SR      net (fanout=96)       3.195   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X74Y52.CLK     Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (0.918ns logic, 3.884ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.195ns (1.534 - 1.729)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_1 to ftop/ctop/inf/cp/timeServ_fracInc_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    SLICE_X62Y73.A4      net (fanout=3)        1.190   ftop/ctop/inf/cp/timeServ_refFromRise<1>
    SLICE_X62Y73.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D4      net (fanout=4)        0.944   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X68Y89.CE      net (fanout=13)       1.131   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X68Y89.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_49
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (1.313ns logic, 3.265ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.195ns (1.534 - 1.729)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_1 to ftop/ctop/inf/cp/timeServ_fracInc_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    SLICE_X62Y73.A4      net (fanout=3)        1.190   ftop/ctop/inf/cp/timeServ_refFromRise<1>
    SLICE_X62Y73.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D4      net (fanout=4)        0.944   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X68Y89.CE      net (fanout=13)       1.131   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X68Y89.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_48
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (1.313ns logic, 3.265ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (1.535 - 1.729)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_1 to ftop/ctop/inf/cp/timeServ_fracInc_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    SLICE_X62Y73.A4      net (fanout=3)        1.190   ftop/ctop/inf/cp/timeServ_refFromRise<1>
    SLICE_X62Y73.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D4      net (fanout=4)        0.944   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X68Y88.CE      net (fanout=13)       1.012   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X68Y88.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_47
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.313ns logic, 3.146ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (1.535 - 1.729)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_1 to ftop/ctop/inf/cp/timeServ_fracInc_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    SLICE_X62Y73.A4      net (fanout=3)        1.190   ftop/ctop/inf/cp/timeServ_refFromRise<1>
    SLICE_X62Y73.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D4      net (fanout=4)        0.944   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X68Y88.CE      net (fanout=13)       1.012   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X68Y88.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_46
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.313ns logic, 3.146ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (1.535 - 1.729)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_1 to ftop/ctop/inf/cp/timeServ_fracInc_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    SLICE_X62Y73.A4      net (fanout=3)        1.190   ftop/ctop/inf/cp/timeServ_refFromRise<1>
    SLICE_X62Y73.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D4      net (fanout=4)        0.944   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X68Y88.CE      net (fanout=13)       1.012   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X68Y88.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_45
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.313ns logic, 3.146ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (1.535 - 1.729)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_1 to ftop/ctop/inf/cp/timeServ_fracInc_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    SLICE_X62Y73.A4      net (fanout=3)        1.190   ftop/ctop/inf/cp/timeServ_refFromRise<1>
    SLICE_X62Y73.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D4      net (fanout=4)        0.944   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X69Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X68Y88.CE      net (fanout=13)       1.012   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X68Y88.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_44
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.313ns logic, 3.146ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.400ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (1.538 - 1.729)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_1 to ftop/ctop/inf/cp/timeServ_delSecond_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    SLICE_X62Y73.A4      net (fanout=3)        1.190   ftop/ctop/inf/cp/timeServ_refFromRise<1>
    SLICE_X62Y73.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X64Y75.D5      net (fanout=4)        0.614   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X64Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X71Y81.CE      net (fanout=32)       1.249   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X71Y81.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<43>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_41
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (1.347ns logic, 3.053ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.400ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (1.538 - 1.729)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_1 to ftop/ctop/inf/cp/timeServ_delSecond_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    SLICE_X62Y73.A4      net (fanout=3)        1.190   ftop/ctop/inf/cp/timeServ_refFromRise<1>
    SLICE_X62Y73.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X64Y75.D5      net (fanout=4)        0.614   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X64Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X71Y81.CE      net (fanout=32)       1.249   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X71Y81.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<43>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_40
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (1.347ns logic, 3.053ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.400ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (1.538 - 1.729)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_1 to ftop/ctop/inf/cp/timeServ_delSecond_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    SLICE_X62Y73.A4      net (fanout=3)        1.190   ftop/ctop/inf/cp/timeServ_refFromRise<1>
    SLICE_X62Y73.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X64Y75.D5      net (fanout=4)        0.614   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X64Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X71Y81.CE      net (fanout=32)       1.249   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X71Y81.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<43>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_42
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (1.347ns logic, 3.053ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.400ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (1.538 - 1.729)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_1 to ftop/ctop/inf/cp/timeServ_delSecond_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    SLICE_X62Y73.A4      net (fanout=3)        1.190   ftop/ctop/inf/cp/timeServ_refFromRise<1>
    SLICE_X62Y73.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X62Y74.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X64Y75.D5      net (fanout=4)        0.614   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X64Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X71Y81.CE      net (fanout=32)       1.249   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X71Y81.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<43>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_43
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (1.347ns logic, 3.053ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (1.647 - 1.540)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y96.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A6      net (fanout=11)       2.745   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X78Y61.CE      net (fanout=8)        1.196   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X78Y61.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_12
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.723ns logic, 3.941ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (1.647 - 1.540)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y96.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A6      net (fanout=11)       2.745   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X61Y67.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X78Y61.CE      net (fanout=8)        1.196   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X78Y61.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_13
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.723ns logic, 3.941ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_31 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.807 - 0.700)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_31 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y80.DQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<31>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_31
    SLICE_X85Y78.DX      net (fanout=6)        0.111   ftop/ctop/inf/cp/timeServ_fracSeconds<31>
    SLICE_X85Y78.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_15
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.039ns logic, 0.111ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_30 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.807 - 0.700)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_30 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y80.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<31>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_30
    SLICE_X85Y78.CX      net (fanout=6)        0.112   ftop/ctop/inf/cp/timeServ_fracSeconds<30>
    SLICE_X85Y78.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_14
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.039ns logic, 0.112ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_35 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.807 - 0.700)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_35 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y81.DQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<35>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_35
    SLICE_X85Y79.DX      net (fanout=6)        0.113   ftop/ctop/inf/cp/timeServ_fracSeconds<35>
    SLICE_X85Y79.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<19>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_19
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.039ns logic, 0.113ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_34 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.807 - 0.700)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_34 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y81.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<35>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_34
    SLICE_X85Y79.CX      net (fanout=6)        0.117   ftop/ctop/inf/cp/timeServ_fracSeconds<34>
    SLICE_X85Y79.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<19>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_18
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.039ns logic, 0.117ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_33 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.807 - 0.700)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_33 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y81.BQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<35>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_33
    SLICE_X85Y79.BX      net (fanout=6)        0.118   ftop/ctop/inf/cp/timeServ_fracSeconds<33>
    SLICE_X85Y79.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<19>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_17
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.039ns logic, 0.118ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_2 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.531 - 0.495)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_2 to ftop/ctop/inf/itc1/now/sDataSyncIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.CQ      Tcko                  0.098   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_2
    SLICE_X64Y76.CX      net (fanout=2)        0.105   ftop/ctop/cpNow<2>
    SLICE_X64Y76.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/itc1/now/sDataSyncIn<3>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_2
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_0 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.531 - 0.495)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_0 to ftop/ctop/inf/itc1/now/sDataSyncIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.AQ      Tcko                  0.098   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_0
    SLICE_X64Y76.AX      net (fanout=2)        0.105   ftop/ctop/cpNow<0>
    SLICE_X64Y76.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/itc1/now/sDataSyncIn<3>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.522 - 0.487)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_27 to ftop/ctop/inf/cp/timeServ_refFreeSamp_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y64.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_27
    SLICE_X64Y65.DX      net (fanout=3)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<27>
    SLICE_X64Y65.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_27
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.009ns logic, 0.110ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_28 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.807 - 0.700)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_28 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y80.AQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<31>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_28
    SLICE_X85Y78.AX      net (fanout=6)        0.153   ftop/ctop/inf/cp/timeServ_fracSeconds<28>
    SLICE_X85Y78.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_12
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.039ns logic, 0.153ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_25 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.522 - 0.487)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_25 to ftop/ctop/inf/cp/timeServ_refFreeSamp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y64.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_25
    SLICE_X64Y65.BX      net (fanout=4)        0.111   ftop/ctop/inf/cp/timeServ_refFreeCount<25>
    SLICE_X64Y65.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_25
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.009ns logic, 0.111ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_25 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.508 - 0.471)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_25 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y90.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_25
    SLICE_X99Y89.BX      net (fanout=3)        0.108   ftop/ctop/inf/cp/timeServ_refSecCount<25>
    SLICE_X99Y89.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<59>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_57
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.022ns logic, 0.108ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.515 - 0.481)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_10 to ftop/ctop/inf/cp/timeServ_refFreeSamp_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_10
    SLICE_X64Y60.B5      net (fanout=4)        0.128   ftop/ctop/inf/cp/timeServ_refFreeCount<10>
    SLICE_X64Y60.CLK     Tah         (-Th)     0.099   ftop/ctop/inf/cp/timeServ_refFreeSpan<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount<10>_rt
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_10
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.001ns logic, 0.128ns route)
                                                       (-0.8% logic, 100.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_6 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.515 - 0.481)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_6 to ftop/ctop/inf/cp/timeServ_refFreeSamp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y59.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_6
    SLICE_X64Y59.B5      net (fanout=4)        0.128   ftop/ctop/inf/cp/timeServ_refFreeCount<6>
    SLICE_X64Y59.CLK     Tah         (-Th)     0.099   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount<6>_rt
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_6
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.001ns logic, 0.128ns route)
                                                       (-0.8% logic, 100.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.517 - 0.483)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y58.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_2
    SLICE_X64Y58.B5      net (fanout=4)        0.128   ftop/ctop/inf/cp/timeServ_refFreeCount<2>
    SLICE_X64Y58.CLK     Tah         (-Th)     0.099   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount<2>_rt
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.001ns logic, 0.128ns route)
                                                       (-0.8% logic, 100.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_24 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.508 - 0.471)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_24 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y90.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_24
    SLICE_X99Y89.AX      net (fanout=3)        0.109   ftop/ctop/inf/cp/timeServ_refSecCount<24>
    SLICE_X99Y89.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<59>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.508 - 0.471)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_27 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y90.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_27
    SLICE_X99Y89.DX      net (fanout=3)        0.109   ftop/ctop/inf/cp/timeServ_refSecCount<27>
    SLICE_X99Y89.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<59>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_59
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_4 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.515 - 0.481)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_4 to ftop/ctop/inf/cp/timeServ_refFreeSamp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y59.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_4
    SLICE_X64Y59.D5      net (fanout=4)        0.130   ftop/ctop/inf/cp/timeServ_refFreeCount<4>
    SLICE_X64Y59.CLK     Tah         (-Th)     0.100   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount<4>_rt
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_4
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-0.002ns logic, 0.130ns route)
                                                       (-1.6% logic, 101.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_8 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.515 - 0.481)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_8 to ftop/ctop/inf/cp/timeServ_refFreeSamp_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_8
    SLICE_X64Y60.D5      net (fanout=4)        0.130   ftop/ctop/inf/cp/timeServ_refFreeCount<8>
    SLICE_X64Y60.CLK     Tah         (-Th)     0.100   ftop/ctop/inf/cp/timeServ_refFreeSpan<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount<8>_rt
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_8
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-0.002ns logic, 0.130ns route)
                                                       (-1.6% logic, 101.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.473 - 0.431)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1 to ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y81.BQ     Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1
    SLICE_X119Y81.BX     net (fanout=1)        0.101   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
    SLICE_X119Y81.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.039ns logic, 0.101ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.517 - 0.483)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_xo2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y58.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X64Y58.D5      net (fanout=5)        0.135   ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X64Y58.CLK     Tah         (-Th)     0.100   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/timeServ_xo2_rt
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (-0.002ns logic, 0.135ns route)
                                                       (-1.5% logic, 101.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk_O_BUFG/I0
  Logical resource: ftop/sys0_clk_O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk_O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Location pin: SLICE_X39Y104.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg1/SR
  Location pin: SLICE_X41Y104.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Location pin: SLICE_X41Y104.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo_dD_OUT/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/dD_OUT_0/SR
  Location pin: SLICE_X54Y86.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/itc1/now/sync/sSyncReg1/SR
  Location pin: SLICE_X58Y101.SR
  Clock network: ftop/ctop/inf/itc1/now/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/itc1/now/sync/sSyncReg2/SR
  Location pin: SLICE_X58Y101.SR
  Clock network: ftop/ctop/inf/itc1/now/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg/SR
  Location pin: SLICE_X60Y67.SR
  Clock network: ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/itc1/now/sync/sToggleReg/SR
  Location pin: SLICE_X60Y101.SR
  Clock network: ftop/ctop/inf/itc1/now/sync/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14588520 paths analyzed, 136839 endpoints analyzed, 348 failing endpoints
 348 timing errors detected. (348 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.055ns.
--------------------------------------------------------------------------------
Slack (setup path):     -2.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_13_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.907ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (1.013 - 1.092)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_13_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.CQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_13_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_13_reqF_cntr_r
    SLICE_X103Y46.B5     net (fanout=74)       1.231   ftop/ctop/inf/cp/wci_13_reqF_cntr_r
    SLICE_X103Y46.B      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_12_busy_916_925_AND_0_OR_wci_12_wReset_ETC___d2930_REPLICA_477
                                                       ftop/ctop/inf/cp/NOT_wci_13_busy_056_931_AND_0_OR_wci_13_wReset_ETC___d2936_REPLICA_441
    SLICE_X86Y45.A3      net (fanout=5)        1.188   ftop/ctop/inf/cp/NOT_wci_13_busy_056_931_AND_0_OR_wci_13_wReset_ETC___d2936_REPLICA_441
    SLICE_X86Y45.BMUX    Topab                 0.395   ftop/ctop/inf/cp/wci_2_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_4
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476_2_f8
    SLICE_X90Y46.D6      net (fanout=4)        0.382   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476
    SLICE_X90Y46.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_T_T1
    SLICE_X95Y49.C4      net (fanout=35)       0.891   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_T_T
    SLICE_X95Y49.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_9_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X91Y52.C2      net (fanout=1)        0.980   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X91Y52.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20_SW0
    SLICE_X91Y51.B5      net (fanout=1)        0.297   ftop/ctop/inf/cp/N480
    SLICE_X91Y51.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<27>_REPLICA_225
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B4     net (fanout=2)        1.604   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (1.570ns logic, 8.337ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_13_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_48 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.785ns (Levels of Logic = 8)
  Clock Path Skew:      -0.080ns (1.012 - 1.092)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_13_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.CQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_13_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_13_reqF_cntr_r
    SLICE_X103Y46.B5     net (fanout=74)       1.231   ftop/ctop/inf/cp/wci_13_reqF_cntr_r
    SLICE_X103Y46.B      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_12_busy_916_925_AND_0_OR_wci_12_wReset_ETC___d2930_REPLICA_477
                                                       ftop/ctop/inf/cp/NOT_wci_13_busy_056_931_AND_0_OR_wci_13_wReset_ETC___d2936_REPLICA_441
    SLICE_X86Y45.A3      net (fanout=5)        1.188   ftop/ctop/inf/cp/NOT_wci_13_busy_056_931_AND_0_OR_wci_13_wReset_ETC___d2936_REPLICA_441
    SLICE_X86Y45.BMUX    Topab                 0.395   ftop/ctop/inf/cp/wci_2_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_4
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476_2_f8
    SLICE_X90Y46.D6      net (fanout=4)        0.382   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476
    SLICE_X90Y46.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_T_T1
    SLICE_X95Y49.C4      net (fanout=35)       0.891   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_T_T
    SLICE_X95Y49.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_9_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X91Y52.C2      net (fanout=1)        0.980   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X91Y52.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20_SW0
    SLICE_X91Y51.B5      net (fanout=1)        0.297   ftop/ctop/inf/cp/N480
    SLICE_X91Y51.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<27>_REPLICA_225
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B4     net (fanout=2)        1.604   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X95Y57.CE      net (fanout=3)        0.385   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X95Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
    -------------------------------------------------  ---------------------------
    Total                                      9.785ns (1.570ns logic, 8.215ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_13_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<23>_REPLICA_161 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.773ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (1.014 - 1.092)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_13_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.CQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_13_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_13_reqF_cntr_r
    SLICE_X103Y46.B5     net (fanout=74)       1.231   ftop/ctop/inf/cp/wci_13_reqF_cntr_r
    SLICE_X103Y46.B      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_12_busy_916_925_AND_0_OR_wci_12_wReset_ETC___d2930_REPLICA_477
                                                       ftop/ctop/inf/cp/NOT_wci_13_busy_056_931_AND_0_OR_wci_13_wReset_ETC___d2936_REPLICA_441
    SLICE_X86Y45.A3      net (fanout=5)        1.188   ftop/ctop/inf/cp/NOT_wci_13_busy_056_931_AND_0_OR_wci_13_wReset_ETC___d2936_REPLICA_441
    SLICE_X86Y45.BMUX    Topab                 0.395   ftop/ctop/inf/cp/wci_2_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_4
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476_2_f8
    SLICE_X90Y46.D6      net (fanout=4)        0.382   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476
    SLICE_X90Y46.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_T_T1
    SLICE_X95Y49.C4      net (fanout=35)       0.891   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_T_T
    SLICE_X95Y49.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_9_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X91Y52.C2      net (fanout=1)        0.980   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X91Y52.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20_SW0
    SLICE_X91Y51.B5      net (fanout=1)        0.297   ftop/ctop/inf/cp/N480
    SLICE_X91Y51.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<27>_REPLICA_225
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B4     net (fanout=2)        1.604   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X94Y56.CE      net (fanout=3)        0.373   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X94Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
                                                       ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
    -------------------------------------------------  ---------------------------
    Total                                      9.773ns (1.570ns logic, 8.203ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.775ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X93Y49.D4      net (fanout=17)       0.401   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.AX      net (fanout=49)       0.466   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Taxb                  0.304   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.775ns (1.503ns logic, 8.272ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.774ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X93Y49.D4      net (fanout=17)       0.401   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.CX      net (fanout=49)       0.459   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Tcxb                  0.310   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.774ns (1.509ns logic, 8.265ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_25 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.774ns (Levels of Logic = 8)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_25 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_25
    SLICE_X85Y46.A2      net (fanout=56)       1.142   ftop/ctop/inf/cp/cpReq<25>
    SLICE_X85Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573921
    SLICE_X89Y46.C1      net (fanout=118)      0.691   ftop/ctop/inf/cp/_theResult_____1__h75739<1>
    SLICE_X89Y46.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_51
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.774ns (1.543ns logic, 8.231ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_13_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.713ns (Levels of Logic = 8)
  Clock Path Skew:      -0.056ns (1.036 - 1.092)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_13_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.CQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_13_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_13_reqF_cntr_r
    SLICE_X103Y46.B5     net (fanout=74)       1.231   ftop/ctop/inf/cp/wci_13_reqF_cntr_r
    SLICE_X103Y46.B      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_12_busy_916_925_AND_0_OR_wci_12_wReset_ETC___d2930_REPLICA_477
                                                       ftop/ctop/inf/cp/NOT_wci_13_busy_056_931_AND_0_OR_wci_13_wReset_ETC___d2936_REPLICA_441
    SLICE_X86Y45.A3      net (fanout=5)        1.188   ftop/ctop/inf/cp/NOT_wci_13_busy_056_931_AND_0_OR_wci_13_wReset_ETC___d2936_REPLICA_441
    SLICE_X86Y45.BMUX    Topab                 0.395   ftop/ctop/inf/cp/wci_2_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_4
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476_2_f8
    SLICE_X90Y46.D6      net (fanout=4)        0.382   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476
    SLICE_X90Y46.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_T_T1
    SLICE_X95Y49.C4      net (fanout=35)       0.891   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_T_T
    SLICE_X95Y49.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_9_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X91Y52.C2      net (fanout=1)        0.980   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X91Y52.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20_SW0
    SLICE_X91Y51.B5      net (fanout=1)        0.297   ftop/ctop/inf/cp/N480
    SLICE_X91Y51.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<27>_REPLICA_225
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B4     net (fanout=2)        1.604   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X102Y46.D6     net (fanout=12)       0.751   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X102Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<1>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_237
    SLICE_X89Y46.CE      net (fanout=1)        0.819   ftop/ctop/inf/cp/cpReq_EN_REPLICA_237
    SLICE_X89Y46.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
    -------------------------------------------------  ---------------------------
    Total                                      9.713ns (1.570ns logic, 8.143ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.728ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X93Y49.D5      net (fanout=41)       0.354   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.AX      net (fanout=49)       0.466   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Taxb                  0.304   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.728ns (1.503ns logic, 8.225ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.727ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X93Y49.D5      net (fanout=41)       0.354   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.CX      net (fanout=49)       0.459   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Tcxb                  0.310   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.727ns (1.509ns logic, 8.218ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_48 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.653ns (Levels of Logic = 9)
  Clock Path Skew:      -0.074ns (1.012 - 1.086)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X93Y49.D4      net (fanout=17)       0.401   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.AX      net (fanout=49)       0.466   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Taxb                  0.304   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X95Y57.CE      net (fanout=3)        0.385   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X95Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
    -------------------------------------------------  ---------------------------
    Total                                      9.653ns (1.503ns logic, 8.150ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_48 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.652ns (Levels of Logic = 9)
  Clock Path Skew:      -0.074ns (1.012 - 1.086)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X93Y49.D4      net (fanout=17)       0.401   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.CX      net (fanout=49)       0.459   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Tcxb                  0.310   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X95Y57.CE      net (fanout=3)        0.385   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X95Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
    -------------------------------------------------  ---------------------------
    Total                                      9.652ns (1.509ns logic, 8.143ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_25 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_48 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.652ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (1.012 - 1.086)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_25 to ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_25
    SLICE_X85Y46.A2      net (fanout=56)       1.142   ftop/ctop/inf/cp/cpReq<25>
    SLICE_X85Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573921
    SLICE_X89Y46.C1      net (fanout=118)      0.691   ftop/ctop/inf/cp/_theResult_____1__h75739<1>
    SLICE_X89Y46.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_51
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X95Y57.CE      net (fanout=3)        0.385   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X95Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_48
    -------------------------------------------------  ---------------------------
    Total                                      9.652ns (1.543ns logic, 8.109ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<23>_REPLICA_161 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.641ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (1.014 - 1.086)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X93Y49.D4      net (fanout=17)       0.401   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.AX      net (fanout=49)       0.466   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Taxb                  0.304   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X94Y56.CE      net (fanout=3)        0.373   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X94Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
                                                       ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
    -------------------------------------------------  ---------------------------
    Total                                      9.641ns (1.503ns logic, 8.138ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<23>_REPLICA_161 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.640ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (1.014 - 1.086)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X93Y49.D4      net (fanout=17)       0.401   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.CX      net (fanout=49)       0.459   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Tcxb                  0.310   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X94Y56.CE      net (fanout=3)        0.373   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X94Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
                                                       ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
    -------------------------------------------------  ---------------------------
    Total                                      9.640ns (1.509ns logic, 8.131ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_25 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<23>_REPLICA_161 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.640ns (Levels of Logic = 8)
  Clock Path Skew:      -0.072ns (1.014 - 1.086)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_25 to ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_25
    SLICE_X85Y46.A2      net (fanout=56)       1.142   ftop/ctop/inf/cp/cpReq<25>
    SLICE_X85Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573921
    SLICE_X89Y46.C1      net (fanout=118)      0.691   ftop/ctop/inf/cp/_theResult_____1__h75739<1>
    SLICE_X89Y46.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_51
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X86Y55.C6      net (fanout=92)       0.776   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X86Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T1
    SLICE_X90Y56.C2      net (fanout=25)       0.734   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_T
    SLICE_X90Y56.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqPend_EN
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A1      net (fanout=1)        0.819   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X91Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<23>_REPLICA_144
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B6     net (fanout=2)        1.447   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X94Y56.CE      net (fanout=3)        0.373   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X94Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
                                                       ftop/ctop/inf/cp/cpReq<23>_REPLICA_161
    -------------------------------------------------  ---------------------------
    Total                                      9.640ns (1.543ns logic, 8.097ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.666ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X93Y49.D4      net (fanout=17)       0.401   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.AX      net (fanout=49)       0.466   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Taxb                  0.304   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X95Y43.C6      net (fanout=92)       0.631   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X95Y43.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_9_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_F_F_T1
    SLICE_X97Y53.C3      net (fanout=21)       0.900   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_F_F_T
    SLICE_X97Y53.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_72
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X91Y51.B6      net (fanout=1)        0.532   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X91Y51.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<27>_REPLICA_225
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B4     net (fanout=2)        1.604   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.666ns (1.503ns logic, 8.163ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_25 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.665ns (Levels of Logic = 8)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_25 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_25
    SLICE_X85Y46.A2      net (fanout=56)       1.142   ftop/ctop/inf/cp/cpReq<25>
    SLICE_X85Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573921
    SLICE_X89Y46.C1      net (fanout=118)      0.691   ftop/ctop/inf/cp/_theResult_____1__h75739<1>
    SLICE_X89Y46.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_51
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X95Y43.C6      net (fanout=92)       0.631   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X95Y43.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_9_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_F_F_T1
    SLICE_X97Y53.C3      net (fanout=21)       0.900   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_F_F_T
    SLICE_X97Y53.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_72
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X91Y51.B6      net (fanout=1)        0.532   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X91Y51.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<27>_REPLICA_225
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B4     net (fanout=2)        1.604   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.665ns (1.543ns logic, 8.122ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.665ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X93Y49.D4      net (fanout=17)       0.401   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.CX      net (fanout=49)       0.459   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Tcxb                  0.310   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X95Y43.C6      net (fanout=92)       0.631   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X95Y43.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_9_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_F_F_T1
    SLICE_X97Y53.C3      net (fanout=21)       0.900   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E9_F_F_T
    SLICE_X97Y53.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_72
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X91Y51.B6      net (fanout=1)        0.532   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X91Y51.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<27>_REPLICA_225
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B4     net (fanout=2)        1.604   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.665ns (1.509ns logic, 8.156ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X93Y49.D4      net (fanout=17)       0.401   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.AX      net (fanout=49)       0.466   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Taxb                  0.304   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X101Y54.A6     net (fanout=92)       0.649   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X101Y54.A      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_T1
    SLICE_X97Y53.C2      net (fanout=21)       0.870   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_T
    SLICE_X97Y53.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_72
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X91Y51.B6      net (fanout=1)        0.532   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X91Y51.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<27>_REPLICA_225
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B4     net (fanout=2)        1.604   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (1.503ns logic, 8.151ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_93 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.653ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X93Y49.D4      net (fanout=17)       0.401   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X93Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X87Y47.D1      net (fanout=70)       1.007   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X87Y47.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X89Y46.CX      net (fanout=49)       0.459   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X89Y46.BMUX    Tcxb                  0.310   ftop/ctop/inf/cp/cpReq<22>_REPLICA_41
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X94Y52.D6      net (fanout=11)       0.858   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X94Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X101Y54.A6     net (fanout=92)       0.649   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X101Y54.A      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_T1
    SLICE_X97Y53.C2      net (fanout=21)       0.870   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_T
    SLICE_X97Y53.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_72
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X91Y51.B6      net (fanout=1)        0.532   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X91Y51.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<27>_REPLICA_225
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B4     net (fanout=2)        1.604   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X112Y42.B      Tilo                  0.068   ftop/ctop/inf/cp_RDY_server_response_get
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C6      net (fanout=12)       1.257   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X97Y55.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CE      net (fanout=3)        0.507   ftop/ctop/inf/cp/cpReq_EN_REPLICA_242
    SLICE_X93Y57.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_93
    -------------------------------------------------  ---------------------------
    Total                                      9.653ns (1.509ns logic, 8.144ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_36 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_36_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.165 - 1.086)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_36 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_36_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y97.AQ     Tcko                  0.098   ftop/pciw_p2iS<39>
                                                       ftop/pciw_p2iS_36
    SLICE_X158Y93.AX     net (fanout=1)        0.208   ftop/pciw_p2iS<36>
    SLICE_X158Y93.CLK    Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<39>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_36_0
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.062ns logic, 0.208ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_57 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_57_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.165 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_57 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_57_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y106.BQ    Tcko                  0.098   ftop/pciw_p2iS<59>
                                                       ftop/pciw_p2iS_57
    SLICE_X158Y106.BX    net (fanout=1)        0.196   ftop/pciw_p2iS<57>
    SLICE_X158Y106.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<59>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_57_0
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.071ns logic, 0.196ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_58 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_58_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.165 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_58 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_58_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y106.CQ    Tcko                  0.098   ftop/pciw_p2iS<59>
                                                       ftop/pciw_p2iS_58
    SLICE_X158Y106.CX    net (fanout=1)        0.200   ftop/pciw_p2iS<58>
    SLICE_X158Y106.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<59>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_58_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.068ns logic, 0.200ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_13 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.147 - 1.080)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_13 to ftop/pciw_pciDevice/dD_OUT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y137.BQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_13
    SLICE_X141Y141.BX    net (fanout=1)        0.238   ftop/pciw_pciDevice/sDataSyncIn<13>
    SLICE_X141Y141.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice_dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_13
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.022ns logic, 0.238ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_14 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.147 - 1.080)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_14 to ftop/pciw_pciDevice/dD_OUT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y137.CQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_14
    SLICE_X141Y141.CX    net (fanout=1)        0.240   ftop/pciw_pciDevice/sDataSyncIn<14>
    SLICE_X141Y141.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice_dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_14
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.022ns logic, 0.240ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_46 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_46_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.168 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_46 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_46_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y95.CQ     Tcko                  0.098   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_46
    SLICE_X158Y91.CX     net (fanout=1)        0.209   ftop/pciw_p2iS<46>
    SLICE_X158Y91.CLK    Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_46_0
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.068ns logic, 0.209ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_10 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.156 - 1.079)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_10 to ftop/pciw_pciDevice/dD_OUT_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.CQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<11>
                                                       ftop/pciw_pciDevice/sDataSyncIn_10
    SLICE_X145Y144.CX    net (fanout=1)        0.256   ftop/pciw_pciDevice/sDataSyncIn<10>
    SLICE_X145Y144.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice_dD_OUT<11>
                                                       ftop/pciw_pciDevice/dD_OUT_10
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.022ns logic, 0.256ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_15 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.147 - 1.080)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_15 to ftop/pciw_pciDevice/dD_OUT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y137.DQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_15
    SLICE_X141Y141.DX    net (fanout=1)        0.247   ftop/pciw_pciDevice/sDataSyncIn<15>
    SLICE_X141Y141.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice_dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.022ns logic, 0.247ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr61/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.790 - 0.683)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y198.AQ    Tcko                  0.115   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X100Y200.D2    net (fanout=10)       0.288   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X100Y200.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/wmi_wmi_reqF/_n0101<30>
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr61/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.164ns logic, 0.288ns route)
                                                       (-132.3% logic, 232.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr61/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.790 - 0.683)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr61/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y198.AQ    Tcko                  0.115   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X100Y200.D2    net (fanout=10)       0.288   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X100Y200.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/wmi_wmi_reqF/_n0101<30>
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr61/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.164ns logic, 0.288ns route)
                                                       (-132.3% logic, 232.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr62/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.790 - 0.683)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y198.AQ    Tcko                  0.115   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X100Y200.D2    net (fanout=10)       0.288   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X100Y200.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/wmi_wmi_reqF/_n0101<30>
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr62/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.164ns logic, 0.288ns route)
                                                       (-132.3% logic, 232.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr62/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.790 - 0.683)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y198.AQ    Tcko                  0.115   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X100Y200.D2    net (fanout=10)       0.288   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X100Y200.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/wmi_wmi_reqF/_n0101<30>
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr62/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.164ns logic, 0.288ns route)
                                                       (-132.3% logic, 232.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_24 (FF)
  Destination:          ftop/ctop/inf/cpTlp/inF/data1_reg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.778 - 0.671)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_24 to ftop/ctop/inf/cpTlp/inF/data1_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y80.AQ     Tcko                  0.115   ftop/ctop/inf/noc_sm0_c0_request_get<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_24
    SLICE_X158Y78.AX     net (fanout=2)        0.100   ftop/ctop/inf/noc_sm0_c0_request_get<24>
    SLICE_X158Y78.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/cpTlp/inF/data1_reg<27>
                                                       ftop/ctop/inf/cpTlp/inF/data1_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciLinkUp/sSyncReg (FF)
  Destination:          ftop/pciw_pciLinkUp/dSyncReg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (1.165 - 1.071)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciLinkUp/sSyncReg to ftop/pciw_pciLinkUp/dSyncReg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y106.AQ    Tcko                  0.098   ftop/pciw_pciLinkUp/sSyncReg
                                                       ftop/pciw_pciLinkUp/sSyncReg
    SLICE_X111Y105.CX    net (fanout=1)        0.283   ftop/pciw_pciLinkUp/sSyncReg
    SLICE_X111Y105.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciLinkUp/dSyncReg1
                                                       ftop/pciw_pciLinkUp/dSyncReg1
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.022ns logic, 0.283ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_12 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.147 - 1.080)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_12 to ftop/pciw_pciDevice/dD_OUT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y137.AQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_12
    SLICE_X141Y141.AX    net (fanout=1)        0.257   ftop/pciw_pciDevice/sDataSyncIn<12>
    SLICE_X141Y141.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice_dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_12
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.022ns logic, 0.257ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_6 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (1.153 - 1.083)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_6 to ftop/pciw_pciDevice/dD_OUT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y138.CQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<7>
                                                       ftop/pciw_pciDevice/sDataSyncIn_6
    SLICE_X144Y142.CX    net (fanout=1)        0.275   ftop/pciw_pciDevice/sDataSyncIn<6>
    SLICE_X144Y142.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pciDevice/dD_OUT_6
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.009ns logic, 0.275ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_111 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_111_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.157 - 1.088)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_111 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_111_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y95.DQ     Tcko                  0.098   ftop/pciw_p2iS<111>
                                                       ftop/pciw_p2iS_111
    SLICE_X146Y95.DX     net (fanout=1)        0.226   ftop/pciw_p2iS<111>
    SLICE_X146Y95.CLK    Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<111>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_111_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.060ns logic, 0.226ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_108 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_108_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.157 - 1.088)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_108 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_108_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y95.AQ     Tcko                  0.098   ftop/pciw_p2iS<111>
                                                       ftop/pciw_p2iS_108
    SLICE_X146Y95.AX     net (fanout=1)        0.224   ftop/pciw_p2iS<108>
    SLICE_X146Y95.CLK    Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<111>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_108_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.062ns logic, 0.224ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_116 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_116_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.154 - 1.085)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_116 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_116_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y97.AQ     Tcko                  0.098   ftop/pciw_p2iS<119>
                                                       ftop/pciw_p2iS_116
    SLICE_X146Y97.AX     net (fanout=1)        0.225   ftop/pciw_p2iS<116>
    SLICE_X146Y97.CLK    Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<119>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_116_0
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.062ns logic, 0.225ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_119 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_119_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.154 - 1.085)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_119 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_119_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y97.DQ     Tcko                  0.098   ftop/pciw_p2iS<119>
                                                       ftop/pciw_p2iS_119
    SLICE_X146Y97.DX     net (fanout=1)        0.229   ftop/pciw_p2iS<119>
    SLICE_X146Y97.CLK    Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<119>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_119_0
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.060ns logic, 0.229ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19297 paths analyzed, 6214 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2CHARISK1 Tpcicko_MGT2          0.472   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXCHARISK1    net (fanout=1)        3.224   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2CHARISK<1>
    GTXE1_X0Y13.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           4.020ns (0.796ns logic, 3.224ns route)
                                                            (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3POWERDOWN0 Tpcicko_MGT3          0.580   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                              ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXPOWERDOWN0    net (fanout=2)        3.119   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3POWERDOWN<0>
    GTXE1_X0Y12.TXUSRCLK2       Tgtxcck_TXPWRDN       0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                              ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    --------------------------------------------------------  ---------------------------
    Total                                             4.023ns (0.904ns logic, 3.119ns route)
                                                              (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA15 Tpcicko_MGT2          0.497   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA15    net (fanout=1)        3.191   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<15>
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         4.012ns (0.821ns logic, 3.191ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA10 Tpcicko_MGT2          0.557   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA10    net (fanout=1)        3.123   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<10>
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         4.004ns (0.881ns logic, 3.123ns route)
                                                          (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETXRCVRDET Tpcicko_MGT           0.472   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDETECTRX  net (fanout=4)        3.201   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETXRCVRDET
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_PCI           0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         3.997ns (0.796ns logic, 3.201ns route)
                                                          (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA3 Tpcicko_MGT2          0.541   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA3    net (fanout=1)        3.125   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<3>
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.990ns (0.865ns logic, 3.125ns route)
                                                         (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.989ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA4 Tpcicko_MGT2          0.539   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA4    net (fanout=1)        3.126   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<4>
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.989ns (0.863ns logic, 3.126ns route)
                                                         (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA1 Tpcicko_MGT3          0.511   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA1    net (fanout=1)        3.162   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<1>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.997ns (0.835ns logic, 3.162ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA10 Tpcicko_MGT3          0.494   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA10    net (fanout=1)        3.172   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<10>
    GTXE1_X0Y12.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         3.990ns (0.818ns logic, 3.172ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.977ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2ELECIDLE Tpcicko_MGT2          0.454   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXELECIDLE    net (fanout=1)        3.199   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2ELECIDLE
    GTXE1_X0Y13.TXUSRCLK2     Tgtxcck_ELECIDLE      0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           3.977ns (0.778ns logic, 3.199ns route)
                                                            (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.266ns (Levels of Logic = 1)
  Clock Path Skew:      -0.443ns (0.982 - 1.425)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    GTXE1_X0Y12.RXCHARISK0 Tgtxcko_RXCHARISK     0.541   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    SLICE_X149Y134.B6      net (fanout=2)        1.351   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/n0069<0>
    SLICE_X149Y134.B       Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/GT_RXCHARISK<0>_0
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/GT_RXCHARISK<0>1
    SLICE_X148Y123.SR      net (fanout=1)        0.851   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/GT_RXCHARISK<0>_0
    SLICE_X148Y123.CLK     Tsrck                 0.455   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    ---------------------------------------------------  ---------------------------
    Total                                        3.266ns (1.064ns logic, 2.202ns route)
                                                         (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA5 Tpcicko_MGT2          0.571   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA5    net (fanout=1)        3.069   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<5>
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.964ns (0.895ns logic, 3.069ns route)
                                                         (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA6 Tpcicko_MGT2          0.511   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA6    net (fanout=1)        3.121   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<6>
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.956ns (0.835ns logic, 3.121ns route)
                                                         (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA7 Tpcicko_MGT2          0.562   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA7    net (fanout=1)        3.050   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<7>
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.936ns (0.886ns logic, 3.050ns route)
                                                         (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2CHARISK0 Tpcicko_MGT2          0.476   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXCHARISK0    net (fanout=1)        3.131   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2CHARISK<0>
    GTXE1_X0Y13.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           3.931ns (0.800ns logic, 3.131ns route)
                                                            (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA15 Tpcicko_MGT3          0.519   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA15    net (fanout=1)        3.072   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<15>
    GTXE1_X0Y12.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         3.915ns (0.843ns logic, 3.072ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3CHARISK0 Tpcicko_MGT3          0.565   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXCHARISK0    net (fanout=1)        3.016   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3CHARISK<0>
    GTXE1_X0Y12.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           3.905ns (0.889ns logic, 3.016ns route)
                                                            (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_81 (FF)
  Destination:          ftop/pciw_fP2I/D_OUT_72 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.665ns (Levels of Logic = 2)
  Clock Path Skew:      -0.093ns (1.486 - 1.579)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_81 to ftop/pciw_fP2I/D_OUT_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y102.AQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_81
    SLICE_X154Y113.A5    net (fanout=215)      1.023   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
    SLICE_X154Y113.A     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/pciw_fP2I_DEQ1
    SLICE_X148Y124.C6    net (fanout=88)       1.108   ftop/pciw_fP2I_DEQ
    SLICE_X148Y124.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                       ftop/pciw_fP2I/_n0153_inv_REPLICA_232
    SLICE_X147Y131.CE    net (fanout=2)        0.743   ftop/pciw_fP2I/_n0153_inv_REPLICA_232
    SLICE_X147Y131.CLK   Tceck                 0.318   ftop/pciw_fP2I_D_OUT<73>
                                                       ftop/pciw_fP2I/D_OUT_72
    -------------------------------------------------  ---------------------------
    Total                                      3.665ns (0.791ns logic, 2.874ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_81 (FF)
  Destination:          ftop/pciw_fP2I/D_OUT_73 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.665ns (Levels of Logic = 2)
  Clock Path Skew:      -0.093ns (1.486 - 1.579)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_81 to ftop/pciw_fP2I/D_OUT_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y102.AQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_81
    SLICE_X154Y113.A5    net (fanout=215)      1.023   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
    SLICE_X154Y113.A     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/pciw_fP2I_DEQ1
    SLICE_X148Y124.C6    net (fanout=88)       1.108   ftop/pciw_fP2I_DEQ
    SLICE_X148Y124.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                       ftop/pciw_fP2I/_n0153_inv_REPLICA_232
    SLICE_X147Y131.CE    net (fanout=2)        0.743   ftop/pciw_fP2I/_n0153_inv_REPLICA_232
    SLICE_X147Y131.CLK   Tceck                 0.318   ftop/pciw_fP2I_D_OUT<73>
                                                       ftop/pciw_fP2I/D_OUT_73
    -------------------------------------------------  ---------------------------
    Total                                      3.665ns (0.791ns logic, 2.874ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (1.355 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPERX2POLARITY Tpcicko_MGT2          0.463   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.RXPOLARITY    net (fanout=1)        3.108   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2POLARITY
    GTXE1_X0Y13.RXUSRCLK2     Tgtxcck_POLARITY      0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           3.895ns (0.787ns logic, 3.108ns route)
                                                            (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.152 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y108.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X140Y105.B6    net (fanout=76)       0.247   ftop/pciw_i2pS<134>
    SLICE_X140Y105.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN221
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.021ns logic, 0.247ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_57 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.163 - 1.085)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_57 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y106.BQ    Tcko                  0.115   ftop/pciw_i2pS<59>
                                                       ftop/pciw_i2pS_57
    SLICE_X148Y106.B4    net (fanout=1)        0.231   ftop/pciw_i2pS<57>
    SLICE_X148Y106.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN531
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.038ns logic, 0.231ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.155 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y108.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X140Y107.D4    net (fanout=75)       0.251   ftop/pciw_i2pS<135>
    SLICE_X140Y107.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<47>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN421
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.021ns logic, 0.251ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_16 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.150 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_16 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y98.AQ     Tcko                  0.098   ftop/pciw_i2pS<19>
                                                       ftop/pciw_i2pS_16
    SLICE_X143Y102.A5    net (fanout=1)        0.225   ftop/pciw_i2pS<16>
    SLICE_X143Y102.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN82
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.043ns logic, 0.225ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.159 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y108.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X141Y111.A6    net (fanout=76)       0.234   ftop/pciw_i2pS<134>
    SLICE_X141Y111.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN771
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.043ns logic, 0.234ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_63 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.161 - 1.086)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_63 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y112.DQ    Tcko                  0.115   ftop/pciw_i2pS<63>
                                                       ftop/pciw_i2pS_63
    SLICE_X143Y112.D2    net (fanout=1)        0.209   ftop/pciw_i2pS<63>
    SLICE_X143Y112.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN601
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.058ns logic, 0.209ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_62 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.161 - 1.086)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_62 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y112.CQ    Tcko                  0.115   ftop/pciw_i2pS<63>
                                                       ftop/pciw_i2pS_62
    SLICE_X143Y112.C3    net (fanout=1)        0.209   ftop/pciw_i2pS<62>
    SLICE_X143Y112.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN591
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.059ns logic, 0.209ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_6 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.150 - 1.071)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_6 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y99.CQ     Tcko                  0.115   ftop/pciw_i2pS<7>
                                                       ftop/pciw_i2pS_6
    SLICE_X142Y102.C4    net (fanout=1)        0.235   ftop/pciw_i2pS<6>
    SLICE_X142Y102.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN671
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.039ns logic, 0.235ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_18 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.150 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_18 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y98.CQ     Tcko                  0.098   ftop/pciw_i2pS<19>
                                                       ftop/pciw_i2pS_18
    SLICE_X143Y102.C6    net (fanout=1)        0.230   ftop/pciw_i2pS<18>
    SLICE_X143Y102.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN101
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_18
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.042ns logic, 0.230ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.155 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y108.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X140Y107.A4    net (fanout=75)       0.255   ftop/pciw_i2pS<135>
    SLICE_X140Y107.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<47>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN391
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_44
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.022ns logic, 0.255ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_5 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.150 - 1.071)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_5 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y99.BQ     Tcko                  0.115   ftop/pciw_i2pS<7>
                                                       ftop/pciw_i2pS_5
    SLICE_X142Y102.B4    net (fanout=1)        0.238   ftop/pciw_i2pS<5>
    SLICE_X142Y102.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN561
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.038ns logic, 0.238ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/tail_0 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr11_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.720 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/tail_0 to ftop/pciw_fI2P/Mram_arr11_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y120.AQ    Tcko                  0.098   ftop/pciw_fI2P/tail<1>
                                                       ftop/pciw_fI2P/tail_0
    SLICE_X152Y119.D1    net (fanout=18)       0.242   ftop/pciw_fI2P/tail<0>
    SLICE_X152Y119.CLK   Tah         (-Th)     0.279   ftop/pciw_fI2P/_n0117<65>
                                                       ftop/pciw_fI2P/Mram_arr11_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.159 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y108.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X141Y111.B6    net (fanout=75)       0.243   ftop/pciw_i2pS<135>
    SLICE_X141Y111.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_13
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.041ns logic, 0.243ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/tail_0 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr11_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.720 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/tail_0 to ftop/pciw_fI2P/Mram_arr11_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y120.AQ    Tcko                  0.098   ftop/pciw_fI2P/tail<1>
                                                       ftop/pciw_fI2P/tail_0
    SLICE_X152Y119.D1    net (fanout=18)       0.242   ftop/pciw_fI2P/tail<0>
    SLICE_X152Y119.CLK   Tah         (-Th)     0.279   ftop/pciw_fI2P/_n0117<65>
                                                       ftop/pciw_fI2P/Mram_arr11_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/tail_0 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr11_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.720 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/tail_0 to ftop/pciw_fI2P/Mram_arr11_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y120.AQ    Tcko                  0.098   ftop/pciw_fI2P/tail<1>
                                                       ftop/pciw_fI2P/tail_0
    SLICE_X152Y119.D1    net (fanout=18)       0.242   ftop/pciw_fI2P/tail<0>
    SLICE_X152Y119.CLK   Tah         (-Th)     0.279   ftop/pciw_fI2P/_n0117<65>
                                                       ftop/pciw_fI2P/Mram_arr11_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/tail_0 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr11_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.720 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/tail_0 to ftop/pciw_fI2P/Mram_arr11_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y120.AQ    Tcko                  0.098   ftop/pciw_fI2P/tail<1>
                                                       ftop/pciw_fI2P/tail_0
    SLICE_X152Y119.D1    net (fanout=18)       0.242   ftop/pciw_fI2P/tail<0>
    SLICE_X152Y119.CLK   Tah         (-Th)     0.279   ftop/pciw_fI2P/_n0117<65>
                                                       ftop/pciw_fI2P/Mram_arr11_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/tail_0 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr11_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.720 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/tail_0 to ftop/pciw_fI2P/Mram_arr11_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y120.AQ    Tcko                  0.098   ftop/pciw_fI2P/tail<1>
                                                       ftop/pciw_fI2P/tail_0
    SLICE_X152Y119.D1    net (fanout=18)       0.242   ftop/pciw_fI2P/tail<0>
    SLICE_X152Y119.CLK   Tah         (-Th)     0.279   ftop/pciw_fI2P/_n0117<65>
                                                       ftop/pciw_fI2P/Mram_arr11_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/tail_0 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr11_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.720 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/tail_0 to ftop/pciw_fI2P/Mram_arr11_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y120.AQ    Tcko                  0.098   ftop/pciw_fI2P/tail<1>
                                                       ftop/pciw_fI2P/tail_0
    SLICE_X152Y119.D1    net (fanout=18)       0.242   ftop/pciw_fI2P/tail<0>
    SLICE_X152Y119.CLK   Tah         (-Th)     0.279   ftop/pciw_fI2P/_n0117<65>
                                                       ftop/pciw_fI2P/Mram_arr11_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/tail_0 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr11_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.720 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/tail_0 to ftop/pciw_fI2P/Mram_arr11_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y120.AQ    Tcko                  0.098   ftop/pciw_fI2P/tail<1>
                                                       ftop/pciw_fI2P/tail_0
    SLICE_X152Y119.D1    net (fanout=18)       0.242   ftop/pciw_fI2P/tail<0>
    SLICE_X152Y119.CLK   Tah         (-Th)     0.279   ftop/pciw_fI2P/_n0117<65>
                                                       ftop/pciw_fI2P/Mram_arr11_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_17 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.150 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_17 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y98.BQ     Tcko                  0.098   ftop/pciw_i2pS<19>
                                                       ftop/pciw_i2pS_17
    SLICE_X143Y102.B6    net (fanout=1)        0.234   ftop/pciw_i2pS<17>
    SLICE_X143Y102.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN91
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.041ns logic, 0.234ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2549 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.825ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.803ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.926 - 0.913)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y44.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X104Y12.D3     net (fanout=14)       1.973   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.B1     net (fanout=2)        1.148   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN2
    SLICE_X106Y14.CE     net (fanout=1)        0.380   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X106Y14.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (0.825ns logic, 4.978ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.920 - 0.913)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y44.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X104Y12.D3     net (fanout=14)       1.973   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (0.825ns logic, 4.730ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.920 - 0.913)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y44.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X104Y12.D3     net (fanout=14)       1.973   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (0.825ns logic, 4.730ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.920 - 0.913)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y44.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X104Y12.D3     net (fanout=14)       1.973   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (0.825ns logic, 4.730ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.920 - 0.913)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y44.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X104Y12.D3     net (fanout=14)       1.973   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (0.825ns logic, 4.730ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.035ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.707 - 0.723)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y32.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X104Y12.D6     net (fanout=4)        1.205   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.B1     net (fanout=2)        1.148   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN2
    SLICE_X106Y14.CE     net (fanout=1)        0.380   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X106Y14.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (0.825ns logic, 4.210ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.701 - 0.723)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y32.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X104Y12.D6     net (fanout=4)        1.205   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.825ns logic, 3.962ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.701 - 0.723)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y32.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X104Y12.D6     net (fanout=4)        1.205   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.825ns logic, 3.962ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.701 - 0.723)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y32.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X104Y12.D6     net (fanout=4)        1.205   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.825ns logic, 3.962ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.701 - 0.723)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y32.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X104Y12.D6     net (fanout=4)        1.205   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.825ns logic, 3.962ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.707 - 0.753)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y8.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y12.D1     net (fanout=19)       0.793   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.B1     net (fanout=2)        1.148   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN2
    SLICE_X106Y14.CE     net (fanout=1)        0.380   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X106Y14.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (0.869ns logic, 3.798ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.701 - 0.753)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y8.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y12.D1     net (fanout=19)       0.793   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (0.869ns logic, 3.550ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.701 - 0.753)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y8.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y12.D1     net (fanout=19)       0.793   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (0.869ns logic, 3.550ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.701 - 0.753)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y8.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y12.D1     net (fanout=19)       0.793   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (0.869ns logic, 3.550ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.701 - 0.753)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y8.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y12.D1     net (fanout=19)       0.793   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y12.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X98Y24.A3      net (fanout=11)       1.477   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X98Y24.A       Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C3     net (fanout=2)        1.023   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X107Y18.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X106Y18.CE     net (fanout=1)        0.257   ftop/gbe0/gmac/_n0454_inv
    SLICE_X106Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (0.869ns logic, 3.550ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 2)
  Clock Path Skew:      0.091ns (0.799 - 0.708)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y21.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    SLICE_X100Y5.B2      net (fanout=2)        1.287   ftop/gbe0/gmac/rxRS_rxPipe<3>
    SLICE_X100Y5.CMUX    Topbc                 0.565   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X113Y11.A5     net (fanout=1)        0.811   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X113Y11.A      Tilo                  0.068   ftop/gbe0/wci_wslv_reqF_r_deq_whas41
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X134Y11.BI     net (fanout=1)        1.001   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X134Y11.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (1.447ns logic, 3.099ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 2)
  Clock Path Skew:      0.091ns (0.799 - 0.708)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y18.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    SLICE_X100Y5.B1      net (fanout=2)        1.216   ftop/gbe0/gmac/rxRS_rxPipe<4>
    SLICE_X100Y5.CMUX    Topbc                 0.565   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X113Y11.A5     net (fanout=1)        0.811   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X113Y11.A      Tilo                  0.068   ftop/gbe0/wci_wslv_reqF_r_deq_whas41
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X134Y11.BI     net (fanout=1)        1.001   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X134Y11.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (1.447ns logic, 3.028ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 1)
  Clock Path Skew:      -0.208ns (0.832 - 1.040)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y8.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    SLICE_X108Y12.D3     net (fanout=7)        0.763   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_inv
                                                       ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_inv1_INV_0
    SLICE_X99Y44.SR      net (fanout=7)        2.483   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_inv
    SLICE_X99Y44.CLK     Tsrck                 0.513   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (0.918ns logic, 3.246ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.417ns (Levels of Logic = 4)
  Clock Path Skew:      0.050ns (0.799 - 0.749)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y2.BQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    SLICE_X100Y3.A2      net (fanout=17)       0.927   ftop/gbe0/gmac/rxRS_rxPipe<25>
    SLICE_X100Y3.COUT    Topcya                0.410   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<0>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X100Y4.CIN     net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X100Y4.COUT    Tbyp                  0.078   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X100Y5.CIN     net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X100Y5.CMUX    Tcinc                 0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X113Y11.A5     net (fanout=1)        0.811   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X113Y11.A      Tilo                  0.068   ftop/gbe0/wci_wslv_reqF_r_deq_whas41
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X134Y11.BI     net (fanout=1)        1.001   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X134Y11.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.417ns (1.678ns logic, 2.739ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.091ns (0.799 - 0.708)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y18.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X100Y5.C1      net (fanout=2)        1.342   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X100Y5.CMUX    Topcc                 0.389   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X113Y11.A5     net (fanout=1)        0.811   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X113Y11.A      Tilo                  0.068   ftop/gbe0/wci_wslv_reqF_r_deq_whas41
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X134Y11.BI     net (fanout=1)        1.001   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X134Y11.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (1.271ns logic, 3.154ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.407 - 0.373)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.AMUX   Tshcko                0.146   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X136Y11.D1     net (fanout=3)        0.224   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X136Y11.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.133ns logic, 0.224ns route)
                                                       (-146.2% logic, 246.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.407 - 0.373)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.AMUX   Tshcko                0.146   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X136Y11.D1     net (fanout=3)        0.224   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X136Y11.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.133ns logic, 0.224ns route)
                                                       (-146.2% logic, 246.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.407 - 0.373)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.AMUX   Tshcko                0.146   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X136Y11.D1     net (fanout=3)        0.224   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X136Y11.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.133ns logic, 0.224ns route)
                                                       (-146.2% logic, 246.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.407 - 0.373)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.AMUX   Tshcko                0.146   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X136Y11.D1     net (fanout=3)        0.224   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X136Y11.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.133ns logic, 0.224ns route)
                                                       (-146.2% logic, 246.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.407 - 0.373)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.AMUX   Tshcko                0.146   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X136Y11.D1     net (fanout=3)        0.224   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X136Y11.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.133ns logic, 0.224ns route)
                                                       (-146.2% logic, 246.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.407 - 0.373)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.AMUX   Tshcko                0.146   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X136Y11.D1     net (fanout=3)        0.224   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X136Y11.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.133ns logic, 0.224ns route)
                                                       (-146.2% logic, 246.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.407 - 0.373)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.AMUX   Tshcko                0.146   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X136Y11.D1     net (fanout=3)        0.224   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X136Y11.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.133ns logic, 0.224ns route)
                                                       (-146.2% logic, 246.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.407 - 0.373)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.AMUX   Tshcko                0.146   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X136Y11.D1     net (fanout=3)        0.224   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X136Y11.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.133ns logic, 0.224ns route)
                                                       (-146.2% logic, 246.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.DQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X140Y11.DX     net (fanout=4)        0.059   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X140Y11.CLK    Tckdi       (-Th)     0.113   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (0.002ns logic, 0.059ns route)
                                                       (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X140Y11.CX     net (fanout=6)        0.059   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X140Y11.CLK    Tckdi       (-Th)     0.113   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (0.002ns logic, 0.059ns route)
                                                       (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X140Y11.BX     net (fanout=7)        0.064   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X140Y11.CLK    Tckdi       (-Th)     0.113   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.066ns (0.002ns logic, 0.064ns route)
                                                       (3.0% logic, 97.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.AQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X140Y11.AX     net (fanout=6)        0.074   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X140Y11.CLK    Tckdi       (-Th)     0.113   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.002ns logic, 0.074ns route)
                                                       (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y3.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X100Y2.CX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X100Y2.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y3.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X100Y2.BX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X100Y2.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y3.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X100Y2.AX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X100Y2.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y4.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X100Y2.A5      net (fanout=2)        0.119   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X100Y2.CLK     Tah         (-Th)     0.101   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<20>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (-0.003ns logic, 0.119ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y4.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X100Y2.C5      net (fanout=2)        0.120   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X100Y2.CLK     Tah         (-Th)     0.101   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<22>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (-0.003ns logic, 0.120ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.336 - 0.303)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_11 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y1.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    SLICE_X100Y1.A6      net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
    SLICE_X100Y1.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y11.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X141Y11.A5     net (fanout=4)        0.066   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X141Y11.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y5.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X101Y3.DX      net (fanout=2)        0.100   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X101Y3.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X134Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X136Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X136Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X136Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7035 paths analyzed, 691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.598ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.452ns (Levels of Logic = 1)
  Clock Path Skew:      -0.111ns (1.610 - 1.721)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y33.AMUX   Tshcko                0.465   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X106Y37.A3     net (fanout=4)        0.613   ftop/gbe0/gmac/txRS_txRst_OUT_RST
    SLICE_X106Y37.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y71.SR      net (fanout=11)       2.613   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
    OLOGIC_X2Y71.CLK     Tosrck                0.693   gmii_txd_7_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_7
    -------------------------------------------------  ---------------------------
    Total                                      4.452ns (1.226ns logic, 3.226ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.967 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y18.CE     net (fanout=3)        0.558   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (0.893ns logic, 3.542ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.967 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y18.CE     net (fanout=3)        0.558   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (0.893ns logic, 3.542ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.967 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y18.CE     net (fanout=3)        0.558   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (0.893ns logic, 3.542ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.967 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y18.CE     net (fanout=3)        0.558   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (0.893ns logic, 3.542ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.111ns (1.610 - 1.721)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y33.AMUX   Tshcko                0.465   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X106Y37.A3     net (fanout=4)        0.613   ftop/gbe0/gmac/txRS_txRst_OUT_RST
    SLICE_X106Y37.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y70.SR      net (fanout=11)       2.495   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
    OLOGIC_X2Y70.CLK     Tosrck                0.693   gmii_txd_6_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_6
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (1.226ns logic, 3.108ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.965 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y19.CE     net (fanout=3)        0.446   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_6
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (0.893ns logic, 3.430ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.965 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y19.CE     net (fanout=3)        0.446   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_5
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (0.893ns logic, 3.430ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.965 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y19.CE     net (fanout=3)        0.446   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_7
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (0.893ns logic, 3.430ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.965 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y19.CE     net (fanout=3)        0.446   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (0.893ns logic, 3.430ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.967 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X112Y34.B3     net (fanout=27)       1.524   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X112Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X115Y20.A3     net (fanout=10)       1.058   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X115Y20.A      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv11
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X117Y20.A5     net (fanout=1)        0.345   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y18.CE     net (fanout=3)        0.558   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (0.825ns logic, 3.485ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.967 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X112Y34.B3     net (fanout=27)       1.524   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X112Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X115Y20.A3     net (fanout=10)       1.058   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X115Y20.A      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv11
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X117Y20.A5     net (fanout=1)        0.345   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y18.CE     net (fanout=3)        0.558   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (0.825ns logic, 3.485ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.967 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X112Y34.B3     net (fanout=27)       1.524   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X112Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X115Y20.A3     net (fanout=10)       1.058   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X115Y20.A      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv11
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X117Y20.A5     net (fanout=1)        0.345   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y18.CE     net (fanout=3)        0.558   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (0.825ns logic, 3.485ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.967 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X112Y34.B3     net (fanout=27)       1.524   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X112Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X115Y20.A3     net (fanout=10)       1.058   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X115Y20.A      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv11
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X117Y20.A5     net (fanout=1)        0.345   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y18.CE     net (fanout=3)        0.558   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y18.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (0.825ns logic, 3.485ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.947 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y26.B3     net (fanout=2)        0.335   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y26.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X122Y31.CE     net (fanout=13)       0.816   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X122Y31.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (0.893ns logic, 3.388ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.947 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y26.B3     net (fanout=2)        0.335   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y26.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X122Y31.CE     net (fanout=13)       0.816   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X122Y31.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (0.893ns logic, 3.388ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.947 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y26.B3     net (fanout=2)        0.335   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y26.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X122Y31.CE     net (fanout=13)       0.816   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X122Y31.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (0.893ns logic, 3.388ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.965 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y20.CE     net (fanout=3)        0.413   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y20.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_9
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (0.893ns logic, 3.397ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.965 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y20.CE     net (fanout=3)        0.413   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y20.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_11
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (0.893ns logic, 3.397ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.965 - 1.047)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y18.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X117Y26.C3     net (fanout=27)       1.263   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X117Y26.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X119Y27.B5     net (fanout=21)       0.367   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X119Y27.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X117Y26.A1     net (fanout=11)       0.607   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X117Y26.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X117Y20.A3     net (fanout=2)        0.747   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X117Y20.A      Tilo                  0.068   ftop/gbe0/gmac_txUnderFlow
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X114Y20.CE     net (fanout=3)        0.413   ftop/gbe0/gmac/_n0439_inv
    SLICE_X114Y20.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_10
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (0.893ns logic, 3.397ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y33.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_0
    SLICE_X106Y33.A5     net (fanout=1)        0.067   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
    SLICE_X106Y33.CLK    Tah         (-Th)     0.101   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold<0>_rt
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.014ns logic, 0.067ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y26.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X135Y26.B6     net (fanout=4)        0.051   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X135Y26.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.058ns logic, 0.051ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y26.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X135Y26.A6     net (fanout=6)        0.054   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X135Y26.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.060ns logic, 0.054ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.056 - 0.046)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y23.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X131Y24.DX     net (fanout=1)        0.093   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X131Y24.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_17 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_17 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y30.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_17
    SLICE_X122Y31.B6     net (fanout=2)        0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<17>
    SLICE_X122Y31.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.021ns logic, 0.098ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.056 - 0.046)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y23.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_2
    SLICE_X131Y24.CX     net (fanout=1)        0.095   ftop/gbe0/gmac/txRS_txF/dSyncReg1<2>
    SLICE_X131Y24.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.056 - 0.046)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y23.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X131Y24.BX     net (fanout=1)        0.095   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X131Y24.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y26.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X114Y26.C5     net (fanout=3)        0.072   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X114Y26.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y26.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X134Y26.C5     net (fanout=5)        0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X134Y26.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y33.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    SLICE_X110Y33.A5     net (fanout=10)       0.077   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
    SLICE_X110Y33.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_26 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y31.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    SLICE_X122Y31.B5     net (fanout=15)       0.083   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
    SLICE_X122Y31.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.038ns logic, 0.083ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y34.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X110Y34.C5     net (fanout=4)        0.082   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X110Y34.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.039ns logic, 0.082ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.055 - 0.044)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y22.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_4
    SLICE_X131Y23.AX     net (fanout=1)        0.093   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
    SLICE_X131Y23.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.039ns logic, 0.093ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y26.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X134Y26.DX     net (fanout=2)        0.149   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X134Y26.CLK    Tckdi       (-Th)     0.113   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (-0.015ns logic, 0.149ns route)
                                                       (-11.2% logic, 111.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_1 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y34.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_1
    SLICE_X110Y33.A6     net (fanout=5)        0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<1>
    SLICE_X110Y33.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y26.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X134Y26.A5     net (fanout=6)        0.087   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X134Y26.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_4030_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_12 to ftop/gbe0/gmac/txRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y30.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    SLICE_X118Y31.B6     net (fanout=2)        0.100   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
    SLICE_X118Y31.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<20>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.038ns logic, 0.100ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_emitFCS_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y24.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X117Y24.A5     net (fanout=37)       0.085   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X117Y24.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS_D_IN11
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.043ns logic, 0.085ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y26.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X134Y26.D5     net (fanout=6)        0.091   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X134Y26.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.038ns logic, 0.091ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y34.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X110Y34.A5     net (fanout=6)        0.092   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X110Y34.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.039ns logic, 0.092ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X88Y40.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X89Y40.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y18.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X106Y33.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X106Y33.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X107Y18.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X117Y21.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X123Y26.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 75716 paths analyzed, 22636 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.155ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].rst_dm_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.999ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (1.546 - 1.644)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].rst_dm_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X91Y197.B6     net (fanout=273)      0.254   ftop/dram0/memc_memc/rst
    SLICE_X91Y197.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A6     net (fanout=10)       1.963   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X69Y151.A6     net (fanout=8)        0.544   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X69Y151.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_8
    SLICE_X68Y192.AX     net (fanout=9)        1.682   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_8
    SLICE_X68Y192.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].rst_dm_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].rst_dm_r
    -------------------------------------------------  ---------------------------
    Total                                      4.999ns (0.556ns logic, 4.443ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.242ns (1.517 - 1.759)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X91Y197.B6     net (fanout=273)      0.254   ftop/dram0/memc_memc/rst
    SLICE_X91Y197.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A6     net (fanout=10)       1.963   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X70Y133.A6     net (fanout=8)        1.174   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X70Y133.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X62Y128.DX     net (fanout=9)        0.737   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X62Y128.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (0.575ns logic, 4.128ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.702ns (Levels of Logic = 3)
  Clock Path Skew:      -0.242ns (1.517 - 1.759)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X91Y197.B6     net (fanout=273)      0.254   ftop/dram0/memc_memc/rst
    SLICE_X91Y197.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A6     net (fanout=10)       1.963   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X70Y133.A6     net (fanout=8)        1.174   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X70Y133.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X63Y128.DX     net (fanout=9)        0.736   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X63Y128.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (0.575ns logic, 4.127ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.243ns (1.516 - 1.759)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X91Y197.B6     net (fanout=273)      0.254   ftop/dram0/memc_memc/rst
    SLICE_X91Y197.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A6     net (fanout=10)       1.963   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X70Y133.A6     net (fanout=8)        1.174   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X70Y133.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X63Y129.BX     net (fanout=9)        0.731   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X63Y129.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.575ns logic, 4.122ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 3)
  Clock Path Skew:      -0.301ns (1.500 - 1.801)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y216.BQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X50Y180.B2     net (fanout=144)      2.587   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X50Y180.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<61>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMB_D1
    SLICE_X55Y159.B5     net (fanout=1)        1.242   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<63>
    SLICE_X55Y159.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0601
    SLICE_X55Y159.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<63>
    SLICE_X55Y159.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (0.687ns logic, 3.946ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.682ns (Levels of Logic = 3)
  Clock Path Skew:      -0.246ns (1.513 - 1.759)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X91Y197.B6     net (fanout=273)      0.254   ftop/dram0/memc_memc/rst
    SLICE_X91Y197.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A6     net (fanout=10)       1.963   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X69Y143.C6     net (fanout=8)        0.946   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X69Y143.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y146.BX     net (fanout=9)        0.944   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y146.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (0.575ns logic, 4.107ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[38].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.798ns (Levels of Logic = 3)
  Clock Path Skew:      -0.125ns (1.519 - 1.644)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[38].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X91Y197.B6     net (fanout=273)      0.254   ftop/dram0/memc_memc/rst
    SLICE_X91Y197.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A6     net (fanout=10)       1.963   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X67Y184.A6     net (fanout=8)        1.240   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X67Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y187.DX     net (fanout=7)        0.766   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y187.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[38].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[38].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (0.575ns logic, 4.223ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.547 - 1.684)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y222.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X88Y195.C5     net (fanout=144)      3.011   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X88Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<73>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_RAMC_D1
    SLICE_X89Y169.A6     net (fanout=1)        1.297   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<73>
    SLICE_X89Y169.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_fall0_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0641
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (0.478ns logic, 4.308ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (1.541 - 1.686)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y216.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2
    SLICE_X64Y199.C3     net (fanout=144)      2.368   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<2>
    SLICE_X64Y199.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<205>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[34].RAM32M0_RAMC_D1
    SLICE_X89Y175.A6     net (fanout=1)        1.932   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<205>
    SLICE_X89Y175.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall151
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.478ns logic, 4.300ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.125ns (1.519 - 1.644)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X91Y197.B6     net (fanout=273)      0.254   ftop/dram0/memc_memc/rst
    SLICE_X91Y197.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A6     net (fanout=10)       1.963   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X67Y184.A6     net (fanout=8)        1.240   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X67Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y187.AX     net (fanout=7)        0.765   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y187.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[38].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (0.575ns logic, 4.222ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.679ns (Levels of Logic = 3)
  Clock Path Skew:      -0.242ns (1.517 - 1.759)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X91Y197.B6     net (fanout=273)      0.254   ftop/dram0/memc_memc/rst
    SLICE_X91Y197.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A6     net (fanout=10)       1.963   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X70Y133.A6     net (fanout=8)        1.174   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X70Y133.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X63Y128.AX     net (fanout=9)        0.713   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X63Y128.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (0.575ns logic, 4.104ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_14 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 3)
  Clock Path Skew:      -0.221ns (1.530 - 1.751)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_14 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y193.CQ     Tcko                  0.337   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<15>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_14
    SLICE_X64Y149.D5     net (fanout=80)       3.052   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<14>
    SLICE_X64Y149.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<30>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o11
    SLICE_X64Y149.C2     net (fanout=1)        0.476   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o1
    SLICE_X64Y149.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<30>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o12
    SLICE_X64Y149.B6     net (fanout=1)        0.369   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o11
    SLICE_X64Y149.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<30>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o14
    SLICE_X64Y148.CX     net (fanout=1)        0.245   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r2_Mux_71_o
    SLICE_X64Y148.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (0.556ns logic, 4.142ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.142ns (1.544 - 1.686)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y216.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X64Y199.B1     net (fanout=144)      2.839   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X64Y199.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<205>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[34].RAM32M0_RAMB_D1
    SLICE_X79Y174.A6     net (fanout=1)        1.459   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<207>
    SLICE_X79Y174.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall171
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (0.478ns logic, 4.298ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.547 - 1.684)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y222.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X64Y196.B5     net (fanout=144)      2.281   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X64Y196.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMB_D1
    SLICE_X84Y169.B6     net (fanout=1)        1.718   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<9>
    SLICE_X84Y169.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0641
    SLICE_X84Y169.D6     net (fanout=1)        0.129   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<9>
    SLICE_X84Y169.CLK    Tas                   0.172   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (0.645ns logic, 4.128ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.617ns (Levels of Logic = 1)
  Clock Path Skew:      -0.287ns (1.537 - 1.824)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y211.CQ    Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<77>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2
    SLICE_X66Y157.A4     net (fanout=57)       4.163   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<77>
    SLICE_X66Y157.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_39
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux2421
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_36
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (0.454ns logic, 4.163ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.138ns (1.546 - 1.684)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y222.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X88Y196.B5     net (fanout=144)      3.018   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X88Y196.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<67>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_RAMB_D1
    SLICE_X87Y171.A6     net (fanout=1)        1.269   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<69>
    SLICE_X87Y171.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall0_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0561
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.478ns logic, 4.287ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.125ns (1.519 - 1.644)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X91Y197.B6     net (fanout=273)      0.254   ftop/dram0/memc_memc/rst
    SLICE_X91Y197.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A6     net (fanout=10)       1.963   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X67Y184.A6     net (fanout=8)        1.240   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X67Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y187.AX     net (fanout=7)        0.765   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y187.CLK    Tdick                 0.012   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[38].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (0.553ns logic, 4.222ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[6].rst_dqs_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 3)
  Clock Path Skew:      -0.247ns (1.512 - 1.759)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[6].rst_dqs_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X91Y197.B6     net (fanout=273)      0.254   ftop/dram0/memc_memc/rst
    SLICE_X91Y197.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A6     net (fanout=10)       1.963   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X70Y158.B5     net (fanout=8)        0.330   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X70Y158.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_1
    SLICE_X63Y134.CX     net (fanout=8)        1.530   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_1
    SLICE_X63Y134.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[6].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[6].rst_dqs_r
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (0.575ns logic, 4.077ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.603ns (Levels of Logic = 1)
  Clock Path Skew:      -0.287ns (1.537 - 1.824)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y211.AQ    Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<77>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_0
    SLICE_X66Y157.A3     net (fanout=62)       4.149   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<75>
    SLICE_X66Y157.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_39
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux2421
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_36
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (0.454ns logic, 4.149ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 1)
  Clock Path Skew:      -0.287ns (1.537 - 1.824)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y211.CQ    Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<77>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2
    SLICE_X66Y157.C4     net (fanout=57)       4.147   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<77>
    SLICE_X66Y157.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_39
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux1421
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_38
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (0.454ns logic, 4.147ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y223.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_15
    SLICE_X36Y223.B6     net (fanout=5)        0.050   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_15
    SLICE_X36Y223.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r[5][1]_pat_fall1[1][1]_equal_565_o<1>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.021ns logic, 0.050ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y230.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_3
    SLICE_X54Y230.B6     net (fanout=4)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r<3>
    SLICE_X54Y230.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/Result<5>11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_eye_size_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_stable_eye_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.050 - 0.041)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_eye_size_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_stable_eye_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y219.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<66>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_eye_size_r_1
    SLICE_X120Y219.D6    net (fanout=3)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<66>
    SLICE_X120Y219.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<42>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/GND_162_o_GND_162_o_equal_360_o<2>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_stable_eye_r
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_12 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.512 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_12 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y214.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_12
    SLICE_X88Y214.AX     net (fanout=1)        0.095   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_12
    SLICE_X88Y214.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc_dbg_rd_clkdly_cnt<15>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.009ns logic, 0.095ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.802 - 0.695)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_3
    SLICE_X77Y201.B6     net (fanout=1)        0.134   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r<3>
    SLICE_X77Y201.CLK    Tah         (-Th)     0.057   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r<6>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_level_dqs_stg_r[18]_PWR_144_o_mux_89_OUT151
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.175ns (0.041ns logic, 0.134ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_14 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.512 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_14 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y214.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_14
    SLICE_X88Y214.CX     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_14
    SLICE_X88Y214.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc_dbg_rd_clkdly_cnt<15>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.513 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y213.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10
    SLICE_X88Y213.CX     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10
    SLICE_X88Y213.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc_dbg_rd_clkdly_cnt<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_8 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.513 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_8 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y213.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_8
    SLICE_X88Y213.AX     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_8
    SLICE_X88Y213.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc_dbg_rd_clkdly_cnt<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem18_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.502 - 0.465)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem18_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y142.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X60Y143.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X60Y143.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<107>
                                                       ftop/dram0/lrespF/Mram_fifoMem18_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem18_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.502 - 0.465)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem18_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y142.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X60Y143.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X60Y143.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<107>
                                                       ftop/dram0/lrespF/Mram_fifoMem18_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem18_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.502 - 0.465)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem18_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y142.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X60Y143.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X60Y143.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<107>
                                                       ftop/dram0/lrespF/Mram_fifoMem18_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem18_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.502 - 0.465)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem18_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y142.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X60Y143.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X60Y143.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<107>
                                                       ftop/dram0/lrespF/Mram_fifoMem18_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem18_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.502 - 0.465)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem18_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y142.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X60Y143.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X60Y143.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<107>
                                                       ftop/dram0/lrespF/Mram_fifoMem18_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem18_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.502 - 0.465)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem18_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y142.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X60Y143.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X60Y143.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<107>
                                                       ftop/dram0/lrespF/Mram_fifoMem18_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem18_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.502 - 0.465)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem18_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y142.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X60Y143.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X60Y143.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<107>
                                                       ftop/dram0/lrespF/Mram_fifoMem18_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd16 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd16 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y225.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd16
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd16
    SLICE_X110Y225.A6    net (fanout=13)       0.059   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd16
    SLICE_X110Y225.CLK   Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd19
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd17-In1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.022ns logic, 0.059ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem18_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.502 - 0.465)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem18_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y142.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X60Y143.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X60Y143.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<107>
                                                       ftop/dram0/lrespF/Mram_fifoMem18_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_10 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.530 - 0.493)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_10 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y194.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r<13>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_10
    SLICE_X64Y194.AX     net (fanout=2)        0.100   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r<10>
    SLICE_X64Y194.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_110 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.469 - 0.434)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_110 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y199.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<111>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_110
    SLICE_X28Y199.BI     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<110>
    SLICE_X28Y199.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.012ns logic, 0.096ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem9_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.500 - 0.465)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem9_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y142.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X60Y142.D1     net (fanout=23)       0.292   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X60Y142.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<53>
                                                       ftop/dram0/lrespF/Mram_fifoMem9_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (-0.181ns logic, 0.292ns route)
                                                       (-163.1% logic, 263.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMB/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMB/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMC/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMC/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMD/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMD/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X28Y199.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<169>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[28].RAM32M0_RAMA/CLK
  Location pin: SLICE_X28Y201.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<169>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[28].RAM32M0_RAMA/CLK
  Location pin: SLICE_X28Y201.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<169>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[28].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X28Y201.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<169>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[28].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X28Y201.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.009ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.232ns (Levels of Logic = 1)
  Clock Path Delay:     1.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X93Y43.DX      net (fanout=1)        0.859   gmii_rxd_7_IBUF
    SLICE_X93Y43.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.373ns logic, 0.859ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y43.CLK     net (fanout=45)       0.351   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.774ns logic, 0.492ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.766ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.797ns (Levels of Logic = 1)
  Clock Path Delay:     2.506ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X93Y43.DX      net (fanout=1)        1.267   gmii_rxd_7_IBUF
    SLICE_X93Y43.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.797ns (0.530ns logic, 1.267ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y43.CLK     net (fanout=45)       0.895   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (1.227ns logic, 1.279ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.077ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.577ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.164ns (Levels of Logic = 1)
  Clock Path Delay:     1.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X93Y43.CX      net (fanout=1)        0.786   gmii_rxd_6_IBUF
    SLICE_X93Y43.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (0.378ns logic, 0.786ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y43.CLK     net (fanout=45)       0.351   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.774ns logic, 0.492ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.735ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.766ns (Levels of Logic = 1)
  Clock Path Delay:     2.506ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X93Y43.CX      net (fanout=1)        1.233   gmii_rxd_6_IBUF
    SLICE_X93Y43.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.766ns (0.533ns logic, 1.233ns route)
                                                       (30.2% logic, 69.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y43.CLK     net (fanout=45)       0.895   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (1.227ns logic, 1.279ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.410ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.651ns (Levels of Logic = 1)
  Clock Path Delay:     1.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X93Y43.BX      net (fanout=1)        1.257   gmii_rxd_5_IBUF
    SLICE_X93Y43.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (0.394ns logic, 1.257ns route)
                                                       (23.9% logic, 76.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y43.CLK     net (fanout=45)       0.351   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.774ns logic, 0.492ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      2.264ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.295ns (Levels of Logic = 1)
  Clock Path Delay:     2.506ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X93Y43.BX      net (fanout=1)        1.748   gmii_rxd_5_IBUF
    SLICE_X93Y43.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.547ns logic, 1.748ns route)
                                                       (23.8% logic, 76.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y43.CLK     net (fanout=45)       0.895   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (1.227ns logic, 1.279ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.198ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.043ns (Levels of Logic = 1)
  Clock Path Delay:     1.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X93Y43.AX      net (fanout=1)        0.606   gmii_rxd_4_IBUF
    SLICE_X93Y43.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.043ns (0.437ns logic, 0.606ns route)
                                                       (41.9% logic, 58.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y43.CLK     net (fanout=45)       0.351   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.774ns logic, 0.492ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.511ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.542ns (Levels of Logic = 1)
  Clock Path Delay:     2.506ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X93Y43.AX      net (fanout=1)        0.958   gmii_rxd_4_IBUF
    SLICE_X93Y43.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (0.584ns logic, 0.958ns route)
                                                       (37.9% logic, 62.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y43.CLK     net (fanout=45)       0.895   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (1.227ns logic, 1.279ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.389ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.675ns (Levels of Logic = 1)
  Clock Path Delay:     1.311ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X92Y34.DX      net (fanout=1)        1.245   gmii_rxd_3_IBUF
    SLICE_X92Y34.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (0.430ns logic, 1.245ns route)
                                                       (25.7% logic, 74.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y34.CLK     net (fanout=45)       0.396   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.774ns logic, 0.537ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      2.203ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.287ns (Levels of Logic = 1)
  Clock Path Delay:     2.559ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X92Y34.DX      net (fanout=1)        1.730   gmii_rxd_3_IBUF
    SLICE_X92Y34.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.557ns logic, 1.730ns route)
                                                       (24.4% logic, 75.6% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y34.CLK     net (fanout=45)       0.948   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (1.227ns logic, 1.332ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.058ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.558ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.228ns (Levels of Logic = 1)
  Clock Path Delay:     1.311ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X92Y34.CX      net (fanout=1)        0.858   gmii_rxd_2_IBUF
    SLICE_X92Y34.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.370ns logic, 0.858ns route)
                                                       (30.1% logic, 69.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y34.CLK     net (fanout=45)       0.396   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.774ns logic, 0.537ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.754ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Clock Path Delay:     2.559ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X92Y34.CX      net (fanout=1)        1.333   gmii_rxd_2_IBUF
    SLICE_X92Y34.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.505ns logic, 1.333ns route)
                                                       (27.5% logic, 72.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y34.CLK     net (fanout=45)       0.948   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (1.227ns logic, 1.332ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.217ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.717ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.069ns (Levels of Logic = 1)
  Clock Path Delay:     1.311ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X92Y34.BX      net (fanout=1)        0.693   gmii_rxd_1_IBUF
    SLICE_X92Y34.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.376ns logic, 0.693ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y34.CLK     net (fanout=45)       0.396   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.774ns logic, 0.537ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.516ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.600ns (Levels of Logic = 1)
  Clock Path Delay:     2.559ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X92Y34.BX      net (fanout=1)        1.090   gmii_rxd_1_IBUF
    SLICE_X92Y34.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.600ns (0.510ns logic, 1.090ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y34.CLK     net (fanout=45)       0.948   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (1.227ns logic, 1.332ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.055ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.555ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.231ns (Levels of Logic = 1)
  Clock Path Delay:     1.311ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X92Y34.AX      net (fanout=1)        0.801   gmii_rxd_0_IBUF
    SLICE_X92Y34.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.430ns logic, 0.801ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y34.CLK     net (fanout=45)       0.396   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.774ns logic, 0.537ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.715ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.799ns (Levels of Logic = 1)
  Clock Path Delay:     2.559ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X92Y34.AX      net (fanout=1)        1.242   gmii_rxd_0_IBUF
    SLICE_X92Y34.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.557ns logic, 1.242ns route)
                                                       (31.0% logic, 69.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y34.CLK     net (fanout=45)       0.948   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (1.227ns logic, 1.332ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.095ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.200ns (Levels of Logic = 1)
  Clock Path Delay:     1.320ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X98Y32.DX      net (fanout=1)        0.771   gmii_rx_dv_IBUF
    SLICE_X98Y32.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.429ns logic, 0.771ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y32.CLK     net (fanout=45)       0.405   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.774ns logic, 0.546ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.654ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.755ns (Levels of Logic = 1)
  Clock Path Delay:     2.576ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X98Y32.DX      net (fanout=1)        1.178   gmii_rx_dv_IBUF
    SLICE_X98Y32.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.755ns (0.577ns logic, 1.178ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y32.CLK     net (fanout=45)       0.965   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (1.227ns logic, 1.349ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.287ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.962ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X99Y44.DX      net (fanout=1)        0.565   gmii_rx_er_IBUF
    SLICE_X99Y44.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.397ns logic, 0.565ns route)
                                                       (41.3% logic, 58.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y44.CLK     net (fanout=45)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.386ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.435ns (Levels of Logic = 1)
  Clock Path Delay:     2.524ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X99Y44.DX      net (fanout=1)        0.885   gmii_rx_er_IBUF
    SLICE_X99Y44.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.550ns logic, 0.885ns route)
                                                       (38.3% logic, 61.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y44.CLK     net (fanout=45)       0.913   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.227ns logic, 1.297ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.108ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.189ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.836ns|      5.155ns|            0|            3|        91979|        75716|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      5.155ns|          N/A|            3|            0|        75716|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      5.027ns|            0|          348|            0|     14607817|
| TS_CLK_125                    |      8.000ns|     10.055ns|          N/A|          348|            0|     14588520|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|        19297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.095(R)|      FAST  |    0.846(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.287(R)|      FAST  |    1.114(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.055(R)|      FAST  |    0.785(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.217(R)|      FAST  |    0.984(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.058(R)|      FAST  |    0.746(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |    0.389(R)|      FAST  |    0.297(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.198(R)|      FAST  |    0.989(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |    0.410(R)|      FAST  |    0.236(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.077(R)|      FAST  |    0.765(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.009(R)|      FAST  |    0.734(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.825|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.155|         |         |         |
sys0_clkp      |    5.155|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.155|         |         |         |
sys0_clkp      |    5.155|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    4.598|         |         |         |
sys1_clkp      |    4.598|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    4.598|         |         |         |
sys1_clkp      |    4.598|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.725; Ideal Clock Offset To Actual Clock 0.629; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.009(R)|      FAST  |    0.734(R)|      SLOW  |    0.509|    1.766|       -0.629|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.009|         -  |       0.734|         -  |    0.509|    1.766|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.688; Ideal Clock Offset To Actual Clock 0.579; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.077(R)|      FAST  |    0.765(R)|      SLOW  |    0.577|    1.735|       -0.579|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.077|         -  |       0.765|         -  |    0.577|    1.735|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.646; Ideal Clock Offset To Actual Clock 1.087; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |    0.410(R)|      FAST  |    0.236(R)|      SLOW  |    0.090|    2.264|       -1.087|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.410|         -  |       0.236|         -  |    0.090|    2.264|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.791; Ideal Clock Offset To Actual Clock 0.406; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.198(R)|      FAST  |    0.989(R)|      SLOW  |    0.698|    1.511|       -0.406|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.198|         -  |       0.989|         -  |    0.698|    1.511|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.686; Ideal Clock Offset To Actual Clock 1.046; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |    0.389(R)|      FAST  |    0.297(R)|      SLOW  |    0.111|    2.203|       -1.046|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.389|         -  |       0.297|         -  |    0.111|    2.203|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.688; Ideal Clock Offset To Actual Clock 0.598; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.058(R)|      FAST  |    0.746(R)|      SLOW  |    0.558|    1.754|       -0.598|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.058|         -  |       0.746|         -  |    0.558|    1.754|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.767; Ideal Clock Offset To Actual Clock 0.400; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.217(R)|      FAST  |    0.984(R)|      SLOW  |    0.717|    1.516|       -0.400|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.217|         -  |       0.984|         -  |    0.717|    1.516|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.730; Ideal Clock Offset To Actual Clock 0.580; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.055(R)|      FAST  |    0.785(R)|      SLOW  |    0.555|    1.715|       -0.580|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.055|         -  |       0.785|         -  |    0.555|    1.715|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.751; Ideal Clock Offset To Actual Clock 0.530; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.095(R)|      FAST  |    0.846(R)|      SLOW  |    0.595|    1.654|       -0.530|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.095|         -  |       0.846|         -  |    0.595|    1.654|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.827; Ideal Clock Offset To Actual Clock 0.299; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.287(R)|      FAST  |    1.114(R)|      SLOW  |    0.787|    1.386|       -0.299|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.287|         -  |       1.114|         -  |    0.787|    1.386|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 351  Score: 258402  (Setup/Max: 258402, Hold: 0)

Constraints cover 14785106 paths, 0 nets, and 213285 connections

Design statistics:
   Minimum period:  10.055ns{1}   (Maximum frequency:  99.453MHz)
   Minimum input required time before clock:   0.410ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 31 11:22:44 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1650 MB



