Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 10 00:50:55 2024
| Host         : DESKTOP-E0GH2QQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TestSingleCycleCpu_timing_summary_routed.rpt -pb TestSingleCycleCpu_timing_summary_routed.pb -rpx TestSingleCycleCpu_timing_summary_routed.rpx -warn_on_violation
| Design       : TestSingleCycleCpu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 2374 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clkdiv_reg[0]/Q (HIGH)

 There are 2374 register/latch pins with no clock driven by root clock pin: clkdiv_reg[22]/Q (HIGH)

 There are 2374 register/latch pins with no clock driven by root clock pin: clkdiv_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/alu/Zero_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[12]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[13]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_test/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6260 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.667        0.000                      0                   49        0.095        0.000                      0                   49       49.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.667        0.000                      0                   49        0.095        0.000                      0                   49       49.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.667ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.096ns (32.642%)  route 2.262ns (67.358%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.607     5.209    u_test/clk_IBUF_BUFG
    SLICE_X36Y122        FDCE                                         r  u_test/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDCE (Prop_fdce_C_Q)         0.456     5.665 f  u_test/i_data_store_reg[20]/Q
                         net (fo=1, routed)           1.097     6.763    u_test/data2[4]
    SLICE_X36Y122        LUT6 (Prop_lut6_I3_O)        0.124     6.887 f  u_test/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.887    u_test/o_seg_r[6]_i_7_n_1
    SLICE_X36Y122        MUXF7 (Prop_muxf7_I1_O)      0.217     7.104 f  u_test/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.164     8.268    u_test/sel0[0]
    SLICE_X34Y120        LUT4 (Prop_lut4_I3_O)        0.299     8.567 r  u_test/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.567    u_test/o_seg_r[2]_i_1_n_1
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.492   104.914    u_test/clk_IBUF_BUFG
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[2]/C
                         clock pessimism              0.276   105.190    
                         clock uncertainty           -0.035   105.155    
    SLICE_X34Y120        FDPE (Setup_fdpe_C_D)        0.079   105.234    u_test/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.234    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                 96.667    

Slack (MET) :             96.670ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.096ns (32.679%)  route 2.258ns (67.321%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.208    u_test/clk_IBUF_BUFG
    SLICE_X37Y123        FDCE                                         r  u_test/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  u_test/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.127     6.791    u_test/data3[6]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.124     6.915 r  u_test/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.915    u_test/o_seg_r[6]_i_9_n_1
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I1_O)      0.217     7.132 r  u_test/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.131     8.263    u_test/sel0[2]
    SLICE_X34Y120        LUT4 (Prop_lut4_I1_O)        0.299     8.562 r  u_test/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.562    u_test/o_seg_r[0]_i_1_n_1
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.492   104.914    u_test/clk_IBUF_BUFG
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[0]/C
                         clock pessimism              0.276   105.190    
                         clock uncertainty           -0.035   105.155    
    SLICE_X34Y120        FDPE (Setup_fdpe_C_D)        0.077   105.232    u_test/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.232    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 96.670    

Slack (MET) :             96.677ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.125ns (33.219%)  route 2.262ns (66.781%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.607     5.209    u_test/clk_IBUF_BUFG
    SLICE_X36Y122        FDCE                                         r  u_test/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  u_test/i_data_store_reg[20]/Q
                         net (fo=1, routed)           1.097     6.763    u_test/data2[4]
    SLICE_X36Y122        LUT6 (Prop_lut6_I3_O)        0.124     6.887 r  u_test/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.887    u_test/o_seg_r[6]_i_7_n_1
    SLICE_X36Y122        MUXF7 (Prop_muxf7_I1_O)      0.217     7.104 r  u_test/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.164     8.268    u_test/sel0[0]
    SLICE_X34Y120        LUT4 (Prop_lut4_I1_O)        0.328     8.596 r  u_test/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.596    u_test/o_seg_r[5]_i_1_n_1
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.492   104.914    u_test/clk_IBUF_BUFG
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[5]/C
                         clock pessimism              0.276   105.190    
                         clock uncertainty           -0.035   105.155    
    SLICE_X34Y120        FDPE (Setup_fdpe_C_D)        0.118   105.273    u_test/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.273    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                 96.677    

Slack (MET) :             96.682ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.096ns (32.758%)  route 2.250ns (67.242%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.208    u_test/clk_IBUF_BUFG
    SLICE_X37Y123        FDCE                                         r  u_test/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  u_test/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.127     6.791    u_test/data3[6]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.124     6.915 r  u_test/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.915    u_test/o_seg_r[6]_i_9_n_1
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I1_O)      0.217     7.132 r  u_test/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.123     8.255    u_test/sel0[2]
    SLICE_X34Y120        LUT4 (Prop_lut4_I1_O)        0.299     8.554 r  u_test/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.554    u_test/o_seg_r[1]_i_1_n_1
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.492   104.914    u_test/clk_IBUF_BUFG
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[1]/C
                         clock pessimism              0.276   105.190    
                         clock uncertainty           -0.035   105.155    
    SLICE_X34Y120        FDPE (Setup_fdpe_C_D)        0.081   105.236    u_test/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                 96.682    

Slack (MET) :             96.689ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.118ns (33.118%)  route 2.258ns (66.882%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.208    u_test/clk_IBUF_BUFG
    SLICE_X37Y123        FDCE                                         r  u_test/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  u_test/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.127     6.791    u_test/data3[6]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.124     6.915 r  u_test/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.915    u_test/o_seg_r[6]_i_9_n_1
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I1_O)      0.217     7.132 r  u_test/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.131     8.263    u_test/sel0[2]
    SLICE_X34Y120        LUT4 (Prop_lut4_I1_O)        0.321     8.584 r  u_test/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.584    u_test/o_seg_r[4]_i_1_n_1
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.492   104.914    u_test/clk_IBUF_BUFG
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[4]/C
                         clock pessimism              0.276   105.190    
                         clock uncertainty           -0.035   105.155    
    SLICE_X34Y120        FDPE (Setup_fdpe_C_D)        0.118   105.273    u_test/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.273    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 96.689    

Slack (MET) :             96.691ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.124ns (33.316%)  route 2.250ns (66.684%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.208    u_test/clk_IBUF_BUFG
    SLICE_X37Y123        FDCE                                         r  u_test/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  u_test/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.127     6.791    u_test/data3[6]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.124     6.915 r  u_test/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.915    u_test/o_seg_r[6]_i_9_n_1
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I1_O)      0.217     7.132 r  u_test/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.123     8.255    u_test/sel0[2]
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.327     8.582 r  u_test/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.582    u_test/o_seg_r[3]_i_1_n_1
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.492   104.914    u_test/clk_IBUF_BUFG
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[3]/C
                         clock pessimism              0.276   105.190    
                         clock uncertainty           -0.035   105.155    
    SLICE_X34Y120        FDPE (Setup_fdpe_C_D)        0.118   105.273    u_test/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.273    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 96.691    

Slack (MET) :             96.775ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 1.158ns (35.807%)  route 2.076ns (64.193%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.208    u_test/clk_IBUF_BUFG
    SLICE_X38Y122        FDCE                                         r  u_test/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDCE (Prop_fdce_C_Q)         0.518     5.726 r  u_test/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.101     6.828    u_test/data3[7]
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.952 r  u_test/o_seg_r[6]_i_13/O
                         net (fo=1, routed)           0.000     6.952    u_test/o_seg_r[6]_i_13_n_1
    SLICE_X36Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.169 r  u_test/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.975     8.143    u_test/sel0[3]
    SLICE_X34Y120        LUT4 (Prop_lut4_I3_O)        0.299     8.442 r  u_test/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.442    u_test/o_seg_r[6]_i_1_n_1
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.492   104.914    u_test/clk_IBUF_BUFG
    SLICE_X34Y120        FDPE                                         r  u_test/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X34Y120        FDPE (Setup_fdpe_C_D)        0.079   105.217    u_test/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.217    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                 96.775    

Slack (MET) :             97.324ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 2.034ns (79.319%)  route 0.530ns (20.681%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.530     6.221    clkdiv_reg_n_1_[1]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.896    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.800 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.800    clkdiv_reg[24]_i_1_n_7
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.495   104.917    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.180   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X51Y105        FDCE (Setup_fdce_C_D)        0.062   105.124    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.124    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                 97.324    

Slack (MET) :             97.419ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.939ns (78.523%)  route 0.530ns (21.477%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.530     6.221    clkdiv_reg_n_1_[1]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.896    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.705 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.705    clkdiv_reg[24]_i_1_n_6
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.495   104.917    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism              0.180   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X51Y105        FDCE (Setup_fdce_C_D)        0.062   105.124    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.124    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 97.419    

Slack (MET) :             97.435ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 1.923ns (78.383%)  route 0.530ns (21.617%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.530     6.221    clkdiv_reg_n_1_[1]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.896    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.689 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.689    clkdiv_reg[24]_i_1_n_8
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.495   104.917    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism              0.180   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X51Y105        FDCE (Setup_fdce_C_D)        0.062   105.124    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.124    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 97.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[3]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.949 r  clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    clkdiv_reg[4]_i_1_n_8
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[3]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.960 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    clkdiv_reg[4]_i_1_n_6
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[6]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[3]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.985 r  clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    clkdiv_reg[4]_i_1_n_7
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[5]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[3]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.985 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    clkdiv_reg[4]_i_1_n_5
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[3]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    clkdiv_reg[8]_i_1_n_8
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[3]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    clkdiv_reg[8]_i_1_n_6
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[10]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[3]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    clkdiv_reg[8]_i_1_n_5
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[3]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    clkdiv_reg[8]_i_1_n_7
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[9]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[3]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    clkdiv_reg[12]_i_1_n_8
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[3]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    clkdiv_reg[12]_i_1_n_6
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y99    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y101   clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y101   clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y102   clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y102   clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y102   clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y102   clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y103   clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y103   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y99    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y101   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y101   clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y102   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y102   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y102   clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y102   clkdiv_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y103   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y103   clkdiv_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y103   clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y112   u_test/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y112   u_test/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y112   u_test/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y112   u_test/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y99    clkdiv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y99    clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y101   clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y101   clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y102   clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y102   clkdiv_reg[13]/C



