-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version"

-- DATE "01/13/2015 17:34:19"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

PACKAGE experiment2_data_type IS

TYPE SEVEN_SEGMENT_N_O_6_0_type IS ARRAY (6 DOWNTO 0) OF std_logic;
TYPE SEVEN_SEGMENT_N_O_6_0_7_0_type IS ARRAY (7 DOWNTO 0) OF SEVEN_SEGMENT_N_O_6_0_type;
SUBTYPE SEVEN_SEGMENT_N_O_type IS SEVEN_SEGMENT_N_O_6_0_7_0_type;

END experiment2_data_type;

LIBRARY CYCLONEII;
LIBRARY IEEE;
LIBRARY WORK;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE WORK.EXPERIMENT2_DATA_TYPE.ALL;

ENTITY 	experiment2 IS
    PORT (
	CLOCK_50_I : IN std_logic;
	PUSH_BUTTON_I : IN std_logic_vector(3 DOWNTO 0);
	SWITCH_I : IN std_logic_vector(17 DOWNTO 0);
	SEVEN_SEGMENT_N_O : OUT SEVEN_SEGMENT_N_O_type;
	LED_GREEN_O : OUT std_logic_vector(8 DOWNTO 0);
	LED_RED_O : OUT std_logic_vector(17 DOWNTO 0);
	DRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	DRAM_ADDR : OUT std_logic_vector(11 DOWNTO 0);
	DRAM_LDQM : OUT std_logic;
	DRAM_UDQM : OUT std_logic;
	DRAM_WE_N : OUT std_logic;
	DRAM_CAS_N : OUT std_logic;
	DRAM_RAS_N : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_BA_0 : OUT std_logic;
	DRAM_BA_1 : OUT std_logic;
	DRAM_CLK : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	GPIO_0 : INOUT std_logic_vector(35 DOWNTO 0);
	GPIO_1 : INOUT std_logic_vector(35 DOWNTO 0)
	);
END experiment2;

-- Design Ports Information
-- GPIO_1[16]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[17]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[18]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[19]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[20]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[21]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[22]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[23]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[24]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[25]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[26]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[27]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[28]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[29]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[30]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[31]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[32]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[33]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[34]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[35]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[4]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[5]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[6]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[9]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[12]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[13]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[14]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[2]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[3]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[5]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[7]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[8]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[9]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[10]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[12]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[13]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[14]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[15]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[16]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[17]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[18]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[19]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[20]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[21]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[22]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[23]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[24]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[25]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[26]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[27]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[28]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[29]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[30]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[31]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[32]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[33]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[34]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[35]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[3]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[4]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[7]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[10]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[12]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[13]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[14]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[15]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PUSH_BUTTON_I[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SEVEN_SEGMENT_N_O[0][0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_RED_O[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[2]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[7]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[8]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[9]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[10]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[11]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_LDQM	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_UDQM	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_WE_N	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CAS_N	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_RAS_N	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CS_N	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_BA_0	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_BA_1	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CLK	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SWITCH_I[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50_I	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF experiment2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50_I : std_logic;
SIGNAL ww_PUSH_BUTTON_I : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SWITCH_I : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SEVEN_SEGMENT_N_O : SEVEN_SEGMENT_N_O_type;
SIGNAL ww_LED_GREEN_O : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LED_RED_O : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_DRAM_ADDR : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_BA_0 : std_logic;
SIGNAL ww_DRAM_BA_1 : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL \u7|sdram_pll1|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|sdram_pll1|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|sdram_pll1|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SDRAM_RD_Load~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50_I~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u7|sdram_pll1|altpll_component|_clk1~clkctrl_e_DRAM_CLK_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u7|sdram_pll1|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[6]~45_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[21]~75_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[22]~77_combout\ : std_logic;
SIGNAL \u7|Add4~14_combout\ : std_logic;
SIGNAL \u7|command1|rw_flag~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~6_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~10_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~12_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~14_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~18_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|op_1~2_cout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|op_1~4_cout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|op_1~6_cout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|op_1~8_cout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|op_1~10_cout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|op_1~12_cout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|op_1~14_cout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|op_1~16_cout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|op_1~17_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \Add1~20_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_den~regout\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~4_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~6_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~8_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~12_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \Add1~29\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add1~30_combout\ : std_logic;
SIGNAL \start_delay[0]~22\ : std_logic;
SIGNAL \start_delay[0]~21_combout\ : std_logic;
SIGNAL \start_delay[1]~24\ : std_logic;
SIGNAL \start_delay[1]~23_combout\ : std_logic;
SIGNAL \start_delay[2]~26\ : std_logic;
SIGNAL \start_delay[2]~25_combout\ : std_logic;
SIGNAL \start_delay[3]~28\ : std_logic;
SIGNAL \start_delay[3]~27_combout\ : std_logic;
SIGNAL \start_delay[4]~30\ : std_logic;
SIGNAL \start_delay[4]~29_combout\ : std_logic;
SIGNAL \start_delay[5]~32\ : std_logic;
SIGNAL \start_delay[5]~31_combout\ : std_logic;
SIGNAL \start_delay[6]~34\ : std_logic;
SIGNAL \start_delay[6]~33_combout\ : std_logic;
SIGNAL \start_delay[7]~36\ : std_logic;
SIGNAL \start_delay[7]~35_combout\ : std_logic;
SIGNAL \start_delay[8]~38\ : std_logic;
SIGNAL \start_delay[8]~37_combout\ : std_logic;
SIGNAL \start_delay[9]~40\ : std_logic;
SIGNAL \start_delay[9]~39_combout\ : std_logic;
SIGNAL \start_delay[10]~42\ : std_logic;
SIGNAL \start_delay[10]~41_combout\ : std_logic;
SIGNAL \start_delay[11]~44\ : std_logic;
SIGNAL \start_delay[11]~43_combout\ : std_logic;
SIGNAL \start_delay[12]~46\ : std_logic;
SIGNAL \start_delay[12]~45_combout\ : std_logic;
SIGNAL \start_delay[13]~48\ : std_logic;
SIGNAL \start_delay[13]~47_combout\ : std_logic;
SIGNAL \start_delay[14]~50\ : std_logic;
SIGNAL \start_delay[14]~49_combout\ : std_logic;
SIGNAL \start_delay[15]~52\ : std_logic;
SIGNAL \start_delay[15]~51_combout\ : std_logic;
SIGNAL \start_delay[16]~54\ : std_logic;
SIGNAL \start_delay[16]~53_combout\ : std_logic;
SIGNAL \start_delay[17]~57\ : std_logic;
SIGNAL \start_delay[17]~56_combout\ : std_logic;
SIGNAL \start_delay[18]~59\ : std_logic;
SIGNAL \start_delay[18]~58_combout\ : std_logic;
SIGNAL \start_delay[19]~60_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~6_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~12_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[3]~13_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[1]~11_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[2]~13_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[4]~17_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[5]~19_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[7]~23_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[9]~27_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Add1~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Add0~1\ : std_logic;
SIGNAL \LCD_Config_unit|Add0~3\ : std_logic;
SIGNAL \LCD_Config_unit|Add0~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Add0~5\ : std_logic;
SIGNAL \LCD_Config_unit|Add0~4_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Add0~7\ : std_logic;
SIGNAL \LCD_Config_unit|Add0~6_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Add0~8_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~4_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[1]~15_combout\ : std_logic;
SIGNAL \u7|control1|timer[5]~26_combout\ : std_logic;
SIGNAL \u7|control1|timer[6]~28_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[19]~41_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Frame_Valid~regout\ : std_logic;
SIGNAL \Camera_Config_unit|Add0~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|Add0~2_combout\ : std_logic;
SIGNAL \Camera_Config_unit|Add0~6_combout\ : std_logic;
SIGNAL \TP_position[2][1]~regout\ : std_logic;
SIGNAL \TP_position[3][1]~regout\ : std_logic;
SIGNAL \TP_position[4][1]~regout\ : std_logic;
SIGNAL \TP_position[5][1]~regout\ : std_logic;
SIGNAL \TP_position[6][1]~regout\ : std_logic;
SIGNAL \TP_position~11_combout\ : std_logic;
SIGNAL \TP_position~15_combout\ : std_logic;
SIGNAL \TP_position~19_combout\ : std_logic;
SIGNAL \TP_position~23_combout\ : std_logic;
SIGNAL \u7|Equal5~0_combout\ : std_logic;
SIGNAL \u7|Equal3~1_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Frame_Valid_edge~regout\ : std_logic;
SIGNAL \u7|command1|SA~3_combout\ : std_logic;
SIGNAL \u7|command1|SA~5_combout\ : std_logic;
SIGNAL \u7|command1|SA~7_combout\ : std_logic;
SIGNAL \u7|command1|do_rw~regout\ : std_logic;
SIGNAL \u7|Equal8~0_combout\ : std_logic;
SIGNAL \u7|Write~1_combout\ : std_logic;
SIGNAL \u7|command1|RAS_N~0_combout\ : std_logic;
SIGNAL \Equal4~0_combout\ : std_logic;
SIGNAL \Equal4~1_combout\ : std_logic;
SIGNAL \Equal4~2_combout\ : std_logic;
SIGNAL \Equal4~3_combout\ : std_logic;
SIGNAL \Equal4~4_combout\ : std_logic;
SIGNAL \Equal4~5_combout\ : std_logic;
SIGNAL \Equal4~6_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Frame_Valid_edge~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[11]~10_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[11]~11_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[11]~12_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~52_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~56_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~62_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~64_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_penirq1~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~71_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~77_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~78_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~81_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~83_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~86_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector16~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector18~0_combout\ : std_logic;
SIGNAL \u7|command1|do_rw~0_combout\ : std_logic;
SIGNAL \u7|command1|rw_flag~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~89_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~90_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~93_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~94_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~95_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Equal0~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|always1~1_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][12]~2_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][7]~3_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][7]~4_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][6]~5_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][6]~6_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][4]~10_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][4]~11_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][7]~15_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][7]~16_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][6]~17_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][6]~18_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[2]~6_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[2]~7_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[1]~8_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][4]~20_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][11]~0_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][9]~2_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][12]~4_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][12]~5_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][7]~6_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][7]~7_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][9]~12_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][9]~13_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][7]~16_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][7]~17_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][5]~19_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][3]~21_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal7~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal9~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal9~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal10~1_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[7]~11_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Equal1~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat_en~0_combout\ : std_logic;
SIGNAL \start_delay[2]~55_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~101_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|WideOr0~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|WideOr0~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|WideOr0~combout\ : std_logic;
SIGNAL \Touch_Panel_unit|WideAnd0~1_combout\ : std_logic;
SIGNAL \u7|control1|always3~1_combout\ : std_logic;
SIGNAL \u7|control1|Equal3~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|mADDR~7_combout\ : std_logic;
SIGNAL \u7|mADDR~8_combout\ : std_logic;
SIGNAL \u7|mADDR~11_combout\ : std_logic;
SIGNAL \u7|mADDR~12_combout\ : std_logic;
SIGNAL \u7|mADDR~15_combout\ : std_logic;
SIGNAL \u7|mADDR~16_combout\ : std_logic;
SIGNAL \u7|command1|rw_shift~0_combout\ : std_logic;
SIGNAL \u7|mADDR~23_combout\ : std_logic;
SIGNAL \u7|mADDR~24_combout\ : std_logic;
SIGNAL \u7|Equal7~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_state[3]~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Acknowledge~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Acknowledge~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_den~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_den~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal3~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_den~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_den~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_den~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~1_combout\ : std_logic;
SIGNAL \u7|control1|LessThan0~0_combout\ : std_logic;
SIGNAL \u7|control1|LessThan0~1_combout\ : std_logic;
SIGNAL \u7|LessThan1~0_combout\ : std_logic;
SIGNAL \u7|LessThan1~1_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[14]~18_combout\ : std_logic;
SIGNAL \u7|LessThan4~0_combout\ : std_logic;
SIGNAL \u7|LessThan4~1_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[15]~17_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[15]~18_combout\ : std_logic;
SIGNAL \u7|LessThan2~0_combout\ : std_logic;
SIGNAL \u7|LessThan3~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|XY_parity~0_combout\ : std_logic;
SIGNAL \LessThan6~2_combout\ : std_logic;
SIGNAL \LessThan6~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \LCD_Config_unit|WideOr0~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Frame_Valid~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Frame_Valid~1_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][2]~regout\ : std_logic;
SIGNAL \LCD_Config_unit|WideOr1~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][2]~regout\ : std_logic;
SIGNAL \LCD_Config_unit|WideOr2~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~4_combout\ : std_logic;
SIGNAL \LCD_Config_unit|WideOr3~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|WideOr3~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~5_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~5_combout\ : std_logic;
SIGNAL \LCD_Config_unit|WideOr4~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|WideOr4~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~6_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~6_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~7_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~7_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_data~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_data[8]~3_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~8_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~8_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux0~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux0~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~9_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~9_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux1~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux1~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~10_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~10_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux2~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux2~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~11_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~11_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~12_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr0~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~12_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux4~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux4~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~13_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~13_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux5~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux5~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux5~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~14_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr1~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr1~2_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~14_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~15_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~15_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr2~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr2~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~16_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr3~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr3~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~17_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr4~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr4~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~18_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr5~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr5~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~19_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~20_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~5_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~6_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data[0]~7_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data[0]~8_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~9_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~21_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~10_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~11_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~22_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~12_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~23_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~13_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~14_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~15_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~24_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~16_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~17_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~18_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~25_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~19_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~26_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~20_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~27_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~21_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~22_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~28_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~29_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[11]~16_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~111_combout\ : std_logic;
SIGNAL \LCD_Config_unit|WideOr2~3_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~9_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~23_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data~24_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux7~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux7~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux6~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux6~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux3~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Mux3~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[9]~10_combout\ : std_logic;
SIGNAL \TP_position[3][1]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap1_dly[3]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap1_dly[4]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap1_dly[6]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap1_dly[9]~feeder_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[1]~feeder_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[5]~feeder_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[9]~feeder_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[7]~feeder_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[15]~feeder_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[19]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[2]~2\ : std_logic;
SIGNAL \DRAM_DQ[3]~3\ : std_logic;
SIGNAL \DRAM_DQ[4]~4\ : std_logic;
SIGNAL \DRAM_DQ[5]~5\ : std_logic;
SIGNAL \DRAM_DQ[6]~6\ : std_logic;
SIGNAL \DRAM_DQ[7]~7\ : std_logic;
SIGNAL \DRAM_DQ[8]~8\ : std_logic;
SIGNAL \DRAM_DQ[9]~9\ : std_logic;
SIGNAL \DRAM_DQ[10]~10\ : std_logic;
SIGNAL \DRAM_DQ[11]~11\ : std_logic;
SIGNAL \DRAM_DQ[12]~12\ : std_logic;
SIGNAL \DRAM_DQ[13]~13\ : std_logic;
SIGNAL \DRAM_DQ[14]~14\ : std_logic;
SIGNAL \GPIO_0[0]~0\ : std_logic;
SIGNAL \GPIO_0[1]~1\ : std_logic;
SIGNAL \GPIO_0[2]~2\ : std_logic;
SIGNAL \GPIO_1[0]~20\ : std_logic;
SIGNAL \GPIO_1[1]~21\ : std_logic;
SIGNAL \GPIO_1[2]~22\ : std_logic;
SIGNAL \GPIO_1[3]~23\ : std_logic;
SIGNAL \GPIO_1[4]~24\ : std_logic;
SIGNAL \GPIO_1[5]~25\ : std_logic;
SIGNAL \GPIO_1[6]~26\ : std_logic;
SIGNAL \GPIO_1[7]~27\ : std_logic;
SIGNAL \GPIO_1[8]~28\ : std_logic;
SIGNAL \GPIO_1[9]~29\ : std_logic;
SIGNAL \GPIO_1[10]~30\ : std_logic;
SIGNAL \GPIO_1[12]~32\ : std_logic;
SIGNAL \GPIO_1[13]~33\ : std_logic;
SIGNAL \GPIO_1[15]~35\ : std_logic;
SIGNAL \u7|Add4~1\ : std_logic;
SIGNAL \u7|Add4~2_combout\ : std_logic;
SIGNAL \u7|Equal4~0_combout\ : std_logic;
SIGNAL \u7|ST[7]~8_combout\ : std_logic;
SIGNAL \u7|Add4~3\ : std_logic;
SIGNAL \u7|Add4~5\ : std_logic;
SIGNAL \u7|Add4~6_combout\ : std_logic;
SIGNAL \u7|ST[3]~12_combout\ : std_logic;
SIGNAL \u7|Add4~7\ : std_logic;
SIGNAL \u7|Add4~8_combout\ : std_logic;
SIGNAL \u7|ST[4]~11_combout\ : std_logic;
SIGNAL \u7|Add4~9\ : std_logic;
SIGNAL \u7|Add4~10_combout\ : std_logic;
SIGNAL \u7|ST[5]~10_combout\ : std_logic;
SIGNAL \u7|Add4~11\ : std_logic;
SIGNAL \u7|Add4~12_combout\ : std_logic;
SIGNAL \u7|ST[6]~9_combout\ : std_logic;
SIGNAL \u7|Add4~13\ : std_logic;
SIGNAL \u7|Add4~15\ : std_logic;
SIGNAL \u7|Add4~16_combout\ : std_logic;
SIGNAL \u7|ST[8]~13_combout\ : std_logic;
SIGNAL \u7|Equal5~1_combout\ : std_logic;
SIGNAL \u7|mRD_DONE~0_combout\ : std_logic;
SIGNAL \u7|mRD_DONE~regout\ : std_logic;
SIGNAL \u7|mRD~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ : std_logic;
SIGNAL \Top_state.000~feeder_combout\ : std_logic;
SIGNAL \Top_state.000~regout\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit_start~regout\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \Top_state.001~regout\ : std_logic;
SIGNAL \Camera_MCLK~0_combout\ : std_logic;
SIGNAL \Camera_MCLK~regout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[1]~12\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[2]~14\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[3]~15_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[3]~16\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[4]~18\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[5]~20\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[6]~21_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[6]~22\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[7]~24\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[8]~25_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[8]~26\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[9]~28\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[10]~29_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[10]~30\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count[11]~31_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div~feeder_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div~regout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_prev~regout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|state_counter[0]~6_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|state_counter[0]~7_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Add1~1\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Add1~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|state_counter[1]~3_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Add1~3\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Add1~5\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Add1~7\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Add1~8_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|state_counter[4]~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Equal0~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Add1~4_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|state_counter[2]~5_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Add1~6_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|state_counter[3]~4_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Equal0~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_start~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_start~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_start~regout\ : std_logic;
SIGNAL \LCD_Config_unit|always1~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_state[4]~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_state[2]~3_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Acknowledge~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Acknowledge~regout\ : std_logic;
SIGNAL \LCD_Config_unit|always1~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_state[1]~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_state[1]~5_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_state[4]~4_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Add0~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_state[0]~6_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_state[0]~7_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Equal0~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Done~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Done~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Done~regout\ : std_logic;
SIGNAL \SDRAM_RD_Load~0_combout\ : std_logic;
SIGNAL \SDRAM_RD_Load~feeder_combout\ : std_logic;
SIGNAL \SDRAM_RD_Load~regout\ : std_logic;
SIGNAL \SDRAM_RD_Load~clkctrl_outclk\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ : std_logic;
SIGNAL \u7|RD_MASK~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[0]~12\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[1]~13_combout\ : std_logic;
SIGNAL \start_delay[2]~20_combout\ : std_logic;
SIGNAL \Selector3~1_combout\ : std_logic;
SIGNAL \Top_state.010~regout\ : std_logic;
SIGNAL \Top_state.011~0_combout\ : std_logic;
SIGNAL \Top_state.011~regout\ : std_logic;
SIGNAL \LCD_unit_enable~0_combout\ : std_logic;
SIGNAL \LCD_unit_enable~regout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[3]~18\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[4]~19_combout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_NCLK~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_NCLK~regout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Sync~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal0~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[4]~20\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[5]~23\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[6]~24_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[6]~25\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[7]~27\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[8]~28_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[8]~29\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[9]~30_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_den~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[7]~26_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[9]~31\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[10]~32_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal0~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal0~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[2]~21_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[1]~14\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[2]~15_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[2]~feeder_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[2]~16\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[3]~17_combout\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \LessThan5~0_combout\ : std_logic;
SIGNAL \LCD_read_en~0_combout\ : std_logic;
SIGNAL \LCD_read_en~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[0]~11\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[1]~14_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[0]~10_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[2]~13_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[5]~23\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[6]~24_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[6]~25\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[7]~27\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[8]~28_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[8]~29\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[9]~30_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[3]~18_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal3~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal3~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[2]~12_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[1]~15\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[2]~17\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[3]~19\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[4]~20_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[4]~21\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[5]~22_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[2]~16_combout\ : std_logic;
SIGNAL \LessThan6~0_combout\ : std_logic;
SIGNAL \LessThan6~1_combout\ : std_logic;
SIGNAL \LCD_read_en~2_combout\ : std_logic;
SIGNAL \LCD_read_en~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ : std_logic;
SIGNAL \u7|Pre_WR~feeder_combout\ : std_logic;
SIGNAL \u7|Pre_WR~regout\ : std_logic;
SIGNAL \u7|ST[6]~15_combout\ : std_logic;
SIGNAL \u7|Add4~17\ : std_logic;
SIGNAL \u7|Add4~18_combout\ : std_logic;
SIGNAL \u7|ST[9]~7_combout\ : std_logic;
SIGNAL \u7|Equal3~0_combout\ : std_logic;
SIGNAL \u7|Equal3~2_combout\ : std_logic;
SIGNAL \u7|Equal3~3_combout\ : std_logic;
SIGNAL \u7|Write~0_combout\ : std_logic;
SIGNAL \u7|Write~2_combout\ : std_logic;
SIGNAL \u7|Write~regout\ : std_logic;
SIGNAL \u7|IN_REQ~0_combout\ : std_logic;
SIGNAL \u7|IN_REQ~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ : std_logic;
SIGNAL \Camera_unit_enable~0_combout\ : std_logic;
SIGNAL \Camera_unit_enable~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iLine_Valid_PIX~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iLine_Valid_50[0]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iLine_Valid_50[1]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Line_Valid~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Line_Valid~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Line_Valid_edge~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Line_Valid_edge~regout\ : std_logic;
SIGNAL \Camera_Data_unit|XY_parity~1_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_PIXCLK_50[1]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_PIXCLK_50[2]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iFrame_Valid_PIX~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iFrame_Valid_50[0]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iFrame_Valid_50[1]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Data_Valid~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Data_Valid~1_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Data_Valid~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Data_Valid_dly~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Data_Valid_dly~regout\ : std_logic;
SIGNAL \Camera_Data_unit|always5~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oData_Valid~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oData_Valid~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u7|RD_MASK~1_combout\ : std_logic;
SIGNAL \u7|WR_MASK~7_combout\ : std_logic;
SIGNAL \u7|WR_MASK[1]~4_combout\ : std_logic;
SIGNAL \u7|WR_MASK[1]~1_combout\ : std_logic;
SIGNAL \u7|WR_MASK[1]~2_combout\ : std_logic;
SIGNAL \u7|WR_MASK[1]~3_combout\ : std_logic;
SIGNAL \u7|mRD~1_combout\ : std_logic;
SIGNAL \u7|mRD~regout\ : std_logic;
SIGNAL \u7|Pre_RD~feeder_combout\ : std_logic;
SIGNAL \u7|Pre_RD~regout\ : std_logic;
SIGNAL \u7|always1~0_combout\ : std_logic;
SIGNAL \u7|Read~0_combout\ : std_logic;
SIGNAL \u7|Read~1_combout\ : std_logic;
SIGNAL \u7|Read~regout\ : std_logic;
SIGNAL \u7|OUT_VALID~0_combout\ : std_logic;
SIGNAL \u7|OUT_VALID~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~7_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \u7|WR_MASK~0_combout\ : std_logic;
SIGNAL \u7|mWR~regout\ : std_logic;
SIGNAL \u7|ST[6]~2_combout\ : std_logic;
SIGNAL \u7|Selector1~0_combout\ : std_logic;
SIGNAL \u7|CMD[2]~0_combout\ : std_logic;
SIGNAL \u7|Selector2~0_combout\ : std_logic;
SIGNAL \u7|control1|Equal2~0_combout\ : std_logic;
SIGNAL \u7|control1|WRITEA~regout\ : std_logic;
SIGNAL \u7|control1|timer[0]~16_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u7|command1|always0~5_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[5]~24\ : std_logic;
SIGNAL \u7|control1|init_timer[6]~26\ : std_logic;
SIGNAL \u7|control1|init_timer[7]~27_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[12]~38\ : std_logic;
SIGNAL \u7|control1|init_timer[13]~39_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[13]~40\ : std_logic;
SIGNAL \u7|control1|init_timer[14]~41_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[14]~42\ : std_logic;
SIGNAL \u7|control1|init_timer[15]~44_combout\ : std_logic;
SIGNAL \u7|control1|LessThan0~3_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[7]~28\ : std_logic;
SIGNAL \u7|control1|init_timer[8]~30\ : std_logic;
SIGNAL \u7|control1|init_timer[9]~31_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[9]~32\ : std_logic;
SIGNAL \u7|control1|init_timer[10]~34\ : std_logic;
SIGNAL \u7|control1|init_timer[11]~35_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[11]~36\ : std_logic;
SIGNAL \u7|control1|init_timer[12]~37_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[10]~33_combout\ : std_logic;
SIGNAL \u7|control1|LessThan1~0_combout\ : std_logic;
SIGNAL \u7|control1|LessThan0~2_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[0]~43_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[1]~16\ : std_logic;
SIGNAL \u7|control1|init_timer[2]~17_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[2]~18\ : std_logic;
SIGNAL \u7|control1|init_timer[3]~20\ : std_logic;
SIGNAL \u7|control1|init_timer[4]~21_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[4]~22\ : std_logic;
SIGNAL \u7|control1|init_timer[5]~23_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[3]~19_combout\ : std_logic;
SIGNAL \u7|control1|always3~0_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[6]~25_combout\ : std_logic;
SIGNAL \u7|control1|always3~2_combout\ : std_logic;
SIGNAL \u7|control1|always3~3_combout\ : std_logic;
SIGNAL \u7|control1|always3~4_combout\ : std_logic;
SIGNAL \u7|control1|PRECHARGE~0_combout\ : std_logic;
SIGNAL \u7|control1|LessThan1~1_combout\ : std_logic;
SIGNAL \u7|control1|REFRESH~2_combout\ : std_logic;
SIGNAL \u7|control1|REFRESH~regout\ : std_logic;
SIGNAL \u7|control1|PRECHARGE~1_combout\ : std_logic;
SIGNAL \u7|control1|PRECHARGE~2_combout\ : std_logic;
SIGNAL \u7|control1|PRECHARGE~regout\ : std_logic;
SIGNAL \u7|command1|always0~4_combout\ : std_logic;
SIGNAL \u7|control1|LessThan1~2_combout\ : std_logic;
SIGNAL \u7|control1|INIT_REQ~feeder_combout\ : std_logic;
SIGNAL \u7|control1|INIT_REQ~regout\ : std_logic;
SIGNAL \u7|command1|do_precharge~regout\ : std_logic;
SIGNAL \u7|control1|init_timer[8]~29_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~3_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~2_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~0_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~1_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~4_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~5_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~regout\ : std_logic;
SIGNAL \u7|command1|always0~0_combout\ : std_logic;
SIGNAL \u7|command1|do_load_mode~regout\ : std_logic;
SIGNAL \u7|command1|rw_flag~0_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~8_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~7_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~6_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~5_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~4_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~3_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~2_combout\ : std_logic;
SIGNAL \u7|command1|command_done~0_combout\ : std_logic;
SIGNAL \u7|command1|command_done~regout\ : std_logic;
SIGNAL \u7|command1|ex_write~0_combout\ : std_logic;
SIGNAL \u7|command1|ex_write~regout\ : std_logic;
SIGNAL \u7|command1|rp_done~1_combout\ : std_logic;
SIGNAL \u7|command1|do_reada~0_combout\ : std_logic;
SIGNAL \u7|command1|do_reada~regout\ : std_logic;
SIGNAL \u7|control1|Equal1~0_combout\ : std_logic;
SIGNAL \u7|control1|READA~regout\ : std_logic;
SIGNAL \u7|command1|always0~2_combout\ : std_logic;
SIGNAL \u7|command1|ex_read~0_combout\ : std_logic;
SIGNAL \u7|command1|ex_read~regout\ : std_logic;
SIGNAL \u7|Equal0~0_combout\ : std_logic;
SIGNAL \u7|PM_STOP~feeder_combout\ : std_logic;
SIGNAL \u7|PM_STOP~regout\ : std_logic;
SIGNAL \u7|command1|rp_shift~3_combout\ : std_logic;
SIGNAL \u7|command1|rp_shift~4_combout\ : std_logic;
SIGNAL \u7|command1|rp_shift~2_combout\ : std_logic;
SIGNAL \u7|command1|rp_done~2_combout\ : std_logic;
SIGNAL \u7|command1|rp_shift~1_combout\ : std_logic;
SIGNAL \u7|command1|rp_shift~0_combout\ : std_logic;
SIGNAL \u7|command1|rp_done~0_combout\ : std_logic;
SIGNAL \u7|command1|rp_done~regout\ : std_logic;
SIGNAL \u7|command1|always0~1_combout\ : std_logic;
SIGNAL \u7|command1|always0~6_combout\ : std_logic;
SIGNAL \u7|command1|do_refresh~regout\ : std_logic;
SIGNAL \u7|command1|REF_ACK~0_combout\ : std_logic;
SIGNAL \u7|command1|REF_ACK~regout\ : std_logic;
SIGNAL \u7|control1|REF_REQ~1_combout\ : std_logic;
SIGNAL \u7|control1|timer[0]~17\ : std_logic;
SIGNAL \u7|control1|timer[1]~18_combout\ : std_logic;
SIGNAL \u7|control1|timer[1]~19\ : std_logic;
SIGNAL \u7|control1|timer[2]~20_combout\ : std_logic;
SIGNAL \u7|control1|timer[2]~21\ : std_logic;
SIGNAL \u7|control1|timer[3]~22_combout\ : std_logic;
SIGNAL \u7|command1|REF_ACK~_wirecell_combout\ : std_logic;
SIGNAL \u7|control1|Equal3~0_combout\ : std_logic;
SIGNAL \u7|control1|timer[3]~23\ : std_logic;
SIGNAL \u7|control1|timer[4]~24_combout\ : std_logic;
SIGNAL \u7|control1|timer[4]~25\ : std_logic;
SIGNAL \u7|control1|timer[5]~27\ : std_logic;
SIGNAL \u7|control1|timer[6]~29\ : std_logic;
SIGNAL \u7|control1|timer[7]~30_combout\ : std_logic;
SIGNAL \u7|control1|timer[7]~31\ : std_logic;
SIGNAL \u7|control1|timer[8]~33\ : std_logic;
SIGNAL \u7|control1|timer[9]~34_combout\ : std_logic;
SIGNAL \u7|control1|timer[9]~35\ : std_logic;
SIGNAL \u7|control1|timer[10]~37\ : std_logic;
SIGNAL \u7|control1|timer[11]~38_combout\ : std_logic;
SIGNAL \u7|control1|timer[11]~39\ : std_logic;
SIGNAL \u7|control1|timer[12]~41\ : std_logic;
SIGNAL \u7|control1|timer[13]~42_combout\ : std_logic;
SIGNAL \u7|control1|timer[13]~43\ : std_logic;
SIGNAL \u7|control1|timer[14]~44_combout\ : std_logic;
SIGNAL \u7|control1|timer[14]~45\ : std_logic;
SIGNAL \u7|control1|timer[15]~46_combout\ : std_logic;
SIGNAL \u7|control1|timer[12]~40_combout\ : std_logic;
SIGNAL \u7|control1|Equal3~3_combout\ : std_logic;
SIGNAL \u7|control1|timer[10]~36_combout\ : std_logic;
SIGNAL \u7|control1|timer[8]~32_combout\ : std_logic;
SIGNAL \u7|control1|Equal3~2_combout\ : std_logic;
SIGNAL \u7|control1|Equal3~4_combout\ : std_logic;
SIGNAL \u7|control1|REF_REQ~0_combout\ : std_logic;
SIGNAL \u7|control1|REF_REQ~regout\ : std_logic;
SIGNAL \u7|command1|always0~3_combout\ : std_logic;
SIGNAL \u7|command1|do_writea~0_combout\ : std_logic;
SIGNAL \u7|command1|do_writea~regout\ : std_logic;
SIGNAL \u7|command1|always3~0_combout\ : std_logic;
SIGNAL \u7|command1|CM_ACK~0_combout\ : std_logic;
SIGNAL \u7|command1|CM_ACK~regout\ : std_logic;
SIGNAL \u7|control1|always1~0_combout\ : std_logic;
SIGNAL \u7|control1|CMD_ACK~regout\ : std_logic;
SIGNAL \u7|ST[6]~3_combout\ : std_logic;
SIGNAL \u7|ST[1]~6_combout\ : std_logic;
SIGNAL \u7|ST[1]~16_combout\ : std_logic;
SIGNAL \u7|Add4~4_combout\ : std_logic;
SIGNAL \u7|ST[2]~14_combout\ : std_logic;
SIGNAL \u7|Equal2~0_combout\ : std_logic;
SIGNAL \u7|Add4~0_combout\ : std_logic;
SIGNAL \u7|ST[0]~4_combout\ : std_logic;
SIGNAL \u7|ST[0]~5_combout\ : std_logic;
SIGNAL \u7|Equal6~0_combout\ : std_logic;
SIGNAL \u7|mWR_DONE~0_combout\ : std_logic;
SIGNAL \u7|mWR_DONE~regout\ : std_logic;
SIGNAL \u7|WR_MASK~5_combout\ : std_logic;
SIGNAL \CLOCK_50_I~combout\ : std_logic;
SIGNAL \u7|sdram_pll1|altpll_component|_clk0\ : std_logic;
SIGNAL \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \CLOCK_50_I~clkctrl_outclk\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][0]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][0]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data~7_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data[7]~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_PIX[7]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][7]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][7]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][7]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data~8_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oBlue[0]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_PIX[1]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][1]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][1]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][1]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][1]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data~6_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data~5_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap0_dly[1]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap0_dly[2]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][3]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][3]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][3]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data~4_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_PIX[4]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][4]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][4]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][4]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][4]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data~3_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oBlue[3]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][5]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][5]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][5]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][5]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data~2_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_PIX[6]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][6]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][6]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][6]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][6]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data~1_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oBlue[5]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oBlue[6]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap0_dly[7]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oBlue[7]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_PIX[8]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][8]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][8]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][8]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][8]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data~9_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_PIX[9]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][9]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[0][9]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][9]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|iCamera_Data_50[1][9]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data~10_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap0_dly[8]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oBlue[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \Camera_Data_unit|oRed[1]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oRed[2]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oRed[3]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oRed[4]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oRed[5]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oRed[6]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oRed[7]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oRed[8]~feeder_combout\ : std_logic;
SIGNAL \u7|mDATAIN[0]~0_combout\ : std_logic;
SIGNAL \u7|command1|do_initial~feeder_combout\ : std_logic;
SIGNAL \u7|command1|do_initial~regout\ : std_logic;
SIGNAL \u7|command1|oe4~0_combout\ : std_logic;
SIGNAL \u7|command1|oe4~1_combout\ : std_logic;
SIGNAL \u7|command1|oe4~regout\ : std_logic;
SIGNAL \u7|command1|OE~feeder_combout\ : std_logic;
SIGNAL \u7|command1|OE~regout\ : std_logic;
SIGNAL \u7|mDATAIN[1]~1_combout\ : std_logic;
SIGNAL \u7|mDATAIN[2]~2_combout\ : std_logic;
SIGNAL \u7|mDATAIN[3]~3_combout\ : std_logic;
SIGNAL \u7|mDATAIN[4]~4_combout\ : std_logic;
SIGNAL \u7|mDATAIN[5]~5_combout\ : std_logic;
SIGNAL \u7|mDATAIN[6]~6_combout\ : std_logic;
SIGNAL \u7|mDATAIN[7]~7_combout\ : std_logic;
SIGNAL \u7|mDATAIN[8]~8_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oBlue[9]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap1_dly[5]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap1_dly[2]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap1_dly[1]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[0]~11_cout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[0]~13\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[1]~15\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[2]~17\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[3]~19\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[4]~21\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[5]~22_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Camera_Data_Tap1_dly[7]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[5]~23\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[6]~24_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[6]~25\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[7]~26_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[7]~27\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[8]~28_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[8]~29\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[9]~30_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oRed[9]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[0]~12_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[1]~14_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[2]~16_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[3]~18_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oGreen[4]~20_combout\ : std_logic;
SIGNAL \u7|mDATAIN[9]~9_combout\ : std_logic;
SIGNAL \u7|mDATAIN[10]~10_combout\ : std_logic;
SIGNAL \u7|mDATAIN[11]~11_combout\ : std_logic;
SIGNAL \u7|mDATAIN[12]~12_combout\ : std_logic;
SIGNAL \u7|mDATAIN[13]~13_combout\ : std_logic;
SIGNAL \u7|mDATAIN[14]~14_combout\ : std_logic;
SIGNAL \u7|mDATAIN[15]~15_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[10]~14_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[3]~15_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector27~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector27~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Sync~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Sync~regout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_VD~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_VD~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Enable_reg[0]~feeder_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~84_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_penirq_db[0]~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_penirq_db[2]~feeder_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_penirq_db[4]~feeder_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_penirq_db[5]~feeder_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|WideAnd0~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|WideAnd0~combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_penirq0~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~1\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~3\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~4_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~5\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~7\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~9\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~10_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~11\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~13\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~14_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~8_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal0~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~2_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal0~2_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~15\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~16_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|SPI_Clock_counter~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~17\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~18_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~19\ : std_logic;
SIGNAL \Touch_Panel_unit|Add0~20_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal0~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal0~3_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|En_SPI_Clock~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Touch_En~3_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Touch_En~4_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Touch_En~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_penirq~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_penirq~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector12~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~68_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_SCLK_O~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_SCLK_O~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~67_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~69_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~112_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~110_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Touch_En~2_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~65_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~51_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~99_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~117_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~108_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~58_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[0]~7_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[3]~5_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[3]~6_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[3]~17_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[1]~9_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal3~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[4]~19_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_MOSI_O~3_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[4]~18_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[4]~20_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[0]~8\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[1]~10\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[2]~11_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[2]~12\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[3]~14\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_busy_timeout[4]~15_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~79_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~80_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~105_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~59_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~60_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~61_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~76_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~104_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~106_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~102_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~103_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~118_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~107_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~7_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~8_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~4_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~9_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~10_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~3_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~66_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~2_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~5_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~6_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector14~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector13~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal6~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~57_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~82_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~88_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector15~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal6~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[11]~9_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[11]~13_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~1\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~3\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~4_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector25~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector24~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~5\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~7\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~8_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector23~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector22~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector22~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector21~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector20~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~9\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~11\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~13\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~15\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~17\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~19\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~20_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector17~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector17~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector17~2_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal7~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~2_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector26~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal7~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal7~2_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal7~3_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[10]~4_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~53_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~54_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~109_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~55_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~91_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~114_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~116_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~63_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~96_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~92_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~115_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~97_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~100_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~85_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~87_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~113_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[10]~7_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[10]~6_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[10]~8_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~16_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector19~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector19~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal8~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~72_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~73_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~70_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~74_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~75_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_IDLE~feeder_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_ENABLE~2_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_count[3]~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state~98_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_data_reg[10]~5_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~21\ : std_logic;
SIGNAL \Touch_Panel_unit|Add3~22_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector16~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Selector16~2_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_MOSI_O~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|I2C_scen~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|always2~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|I2C_scen~regout\ : std_logic;
SIGNAL \LCD_TPn_sclk~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|V_Count[7]~26_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~1\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~3\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~5\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~7\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~9\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~11\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~13\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~15\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~17\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~18_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~10_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal10~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~14_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add1~16_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal10~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Equal9~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[5]~22_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~1\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~3\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~5\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~6_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_den~3_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_den~4_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_den~regout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_R[2]~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~7\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~8_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[0]~11_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~0_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~9\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~11\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~12_combout\ : std_logic;
SIGNAL \Equal3~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~10_combout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_R[2]~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_R[2]~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_R[2]~3_combout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_R[2]~4_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[3]~0_combout\ : std_logic;
SIGNAL \u7|mDATAOUT[6]~feeder_combout\ : std_logic;
SIGNAL \u7|mDATAOUT[7]~feeder_combout\ : std_logic;
SIGNAL \u7|mDATAOUT[8]~feeder_combout\ : std_logic;
SIGNAL \u7|mDATAOUT[9]~feeder_combout\ : std_logic;
SIGNAL \u7|mDATAOUT[10]~feeder_combout\ : std_logic;
SIGNAL \u7|mDATAOUT[13]~feeder_combout\ : std_logic;
SIGNAL \u7|mDATAOUT[14]~feeder_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iGreen[4]~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~4_combout\ : std_logic;
SIGNAL \Equal3~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iGreen[3]~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iGreen[2]~2_combout\ : std_logic;
SIGNAL \u7|mDATAOUT[4]~feeder_combout\ : std_logic;
SIGNAL \u7|mDATAOUT[5]~feeder_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iGreen[1]~3_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iGreen[7]~4_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][10]~0_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][8]~1_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u7|mDATAOUT[2]~feeder_combout\ : std_logic;
SIGNAL \u7|mDATAOUT[3]~feeder_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][10]~7_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][5]~8_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][5]~9_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][8]~12_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][3]~13_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][3]~14_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iGreen[6]~6_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iGreen[5]~7_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[3]~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit|Add0~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[3]~2_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[3]~3_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[1]~9_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[0]~4_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[0]~5_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][5]~19_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iGreen[0]~5_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~17\ : std_logic;
SIGNAL \Add1~19\ : std_logic;
SIGNAL \Add1~21\ : std_logic;
SIGNAL \Add1~22_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iBlue[5]~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iBlue[4]~1_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iBlue[6]~2_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][10]~1_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][8]~3_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][11]~8_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][11]~9_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][10]~10_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][10]~11_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][8]~14_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][8]~15_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iBlue[7]~3_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][6]~18_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][4]~20_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \Add1~18_combout\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iBlue[3]~4_combout\ : std_logic;
SIGNAL \Add2~1_cout\ : std_logic;
SIGNAL \Add2~3_cout\ : std_logic;
SIGNAL \Add2~5_cout\ : std_logic;
SIGNAL \Add2~7_cout\ : std_logic;
SIGNAL \Add2~9_cout\ : std_logic;
SIGNAL \Add2~11_cout\ : std_logic;
SIGNAL \Add2~13_cout\ : std_logic;
SIGNAL \Add2~15_cout\ : std_logic;
SIGNAL \Add2~17_cout\ : std_logic;
SIGNAL \Add2~19_cout\ : std_logic;
SIGNAL \Add2~21\ : std_logic;
SIGNAL \Add2~23\ : std_logic;
SIGNAL \Add2~25\ : std_logic;
SIGNAL \Add2~26_combout\ : std_logic;
SIGNAL \Add2~28_combout\ : std_logic;
SIGNAL \Add2~24_combout\ : std_logic;
SIGNAL \Add2~29_combout\ : std_logic;
SIGNAL \Add2~22_combout\ : std_logic;
SIGNAL \Add2~30_combout\ : std_logic;
SIGNAL \Add2~20_combout\ : std_logic;
SIGNAL \Add2~31_combout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_DEN~feeder_combout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_DEN~regout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Count[2]~21_wirecell_combout\ : std_logic;
SIGNAL \LCD_Data_unit|H_Sync~regout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_HD~0_combout\ : std_logic;
SIGNAL \LCD_Data_unit|LTM_HD~regout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add1~23\ : std_logic;
SIGNAL \Add1~24_combout\ : std_logic;
SIGNAL \Add2~27\ : std_logic;
SIGNAL \Add2~32_combout\ : std_logic;
SIGNAL \Add2~34_combout\ : std_logic;
SIGNAL \LCD_Data_unit_iRed[6]~10_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \Add1~25\ : std_logic;
SIGNAL \Add1~26_combout\ : std_logic;
SIGNAL \Add2~33\ : std_logic;
SIGNAL \Add2~35_combout\ : std_logic;
SIGNAL \Add2~37_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add1~27\ : std_logic;
SIGNAL \Add1~28_combout\ : std_logic;
SIGNAL \Add2~36\ : std_logic;
SIGNAL \Add2~38_combout\ : std_logic;
SIGNAL \Add2~40_combout\ : std_logic;
SIGNAL \Add2~39\ : std_logic;
SIGNAL \Add2~41_combout\ : std_logic;
SIGNAL \Add2~43_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_SS_N_O~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_SS_N_O~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|TP_SS_N_O~regout\ : std_logic;
SIGNAL \LTM_SCEN~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Lookup_data~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|WideOr4~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|Lookup_data~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_data~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_data[12]~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Equal3~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat_en~1_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|Equal4~0_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat_en~2_combout\ : std_logic;
SIGNAL \LCD_Config_unit|I2C_unit|sdat_en~regout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|clock_div~regout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|clock_div_prev~regout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|state_counter[4]~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~1\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~2_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|state_counter[1]~2_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Equal1~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|state_counter[1]~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~3\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~5\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~7\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~8_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|state_counter[4]~6_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~9\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~10_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|state_counter[5]~5_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Equal0~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|state_counter[0]~3_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|state_counter[0]~4_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|state_counter[2]~8_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Equal0~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Equal6~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Equal7~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|clk_OR_msk~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|always2~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|clk_OR_msk~regout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Add1~6_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|state_counter[3]~7_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|always2~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|clk_AND_msk~regout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|I2C_sclk~combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Equal5~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data[23]~feeder_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_state[1]~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_state[1]~4_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Error~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Error~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Error~2_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Error~3_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|Error~regout\ : std_logic;
SIGNAL \Camera_Config_unit|Add0~1\ : std_logic;
SIGNAL \Camera_Config_unit|Add0~3\ : std_logic;
SIGNAL \Camera_Config_unit|Add0~5\ : std_logic;
SIGNAL \Camera_Config_unit|Add0~7\ : std_logic;
SIGNAL \Camera_Config_unit|Add0~8_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_state[4]~5_combout\ : std_logic;
SIGNAL \Camera_Config_unit|WideOr1~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_state[0]~6_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_state[0]~7_combout\ : std_logic;
SIGNAL \Camera_Config_unit|Equal0~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_state[2]~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_state[3]~3_combout\ : std_logic;
SIGNAL \Camera_Config_unit|Add0~4_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_state[2]~2_combout\ : std_logic;
SIGNAL \Camera_Config_unit|Equal0~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|always1~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_start~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_start~regout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_start~0_combout\ : std_logic;
SIGNAL \Camera_Config_unit|I2C_data[22]~4_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~4_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~3_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~2_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~1_combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|sdat~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[3]~4_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Equal5~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[0]~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[0]~32_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Capture_active~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|Capture_active~regout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[22]~34_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[0]~33\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[1]~35_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[1]~36\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[2]~37_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[2]~38\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[3]~39_combout\ : std_logic;
SIGNAL \TP_position~4_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Coord_En~0_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Coord_En~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Coord_En~regout\ : std_logic;
SIGNAL \TP_position[1][3]~1_combout\ : std_logic;
SIGNAL \TP_position[0][3]~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[0]~1_combout\ : std_logic;
SIGNAL \TP_position~0_combout\ : std_logic;
SIGNAL \TP_position[0][0]~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[1]~2_combout\ : std_logic;
SIGNAL \TP_position~2_combout\ : std_logic;
SIGNAL \TP_position[0][1]~regout\ : std_logic;
SIGNAL \display_unit|seg0|WideOr6~0_combout\ : std_logic;
SIGNAL \TP_position~5_combout\ : std_logic;
SIGNAL \TP_position[6][4]~regout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[0][0]~0_combout\ : std_logic;
SIGNAL \display_unit|seg0|WideOr5~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[0][1]~1_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[2]~3_combout\ : std_logic;
SIGNAL \TP_position~3_combout\ : std_logic;
SIGNAL \TP_position[0][2]~regout\ : std_logic;
SIGNAL \display_unit|seg0|WideOr4~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[0][2]~2_combout\ : std_logic;
SIGNAL \display_unit|seg0|WideOr3~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[0][3]~3_combout\ : std_logic;
SIGNAL \display_unit|seg0|WideOr2~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[0][4]~4_combout\ : std_logic;
SIGNAL \display_unit|seg0|WideOr1~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[0][5]~5_combout\ : std_logic;
SIGNAL \display_unit|seg0|WideOr0~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[0][6]~6_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[5]~6_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[3]~40\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[4]~41_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[4]~42\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[5]~43_combout\ : std_logic;
SIGNAL \TP_position~7_combout\ : std_logic;
SIGNAL \TP_position[1][1]~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[7]~8_combout\ : std_logic;
SIGNAL \TP_position~9_combout\ : std_logic;
SIGNAL \TP_position[1][3]~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[4]~5_combout\ : std_logic;
SIGNAL \TP_position~6_combout\ : std_logic;
SIGNAL \TP_position[1][0]~regout\ : std_logic;
SIGNAL \display_unit|seg1|WideOr6~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[1][0]~7_combout\ : std_logic;
SIGNAL \display_unit|seg1|WideOr5~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[1][1]~8_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[6]~7_combout\ : std_logic;
SIGNAL \TP_position~8_combout\ : std_logic;
SIGNAL \TP_position[1][2]~regout\ : std_logic;
SIGNAL \display_unit|seg1|WideOr4~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[1][2]~9_combout\ : std_logic;
SIGNAL \display_unit|seg1|WideOr3~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[1][3]~10_combout\ : std_logic;
SIGNAL \display_unit|seg1|WideOr2~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[1][4]~11_combout\ : std_logic;
SIGNAL \display_unit|seg1|WideOr1~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[1][5]~12_combout\ : std_logic;
SIGNAL \display_unit|seg1|WideOr0~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[1][6]~13_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[5]~44\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[6]~46\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[7]~47_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[7]~48\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[8]~50\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[9]~51_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[9]~52\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[10]~53_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[10]~11_combout\ : std_logic;
SIGNAL \TP_position~12_combout\ : std_logic;
SIGNAL \TP_position[2][2]~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[11]~12_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[10]~54\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[11]~55_combout\ : std_logic;
SIGNAL \TP_position~13_combout\ : std_logic;
SIGNAL \TP_position[2][3]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[8]~49_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|Y_Coord[8]~9_combout\ : std_logic;
SIGNAL \TP_position~10_combout\ : std_logic;
SIGNAL \TP_position[2][0]~regout\ : std_logic;
SIGNAL \display_unit|seg2|WideOr6~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[2][0]~14_combout\ : std_logic;
SIGNAL \display_unit|seg2|WideOr5~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[2][1]~15_combout\ : std_logic;
SIGNAL \display_unit|seg2|WideOr4~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[2][2]~16_combout\ : std_logic;
SIGNAL \display_unit|seg2|WideOr3~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[2][3]~17_combout\ : std_logic;
SIGNAL \display_unit|seg2|WideOr2~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[2][4]~18_combout\ : std_logic;
SIGNAL \display_unit|seg2|WideOr1~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[2][5]~19_combout\ : std_logic;
SIGNAL \display_unit|seg2|WideOr0~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[2][6]~20_combout\ : std_logic;
SIGNAL \TP_position[7][4]~feeder_combout\ : std_logic;
SIGNAL \TP_position[7][4]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[11]~56\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[12]~57_combout\ : std_logic;
SIGNAL \TP_position[3][0]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[12]~58\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[13]~59_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[13]~60\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[14]~61_combout\ : std_logic;
SIGNAL \TP_position[3][2]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[14]~62\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[15]~63_combout\ : std_logic;
SIGNAL \TP_position[3][3]~regout\ : std_logic;
SIGNAL \display_unit|seg3|WideOr6~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[3][0]~21_combout\ : std_logic;
SIGNAL \display_unit|seg3|WideOr5~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[3][1]~22_combout\ : std_logic;
SIGNAL \display_unit|seg3|WideOr4~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[3][2]~23_combout\ : std_logic;
SIGNAL \display_unit|seg3|WideOr3~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[3][3]~24_combout\ : std_logic;
SIGNAL \display_unit|seg3|WideOr2~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[3][4]~25_combout\ : std_logic;
SIGNAL \display_unit|seg3|WideOr1~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[3][5]~26_combout\ : std_logic;
SIGNAL \display_unit|seg3|WideOr0~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[3][6]~27_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[3]~feeder_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[0]~0_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[15]~64\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[16]~65_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[16]~66\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[17]~67_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[17]~68\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[18]~69_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[18]~70\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[19]~71_combout\ : std_logic;
SIGNAL \TP_position~17_combout\ : std_logic;
SIGNAL \TP_position[4][3]~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[0]~feeder_combout\ : std_logic;
SIGNAL \TP_position~14_combout\ : std_logic;
SIGNAL \TP_position[4][0]~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[2]~feeder_combout\ : std_logic;
SIGNAL \TP_position~16_combout\ : std_logic;
SIGNAL \TP_position[4][2]~regout\ : std_logic;
SIGNAL \display_unit|seg4|WideOr6~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[4][0]~28_combout\ : std_logic;
SIGNAL \display_unit|seg4|WideOr5~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[4][1]~29_combout\ : std_logic;
SIGNAL \display_unit|seg4|WideOr4~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[4][2]~30_combout\ : std_logic;
SIGNAL \display_unit|seg4|WideOr3~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[4][3]~31_combout\ : std_logic;
SIGNAL \display_unit|seg4|WideOr2~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[4][4]~32_combout\ : std_logic;
SIGNAL \display_unit|seg4|WideOr1~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[4][5]~33_combout\ : std_logic;
SIGNAL \display_unit|seg4|WideOr0~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[4][6]~34_combout\ : std_logic;
SIGNAL \TP_position~20_combout\ : std_logic;
SIGNAL \TP_position[5][2]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[19]~72\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[20]~73_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[20]~74\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[21]~76\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[22]~78\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[23]~79_combout\ : std_logic;
SIGNAL \TP_position~21_combout\ : std_logic;
SIGNAL \TP_position[5][3]~regout\ : std_logic;
SIGNAL \TP_position~18_combout\ : std_logic;
SIGNAL \TP_position[5][0]~regout\ : std_logic;
SIGNAL \display_unit|seg5|WideOr6~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[5][0]~35_combout\ : std_logic;
SIGNAL \display_unit|seg5|WideOr5~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[5][1]~36_combout\ : std_logic;
SIGNAL \display_unit|seg5|WideOr4~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[5][2]~37_combout\ : std_logic;
SIGNAL \display_unit|seg5|WideOr3~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[5][3]~38_combout\ : std_logic;
SIGNAL \display_unit|seg5|WideOr2~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[5][4]~39_combout\ : std_logic;
SIGNAL \display_unit|seg5|WideOr1~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[5][5]~40_combout\ : std_logic;
SIGNAL \display_unit|seg5|WideOr0~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[5][6]~41_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[23]~80\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[24]~81_combout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[8]~feeder_combout\ : std_logic;
SIGNAL \TP_position~22_combout\ : std_logic;
SIGNAL \TP_position[6][0]~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[10]~feeder_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[24]~82\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[25]~83_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[25]~84\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[26]~85_combout\ : std_logic;
SIGNAL \TP_position~24_combout\ : std_logic;
SIGNAL \TP_position[6][2]~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|X_Coord[11]~feeder_combout\ : std_logic;
SIGNAL \TP_position~25_combout\ : std_logic;
SIGNAL \TP_position[6][3]~regout\ : std_logic;
SIGNAL \display_unit|seg6|WideOr6~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[6][0]~42_combout\ : std_logic;
SIGNAL \display_unit|seg6|WideOr5~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[6][1]~43_combout\ : std_logic;
SIGNAL \display_unit|seg6|WideOr4~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[6][2]~44_combout\ : std_logic;
SIGNAL \display_unit|seg6|WideOr3~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[6][3]~45_combout\ : std_logic;
SIGNAL \display_unit|seg6|WideOr2~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[6][4]~46_combout\ : std_logic;
SIGNAL \display_unit|seg6|WideOr1~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[6][5]~47_combout\ : std_logic;
SIGNAL \display_unit|seg6|WideOr0~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[6][6]~48_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[26]~86\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[27]~87_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[27]~88\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[28]~89_combout\ : std_logic;
SIGNAL \TP_position[7][0]~regout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[28]~90\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[29]~91_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[29]~92\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[30]~93_combout\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[30]~94\ : std_logic;
SIGNAL \Camera_Data_unit|oFrame_Count[31]~95_combout\ : std_logic;
SIGNAL \TP_position[7][3]~regout\ : std_logic;
SIGNAL \TP_position[7][2]~regout\ : std_logic;
SIGNAL \display_unit|seg7|WideOr6~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[7][0]~49_combout\ : std_logic;
SIGNAL \TP_position[7][1]~regout\ : std_logic;
SIGNAL \display_unit|seg7|WideOr5~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[7][1]~50_combout\ : std_logic;
SIGNAL \display_unit|seg7|WideOr4~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[7][2]~51_combout\ : std_logic;
SIGNAL \display_unit|seg7|WideOr3~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[7][3]~52_combout\ : std_logic;
SIGNAL \display_unit|seg7|WideOr2~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[7][4]~53_combout\ : std_logic;
SIGNAL \display_unit|seg7|WideOr1~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[7][5]~54_combout\ : std_logic;
SIGNAL \display_unit|seg7|WideOr0~0_combout\ : std_logic;
SIGNAL \display_unit|SEVEN_SEGMENT_N_O[7][6]~55_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[8]~16\ : std_logic;
SIGNAL \u7|rRD1_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[13]~20_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[9]~22\ : std_logic;
SIGNAL \u7|rRD1_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[10]~24\ : std_logic;
SIGNAL \u7|rRD1_ADDR[11]~26\ : std_logic;
SIGNAL \u7|rRD1_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[12]~28\ : std_logic;
SIGNAL \u7|rRD1_ADDR[13]~30\ : std_logic;
SIGNAL \u7|rRD1_ADDR[14]~32\ : std_logic;
SIGNAL \u7|rRD1_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[15]~34\ : std_logic;
SIGNAL \u7|rRD1_ADDR[16]~36\ : std_logic;
SIGNAL \u7|rRD1_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u7|LessThan3~1_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[13]~18_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[17]~38\ : std_logic;
SIGNAL \u7|rRD1_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[18]~40\ : std_logic;
SIGNAL \u7|rRD1_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[19]~42\ : std_logic;
SIGNAL \u7|rRD1_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[20]~44\ : std_logic;
SIGNAL \u7|rRD1_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[21]~46\ : std_logic;
SIGNAL \u7|rRD1_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[13]~17_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[13]~19_combout\ : std_logic;
SIGNAL \u7|mADDR[10]~0_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[8]~16\ : std_logic;
SIGNAL \u7|rRD2_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[15]~20_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[9]~22\ : std_logic;
SIGNAL \u7|rRD2_ADDR[10]~24\ : std_logic;
SIGNAL \u7|rRD2_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[11]~26\ : std_logic;
SIGNAL \u7|rRD2_ADDR[12]~28\ : std_logic;
SIGNAL \u7|rRD2_ADDR[13]~30\ : std_logic;
SIGNAL \u7|rRD2_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[14]~32\ : std_logic;
SIGNAL \u7|rRD2_ADDR[15]~34\ : std_logic;
SIGNAL \u7|rRD2_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[16]~36\ : std_logic;
SIGNAL \u7|rRD2_ADDR[17]~38\ : std_logic;
SIGNAL \u7|rRD2_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[18]~40\ : std_logic;
SIGNAL \u7|rRD2_ADDR[19]~42\ : std_logic;
SIGNAL \u7|rRD2_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[20]~44\ : std_logic;
SIGNAL \u7|rRD2_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[21]~46\ : std_logic;
SIGNAL \u7|rRD2_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[15]~19_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[8]~16\ : std_logic;
SIGNAL \u7|rWR2_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[11]~20_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[9]~22\ : std_logic;
SIGNAL \u7|rWR2_ADDR[10]~24\ : std_logic;
SIGNAL \u7|rWR2_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[11]~26\ : std_logic;
SIGNAL \u7|rWR2_ADDR[12]~28\ : std_logic;
SIGNAL \u7|rWR2_ADDR[13]~30\ : std_logic;
SIGNAL \u7|rWR2_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[14]~32\ : std_logic;
SIGNAL \u7|rWR2_ADDR[15]~34\ : std_logic;
SIGNAL \u7|rWR2_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[16]~36\ : std_logic;
SIGNAL \u7|rWR2_ADDR[17]~38\ : std_logic;
SIGNAL \u7|rWR2_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[18]~40\ : std_logic;
SIGNAL \u7|rWR2_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[19]~42\ : std_logic;
SIGNAL \u7|rWR2_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u7|LessThan2~1_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[11]~17_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[11]~18_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[20]~44\ : std_logic;
SIGNAL \u7|rWR2_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[11]~19_combout\ : std_logic;
SIGNAL \u7|mADDR~1_combout\ : std_logic;
SIGNAL \u7|mADDR~2_combout\ : std_logic;
SIGNAL \u7|WR_MASK[1]~6_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[8]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~0_combout\ : std_logic;
SIGNAL \u7|SA~0_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[9]~22\ : std_logic;
SIGNAL \u7|rWR1_ADDR[10]~24\ : std_logic;
SIGNAL \u7|rWR1_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[14]~20_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[11]~26\ : std_logic;
SIGNAL \u7|rWR1_ADDR[12]~28\ : std_logic;
SIGNAL \u7|rWR1_ADDR[13]~30\ : std_logic;
SIGNAL \u7|rWR1_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[14]~32\ : std_logic;
SIGNAL \u7|rWR1_ADDR[15]~34\ : std_logic;
SIGNAL \u7|rWR1_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[16]~36\ : std_logic;
SIGNAL \u7|rWR1_ADDR[17]~38\ : std_logic;
SIGNAL \u7|rWR1_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[18]~40\ : std_logic;
SIGNAL \u7|rWR1_ADDR[19]~42\ : std_logic;
SIGNAL \u7|rWR1_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[20]~44\ : std_logic;
SIGNAL \u7|rWR1_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[21]~46\ : std_logic;
SIGNAL \u7|rWR1_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[14]~17_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[14]~19_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[8]~16\ : std_logic;
SIGNAL \u7|rWR1_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u7|mADDR~3_combout\ : std_logic;
SIGNAL \u7|mADDR~4_combout\ : std_logic;
SIGNAL \u7|command1|SA~1_combout\ : std_logic;
SIGNAL \u7|SA~1_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u7|mADDR~5_combout\ : std_logic;
SIGNAL \u7|mADDR~6_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[10]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~2_combout\ : std_logic;
SIGNAL \u7|SA~2_combout\ : std_logic;
SIGNAL \u7|SA~3_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u7|mADDR~9_combout\ : std_logic;
SIGNAL \u7|mADDR~10_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[12]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~4_combout\ : std_logic;
SIGNAL \u7|SA~4_combout\ : std_logic;
SIGNAL \u7|SA~5_combout\ : std_logic;
SIGNAL \u7|mADDR~13_combout\ : std_logic;
SIGNAL \u7|mADDR~14_combout\ : std_logic;
SIGNAL \u7|command1|SA~6_combout\ : std_logic;
SIGNAL \u7|SA~6_combout\ : std_logic;
SIGNAL \u7|SA~7_combout\ : std_logic;
SIGNAL \u7|mADDR~17_combout\ : std_logic;
SIGNAL \u7|mADDR~18_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[16]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~8_combout\ : std_logic;
SIGNAL \u7|SA~8_combout\ : std_logic;
SIGNAL \u7|mADDR~19_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u7|mADDR~20_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[17]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~9_combout\ : std_logic;
SIGNAL \u7|SA~9_combout\ : std_logic;
SIGNAL \u7|mADDR~21_combout\ : std_logic;
SIGNAL \u7|mADDR~22_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[18]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|always4~0_combout\ : std_logic;
SIGNAL \u7|command1|SA~10_combout\ : std_logic;
SIGNAL \u7|SA~10_combout\ : std_logic;
SIGNAL \u7|command1|SA~11_combout\ : std_logic;
SIGNAL \u7|SA~11_combout\ : std_logic;
SIGNAL \u7|LessThan0~0_combout\ : std_logic;
SIGNAL \u7|DQM~0_combout\ : std_logic;
SIGNAL \u7|DQM[0]~feeder_combout\ : std_logic;
SIGNAL \u7|DQM[1]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|WE_N~0_combout\ : std_logic;
SIGNAL \u7|command1|WE_N~1_combout\ : std_logic;
SIGNAL \u7|command1|WE_N~regout\ : std_logic;
SIGNAL \u7|WE_N~0_combout\ : std_logic;
SIGNAL \u7|WE_N~regout\ : std_logic;
SIGNAL \u7|command1|CAS_N~0_combout\ : std_logic;
SIGNAL \u7|command1|CAS_N~regout\ : std_logic;
SIGNAL \u7|CAS_N~0_combout\ : std_logic;
SIGNAL \u7|CAS_N~regout\ : std_logic;
SIGNAL \u7|command1|RAS_N~1_combout\ : std_logic;
SIGNAL \u7|command1|RAS_N~regout\ : std_logic;
SIGNAL \u7|RAS_N~0_combout\ : std_logic;
SIGNAL \u7|RAS_N~regout\ : std_logic;
SIGNAL \u7|command1|CS_N~0_combout\ : std_logic;
SIGNAL \u7|rWR2_ADDR[21]~46\ : std_logic;
SIGNAL \u7|rWR2_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u7|mADDR~25_combout\ : std_logic;
SIGNAL \u7|mADDR~26_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[22]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|CS_N~1_combout\ : std_logic;
SIGNAL \u7|CS_N~regout\ : std_logic;
SIGNAL \u7|mADDR~27_combout\ : std_logic;
SIGNAL \u7|mADDR~28_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[20]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|BA~0_combout\ : std_logic;
SIGNAL \u7|BA[0]~feeder_combout\ : std_logic;
SIGNAL \u7|mADDR~29_combout\ : std_logic;
SIGNAL \u7|mADDR~30_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[21]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|BA~1_combout\ : std_logic;
SIGNAL \u7|BA[1]~feeder_combout\ : std_logic;
SIGNAL \u7|sdram_pll1|altpll_component|_clk1\ : std_logic;
SIGNAL \u7|sdram_pll1|altpll_component|_clk1~clkctrl_e_DRAM_CLK_outclk\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Camera_Data_unit|oBlue\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Camera_Data_unit|Camera_Data_Tap0_dly\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Camera_Config_unit|u0|state_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \LCD_Config_unit|I2C_unit|clock_div_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Touch_Panel_unit|Y_Coord\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Touch_Panel_unit|TP_data_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LCD_Data_unit|LTM_R\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u7|rRD2_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|mADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|RD_MASK\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|control1|SADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|command1|rp_shift\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u7|command1|BA\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL start_delay : std_logic_vector(19 DOWNTO 0);
SIGNAL \Camera_Data_unit|oRed\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Camera_Data_unit|iLine_Valid_50\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|XY_parity\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Camera_Data\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Camera_Config_unit|I2C_state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Camera_Config_unit|u0|sdat\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \LCD_Config_unit|I2C_state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Touch_Panel_unit|X_Coord\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Touch_Panel_unit|TP_busy_timeout\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \LCD_Data_unit|H_Count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u7|rRD1_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|WR_MASK\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|DQM\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|command1|command_delay\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \PUSH_BUTTON_I~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Camera_Data_unit|oGreen\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Camera_Data_unit|iFrame_Valid_50\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Camera_Data_unit|Camera_PIXCLK_50\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Camera_Config_unit|I2C_data\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \LCD_Config_unit|I2C_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \LCD_Config_unit|I2C_unit|state_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Touch_Panel_unit|TP_penirq_db\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Touch_Panel_unit|SPI_Clock_counter\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u7|rWR2_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|mDATAOUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|ST\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|CMD\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u7|control1|timer\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|command1|SA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Camera_Data_unit|oFrame_Count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Camera_Data_unit|iCamera_Data_PIX\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Camera_Data_unit|Camera_Data_Tap1_dly\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \LCD_Config_unit|I2C_unit|sdat\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Touch_Panel_unit|TP_data_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Touch_Panel_unit|Enable_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \LCD_Data_unit|V_Count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|rWR1_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|SA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u7|BA\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|control1|init_timer\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|command1|rw_shift\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|command1|CS_N\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \SWITCH_I~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALT_INV_CLOCK_50_I~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\ : std_logic;
SIGNAL \u7|sdram_pll1|altpll_component|ALT_INV__clk0~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_SWITCH_I~combout\ : std_logic_vector(17 DOWNTO 17);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_LCD_unit_enable~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \Camera_Config_unit|u0|ALT_INV_sdat\ : std_logic_vector(30 DOWNTO 30);
SIGNAL \LCD_Config_unit|I2C_unit|ALT_INV_sdat\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \LCD_Data_unit|ALT_INV_LTM_VD~regout\ : std_logic;
SIGNAL \LCD_Data_unit|ALT_INV_LTM_NCLK~regout\ : std_logic;
SIGNAL \ALT_INV_Camera_unit_enable~regout\ : std_logic;
SIGNAL \Touch_Panel_unit|ALT_INV_TP_state.S_TP_IDLE~regout\ : std_logic;

BEGIN

ww_CLOCK_50_I <= CLOCK_50_I;
ww_PUSH_BUTTON_I <= PUSH_BUTTON_I;
ww_SWITCH_I <= SWITCH_I;
SEVEN_SEGMENT_N_O <= ww_SEVEN_SEGMENT_N_O;
LED_GREEN_O <= ww_LED_GREEN_O;
LED_RED_O <= ww_LED_RED_O;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_LDQM <= ww_DRAM_LDQM;
DRAM_UDQM <= ww_DRAM_UDQM;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_BA_0 <= ww_DRAM_BA_0;
DRAM_BA_1 <= ww_DRAM_BA_1;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CKE <= ww_DRAM_CKE;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u7|sdram_pll1|altpll_component|pll_INCLK_bus\ <= (gnd & \CLOCK_50_I~combout\);

\u7|sdram_pll1|altpll_component|_clk0\ <= \u7|sdram_pll1|altpll_component|pll_CLK_bus\(0);
\u7|sdram_pll1|altpll_component|_clk1\ <= \u7|sdram_pll1|altpll_component|pll_CLK_bus\(1);
\u7|sdram_pll1|altpll_component|pll~CLK2\ <= \u7|sdram_pll1|altpll_component|pll_CLK_bus\(2);

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ <= (\Camera_Data_unit|oBlue\(8) & \Camera_Data_unit|oBlue\(7) & \Camera_Data_unit|oBlue\(6) & \Camera_Data_unit|oBlue\(5) & 
\Camera_Data_unit|oBlue\(4) & \Camera_Data_unit|oBlue\(3) & \Camera_Data_unit|oBlue\(2) & \Camera_Data_unit|oBlue\(1) & \Camera_Data_unit|oBlue\(0));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ <= (\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ <= (\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(0);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(1);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(2);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(3);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(4);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(5);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(6);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(7);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(8);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ <= (\Camera_Data_unit|oRed\(8) & \Camera_Data_unit|oRed\(7) & \Camera_Data_unit|oRed\(6) & \Camera_Data_unit|oRed\(5) & 
\Camera_Data_unit|oRed\(4) & \Camera_Data_unit|oRed\(3) & \Camera_Data_unit|oRed\(2) & \Camera_Data_unit|oRed\(1) & \Camera_Data_unit|oRed\(0));

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ <= (\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ <= (\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_a\(8) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(0);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(1);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(2);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(3);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(4);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(5);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(6);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(7);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(8);

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ <= (\~GND~combout\ & \Camera_Data_unit|oGreen\(9) & \Camera_Data_unit|oGreen\(8) & \Camera_Data_unit|oGreen\(7) & \Camera_Data_unit|oGreen\(6) & 
\Camera_Data_unit|oGreen\(5) & \Camera_Data_unit|oBlue\(9));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ <= (\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ <= (\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(0);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(1);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(2);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(3);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(4);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(5);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(6);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ <= (\~GND~combout\ & \Camera_Data_unit|oGreen\(4) & \Camera_Data_unit|oGreen\(3) & \Camera_Data_unit|oGreen\(2) & \Camera_Data_unit|oGreen\(1) & 
\Camera_Data_unit|oGreen\(0) & \Camera_Data_unit|oRed\(9));

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ <= (\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ <= (\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_a\(8) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(0);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(1);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(2);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(3);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(4);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(5);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(6);

\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTBDATAIN_bus\ <= (\u7|mDATAOUT\(14) & \u7|mDATAOUT\(13) & \u7|mDATAOUT\(12) & \u7|mDATAOUT\(9) & \u7|mDATAOUT\(8) & \u7|mDATAOUT\(7) & \u7|mDATAOUT\(6) & 
\u7|mDATAOUT\(5) & \u7|mDATAOUT\(4));

\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTAADDR_bus\ <= (\u7|read_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTBADDR_bus\ <= (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)
& \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\(0);
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\(1);
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\(2);
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\(3);
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\(4);
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\(5);
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\(6);
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\(7);
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\(8);

\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\ <= (vcc & vcc);

\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\ <= (\u7|mDATAOUT\(3) & \u7|mDATAOUT\(2));

\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\ <= (\u7|read_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\ <= (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)
& \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(0);
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) <= \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(1);

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTBDATAIN_bus\ <= (\u7|mDATAOUT\(14) & \u7|mDATAOUT\(13) & \u7|mDATAOUT\(12) & \u7|mDATAOUT\(11) & \u7|mDATAOUT\(10) & \u7|mDATAOUT\(9) & \u7|mDATAOUT\(8) & 
\u7|mDATAOUT\(7) & \u7|mDATAOUT\(6));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTAADDR_bus\ <= (\u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTBADDR_bus\ <= (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)
& \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\(0);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\(1);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\(2);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\(3);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\(4);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\(5);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\(6);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\(7);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\(8);

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc);

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\ <= (\u7|mDATAOUT\(5) & \u7|mDATAOUT\(4) & \u7|mDATAOUT\(3) & \u7|mDATAOUT\(2));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\ <= (\u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\ <= (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)
& \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(0);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(1);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(2);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(3);

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTADATAIN_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTAADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(10) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus\(0);
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(11) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus\(1);

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTADATAIN_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(2));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTAADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(12) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus\(0);
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(13) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus\(1);

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTADATAIN_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(4));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTAADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTBADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(14) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTBDATAOUT_bus\(0);
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTBDATAOUT_bus\(1);

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTADATAIN_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(6));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTAADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTBADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(16) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTBDATAOUT_bus\(0);
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTBDATAOUT_bus\(1);

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTADATAIN_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(8));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTAADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTBADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(18) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTBDATAOUT_bus\(0);
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTBDATAOUT_bus\(1);

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTADATAIN_bus\ <= (\Camera_Data_unit|Camera_Data\(6) & \Camera_Data_unit|Camera_Data\(5));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTAADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(0);
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(6) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(1);

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTADATAIN_bus\ <= (\Camera_Data_unit|Camera_Data\(4) & \Camera_Data_unit|Camera_Data\(3));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTAADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTBADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus\(0);
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(4) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus\(1);

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTADATAIN_bus\ <= (\Camera_Data_unit|Camera_Data\(2) & \Camera_Data_unit|Camera_Data\(1));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTAADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTBADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTBDATAOUT_bus\(0);
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(2) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTBDATAOUT_bus\(1);

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\Camera_Data_unit|Camera_Data\(7) & \Camera_Data_unit|Camera_Data\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(0) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\ <= (\Camera_Data_unit|Camera_Data\(9) & \Camera_Data_unit|Camera_Data\(8));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\ <= (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(0);
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) <= \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(1);

\u7|sdram_pll1|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u7|sdram_pll1|altpll_component|_clk0\);

\SDRAM_RD_Load~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \SDRAM_RD_Load~regout\);

\CLOCK_50_I~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50_I~combout\);

\u7|sdram_pll1|altpll_component|_clk1~clkctrl_e_DRAM_CLK_INCLK_bus\ <= (gnd & gnd & gnd & \u7|sdram_pll1|altpll_component|_clk1\);
\ALT_INV_CLOCK_50_I~clkctrl_outclk\ <= NOT \CLOCK_50_I~clkctrl_outclk\;
\ALT_INV_SDRAM_RD_Load~clkctrl_outclk\ <= NOT \SDRAM_RD_Load~clkctrl_outclk\;
\u7|sdram_pll1|altpll_component|ALT_INV__clk0~clkctrl_outclk\ <= NOT \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\;
\ALT_INV_SWITCH_I~combout\(17) <= NOT \SWITCH_I~combout\(17);
\u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\u7|read_fifo2|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ <= NOT \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\;
\u7|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ <= NOT \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\;
\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\ALT_INV_LCD_unit_enable~regout\ <= NOT \LCD_unit_enable~regout\;
\u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ <= NOT \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\;
\u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ <= NOT \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\;
\Camera_Config_unit|u0|ALT_INV_sdat\(30) <= NOT \Camera_Config_unit|u0|sdat\(30);
\LCD_Config_unit|I2C_unit|ALT_INV_sdat\(15) <= NOT \LCD_Config_unit|I2C_unit|sdat\(15);
\LCD_Data_unit|ALT_INV_LTM_VD~regout\ <= NOT \LCD_Data_unit|LTM_VD~regout\;
\LCD_Data_unit|ALT_INV_LTM_NCLK~regout\ <= NOT \LCD_Data_unit|LTM_NCLK~regout\;
\ALT_INV_Camera_unit_enable~regout\ <= NOT \Camera_unit_enable~regout\;
\Touch_Panel_unit|ALT_INV_TP_state.S_TP_IDLE~regout\ <= NOT \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\;

-- Location: LCFF_X33_Y15_N13
\Camera_Data_unit|oFrame_Count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[6]~45_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(6));

-- Location: LCFF_X33_Y14_N11
\Camera_Data_unit|oFrame_Count[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[21]~75_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(21));

-- Location: LCFF_X33_Y14_N13
\Camera_Data_unit|oFrame_Count[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[22]~77_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(22));

-- Location: LCCOMB_X33_Y15_N12
\Camera_Data_unit|oFrame_Count[6]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[6]~45_combout\ = (\Camera_Data_unit|oFrame_Count\(6) & (\Camera_Data_unit|oFrame_Count[5]~44\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(6) & (!\Camera_Data_unit|oFrame_Count[5]~44\ & VCC))
-- \Camera_Data_unit|oFrame_Count[6]~46\ = CARRY((\Camera_Data_unit|oFrame_Count\(6) & !\Camera_Data_unit|oFrame_Count[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(6),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[5]~44\,
	combout => \Camera_Data_unit|oFrame_Count[6]~45_combout\,
	cout => \Camera_Data_unit|oFrame_Count[6]~46\);

-- Location: LCCOMB_X33_Y14_N10
\Camera_Data_unit|oFrame_Count[21]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[21]~75_combout\ = (\Camera_Data_unit|oFrame_Count\(21) & (!\Camera_Data_unit|oFrame_Count[20]~74\)) # (!\Camera_Data_unit|oFrame_Count\(21) & ((\Camera_Data_unit|oFrame_Count[20]~74\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[21]~76\ = CARRY((!\Camera_Data_unit|oFrame_Count[20]~74\) # (!\Camera_Data_unit|oFrame_Count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(21),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[20]~74\,
	combout => \Camera_Data_unit|oFrame_Count[21]~75_combout\,
	cout => \Camera_Data_unit|oFrame_Count[21]~76\);

-- Location: LCCOMB_X33_Y14_N12
\Camera_Data_unit|oFrame_Count[22]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[22]~77_combout\ = (\Camera_Data_unit|oFrame_Count\(22) & (\Camera_Data_unit|oFrame_Count[21]~76\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(22) & (!\Camera_Data_unit|oFrame_Count[21]~76\ & VCC))
-- \Camera_Data_unit|oFrame_Count[22]~78\ = CARRY((\Camera_Data_unit|oFrame_Count\(22) & !\Camera_Data_unit|oFrame_Count[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(22),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[21]~76\,
	combout => \Camera_Data_unit|oFrame_Count[22]~77_combout\,
	cout => \Camera_Data_unit|oFrame_Count[22]~78\);

-- Location: LCCOMB_X21_Y12_N20
\u7|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~14_combout\ = (\u7|ST\(7) & (!\u7|Add4~13\)) # (!\u7|ST\(7) & ((\u7|Add4~13\) # (GND)))
-- \u7|Add4~15\ = CARRY((!\u7|Add4~13\) # (!\u7|ST\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(7),
	datad => VCC,
	cin => \u7|Add4~13\,
	combout => \u7|Add4~14_combout\,
	cout => \u7|Add4~15\);

-- Location: LCFF_X20_Y9_N17
\u7|command1|rw_flag\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rw_flag~1_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rw_flag~regout\);

-- Location: LCFF_X17_Y13_N13
\start_delay[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[16]~53_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(16));

-- Location: LCFF_X17_Y13_N15
\start_delay[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[17]~56_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(17));

-- Location: LCFF_X17_Y13_N17
\start_delay[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[18]~58_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(18));

-- Location: LCFF_X17_Y13_N19
\start_delay[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[19]~60_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(19));

-- Location: LCFF_X17_Y14_N13
\start_delay[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[0]~21_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(0));

-- Location: LCFF_X17_Y14_N15
\start_delay[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[1]~23_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(1));

-- Location: LCFF_X17_Y14_N17
\start_delay[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[2]~25_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(2));

-- Location: LCFF_X17_Y14_N19
\start_delay[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[3]~27_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(3));

-- Location: LCFF_X17_Y14_N21
\start_delay[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[4]~29_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(4));

-- Location: LCFF_X17_Y14_N23
\start_delay[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[5]~31_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(5));

-- Location: LCFF_X17_Y14_N25
\start_delay[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[6]~33_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(6));

-- Location: LCFF_X17_Y14_N27
\start_delay[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[7]~35_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(7));

-- Location: LCFF_X17_Y14_N29
\start_delay[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[8]~37_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(8));

-- Location: LCFF_X17_Y14_N31
\start_delay[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[9]~39_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(9));

-- Location: LCFF_X17_Y13_N1
\start_delay[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[10]~41_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(10));

-- Location: LCFF_X17_Y13_N3
\start_delay[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[11]~43_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(11));

-- Location: LCFF_X17_Y13_N5
\start_delay[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[12]~45_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(12));

-- Location: LCFF_X17_Y13_N7
\start_delay[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[13]~47_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(13));

-- Location: LCFF_X17_Y13_N9
\start_delay[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[14]~49_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(14));

-- Location: LCFF_X17_Y13_N11
\start_delay[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_delay[15]~51_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Top_state.001~regout\,
	ena => \start_delay[2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_delay(15));

-- Location: LCFF_X35_Y14_N11
\Touch_Panel_unit|TP_busy_timeout[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_busy_timeout[3]~13_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Touch_Panel_unit|TP_busy_timeout[3]~17_combout\,
	ena => \Touch_Panel_unit|TP_busy_timeout[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_busy_timeout\(3));

-- Location: LCCOMB_X36_Y12_N8
\Touch_Panel_unit|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~6_combout\ = (\Touch_Panel_unit|TP_data_reg\(3) & (!\Touch_Panel_unit|Add3~5\)) # (!\Touch_Panel_unit|TP_data_reg\(3) & ((\Touch_Panel_unit|Add3~5\) # (GND)))
-- \Touch_Panel_unit|Add3~7\ = CARRY((!\Touch_Panel_unit|Add3~5\) # (!\Touch_Panel_unit|TP_data_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_data_reg\(3),
	datad => VCC,
	cin => \Touch_Panel_unit|Add3~5\,
	combout => \Touch_Panel_unit|Add3~6_combout\,
	cout => \Touch_Panel_unit|Add3~7\);

-- Location: LCCOMB_X36_Y12_N12
\Touch_Panel_unit|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~10_combout\ = (\Touch_Panel_unit|TP_data_reg\(5) & (!\Touch_Panel_unit|Add3~9\)) # (!\Touch_Panel_unit|TP_data_reg\(5) & ((\Touch_Panel_unit|Add3~9\) # (GND)))
-- \Touch_Panel_unit|Add3~11\ = CARRY((!\Touch_Panel_unit|Add3~9\) # (!\Touch_Panel_unit|TP_data_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_data_reg\(5),
	datad => VCC,
	cin => \Touch_Panel_unit|Add3~9\,
	combout => \Touch_Panel_unit|Add3~10_combout\,
	cout => \Touch_Panel_unit|Add3~11\);

-- Location: LCCOMB_X36_Y12_N14
\Touch_Panel_unit|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~12_combout\ = (\Touch_Panel_unit|TP_data_reg\(6) & (\Touch_Panel_unit|Add3~11\ $ (GND))) # (!\Touch_Panel_unit|TP_data_reg\(6) & (!\Touch_Panel_unit|Add3~11\ & VCC))
-- \Touch_Panel_unit|Add3~13\ = CARRY((\Touch_Panel_unit|TP_data_reg\(6) & !\Touch_Panel_unit|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_data_reg\(6),
	datad => VCC,
	cin => \Touch_Panel_unit|Add3~11\,
	combout => \Touch_Panel_unit|Add3~12_combout\,
	cout => \Touch_Panel_unit|Add3~13\);

-- Location: LCCOMB_X36_Y12_N16
\Touch_Panel_unit|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~14_combout\ = (\Touch_Panel_unit|TP_data_reg\(7) & (!\Touch_Panel_unit|Add3~13\)) # (!\Touch_Panel_unit|TP_data_reg\(7) & ((\Touch_Panel_unit|Add3~13\) # (GND)))
-- \Touch_Panel_unit|Add3~15\ = CARRY((!\Touch_Panel_unit|Add3~13\) # (!\Touch_Panel_unit|TP_data_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_data_reg\(7),
	datad => VCC,
	cin => \Touch_Panel_unit|Add3~13\,
	combout => \Touch_Panel_unit|Add3~14_combout\,
	cout => \Touch_Panel_unit|Add3~15\);

-- Location: LCCOMB_X36_Y12_N20
\Touch_Panel_unit|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~18_combout\ = (\Touch_Panel_unit|TP_data_reg\(9) & (!\Touch_Panel_unit|Add3~17\)) # (!\Touch_Panel_unit|TP_data_reg\(9) & ((\Touch_Panel_unit|Add3~17\) # (GND)))
-- \Touch_Panel_unit|Add3~19\ = CARRY((!\Touch_Panel_unit|Add3~17\) # (!\Touch_Panel_unit|TP_data_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(9),
	datad => VCC,
	cin => \Touch_Panel_unit|Add3~17\,
	combout => \Touch_Panel_unit|Add3~18_combout\,
	cout => \Touch_Panel_unit|Add3~19\);

-- Location: LCCOMB_X30_Y12_N2
\u7|write_fifo2|dcfifo_component|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~2_cout\ = CARRY((\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0)) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(0),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0),
	datad => VCC,
	cout => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~2_cout\);

-- Location: LCCOMB_X30_Y12_N4
\u7|write_fifo2|dcfifo_component|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~4_cout\ = CARRY((\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1) & (\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(1) & 
-- !\u7|write_fifo2|dcfifo_component|auto_generated|op_1~2_cout\)) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1) & ((\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(1)) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~2_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(1),
	datad => VCC,
	cin => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~2_cout\,
	cout => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~4_cout\);

-- Location: LCCOMB_X30_Y12_N6
\u7|write_fifo2|dcfifo_component|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~6_cout\ = CARRY((\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2) & ((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~4_cout\) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(2)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2) & (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(2) & 
-- !\u7|write_fifo2|dcfifo_component|auto_generated|op_1~4_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(2),
	datad => VCC,
	cin => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~4_cout\,
	cout => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~6_cout\);

-- Location: LCCOMB_X30_Y12_N8
\u7|write_fifo2|dcfifo_component|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~8_cout\ = CARRY((\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3) & (\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(3) & 
-- !\u7|write_fifo2|dcfifo_component|auto_generated|op_1~6_cout\)) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3) & ((\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(3)) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~6_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(3),
	datad => VCC,
	cin => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~6_cout\,
	cout => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~8_cout\);

-- Location: LCCOMB_X30_Y12_N10
\u7|write_fifo2|dcfifo_component|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~10_cout\ = CARRY((\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(4) & (\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4) & 
-- !\u7|write_fifo2|dcfifo_component|auto_generated|op_1~8_cout\)) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(4) & ((\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4)) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~8_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(4),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4),
	datad => VCC,
	cin => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~8_cout\,
	cout => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~10_cout\);

-- Location: LCCOMB_X30_Y12_N12
\u7|write_fifo2|dcfifo_component|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~12_cout\ = CARRY((\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(5) & ((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~10_cout\) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(5) & (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5) & 
-- !\u7|write_fifo2|dcfifo_component|auto_generated|op_1~10_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(5),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5),
	datad => VCC,
	cin => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~10_cout\,
	cout => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~12_cout\);

-- Location: LCCOMB_X30_Y12_N14
\u7|write_fifo2|dcfifo_component|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~14_cout\ = CARRY((\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(6) & (\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6) & 
-- !\u7|write_fifo2|dcfifo_component|auto_generated|op_1~12_cout\)) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(6) & ((\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6)) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~12_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(6),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6),
	datad => VCC,
	cin => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~12_cout\,
	cout => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~14_cout\);

-- Location: LCCOMB_X30_Y12_N16
\u7|write_fifo2|dcfifo_component|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~16_cout\ = CARRY((\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(7) & ((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~14_cout\) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(7) & (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7) & 
-- !\u7|write_fifo2|dcfifo_component|auto_generated|op_1~14_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(7),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7),
	datad => VCC,
	cin => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~14_cout\,
	cout => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~16_cout\);

-- Location: LCCOMB_X30_Y12_N18
\u7|write_fifo2|dcfifo_component|auto_generated|op_1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~17_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(8) $ (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~16_cout\ $ 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(8),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8),
	cin => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~16_cout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~17_combout\);

-- Location: LCCOMB_X12_Y8_N6
\Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = (\LCD_Data_unit_iGreen[0]~5_combout\ & (\LCD_Data_unit_iGreen[7]~4_combout\ $ (VCC))) # (!\LCD_Data_unit_iGreen[0]~5_combout\ & (\LCD_Data_unit_iGreen[7]~4_combout\ & VCC))
-- \Add0~1\ = CARRY((\LCD_Data_unit_iGreen[0]~5_combout\ & \LCD_Data_unit_iGreen[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iGreen[0]~5_combout\,
	datab => \LCD_Data_unit_iGreen[7]~4_combout\,
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X12_Y8_N8
\Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\LCD_Data_unit_iGreen[1]~3_combout\ & (!\Add0~1\)) # (!\LCD_Data_unit_iGreen[1]~3_combout\ & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!\LCD_Data_unit_iGreen[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit_iGreen[1]~3_combout\,
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X12_Y8_N12
\Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (\LCD_Data_unit_iGreen[3]~1_combout\ & (!\Add0~5\)) # (!\LCD_Data_unit_iGreen[3]~1_combout\ & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!\LCD_Data_unit_iGreen[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit_iGreen[3]~1_combout\,
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: M4K_X13_Y10
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|read_fifo2|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	clk1 => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	portadatain => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAIN_bus\,
	portbdatain => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTBDATAIN_bus\,
	portaaddr => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTAADDR_bus\,
	portbaddr => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X10_Y10_N6
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\Mult0|mult_core|romout[0][6]~18_combout\ & (\Mult0|mult_core|romout[1][10]~0_combout\ $ (VCC))) # (!\Mult0|mult_core|romout[0][6]~18_combout\ & (\Mult0|mult_core|romout[1][10]~0_combout\ 
-- & VCC))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\Mult0|mult_core|romout[0][6]~18_combout\ & \Mult0|mult_core|romout[1][10]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[0][6]~18_combout\,
	datab => \Mult0|mult_core|romout[1][10]~0_combout\,
	datad => VCC,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X10_Y10_N10
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\Mult0|mult_core|romout[1][4]~11_combout\ $ (\Mult0|mult_core|romout[0][8]~combout\ $ (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\Mult0|mult_core|romout[1][4]~11_combout\ & ((\Mult0|mult_core|romout[0][8]~combout\) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\Mult0|mult_core|romout[1][4]~11_combout\ & (\Mult0|mult_core|romout[0][8]~combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[1][4]~11_combout\,
	datab => \Mult0|mult_core|romout[0][8]~combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X10_Y10_N12
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\Mult0|mult_core|romout[1][5]~9_combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\Mult0|mult_core|romout[1][5]~9_combout\ & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\Mult0|mult_core|romout[1][5]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|romout[1][5]~9_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X10_Y10_N14
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\Mult0|mult_core|romout[1][6]~6_combout\ $ (\Mult0|mult_core|romout[0][10]~7_combout\ $ (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\Mult0|mult_core|romout[1][6]~6_combout\ & ((\Mult0|mult_core|romout[0][10]~7_combout\) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\Mult0|mult_core|romout[1][6]~6_combout\ & (\Mult0|mult_core|romout[0][10]~7_combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[1][6]~6_combout\,
	datab => \Mult0|mult_core|romout[0][10]~7_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X10_Y10_N20
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\Mult0|mult_core|romout[0][13]~combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\Mult0|mult_core|romout[0][13]~combout\ & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\Mult0|mult_core|romout[0][13]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|romout[0][13]~combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X10_Y10_N24
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\Mult0|mult_core|romout[1][11]~combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\Mult0|mult_core|romout[1][11]~combout\ & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\Mult0|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X11_Y10_N0
\Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = (\Mult0|mult_core|romout[0][4]~20_combout\ & (\LCD_Data_unit_iGreen[0]~5_combout\ $ (VCC))) # (!\Mult0|mult_core|romout[0][4]~20_combout\ & (\LCD_Data_unit_iGreen[0]~5_combout\ & VCC))
-- \Add1~1\ = CARRY((\Mult0|mult_core|romout[0][4]~20_combout\ & \LCD_Data_unit_iGreen[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[0][4]~20_combout\,
	datab => \LCD_Data_unit_iGreen[0]~5_combout\,
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X11_Y10_N4
\Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\LCD_Data_unit_iGreen[2]~2_combout\ $ (!\Add1~3\)))) # (GND)
-- \Add1~5\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\LCD_Data_unit_iGreen[2]~2_combout\) # (!\Add1~3\))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (\LCD_Data_unit_iGreen[2]~2_combout\ & 
-- !\Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \LCD_Data_unit_iGreen[2]~2_combout\,
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X11_Y10_N10
\Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\LCD_Data_unit_iGreen[5]~7_combout\ & (\Add1~9\ & VCC)) # (!\LCD_Data_unit_iGreen[5]~7_combout\ & (!\Add1~9\)))) # 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\LCD_Data_unit_iGreen[5]~7_combout\ & (!\Add1~9\)) # (!\LCD_Data_unit_iGreen[5]~7_combout\ & ((\Add1~9\) # (GND)))))
-- \Add1~11\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\LCD_Data_unit_iGreen[5]~7_combout\ & !\Add1~9\)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((!\Add1~9\) # 
-- (!\LCD_Data_unit_iGreen[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datab => \LCD_Data_unit_iGreen[5]~7_combout\,
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCCOMB_X11_Y10_N12
\Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (\LCD_Data_unit_iGreen[6]~6_combout\ $ (!\Add1~11\)))) # (GND)
-- \Add1~13\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & ((\LCD_Data_unit_iGreen[6]~6_combout\) # (!\Add1~11\))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\LCD_Data_unit_iGreen[6]~6_combout\ & 
-- !\Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \LCD_Data_unit_iGreen[6]~6_combout\,
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: LCCOMB_X11_Y10_N14
\Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (\Add0~0_combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (\Add1~13\ & VCC)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\Add1~13\)))) # (!\Add0~0_combout\ & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\Add1~13\)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\Add1~13\) # (GND)))))
-- \Add1~15\ = CARRY((\Add0~0_combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\Add1~13\)) # (!\Add0~0_combout\ & ((!\Add1~13\) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~0_combout\,
	datab => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCCOMB_X11_Y10_N20
\Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~20_combout\ = ((\Add0~6_combout\ $ (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (!\Add1~19\)))) # (GND)
-- \Add1~21\ = CARRY((\Add0~6_combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # (!\Add1~19\))) # (!\Add0~6_combout\ & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & !\Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~6_combout\,
	datab => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \Add1~19\,
	combout => \Add1~20_combout\,
	cout => \Add1~21\);

-- Location: M4K_X13_Y8
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	clk1 => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	portadatain => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAIN_bus\,
	portbdatain => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTBDATAIN_bus\,
	portaaddr => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTAADDR_bus\,
	portbaddr => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X11_Y9_N4
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\Mult1|mult_core|romout[0][5]~19_combout\ & ((\LCD_Data_unit_iBlue[5]~0_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\LCD_Data_unit_iBlue[5]~0_combout\ & 
-- (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\Mult1|mult_core|romout[0][5]~19_combout\ & ((\LCD_Data_unit_iBlue[5]~0_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\LCD_Data_unit_iBlue[5]~0_combout\ & 
-- ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\Mult1|mult_core|romout[0][5]~19_combout\ & (!\LCD_Data_unit_iBlue[5]~0_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\Mult1|mult_core|romout[0][5]~19_combout\ & 
-- ((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\LCD_Data_unit_iBlue[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][5]~19_combout\,
	datab => \LCD_Data_unit_iBlue[5]~0_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X11_Y9_N8
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\Mult1|mult_core|romout[0][7]~17_combout\ & ((\LCD_Data_unit_iBlue[7]~3_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\LCD_Data_unit_iBlue[7]~3_combout\ & 
-- (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\Mult1|mult_core|romout[0][7]~17_combout\ & ((\LCD_Data_unit_iBlue[7]~3_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\LCD_Data_unit_iBlue[7]~3_combout\ & 
-- ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\Mult1|mult_core|romout[0][7]~17_combout\ & (!\LCD_Data_unit_iBlue[7]~3_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\Mult1|mult_core|romout[0][7]~17_combout\ & 
-- ((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\LCD_Data_unit_iBlue[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][7]~17_combout\,
	datab => \LCD_Data_unit_iBlue[7]~3_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X11_Y9_N10
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\LCD_Data_unit_iBlue[4]~1_combout\ $ (\Mult1|mult_core|romout[0][8]~15_combout\ $ (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\LCD_Data_unit_iBlue[4]~1_combout\ & ((\Mult1|mult_core|romout[0][8]~15_combout\) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # (!\LCD_Data_unit_iBlue[4]~1_combout\ & 
-- (\Mult1|mult_core|romout[0][8]~15_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iBlue[4]~1_combout\,
	datab => \Mult1|mult_core|romout[0][8]~15_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X11_Y9_N18
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\Mult1|mult_core|romout[0][12]~5_combout\ $ (\Mult1|mult_core|romout[1][8]~3_combout\ $ (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\Mult1|mult_core|romout[0][12]~5_combout\ & ((\Mult1|mult_core|romout[1][8]~3_combout\) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\Mult1|mult_core|romout[0][12]~5_combout\ & (\Mult1|mult_core|romout[1][8]~3_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][12]~5_combout\,
	datab => \Mult1|mult_core|romout[1][8]~3_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X11_Y9_N20
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\Mult1|mult_core|romout[1][9]~2_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\Mult1|mult_core|romout[1][9]~2_combout\ & 
-- ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\Mult1|mult_core|romout[1][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][9]~2_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X11_Y9_N22
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\Mult1|mult_core|romout[1][10]~1_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\Mult1|mult_core|romout[1][10]~1_combout\ & 
-- (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\Mult1|mult_core|romout[1][10]~1_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult1|mult_core|romout[1][10]~1_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X11_Y9_N24
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\Mult1|mult_core|romout[1][11]~0_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\Mult1|mult_core|romout[1][11]~0_combout\ & 
-- ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\Mult1|mult_core|romout[1][11]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult1|mult_core|romout[1][11]~0_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCFF_X11_Y12_N21
\LCD_Data_unit|V_den\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_den~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_LCD_unit_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_den~regout\);

-- Location: LCCOMB_X9_Y12_N10
\LCD_Data_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add1~0_combout\ = \LCD_Data_unit|V_Count\(0) $ (VCC)
-- \LCD_Data_unit|Add1~1\ = CARRY(\LCD_Data_unit|V_Count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(0),
	datad => VCC,
	combout => \LCD_Data_unit|Add1~0_combout\,
	cout => \LCD_Data_unit|Add1~1\);

-- Location: LCCOMB_X9_Y12_N14
\LCD_Data_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add1~4_combout\ = (\LCD_Data_unit|V_Count\(2) & ((GND) # (!\LCD_Data_unit|Add1~3\))) # (!\LCD_Data_unit|V_Count\(2) & (\LCD_Data_unit|Add1~3\ $ (GND)))
-- \LCD_Data_unit|Add1~5\ = CARRY((\LCD_Data_unit|V_Count\(2)) # (!\LCD_Data_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(2),
	datad => VCC,
	cin => \LCD_Data_unit|Add1~3\,
	combout => \LCD_Data_unit|Add1~4_combout\,
	cout => \LCD_Data_unit|Add1~5\);

-- Location: LCCOMB_X9_Y12_N16
\LCD_Data_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add1~6_combout\ = (\LCD_Data_unit|V_Count\(3) & (\LCD_Data_unit|Add1~5\ & VCC)) # (!\LCD_Data_unit|V_Count\(3) & (!\LCD_Data_unit|Add1~5\))
-- \LCD_Data_unit|Add1~7\ = CARRY((!\LCD_Data_unit|V_Count\(3) & !\LCD_Data_unit|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(3),
	datad => VCC,
	cin => \LCD_Data_unit|Add1~5\,
	combout => \LCD_Data_unit|Add1~6_combout\,
	cout => \LCD_Data_unit|Add1~7\);

-- Location: LCCOMB_X9_Y12_N18
\LCD_Data_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add1~8_combout\ = (\LCD_Data_unit|V_Count\(4) & ((GND) # (!\LCD_Data_unit|Add1~7\))) # (!\LCD_Data_unit|V_Count\(4) & (\LCD_Data_unit|Add1~7\ $ (GND)))
-- \LCD_Data_unit|Add1~9\ = CARRY((\LCD_Data_unit|V_Count\(4)) # (!\LCD_Data_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(4),
	datad => VCC,
	cin => \LCD_Data_unit|Add1~7\,
	combout => \LCD_Data_unit|Add1~8_combout\,
	cout => \LCD_Data_unit|Add1~9\);

-- Location: LCCOMB_X9_Y12_N22
\LCD_Data_unit|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add1~12_combout\ = (\LCD_Data_unit|V_Count\(6) & ((GND) # (!\LCD_Data_unit|Add1~11\))) # (!\LCD_Data_unit|V_Count\(6) & (\LCD_Data_unit|Add1~11\ $ (GND)))
-- \LCD_Data_unit|Add1~13\ = CARRY((\LCD_Data_unit|V_Count\(6)) # (!\LCD_Data_unit|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(6),
	datad => VCC,
	cin => \LCD_Data_unit|Add1~11\,
	combout => \LCD_Data_unit|Add1~12_combout\,
	cout => \LCD_Data_unit|Add1~13\);

-- Location: LCCOMB_X10_Y10_N26
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\LCD_Data_unit_iRed[6]~10_combout\ & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\LCD_Data_unit_iRed[6]~10_combout\ & 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\LCD_Data_unit_iRed[6]~10_combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit_iRed[6]~10_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X11_Y9_N26
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (!\Mult1|mult_core|romout[1][12]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mult1|mult_core|romout[1][12]~combout\,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X12_Y8_N18
\Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (\LCD_Data_unit_iGreen[6]~6_combout\ & (\Add0~11\ $ (GND))) # (!\LCD_Data_unit_iGreen[6]~6_combout\ & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((\LCD_Data_unit_iGreen[6]~6_combout\ & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iGreen[6]~6_combout\,
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X10_Y10_N28
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\LCD_Data_unit_iRed[7]~11_combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\LCD_Data_unit_iRed[7]~11_combout\ & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\LCD_Data_unit_iRed[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[7]~11_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X12_Y8_N20
\Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (\LCD_Data_unit_iGreen[7]~4_combout\ & (!\Add0~13\)) # (!\LCD_Data_unit_iGreen[7]~4_combout\ & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!\LCD_Data_unit_iGreen[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit_iGreen[7]~4_combout\,
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X10_Y10_N30
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X11_Y10_N28
\Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~28_combout\ = ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\Add0~14_combout\ $ (!\Add1~27\)))) # (GND)
-- \Add1~29\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\Add0~14_combout\) # (!\Add1~27\))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\Add0~14_combout\ & !\Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \Add0~14_combout\,
	datad => VCC,
	cin => \Add1~27\,
	combout => \Add1~28_combout\,
	cout => \Add1~29\);

-- Location: LCCOMB_X12_Y8_N22
\Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = !\Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add0~15\,
	combout => \Add0~16_combout\);

-- Location: LCCOMB_X11_Y10_N30
\Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~30_combout\ = \Add1~29\ $ (\Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Add0~16_combout\,
	cin => \Add1~29\,
	combout => \Add1~30_combout\);

-- Location: LCCOMB_X17_Y14_N12
\start_delay[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[0]~21_combout\ = start_delay(0) $ (VCC)
-- \start_delay[0]~22\ = CARRY(start_delay(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(0),
	datad => VCC,
	combout => \start_delay[0]~21_combout\,
	cout => \start_delay[0]~22\);

-- Location: LCCOMB_X17_Y14_N14
\start_delay[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[1]~23_combout\ = (start_delay(1) & (!\start_delay[0]~22\)) # (!start_delay(1) & ((\start_delay[0]~22\) # (GND)))
-- \start_delay[1]~24\ = CARRY((!\start_delay[0]~22\) # (!start_delay(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(1),
	datad => VCC,
	cin => \start_delay[0]~22\,
	combout => \start_delay[1]~23_combout\,
	cout => \start_delay[1]~24\);

-- Location: LCCOMB_X17_Y14_N16
\start_delay[2]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[2]~25_combout\ = (start_delay(2) & (\start_delay[1]~24\ $ (GND))) # (!start_delay(2) & (!\start_delay[1]~24\ & VCC))
-- \start_delay[2]~26\ = CARRY((start_delay(2) & !\start_delay[1]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(2),
	datad => VCC,
	cin => \start_delay[1]~24\,
	combout => \start_delay[2]~25_combout\,
	cout => \start_delay[2]~26\);

-- Location: LCCOMB_X17_Y14_N18
\start_delay[3]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[3]~27_combout\ = (start_delay(3) & (!\start_delay[2]~26\)) # (!start_delay(3) & ((\start_delay[2]~26\) # (GND)))
-- \start_delay[3]~28\ = CARRY((!\start_delay[2]~26\) # (!start_delay(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(3),
	datad => VCC,
	cin => \start_delay[2]~26\,
	combout => \start_delay[3]~27_combout\,
	cout => \start_delay[3]~28\);

-- Location: LCCOMB_X17_Y14_N20
\start_delay[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[4]~29_combout\ = (start_delay(4) & (\start_delay[3]~28\ $ (GND))) # (!start_delay(4) & (!\start_delay[3]~28\ & VCC))
-- \start_delay[4]~30\ = CARRY((start_delay(4) & !\start_delay[3]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(4),
	datad => VCC,
	cin => \start_delay[3]~28\,
	combout => \start_delay[4]~29_combout\,
	cout => \start_delay[4]~30\);

-- Location: LCCOMB_X17_Y14_N22
\start_delay[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[5]~31_combout\ = (start_delay(5) & (!\start_delay[4]~30\)) # (!start_delay(5) & ((\start_delay[4]~30\) # (GND)))
-- \start_delay[5]~32\ = CARRY((!\start_delay[4]~30\) # (!start_delay(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(5),
	datad => VCC,
	cin => \start_delay[4]~30\,
	combout => \start_delay[5]~31_combout\,
	cout => \start_delay[5]~32\);

-- Location: LCCOMB_X17_Y14_N24
\start_delay[6]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[6]~33_combout\ = (start_delay(6) & (\start_delay[5]~32\ $ (GND))) # (!start_delay(6) & (!\start_delay[5]~32\ & VCC))
-- \start_delay[6]~34\ = CARRY((start_delay(6) & !\start_delay[5]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(6),
	datad => VCC,
	cin => \start_delay[5]~32\,
	combout => \start_delay[6]~33_combout\,
	cout => \start_delay[6]~34\);

-- Location: LCCOMB_X17_Y14_N26
\start_delay[7]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[7]~35_combout\ = (start_delay(7) & (!\start_delay[6]~34\)) # (!start_delay(7) & ((\start_delay[6]~34\) # (GND)))
-- \start_delay[7]~36\ = CARRY((!\start_delay[6]~34\) # (!start_delay(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(7),
	datad => VCC,
	cin => \start_delay[6]~34\,
	combout => \start_delay[7]~35_combout\,
	cout => \start_delay[7]~36\);

-- Location: LCCOMB_X17_Y14_N28
\start_delay[8]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[8]~37_combout\ = (start_delay(8) & (\start_delay[7]~36\ $ (GND))) # (!start_delay(8) & (!\start_delay[7]~36\ & VCC))
-- \start_delay[8]~38\ = CARRY((start_delay(8) & !\start_delay[7]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(8),
	datad => VCC,
	cin => \start_delay[7]~36\,
	combout => \start_delay[8]~37_combout\,
	cout => \start_delay[8]~38\);

-- Location: LCCOMB_X17_Y14_N30
\start_delay[9]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[9]~39_combout\ = (start_delay(9) & (!\start_delay[8]~38\)) # (!start_delay(9) & ((\start_delay[8]~38\) # (GND)))
-- \start_delay[9]~40\ = CARRY((!\start_delay[8]~38\) # (!start_delay(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(9),
	datad => VCC,
	cin => \start_delay[8]~38\,
	combout => \start_delay[9]~39_combout\,
	cout => \start_delay[9]~40\);

-- Location: LCCOMB_X17_Y13_N0
\start_delay[10]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[10]~41_combout\ = (start_delay(10) & (\start_delay[9]~40\ $ (GND))) # (!start_delay(10) & (!\start_delay[9]~40\ & VCC))
-- \start_delay[10]~42\ = CARRY((start_delay(10) & !\start_delay[9]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(10),
	datad => VCC,
	cin => \start_delay[9]~40\,
	combout => \start_delay[10]~41_combout\,
	cout => \start_delay[10]~42\);

-- Location: LCCOMB_X17_Y13_N2
\start_delay[11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[11]~43_combout\ = (start_delay(11) & (!\start_delay[10]~42\)) # (!start_delay(11) & ((\start_delay[10]~42\) # (GND)))
-- \start_delay[11]~44\ = CARRY((!\start_delay[10]~42\) # (!start_delay(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(11),
	datad => VCC,
	cin => \start_delay[10]~42\,
	combout => \start_delay[11]~43_combout\,
	cout => \start_delay[11]~44\);

-- Location: LCCOMB_X17_Y13_N4
\start_delay[12]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[12]~45_combout\ = (start_delay(12) & (\start_delay[11]~44\ $ (GND))) # (!start_delay(12) & (!\start_delay[11]~44\ & VCC))
-- \start_delay[12]~46\ = CARRY((start_delay(12) & !\start_delay[11]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(12),
	datad => VCC,
	cin => \start_delay[11]~44\,
	combout => \start_delay[12]~45_combout\,
	cout => \start_delay[12]~46\);

-- Location: LCCOMB_X17_Y13_N6
\start_delay[13]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[13]~47_combout\ = (start_delay(13) & (!\start_delay[12]~46\)) # (!start_delay(13) & ((\start_delay[12]~46\) # (GND)))
-- \start_delay[13]~48\ = CARRY((!\start_delay[12]~46\) # (!start_delay(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(13),
	datad => VCC,
	cin => \start_delay[12]~46\,
	combout => \start_delay[13]~47_combout\,
	cout => \start_delay[13]~48\);

-- Location: LCCOMB_X17_Y13_N8
\start_delay[14]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[14]~49_combout\ = (start_delay(14) & (\start_delay[13]~48\ $ (GND))) # (!start_delay(14) & (!\start_delay[13]~48\ & VCC))
-- \start_delay[14]~50\ = CARRY((start_delay(14) & !\start_delay[13]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(14),
	datad => VCC,
	cin => \start_delay[13]~48\,
	combout => \start_delay[14]~49_combout\,
	cout => \start_delay[14]~50\);

-- Location: LCCOMB_X17_Y13_N10
\start_delay[15]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[15]~51_combout\ = (start_delay(15) & (!\start_delay[14]~50\)) # (!start_delay(15) & ((\start_delay[14]~50\) # (GND)))
-- \start_delay[15]~52\ = CARRY((!\start_delay[14]~50\) # (!start_delay(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(15),
	datad => VCC,
	cin => \start_delay[14]~50\,
	combout => \start_delay[15]~51_combout\,
	cout => \start_delay[15]~52\);

-- Location: LCCOMB_X17_Y13_N12
\start_delay[16]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[16]~53_combout\ = (start_delay(16) & (\start_delay[15]~52\ $ (GND))) # (!start_delay(16) & (!\start_delay[15]~52\ & VCC))
-- \start_delay[16]~54\ = CARRY((start_delay(16) & !\start_delay[15]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(16),
	datad => VCC,
	cin => \start_delay[15]~52\,
	combout => \start_delay[16]~53_combout\,
	cout => \start_delay[16]~54\);

-- Location: LCCOMB_X17_Y13_N14
\start_delay[17]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[17]~56_combout\ = (start_delay(17) & (!\start_delay[16]~54\)) # (!start_delay(17) & ((\start_delay[16]~54\) # (GND)))
-- \start_delay[17]~57\ = CARRY((!\start_delay[16]~54\) # (!start_delay(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => start_delay(17),
	datad => VCC,
	cin => \start_delay[16]~54\,
	combout => \start_delay[17]~56_combout\,
	cout => \start_delay[17]~57\);

-- Location: LCCOMB_X17_Y13_N16
\start_delay[18]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[18]~58_combout\ = (start_delay(18) & (\start_delay[17]~57\ $ (GND))) # (!start_delay(18) & (!\start_delay[17]~57\ & VCC))
-- \start_delay[18]~59\ = CARRY((start_delay(18) & !\start_delay[17]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(18),
	datad => VCC,
	cin => \start_delay[17]~57\,
	combout => \start_delay[18]~58_combout\,
	cout => \start_delay[18]~59\);

-- Location: LCCOMB_X17_Y13_N18
\start_delay[19]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[19]~60_combout\ = \start_delay[18]~59\ $ (start_delay(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => start_delay(19),
	cin => \start_delay[18]~59\,
	combout => \start_delay[19]~60_combout\);

-- Location: LCCOMB_X40_Y14_N10
\Touch_Panel_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~6_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(4) & (!\Touch_Panel_unit|Add0~5\)) # (!\Touch_Panel_unit|SPI_Clock_counter\(4) & ((\Touch_Panel_unit|Add0~5\) # (GND)))
-- \Touch_Panel_unit|Add0~7\ = CARRY((!\Touch_Panel_unit|Add0~5\) # (!\Touch_Panel_unit|SPI_Clock_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|SPI_Clock_counter\(4),
	datad => VCC,
	cin => \Touch_Panel_unit|Add0~5\,
	combout => \Touch_Panel_unit|Add0~6_combout\,
	cout => \Touch_Panel_unit|Add0~7\);

-- Location: LCCOMB_X40_Y14_N16
\Touch_Panel_unit|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~12_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(7) & (\Touch_Panel_unit|Add0~11\ $ (GND))) # (!\Touch_Panel_unit|SPI_Clock_counter\(7) & (!\Touch_Panel_unit|Add0~11\ & VCC))
-- \Touch_Panel_unit|Add0~13\ = CARRY((\Touch_Panel_unit|SPI_Clock_counter\(7) & !\Touch_Panel_unit|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|SPI_Clock_counter\(7),
	datad => VCC,
	cin => \Touch_Panel_unit|Add0~11\,
	combout => \Touch_Panel_unit|Add0~12_combout\,
	cout => \Touch_Panel_unit|Add0~13\);

-- Location: LCCOMB_X35_Y14_N10
\Touch_Panel_unit|TP_busy_timeout[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[3]~13_combout\ = (\Touch_Panel_unit|TP_busy_timeout\(3) & (!\Touch_Panel_unit|TP_busy_timeout[2]~12\)) # (!\Touch_Panel_unit|TP_busy_timeout\(3) & ((\Touch_Panel_unit|TP_busy_timeout[2]~12\) # (GND)))
-- \Touch_Panel_unit|TP_busy_timeout[3]~14\ = CARRY((!\Touch_Panel_unit|TP_busy_timeout[2]~12\) # (!\Touch_Panel_unit|TP_busy_timeout\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_busy_timeout\(3),
	datad => VCC,
	cin => \Touch_Panel_unit|TP_busy_timeout[2]~12\,
	combout => \Touch_Panel_unit|TP_busy_timeout[3]~13_combout\,
	cout => \Touch_Panel_unit|TP_busy_timeout[3]~14\);

-- Location: LCFF_X25_Y7_N3
\u7|control1|init_timer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[1]~15_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(1));

-- Location: LCFF_X19_Y10_N11
\u7|control1|timer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[5]~26_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(5));

-- Location: LCFF_X19_Y10_N13
\u7|control1|timer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[6]~28_combout\,
	sdata => \u7|command1|REF_ACK~_wirecell_combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(6));

-- Location: LCFF_X25_Y10_N7
\u7|rWR2_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[10]~23_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(10));

-- Location: LCFF_X23_Y9_N7
\u7|rRD1_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[11]~25_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(11));

-- Location: LCFF_X22_Y10_N11
\u7|rWR1_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[12]~27_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(12));

-- Location: LCFF_X22_Y10_N13
\u7|rWR1_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[13]~29_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(13));

-- Location: LCFF_X24_Y9_N13
\u7|rRD2_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[13]~29_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(13));

-- Location: LCFF_X22_Y10_N17
\u7|rWR1_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[15]~33_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(15));

-- Location: LCFF_X24_Y9_N17
\u7|rRD2_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[15]~33_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(15));

-- Location: LCFF_X24_Y9_N21
\u7|rRD2_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[17]~37_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(17));

-- Location: LCFF_X22_Y10_N25
\u7|rWR1_ADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[19]~41_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(19));

-- Location: LCFF_X24_Y9_N25
\u7|rRD2_ADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[19]~41_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(19));

-- Location: LCFF_X32_Y15_N11
\Camera_Data_unit|XY_parity[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|XY_parity~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|XY_parity\(0));

-- Location: LCFF_X42_Y15_N21
\LCD_Config_unit|I2C_unit|clock_div_count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[9]~27_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(9));

-- Location: LCFF_X42_Y15_N17
\LCD_Config_unit|I2C_unit|clock_div_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[7]~23_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(7));

-- Location: LCFF_X42_Y15_N13
\LCD_Config_unit|I2C_unit|clock_div_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[5]~19_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(5));

-- Location: LCFF_X42_Y15_N11
\LCD_Config_unit|I2C_unit|clock_div_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[4]~17_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(4));

-- Location: LCFF_X42_Y15_N7
\LCD_Config_unit|I2C_unit|clock_div_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[2]~13_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(2));

-- Location: LCFF_X42_Y15_N5
\LCD_Config_unit|I2C_unit|clock_div_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[1]~11_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(1));

-- Location: LCCOMB_X42_Y15_N4
\LCD_Config_unit|I2C_unit|clock_div_count[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[1]~11_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_count\(1) & (\Camera_MCLK~regout\ $ (VCC))) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(1) & (\Camera_MCLK~regout\ & VCC))
-- \LCD_Config_unit|I2C_unit|clock_div_count[1]~12\ = CARRY((\LCD_Config_unit|I2C_unit|clock_div_count\(1) & \Camera_MCLK~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|clock_div_count\(1),
	datab => \Camera_MCLK~regout\,
	datad => VCC,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[1]~11_combout\,
	cout => \LCD_Config_unit|I2C_unit|clock_div_count[1]~12\);

-- Location: LCCOMB_X42_Y15_N6
\LCD_Config_unit|I2C_unit|clock_div_count[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[2]~13_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_count\(2) & (!\LCD_Config_unit|I2C_unit|clock_div_count[1]~12\)) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(2) & 
-- ((\LCD_Config_unit|I2C_unit|clock_div_count[1]~12\) # (GND)))
-- \LCD_Config_unit|I2C_unit|clock_div_count[2]~14\ = CARRY((!\LCD_Config_unit|I2C_unit|clock_div_count[1]~12\) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|clock_div_count\(2),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|clock_div_count[1]~12\,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[2]~13_combout\,
	cout => \LCD_Config_unit|I2C_unit|clock_div_count[2]~14\);

-- Location: LCCOMB_X42_Y15_N10
\LCD_Config_unit|I2C_unit|clock_div_count[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[4]~17_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_count\(4) & (!\LCD_Config_unit|I2C_unit|clock_div_count[3]~16\)) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(4) & 
-- ((\LCD_Config_unit|I2C_unit|clock_div_count[3]~16\) # (GND)))
-- \LCD_Config_unit|I2C_unit|clock_div_count[4]~18\ = CARRY((!\LCD_Config_unit|I2C_unit|clock_div_count[3]~16\) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|clock_div_count\(4),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|clock_div_count[3]~16\,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[4]~17_combout\,
	cout => \LCD_Config_unit|I2C_unit|clock_div_count[4]~18\);

-- Location: LCCOMB_X42_Y15_N12
\LCD_Config_unit|I2C_unit|clock_div_count[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[5]~19_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_count\(5) & (\LCD_Config_unit|I2C_unit|clock_div_count[4]~18\ $ (GND))) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(5) & 
-- (!\LCD_Config_unit|I2C_unit|clock_div_count[4]~18\ & VCC))
-- \LCD_Config_unit|I2C_unit|clock_div_count[5]~20\ = CARRY((\LCD_Config_unit|I2C_unit|clock_div_count\(5) & !\LCD_Config_unit|I2C_unit|clock_div_count[4]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|clock_div_count\(5),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|clock_div_count[4]~18\,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[5]~19_combout\,
	cout => \LCD_Config_unit|I2C_unit|clock_div_count[5]~20\);

-- Location: LCCOMB_X42_Y15_N16
\LCD_Config_unit|I2C_unit|clock_div_count[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[7]~23_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_count\(7) & (\LCD_Config_unit|I2C_unit|clock_div_count[6]~22\ $ (GND))) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(7) & 
-- (!\LCD_Config_unit|I2C_unit|clock_div_count[6]~22\ & VCC))
-- \LCD_Config_unit|I2C_unit|clock_div_count[7]~24\ = CARRY((\LCD_Config_unit|I2C_unit|clock_div_count\(7) & !\LCD_Config_unit|I2C_unit|clock_div_count[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|clock_div_count\(7),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|clock_div_count[6]~22\,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[7]~23_combout\,
	cout => \LCD_Config_unit|I2C_unit|clock_div_count[7]~24\);

-- Location: LCCOMB_X42_Y15_N20
\LCD_Config_unit|I2C_unit|clock_div_count[9]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[9]~27_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_count\(9) & (\LCD_Config_unit|I2C_unit|clock_div_count[8]~26\ $ (GND))) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(9) & 
-- (!\LCD_Config_unit|I2C_unit|clock_div_count[8]~26\ & VCC))
-- \LCD_Config_unit|I2C_unit|clock_div_count[9]~28\ = CARRY((\LCD_Config_unit|I2C_unit|clock_div_count\(9) & !\LCD_Config_unit|I2C_unit|clock_div_count[8]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|clock_div_count\(9),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|clock_div_count[8]~26\,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[9]~27_combout\,
	cout => \LCD_Config_unit|I2C_unit|clock_div_count[9]~28\);

-- Location: LCCOMB_X24_Y15_N6
\LCD_Config_unit|I2C_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Add1~0_combout\ = \LCD_Config_unit|I2C_unit|state_counter\(0) $ (VCC)
-- \LCD_Config_unit|I2C_unit|Add1~1\ = CARRY(\LCD_Config_unit|I2C_unit|state_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|state_counter\(0),
	datad => VCC,
	combout => \LCD_Config_unit|I2C_unit|Add1~0_combout\,
	cout => \LCD_Config_unit|I2C_unit|Add1~1\);

-- Location: LCCOMB_X19_Y15_N12
\LCD_Config_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Add0~0_combout\ = (\LCD_Config_unit|I2C_unit|Acknowledge~regout\ & (\LCD_Config_unit|I2C_state\(0) & VCC)) # (!\LCD_Config_unit|I2C_unit|Acknowledge~regout\ & (\LCD_Config_unit|I2C_state\(0) $ (VCC)))
-- \LCD_Config_unit|Add0~1\ = CARRY((!\LCD_Config_unit|I2C_unit|Acknowledge~regout\ & \LCD_Config_unit|I2C_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|Acknowledge~regout\,
	datab => \LCD_Config_unit|I2C_state\(0),
	datad => VCC,
	combout => \LCD_Config_unit|Add0~0_combout\,
	cout => \LCD_Config_unit|Add0~1\);

-- Location: LCCOMB_X19_Y15_N14
\LCD_Config_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Add0~2_combout\ = (\LCD_Config_unit|I2C_state\(1) & (!\LCD_Config_unit|Add0~1\)) # (!\LCD_Config_unit|I2C_state\(1) & ((\LCD_Config_unit|Add0~1\) # (GND)))
-- \LCD_Config_unit|Add0~3\ = CARRY((!\LCD_Config_unit|Add0~1\) # (!\LCD_Config_unit|I2C_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_state\(1),
	datad => VCC,
	cin => \LCD_Config_unit|Add0~1\,
	combout => \LCD_Config_unit|Add0~2_combout\,
	cout => \LCD_Config_unit|Add0~3\);

-- Location: LCCOMB_X19_Y15_N16
\LCD_Config_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Add0~4_combout\ = (\LCD_Config_unit|I2C_state\(2) & (\LCD_Config_unit|Add0~3\ $ (GND))) # (!\LCD_Config_unit|I2C_state\(2) & (!\LCD_Config_unit|Add0~3\ & VCC))
-- \LCD_Config_unit|Add0~5\ = CARRY((\LCD_Config_unit|I2C_state\(2) & !\LCD_Config_unit|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_state\(2),
	datad => VCC,
	cin => \LCD_Config_unit|Add0~3\,
	combout => \LCD_Config_unit|Add0~4_combout\,
	cout => \LCD_Config_unit|Add0~5\);

-- Location: LCCOMB_X19_Y15_N18
\LCD_Config_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Add0~6_combout\ = (\LCD_Config_unit|I2C_state\(3) & (!\LCD_Config_unit|Add0~5\)) # (!\LCD_Config_unit|I2C_state\(3) & ((\LCD_Config_unit|Add0~5\) # (GND)))
-- \LCD_Config_unit|Add0~7\ = CARRY((!\LCD_Config_unit|Add0~5\) # (!\LCD_Config_unit|I2C_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datad => VCC,
	cin => \LCD_Config_unit|Add0~5\,
	combout => \LCD_Config_unit|Add0~6_combout\,
	cout => \LCD_Config_unit|Add0~7\);

-- Location: LCCOMB_X19_Y15_N20
\LCD_Config_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Add0~8_combout\ = \LCD_Config_unit|Add0~7\ $ (!\LCD_Config_unit|I2C_state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \LCD_Config_unit|I2C_state\(4),
	cin => \LCD_Config_unit|Add0~7\,
	combout => \LCD_Config_unit|Add0~8_combout\);

-- Location: LCCOMB_X63_Y17_N24
\Camera_Config_unit|u0|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Add1~4_combout\ = (\Camera_Config_unit|u0|state_counter\(2) & (\Camera_Config_unit|u0|Add1~3\ $ (GND))) # (!\Camera_Config_unit|u0|state_counter\(2) & (!\Camera_Config_unit|u0|Add1~3\ & VCC))
-- \Camera_Config_unit|u0|Add1~5\ = CARRY((\Camera_Config_unit|u0|state_counter\(2) & !\Camera_Config_unit|u0|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter\(2),
	datad => VCC,
	cin => \Camera_Config_unit|u0|Add1~3\,
	combout => \Camera_Config_unit|u0|Add1~4_combout\,
	cout => \Camera_Config_unit|u0|Add1~5\);

-- Location: LCCOMB_X25_Y7_N2
\u7|control1|init_timer[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[1]~15_combout\ = (\u7|control1|init_timer\(1) & (\u7|control1|init_timer\(0) $ (VCC))) # (!\u7|control1|init_timer\(1) & (\u7|control1|init_timer\(0) & VCC))
-- \u7|control1|init_timer[1]~16\ = CARRY((\u7|control1|init_timer\(1) & \u7|control1|init_timer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(1),
	datab => \u7|control1|init_timer\(0),
	datad => VCC,
	combout => \u7|control1|init_timer[1]~15_combout\,
	cout => \u7|control1|init_timer[1]~16\);

-- Location: LCCOMB_X19_Y10_N10
\u7|control1|timer[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[5]~26_combout\ = (\u7|control1|timer\(5) & (\u7|control1|timer[4]~25\ & VCC)) # (!\u7|control1|timer\(5) & (!\u7|control1|timer[4]~25\))
-- \u7|control1|timer[5]~27\ = CARRY((!\u7|control1|timer\(5) & !\u7|control1|timer[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(5),
	datad => VCC,
	cin => \u7|control1|timer[4]~25\,
	combout => \u7|control1|timer[5]~26_combout\,
	cout => \u7|control1|timer[5]~27\);

-- Location: LCCOMB_X19_Y10_N12
\u7|control1|timer[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[6]~28_combout\ = (\u7|control1|timer\(6) & ((GND) # (!\u7|control1|timer[5]~27\))) # (!\u7|control1|timer\(6) & (\u7|control1|timer[5]~27\ $ (GND)))
-- \u7|control1|timer[6]~29\ = CARRY((\u7|control1|timer\(6)) # (!\u7|control1|timer[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(6),
	datad => VCC,
	cin => \u7|control1|timer[5]~27\,
	combout => \u7|control1|timer[6]~28_combout\,
	cout => \u7|control1|timer[6]~29\);

-- Location: LCCOMB_X25_Y10_N6
\u7|rWR2_ADDR[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[10]~23_combout\ = (\u7|rWR2_ADDR\(10) & (\u7|rWR2_ADDR[9]~22\ $ (GND))) # (!\u7|rWR2_ADDR\(10) & (!\u7|rWR2_ADDR[9]~22\ & VCC))
-- \u7|rWR2_ADDR[10]~24\ = CARRY((\u7|rWR2_ADDR\(10) & !\u7|rWR2_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(10),
	datad => VCC,
	cin => \u7|rWR2_ADDR[9]~22\,
	combout => \u7|rWR2_ADDR[10]~23_combout\,
	cout => \u7|rWR2_ADDR[10]~24\);

-- Location: LCCOMB_X23_Y9_N6
\u7|rRD1_ADDR[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[11]~25_combout\ = (\u7|rRD1_ADDR\(11) & (!\u7|rRD1_ADDR[10]~24\)) # (!\u7|rRD1_ADDR\(11) & ((\u7|rRD1_ADDR[10]~24\) # (GND)))
-- \u7|rRD1_ADDR[11]~26\ = CARRY((!\u7|rRD1_ADDR[10]~24\) # (!\u7|rRD1_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(11),
	datad => VCC,
	cin => \u7|rRD1_ADDR[10]~24\,
	combout => \u7|rRD1_ADDR[11]~25_combout\,
	cout => \u7|rRD1_ADDR[11]~26\);

-- Location: LCCOMB_X22_Y10_N10
\u7|rWR1_ADDR[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[12]~27_combout\ = (\u7|rWR1_ADDR\(12) & (\u7|rWR1_ADDR[11]~26\ $ (GND))) # (!\u7|rWR1_ADDR\(12) & (!\u7|rWR1_ADDR[11]~26\ & VCC))
-- \u7|rWR1_ADDR[12]~28\ = CARRY((\u7|rWR1_ADDR\(12) & !\u7|rWR1_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(12),
	datad => VCC,
	cin => \u7|rWR1_ADDR[11]~26\,
	combout => \u7|rWR1_ADDR[12]~27_combout\,
	cout => \u7|rWR1_ADDR[12]~28\);

-- Location: LCCOMB_X22_Y10_N12
\u7|rWR1_ADDR[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[13]~29_combout\ = (\u7|rWR1_ADDR\(13) & (!\u7|rWR1_ADDR[12]~28\)) # (!\u7|rWR1_ADDR\(13) & ((\u7|rWR1_ADDR[12]~28\) # (GND)))
-- \u7|rWR1_ADDR[13]~30\ = CARRY((!\u7|rWR1_ADDR[12]~28\) # (!\u7|rWR1_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(13),
	datad => VCC,
	cin => \u7|rWR1_ADDR[12]~28\,
	combout => \u7|rWR1_ADDR[13]~29_combout\,
	cout => \u7|rWR1_ADDR[13]~30\);

-- Location: LCCOMB_X24_Y9_N12
\u7|rRD2_ADDR[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[13]~29_combout\ = (\u7|rRD2_ADDR\(13) & (!\u7|rRD2_ADDR[12]~28\)) # (!\u7|rRD2_ADDR\(13) & ((\u7|rRD2_ADDR[12]~28\) # (GND)))
-- \u7|rRD2_ADDR[13]~30\ = CARRY((!\u7|rRD2_ADDR[12]~28\) # (!\u7|rRD2_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(13),
	datad => VCC,
	cin => \u7|rRD2_ADDR[12]~28\,
	combout => \u7|rRD2_ADDR[13]~29_combout\,
	cout => \u7|rRD2_ADDR[13]~30\);

-- Location: LCCOMB_X22_Y10_N16
\u7|rWR1_ADDR[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[15]~33_combout\ = (\u7|rWR1_ADDR\(15) & (!\u7|rWR1_ADDR[14]~32\)) # (!\u7|rWR1_ADDR\(15) & ((\u7|rWR1_ADDR[14]~32\) # (GND)))
-- \u7|rWR1_ADDR[15]~34\ = CARRY((!\u7|rWR1_ADDR[14]~32\) # (!\u7|rWR1_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(15),
	datad => VCC,
	cin => \u7|rWR1_ADDR[14]~32\,
	combout => \u7|rWR1_ADDR[15]~33_combout\,
	cout => \u7|rWR1_ADDR[15]~34\);

-- Location: LCCOMB_X24_Y9_N16
\u7|rRD2_ADDR[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[15]~33_combout\ = (\u7|rRD2_ADDR\(15) & (!\u7|rRD2_ADDR[14]~32\)) # (!\u7|rRD2_ADDR\(15) & ((\u7|rRD2_ADDR[14]~32\) # (GND)))
-- \u7|rRD2_ADDR[15]~34\ = CARRY((!\u7|rRD2_ADDR[14]~32\) # (!\u7|rRD2_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(15),
	datad => VCC,
	cin => \u7|rRD2_ADDR[14]~32\,
	combout => \u7|rRD2_ADDR[15]~33_combout\,
	cout => \u7|rRD2_ADDR[15]~34\);

-- Location: LCCOMB_X24_Y9_N20
\u7|rRD2_ADDR[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[17]~37_combout\ = (\u7|rRD2_ADDR\(17) & (!\u7|rRD2_ADDR[16]~36\)) # (!\u7|rRD2_ADDR\(17) & ((\u7|rRD2_ADDR[16]~36\) # (GND)))
-- \u7|rRD2_ADDR[17]~38\ = CARRY((!\u7|rRD2_ADDR[16]~36\) # (!\u7|rRD2_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(17),
	datad => VCC,
	cin => \u7|rRD2_ADDR[16]~36\,
	combout => \u7|rRD2_ADDR[17]~37_combout\,
	cout => \u7|rRD2_ADDR[17]~38\);

-- Location: LCCOMB_X22_Y10_N24
\u7|rWR1_ADDR[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[19]~41_combout\ = (\u7|rWR1_ADDR\(19) & (!\u7|rWR1_ADDR[18]~40\)) # (!\u7|rWR1_ADDR\(19) & ((\u7|rWR1_ADDR[18]~40\) # (GND)))
-- \u7|rWR1_ADDR[19]~42\ = CARRY((!\u7|rWR1_ADDR[18]~40\) # (!\u7|rWR1_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(19),
	datad => VCC,
	cin => \u7|rWR1_ADDR[18]~40\,
	combout => \u7|rWR1_ADDR[19]~41_combout\,
	cout => \u7|rWR1_ADDR[19]~42\);

-- Location: LCCOMB_X24_Y9_N24
\u7|rRD2_ADDR[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[19]~41_combout\ = (\u7|rRD2_ADDR\(19) & (!\u7|rRD2_ADDR[18]~40\)) # (!\u7|rRD2_ADDR\(19) & ((\u7|rRD2_ADDR[18]~40\) # (GND)))
-- \u7|rRD2_ADDR[19]~42\ = CARRY((!\u7|rRD2_ADDR[18]~40\) # (!\u7|rRD2_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(19),
	datad => VCC,
	cin => \u7|rRD2_ADDR[18]~40\,
	combout => \u7|rRD2_ADDR[19]~41_combout\,
	cout => \u7|rRD2_ADDR[19]~42\);

-- Location: LCFF_X31_Y15_N21
\Camera_Data_unit|Frame_Valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Frame_Valid~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Frame_Valid~regout\);

-- Location: LCFF_X21_Y15_N9
\LCD_Config_unit|I2C_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|WideOr1~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Config_unit|I2C_state\(4),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(13));

-- Location: LCCOMB_X61_Y17_N10
\Camera_Config_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|Add0~0_combout\ = (\Camera_Config_unit|I2C_state\(0) & (\Camera_Config_unit|u0|Error~regout\ $ (GND))) # (!\Camera_Config_unit|I2C_state\(0) & (!\Camera_Config_unit|u0|Error~regout\ & VCC))
-- \Camera_Config_unit|Add0~1\ = CARRY((\Camera_Config_unit|I2C_state\(0) & !\Camera_Config_unit|u0|Error~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(0),
	datab => \Camera_Config_unit|u0|Error~regout\,
	datad => VCC,
	combout => \Camera_Config_unit|Add0~0_combout\,
	cout => \Camera_Config_unit|Add0~1\);

-- Location: LCCOMB_X61_Y17_N12
\Camera_Config_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|Add0~2_combout\ = (\Camera_Config_unit|I2C_state\(1) & (!\Camera_Config_unit|Add0~1\)) # (!\Camera_Config_unit|I2C_state\(1) & ((\Camera_Config_unit|Add0~1\) # (GND)))
-- \Camera_Config_unit|Add0~3\ = CARRY((!\Camera_Config_unit|Add0~1\) # (!\Camera_Config_unit|I2C_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|I2C_state\(1),
	datad => VCC,
	cin => \Camera_Config_unit|Add0~1\,
	combout => \Camera_Config_unit|Add0~2_combout\,
	cout => \Camera_Config_unit|Add0~3\);

-- Location: LCCOMB_X61_Y17_N16
\Camera_Config_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|Add0~6_combout\ = (\Camera_Config_unit|I2C_state\(3) & (!\Camera_Config_unit|Add0~5\)) # (!\Camera_Config_unit|I2C_state\(3) & ((\Camera_Config_unit|Add0~5\) # (GND)))
-- \Camera_Config_unit|Add0~7\ = CARRY((!\Camera_Config_unit|Add0~5\) # (!\Camera_Config_unit|I2C_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|I2C_state\(3),
	datad => VCC,
	cin => \Camera_Config_unit|Add0~5\,
	combout => \Camera_Config_unit|Add0~6_combout\,
	cout => \Camera_Config_unit|Add0~7\);

-- Location: LCFF_X61_Y16_N21
\Camera_Config_unit|I2C_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|WideOr0~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Camera_Config_unit|I2C_state\(0),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(15));

-- Location: LCFF_X34_Y12_N19
\TP_position[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~11_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[2][1]~regout\);

-- Location: LCFF_X57_Y11_N7
\TP_position[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position[3][1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \SWITCH_I~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[3][1]~regout\);

-- Location: LCFF_X33_Y13_N3
\TP_position[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~15_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[4][1]~regout\);

-- Location: LCFF_X33_Y12_N27
\TP_position[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~19_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[5][1]~regout\);

-- Location: LCFF_X33_Y12_N23
\TP_position[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~23_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[6][1]~regout\);

-- Location: LCFF_X35_Y12_N27
\Touch_Panel_unit|Y_Coord[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[9]~10_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(9));

-- Location: LCCOMB_X34_Y12_N18
\TP_position~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~11_combout\ = (\SWITCH_I~combout\(0) & (\Camera_Data_unit|oFrame_Count\(9))) # (!\SWITCH_I~combout\(0) & ((\Touch_Panel_unit|Y_Coord\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(9),
	datac => \Touch_Panel_unit|Y_Coord\(9),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~11_combout\);

-- Location: LCFF_X33_Y12_N3
\Touch_Panel_unit|X_Coord[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|X_Coord[1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(1));

-- Location: LCCOMB_X33_Y13_N2
\TP_position~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~15_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(17)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|X_Coord\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SWITCH_I~combout\(0),
	datab => \Touch_Panel_unit|X_Coord\(1),
	datad => \Camera_Data_unit|oFrame_Count\(17),
	combout => \TP_position~15_combout\);

-- Location: LCFF_X34_Y12_N5
\Touch_Panel_unit|X_Coord[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Touch_Panel_unit|TP_data_reg\(4),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(4));

-- Location: LCFF_X34_Y12_N3
\Touch_Panel_unit|X_Coord[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|X_Coord[5]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(5));

-- Location: LCCOMB_X33_Y12_N26
\TP_position~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~19_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(21)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|X_Coord\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|X_Coord\(5),
	datac => \Camera_Data_unit|oFrame_Count\(21),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~19_combout\);

-- Location: LCFF_X32_Y12_N15
\Touch_Panel_unit|X_Coord[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|X_Coord[7]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(7));

-- Location: LCFF_X34_Y12_N9
\Touch_Panel_unit|X_Coord[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|X_Coord[9]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(9));

-- Location: LCCOMB_X33_Y12_N22
\TP_position~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~23_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(25)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|X_Coord\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|X_Coord\(9),
	datac => \Camera_Data_unit|oFrame_Count\(25),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~23_combout\);

-- Location: LCCOMB_X21_Y12_N30
\u7|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal5~0_combout\ = (!\u7|ST\(4) & (!\u7|ST\(3) & (\u7|Equal3~0_combout\ & \u7|ST\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(4),
	datab => \u7|ST\(3),
	datac => \u7|Equal3~0_combout\,
	datad => \u7|ST\(1),
	combout => \u7|Equal5~0_combout\);

-- Location: LCFF_X21_Y10_N25
\u7|command1|SA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(3));

-- Location: LCFF_X21_Y10_N17
\u7|command1|SA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(5));

-- Location: LCFF_X21_Y10_N5
\u7|command1|SA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(7));

-- Location: LCCOMB_X21_Y12_N0
\u7|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal3~1_combout\ = (!\u7|ST\(4) & !\u7|ST\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|ST\(4),
	datad => \u7|ST\(3),
	combout => \u7|Equal3~1_combout\);

-- Location: LCFF_X31_Y15_N15
\Camera_Data_unit|Frame_Valid_edge\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Frame_Valid_edge~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Frame_Valid_edge~regout\);

-- Location: LCFF_X37_Y12_N7
\Touch_Panel_unit|TP_data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector18~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(9));

-- Location: LCFF_X21_Y10_N3
\u7|control1|SADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|mADDR\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(11));

-- Location: LCCOMB_X21_Y10_N24
\u7|command1|SA~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~3_combout\ = (!\u7|command1|do_load_mode~regout\ & (\u7|control1|SADDR\(11) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(11),
	combout => \u7|command1|SA~3_combout\);

-- Location: LCFF_X21_Y11_N27
\u7|control1|SADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|mADDR\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(13));

-- Location: LCCOMB_X21_Y10_N16
\u7|command1|SA~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~5_combout\ = (\u7|command1|do_load_mode~regout\) # ((\u7|control1|SADDR\(13) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(13),
	combout => \u7|command1|SA~5_combout\);

-- Location: LCFF_X21_Y10_N27
\u7|control1|SADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(15));

-- Location: LCCOMB_X21_Y10_N4
\u7|command1|SA~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~7_combout\ = (!\u7|command1|do_load_mode~regout\ & (\u7|control1|SADDR\(15) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(15),
	combout => \u7|command1|SA~7_combout\);

-- Location: LCFF_X19_Y9_N3
\u7|command1|do_rw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|do_rw~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_rw~regout\);

-- Location: LCFF_X19_Y9_N21
\u7|control1|SADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(19));

-- Location: LCCOMB_X21_Y11_N30
\u7|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal8~0_combout\ = (\u7|Equal5~0_combout\ & (\u7|ST\(2) & (\u7|ST\(8) & !\u7|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal5~0_combout\,
	datab => \u7|ST\(2),
	datac => \u7|ST\(8),
	datad => \u7|ST\(0),
	combout => \u7|Equal8~0_combout\);

-- Location: LCCOMB_X22_Y11_N6
\u7|Write~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Write~1_combout\ = (!\u7|Write~regout\ & ((\u7|Pre_RD~regout\) # (!\u7|mRD~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Write~regout\,
	datac => \u7|Pre_RD~regout\,
	datad => \u7|mRD~regout\,
	combout => \u7|Write~1_combout\);

-- Location: LCCOMB_X20_Y9_N6
\u7|command1|RAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|RAS_N~0_combout\ = (\u7|command1|do_precharge~regout\ & ((\u7|command1|oe4~regout\) # (\u7|command1|rw_flag~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_precharge~regout\,
	datab => \u7|command1|oe4~regout\,
	datac => \u7|command1|rw_flag~regout\,
	combout => \u7|command1|RAS_N~0_combout\);

-- Location: LCCOMB_X17_Y13_N24
\Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal4~0_combout\ = (start_delay(16) & (start_delay(17) & (start_delay(18) & start_delay(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(16),
	datab => start_delay(17),
	datac => start_delay(18),
	datad => start_delay(19),
	combout => \Equal4~0_combout\);

-- Location: LCCOMB_X17_Y14_N4
\Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal4~1_combout\ = (start_delay(0) & (start_delay(1) & (start_delay(2) & start_delay(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(0),
	datab => start_delay(1),
	datac => start_delay(2),
	datad => start_delay(3),
	combout => \Equal4~1_combout\);

-- Location: LCCOMB_X17_Y14_N10
\Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal4~2_combout\ = (start_delay(6) & (start_delay(7) & (start_delay(4) & start_delay(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(6),
	datab => start_delay(7),
	datac => start_delay(4),
	datad => start_delay(5),
	combout => \Equal4~2_combout\);

-- Location: LCCOMB_X17_Y14_N8
\Equal4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal4~3_combout\ = (start_delay(9) & start_delay(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => start_delay(9),
	datad => start_delay(8),
	combout => \Equal4~3_combout\);

-- Location: LCCOMB_X17_Y13_N22
\Equal4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal4~4_combout\ = (start_delay(13) & (start_delay(14) & (start_delay(12) & start_delay(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => start_delay(13),
	datab => start_delay(14),
	datac => start_delay(12),
	datad => start_delay(15),
	combout => \Equal4~4_combout\);

-- Location: LCCOMB_X17_Y13_N28
\Equal4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal4~5_combout\ = (\Equal4~4_combout\ & (start_delay(11) & (\Equal4~3_combout\ & start_delay(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal4~4_combout\,
	datab => start_delay(11),
	datac => \Equal4~3_combout\,
	datad => start_delay(10),
	combout => \Equal4~5_combout\);

-- Location: LCCOMB_X17_Y13_N26
\Equal4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal4~6_combout\ = (\Equal4~0_combout\ & (\Equal4~5_combout\ & (\Equal4~1_combout\ & \Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal4~0_combout\,
	datab => \Equal4~5_combout\,
	datac => \Equal4~1_combout\,
	datad => \Equal4~2_combout\,
	combout => \Equal4~6_combout\);

-- Location: LCCOMB_X31_Y15_N14
\Camera_Data_unit|Frame_Valid_edge~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Frame_Valid_edge~0_combout\ = (\Camera_Data_unit|iFrame_Valid_50\(1) & \Camera_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|iFrame_Valid_50\(1),
	datac => \Camera_unit_enable~regout\,
	combout => \Camera_Data_unit|Frame_Valid_edge~0_combout\);

-- Location: LCCOMB_X36_Y13_N6
\Touch_Panel_unit|TP_data_reg[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[11]~10_combout\ = (\Touch_Panel_unit|TP_data_reg[10]~7_combout\ & ((\Touch_Panel_unit|TP_state~51_combout\) # ((!\Touch_Panel_unit|TP_SCLK_O~regout\ & !\Touch_Panel_unit|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datab => \Touch_Panel_unit|Equal5~0_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[10]~7_combout\,
	datad => \Touch_Panel_unit|TP_state~51_combout\,
	combout => \Touch_Panel_unit|TP_data_reg[11]~10_combout\);

-- Location: LCCOMB_X34_Y13_N22
\Touch_Panel_unit|TP_data_reg[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[11]~11_combout\ = (!\Touch_Panel_unit|TP_SCLK_O~regout\ & (!\GPIO_0[2]~2\ & ((\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\) # (\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datab => \GPIO_0[2]~2\,
	datac => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	combout => \Touch_Panel_unit|TP_data_reg[11]~11_combout\);

-- Location: LCCOMB_X36_Y13_N12
\Touch_Panel_unit|TP_data_reg[11]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[11]~12_combout\ = (\Touch_Panel_unit|TP_data_reg[11]~10_combout\) # ((\Touch_Panel_unit|TP_data_reg[11]~11_combout\ & ((\Touch_Panel_unit|TP_state~51_combout\) # (!\Touch_Panel_unit|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg[11]~10_combout\,
	datab => \Touch_Panel_unit|Equal5~0_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[11]~11_combout\,
	datad => \Touch_Panel_unit|TP_state~51_combout\,
	combout => \Touch_Panel_unit|TP_data_reg[11]~12_combout\);

-- Location: LCFF_X40_Y14_N17
\Touch_Panel_unit|SPI_Clock_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Add0~12_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(7));

-- Location: LCFF_X40_Y14_N11
\Touch_Panel_unit|SPI_Clock_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Add0~6_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(4));

-- Location: LCCOMB_X37_Y14_N4
\Touch_Panel_unit|TP_state~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~52_combout\ = (!\Touch_Panel_unit|Equal8~0_combout\ & \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|Equal8~0_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~52_combout\);

-- Location: LCCOMB_X35_Y13_N20
\Touch_Panel_unit|TP_state~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~56_combout\ = ((!\Touch_Panel_unit|TP_data_count[3]~2_combout\ & ((\Touch_Panel_unit|TP_SCLK_O~regout\) # (!\Touch_Panel_unit|TP_data_count[3]~3_combout\)))) # (!\Touch_Panel_unit|TP_data_count[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count[3]~2_combout\,
	datab => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~3_combout\,
	datad => \Touch_Panel_unit|TP_data_count[3]~4_combout\,
	combout => \Touch_Panel_unit|TP_state~56_combout\);

-- Location: LCCOMB_X35_Y14_N2
\Touch_Panel_unit|TP_state~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~62_combout\ = (\Touch_Panel_unit|TP_state~57_combout\ & (!\Touch_Panel_unit|TP_state~111_combout\ & ((\Touch_Panel_unit|TP_busy_timeout[3]~6_combout\) # (!\Touch_Panel_unit|TP_state~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~57_combout\,
	datab => \Touch_Panel_unit|TP_state~61_combout\,
	datac => \Touch_Panel_unit|TP_state~111_combout\,
	datad => \Touch_Panel_unit|TP_busy_timeout[3]~6_combout\,
	combout => \Touch_Panel_unit|TP_state~62_combout\);

-- Location: LCCOMB_X36_Y14_N14
\Touch_Panel_unit|TP_state~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~64_combout\ = ((!\Touch_Panel_unit|TP_state~63_combout\ & ((\Touch_Panel_unit|TP_state~62_combout\) # (\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\)))) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~62_combout\,
	datab => \Touch_Panel_unit|TP_state~63_combout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	combout => \Touch_Panel_unit|TP_state~64_combout\);

-- Location: LCFF_X38_Y14_N13
\Touch_Panel_unit|TP_penirq1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|WideOr0~combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq1~regout\);

-- Location: LCCOMB_X36_Y14_N20
\Touch_Panel_unit|TP_state~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~71_combout\ = (\Touch_Panel_unit|En_SPI_Clock~regout\ & ((\Touch_Panel_unit|TP_data_reg[10]~4_combout\) # ((!\Touch_Panel_unit|TP_state~70_combout\ & !\Touch_Panel_unit|TP_data_count[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datac => \Touch_Panel_unit|TP_state~70_combout\,
	datad => \Touch_Panel_unit|TP_data_count[3]~8_combout\,
	combout => \Touch_Panel_unit|TP_state~71_combout\);

-- Location: LCCOMB_X34_Y13_N8
\Touch_Panel_unit|TP_state~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~77_combout\ = (\Touch_Panel_unit|TP_state~76_combout\ & (((!\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\ & !\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\)) # (!\Touch_Panel_unit|TP_data_count[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	datab => \Touch_Panel_unit|TP_data_count[3]~3_combout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datad => \Touch_Panel_unit|TP_state~76_combout\,
	combout => \Touch_Panel_unit|TP_state~77_combout\);

-- Location: LCCOMB_X34_Y13_N14
\Touch_Panel_unit|TP_state~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~78_combout\ = (\Touch_Panel_unit|TP_state~77_combout\ & ((\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & ((!\Touch_Panel_unit|TP_penirq~regout\))) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & 
-- (\Touch_Panel_unit|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Equal6~0_combout\,
	datab => \Touch_Panel_unit|TP_penirq~regout\,
	datac => \Touch_Panel_unit|TP_state~77_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~78_combout\);

-- Location: LCCOMB_X34_Y14_N16
\Touch_Panel_unit|TP_state~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~81_combout\ = (\Touch_Panel_unit|TP_state~78_combout\) # ((\Touch_Panel_unit|TP_state~80_combout\ & (\Touch_Panel_unit|TP_state~51_combout\ & !\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~80_combout\,
	datab => \Touch_Panel_unit|TP_state~51_combout\,
	datac => \Touch_Panel_unit|TP_state~78_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~81_combout\);

-- Location: LCCOMB_X36_Y13_N30
\Touch_Panel_unit|TP_state~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~83_combout\ = (\Touch_Panel_unit|TP_state~68_combout\) # (((\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & \Touch_Panel_unit|TP_penirq~regout\)) # (!\Touch_Panel_unit|TP_data_count[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datab => \Touch_Panel_unit|TP_state~68_combout\,
	datac => \Touch_Panel_unit|TP_penirq~regout\,
	datad => \Touch_Panel_unit|TP_data_count[3]~1_combout\,
	combout => \Touch_Panel_unit|TP_state~83_combout\);

-- Location: LCCOMB_X36_Y14_N8
\Touch_Panel_unit|TP_state~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~86_combout\ = (\Touch_Panel_unit|TP_state~52_combout\) # ((!\Touch_Panel_unit|TP_data_count[3]~8_combout\ & ((!\Touch_Panel_unit|TP_data_count[3]~4_combout\) # (!\Touch_Panel_unit|TP_data_count[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~52_combout\,
	datab => \Touch_Panel_unit|TP_data_count[3]~8_combout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~2_combout\,
	datad => \Touch_Panel_unit|TP_data_count[3]~4_combout\,
	combout => \Touch_Panel_unit|TP_state~86_combout\);

-- Location: LCCOMB_X37_Y13_N16
\Touch_Panel_unit|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector16~0_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\ & ((!\Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\) # (!\Touch_Panel_unit|TP_SCLK_O~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\,
	combout => \Touch_Panel_unit|Selector16~0_combout\);

-- Location: LCCOMB_X37_Y12_N6
\Touch_Panel_unit|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector18~0_combout\ = (!\Touch_Panel_unit|TP_data_reg[3]~15_combout\ & ((\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & (\Touch_Panel_unit|Add3~18_combout\)) # (!\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & 
-- ((\Touch_Panel_unit|TP_data_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Add3~18_combout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~14_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[3]~15_combout\,
	datad => \Touch_Panel_unit|TP_data_reg\(8),
	combout => \Touch_Panel_unit|Selector18~0_combout\);

-- Location: LCFF_X15_Y9_N3
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7));

-- Location: LCFF_X16_Y9_N13
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6));

-- Location: LCFF_X16_Y9_N25
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5));

-- Location: LCFF_X15_Y9_N15
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4));

-- Location: LCFF_X16_Y9_N21
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3));

-- Location: LCFF_X16_Y9_N9
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2));

-- Location: LCFF_X16_Y9_N7
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1));

-- Location: LCFF_X16_Y9_N11
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0));

-- Location: LCFF_X20_Y8_N25
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8));

-- Location: LCFF_X19_Y8_N17
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7));

-- Location: LCFF_X20_Y8_N21
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6));

-- Location: LCFF_X21_Y8_N5
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5));

-- Location: LCFF_X19_Y8_N15
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4));

-- Location: LCFF_X20_Y8_N11
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3));

-- Location: LCFF_X20_Y8_N13
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2));

-- Location: LCFF_X20_Y8_N7
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1));

-- Location: LCFF_X20_Y8_N5
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0));

-- Location: LCFF_X30_Y10_N9
\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8));

-- Location: LCFF_X29_Y12_N15
\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(8));

-- Location: LCFF_X30_Y11_N3
\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7));

-- Location: LCFF_X29_Y12_N3
\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(7));

-- Location: LCFF_X30_Y12_N15
\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6));

-- Location: LCFF_X30_Y12_N25
\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(6));

-- Location: LCFF_X30_Y12_N29
\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5));

-- Location: LCFF_X30_Y12_N31
\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(5));

-- Location: LCFF_X29_Y11_N1
\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4));

-- Location: LCFF_X29_Y12_N31
\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(4));

-- Location: LCFF_X30_Y11_N29
\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3));

-- Location: LCFF_X30_Y12_N23
\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(3));

-- Location: LCFF_X30_Y11_N23
\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2));

-- Location: LCFF_X30_Y12_N1
\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(2));

-- Location: LCFF_X30_Y11_N31
\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1));

-- Location: LCFF_X30_Y12_N27
\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(1));

-- Location: LCFF_X30_Y11_N1
\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0));

-- Location: LCFF_X30_Y12_N21
\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a\(0));

-- Location: LCFF_X29_Y9_N11
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7));

-- Location: LCFF_X30_Y9_N27
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6));

-- Location: LCFF_X29_Y9_N21
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5));

-- Location: LCFF_X30_Y9_N11
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4));

-- Location: LCFF_X30_Y9_N19
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3));

-- Location: LCFF_X29_Y9_N9
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2));

-- Location: LCFF_X29_Y9_N31
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1));

-- Location: LCFF_X30_Y9_N7
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0));

-- Location: LCFF_X23_Y11_N17
\u7|mADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~8_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(11));

-- Location: LCFF_X24_Y11_N5
\u7|mADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~12_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(13));

-- Location: LCFF_X23_Y11_N27
\u7|mADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~16_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(15));

-- Location: LCFF_X19_Y9_N23
\u7|command1|rw_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rw_shift~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rw_shift\(0));

-- Location: LCCOMB_X19_Y9_N2
\u7|command1|do_rw~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|do_rw~0_combout\ = (\u7|command1|do_reada~regout\ & (((\u7|command1|do_rw~regout\)))) # (!\u7|command1|do_reada~regout\ & ((\u7|command1|do_writea~regout\ & (\u7|command1|do_rw~regout\)) # (!\u7|command1|do_writea~regout\ & 
-- ((\u7|command1|rw_shift\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|do_rw~regout\,
	datad => \u7|command1|rw_shift\(0),
	combout => \u7|command1|do_rw~0_combout\);

-- Location: LCFF_X23_Y11_N21
\u7|mADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~24_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(19));

-- Location: LCCOMB_X20_Y9_N16
\u7|command1|rw_flag~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rw_flag~1_combout\ = (\u7|command1|do_reada~regout\) # ((!\u7|command1|do_writea~regout\ & (\u7|command1|rw_flag~regout\ & \u7|command1|CS_N~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|rw_flag~regout\,
	datad => \u7|command1|CS_N~0_combout\,
	combout => \u7|command1|rw_flag~1_combout\);

-- Location: LCCOMB_X28_Y9_N20
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)) # (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X28_Y9_N14
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)) # (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X28_Y9_N2
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)) # (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCFF_X29_Y9_N13
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2));

-- Location: LCFF_X29_Y9_N3
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X29_Y9_N18
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2)))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2)) # (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X28_Y9_N6
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCFF_X27_Y8_N31
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6));

-- Location: LCFF_X27_Y8_N17
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4));

-- Location: LCFF_X28_Y8_N5
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2));

-- Location: LCFF_X28_Y8_N11
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3));

-- Location: LCCOMB_X28_Y8_N10
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)) # (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X27_Y11_N16
\u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u7|IN_REQ~regout\ & \u7|WR_MASK\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|IN_REQ~regout\,
	datad => \u7|WR_MASK\(1),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCFF_X30_Y11_N11
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0));

-- Location: LCFF_X30_Y10_N3
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8));

-- Location: LCFF_X29_Y11_N25
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5));

-- Location: LCFF_X29_Y11_N3
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2));

-- Location: LCFF_X29_Y11_N21
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3));

-- Location: LCCOMB_X29_Y11_N12
\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3) & ((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3)) # (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCFF_X27_Y12_N1
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0));

-- Location: LCFF_X27_Y12_N15
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1));

-- Location: LCCOMB_X27_Y12_N14
\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)) # (\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCFF_X29_Y10_N25
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9));

-- Location: LCFF_X29_Y12_N29
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4));

-- Location: LCFF_X29_Y12_N7
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5));

-- Location: LCCOMB_X29_Y12_N6
\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & ((\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)) # (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X34_Y13_N30
\Touch_Panel_unit|TP_state~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~89_combout\ = ((!\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\ & !\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\)) # (!\Touch_Panel_unit|TP_SCLK_O~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	combout => \Touch_Panel_unit|TP_state~89_combout\);

-- Location: LCCOMB_X35_Y13_N30
\Touch_Panel_unit|TP_state~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~90_combout\ = (\Touch_Panel_unit|TP_state~85_combout\) # ((\Touch_Panel_unit|TP_state~89_combout\ & (!\Touch_Panel_unit|TP_data_reg[10]~7_combout\ & \Touch_Panel_unit|TP_state~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~89_combout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~7_combout\,
	datac => \Touch_Panel_unit|TP_state~85_combout\,
	datad => \Touch_Panel_unit|TP_state~67_combout\,
	combout => \Touch_Panel_unit|TP_state~90_combout\);

-- Location: LCCOMB_X34_Y14_N20
\Touch_Panel_unit|TP_state~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~93_combout\ = (!\GPIO_0[2]~2\ & (!\Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\ & !\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GPIO_0[2]~2\,
	datac => \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~93_combout\);

-- Location: LCCOMB_X34_Y14_N18
\Touch_Panel_unit|TP_state~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~94_combout\ = (\Touch_Panel_unit|TP_state~66_combout\ & ((\Touch_Panel_unit|TP_state~93_combout\) # ((\Touch_Panel_unit|TP_state~59_combout\ & \Touch_Panel_unit|TP_state~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~93_combout\,
	datab => \Touch_Panel_unit|TP_state~59_combout\,
	datac => \Touch_Panel_unit|TP_state~66_combout\,
	datad => \Touch_Panel_unit|TP_state~76_combout\,
	combout => \Touch_Panel_unit|TP_state~94_combout\);

-- Location: LCCOMB_X34_Y14_N28
\Touch_Panel_unit|TP_state~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~95_combout\ = (\Touch_Panel_unit|TP_state~57_combout\ & ((\Touch_Panel_unit|TP_state~94_combout\) # ((!\Touch_Panel_unit|TP_state~79_combout\ & \Touch_Panel_unit|TP_state~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~79_combout\,
	datab => \Touch_Panel_unit|TP_state~94_combout\,
	datac => \Touch_Panel_unit|TP_state~58_combout\,
	datad => \Touch_Panel_unit|TP_state~57_combout\,
	combout => \Touch_Panel_unit|TP_state~95_combout\);

-- Location: LCFF_X19_Y15_N25
\LCD_Config_unit|I2C_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_state[3]~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_state\(3));

-- Location: LCCOMB_X20_Y15_N12
\LCD_Config_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Equal0~0_combout\ = (!\LCD_Config_unit|I2C_state\(2) & !\LCD_Config_unit|I2C_state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|I2C_state\(3),
	combout => \LCD_Config_unit|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y15_N10
\LCD_Config_unit|always1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|always1~1_combout\ = (\LCD_Config_unit|I2C_state\(0)) # (((\LCD_Config_unit|I2C_state\(3)) # (\LCD_Config_unit|I2C_state\(1))) # (!\LCD_Config_unit|I2C_state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(0),
	datab => \LCD_Config_unit|I2C_state\(4),
	datac => \LCD_Config_unit|I2C_state\(3),
	datad => \LCD_Config_unit|I2C_state\(1),
	combout => \LCD_Config_unit|always1~1_combout\);

-- Location: LCCOMB_X10_Y10_N0
\Mult0|mult_core|romout[0][12]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][12]~2_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4)) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & 
-- (\Equal3~1_combout\ & ((\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~1_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datad => \Equal3~2_combout\,
	combout => \Mult0|mult_core|romout[0][12]~2_combout\);

-- Location: LCCOMB_X9_Y10_N16
\Mult0|mult_core|romout[1][7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][7]~3_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7)) # 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) & !\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9))))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) & 
-- (((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) & !\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \Mult0|mult_core|romout[1][7]~3_combout\);

-- Location: LCCOMB_X9_Y10_N10
\Mult0|mult_core|romout[1][7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][7]~4_combout\ = (\Equal3~2_combout\ & ((\Equal3~1_combout\) # ((\LCD_Data_unit_iRed[3]~0_combout\ & \Mult0|mult_core|romout[1][7]~3_combout\)))) # (!\Equal3~2_combout\ & (((\LCD_Data_unit_iRed[3]~0_combout\ & 
-- \Mult0|mult_core|romout[1][7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \Equal3~1_combout\,
	datac => \LCD_Data_unit_iRed[3]~0_combout\,
	datad => \Mult0|mult_core|romout[1][7]~3_combout\,
	combout => \Mult0|mult_core|romout[1][7]~4_combout\);

-- Location: LCCOMB_X9_Y10_N20
\Mult0|mult_core|romout[1][6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][6]~5_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7))))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) & (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8)) # (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \Mult0|mult_core|romout[1][6]~5_combout\);

-- Location: LCCOMB_X9_Y10_N2
\Mult0|mult_core|romout[1][6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][6]~6_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & (\Mult0|mult_core|romout[1][6]~5_combout\ & ((!\Equal3~1_combout\) # (!\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \Equal3~1_combout\,
	datac => \LCD_Data_unit_iRed[3]~0_combout\,
	datad => \Mult0|mult_core|romout[1][6]~5_combout\,
	combout => \Mult0|mult_core|romout[1][6]~6_combout\);

-- Location: LCCOMB_X9_Y10_N8
\Mult0|mult_core|romout[1][4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][4]~10_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6)) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \Mult0|mult_core|romout[1][4]~10_combout\);

-- Location: LCCOMB_X9_Y10_N30
\Mult0|mult_core|romout[1][4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][4]~11_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & (\Mult0|mult_core|romout[1][4]~10_combout\ & ((!\Equal3~1_combout\) # (!\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \Equal3~1_combout\,
	datac => \LCD_Data_unit_iRed[3]~0_combout\,
	datad => \Mult0|mult_core|romout[1][4]~10_combout\,
	combout => \Mult0|mult_core|romout[1][4]~11_combout\);

-- Location: LCCOMB_X10_Y9_N18
\Mult0|mult_core|romout[0][7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][7]~15_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) & (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) $ 
-- ((!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4))))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) & (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)) # (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	combout => \Mult0|mult_core|romout[0][7]~15_combout\);

-- Location: LCCOMB_X10_Y9_N20
\Mult0|mult_core|romout[0][7]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][7]~16_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\Mult0|mult_core|romout[0][7]~15_combout\) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & (((\Equal3~1_combout\ & 
-- \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Mult0|mult_core|romout[0][7]~15_combout\,
	datac => \Equal3~1_combout\,
	datad => \Equal3~2_combout\,
	combout => \Mult0|mult_core|romout[0][7]~16_combout\);

-- Location: LCCOMB_X11_Y9_N28
\Mult0|mult_core|romout[0][6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][6]~17_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) & (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3))) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) & (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2))) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) & (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) & \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	combout => \Mult0|mult_core|romout[0][6]~17_combout\);

-- Location: LCCOMB_X10_Y9_N10
\Mult0|mult_core|romout[0][6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][6]~18_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & (\Mult0|mult_core|romout[0][6]~17_combout\ & ((!\Equal3~1_combout\) # (!\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \Mult0|mult_core|romout[0][6]~17_combout\,
	combout => \Mult0|mult_core|romout[0][6]~18_combout\);

-- Location: LCCOMB_X11_Y11_N10
\LCD_Data_unit_iRed[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[2]~6_combout\ = (\LCD_Data_unit|Add0~12_combout\ & (((!\LCD_Data_unit|Add0~10_combout\ & !\LCD_Data_unit|Add0~8_combout\)))) # (!\LCD_Data_unit|Add0~12_combout\ & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datab => \LCD_Data_unit|Add0~12_combout\,
	datac => \LCD_Data_unit|Add0~10_combout\,
	datad => \LCD_Data_unit|Add0~8_combout\,
	combout => \LCD_Data_unit_iRed[2]~6_combout\);

-- Location: LCCOMB_X11_Y11_N24
\LCD_Data_unit_iRed[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[2]~7_combout\ = (\LCD_Data_unit_iRed[2]~6_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4)) # ((\LCD_Data_unit_iRed[3]~2_combout\ & \Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datab => \LCD_Data_unit_iRed[3]~2_combout\,
	datac => \Equal3~0_combout\,
	datad => \LCD_Data_unit_iRed[2]~6_combout\,
	combout => \LCD_Data_unit_iRed[2]~7_combout\);

-- Location: LCCOMB_X11_Y11_N6
\LCD_Data_unit_iRed[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[1]~8_combout\ = (\LCD_Data_unit|Add0~12_combout\ & (((!\LCD_Data_unit|Add0~8_combout\ & !\LCD_Data_unit|Add0~10_combout\)))) # (!\LCD_Data_unit|Add0~12_combout\ & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datab => \LCD_Data_unit|Add0~8_combout\,
	datac => \LCD_Data_unit|Add0~10_combout\,
	datad => \LCD_Data_unit|Add0~12_combout\,
	combout => \LCD_Data_unit_iRed[1]~8_combout\);

-- Location: LCCOMB_X11_Y11_N16
\Mult0|mult_core|romout[0][4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][4]~20_combout\ = \LCD_Data_unit_iRed[2]~7_combout\ $ (((\LCD_Data_unit_iRed[1]~9_combout\) # (\LCD_Data_unit_iRed[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[2]~7_combout\,
	datac => \LCD_Data_unit_iRed[1]~9_combout\,
	datad => \LCD_Data_unit_iRed[0]~5_combout\,
	combout => \Mult0|mult_core|romout[0][4]~20_combout\);

-- Location: LCCOMB_X11_Y9_N0
\Mult1|mult_core|romout[1][11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][11]~0_combout\ = (\LCD_Data_unit_iBlue[7]~3_combout\ & (!\LCD_Data_unit_iBlue[6]~2_combout\ & ((!\LCD_Data_unit_iBlue[5]~0_combout\) # (!\LCD_Data_unit_iBlue[4]~1_combout\)))) # (!\LCD_Data_unit_iBlue[7]~3_combout\ & 
-- (((\LCD_Data_unit_iBlue[5]~0_combout\ & \LCD_Data_unit_iBlue[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iBlue[4]~1_combout\,
	datab => \LCD_Data_unit_iBlue[5]~0_combout\,
	datac => \LCD_Data_unit_iBlue[7]~3_combout\,
	datad => \LCD_Data_unit_iBlue[6]~2_combout\,
	combout => \Mult1|mult_core|romout[1][11]~0_combout\);

-- Location: LCCOMB_X10_Y9_N30
\Mult1|mult_core|romout[1][9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][9]~2_combout\ = \LCD_Data_unit_iBlue[6]~2_combout\ $ (((\LCD_Data_unit_iBlue[5]~0_combout\ & ((!\LCD_Data_unit_iBlue[4]~1_combout\))) # (!\LCD_Data_unit_iBlue[5]~0_combout\ & (\LCD_Data_unit_iBlue[7]~3_combout\ & 
-- \LCD_Data_unit_iBlue[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iBlue[7]~3_combout\,
	datab => \LCD_Data_unit_iBlue[5]~0_combout\,
	datac => \LCD_Data_unit_iBlue[4]~1_combout\,
	datad => \LCD_Data_unit_iBlue[6]~2_combout\,
	combout => \Mult1|mult_core|romout[1][9]~2_combout\);

-- Location: LCCOMB_X12_Y9_N22
\Mult1|mult_core|romout[0][12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][12]~4_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4)) # 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	combout => \Mult1|mult_core|romout[0][12]~4_combout\);

-- Location: LCCOMB_X12_Y9_N16
\Mult1|mult_core|romout[0][12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][12]~5_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\Mult1|mult_core|romout[0][12]~4_combout\) # ((\Equal3~2_combout\ & \Equal3~1_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & (\Equal3~2_combout\ & 
-- (\Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \Mult1|mult_core|romout[0][12]~4_combout\,
	combout => \Mult1|mult_core|romout[0][12]~5_combout\);

-- Location: LCCOMB_X10_Y9_N26
\Mult1|mult_core|romout[1][7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][7]~6_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) $ (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	combout => \Mult1|mult_core|romout[1][7]~6_combout\);

-- Location: LCCOMB_X10_Y9_N8
\Mult1|mult_core|romout[1][7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][7]~7_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & (\Mult1|mult_core|romout[1][7]~6_combout\ & ((!\Equal3~2_combout\) # (!\Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Mult1|mult_core|romout[1][7]~6_combout\,
	datac => \Equal3~1_combout\,
	datad => \Equal3~2_combout\,
	combout => \Mult1|mult_core|romout[1][7]~7_combout\);

-- Location: LCCOMB_X12_Y9_N10
\Mult1|mult_core|romout[0][9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][9]~12_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) & 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	combout => \Mult1|mult_core|romout[0][9]~12_combout\);

-- Location: LCCOMB_X12_Y9_N4
\Mult1|mult_core|romout[0][9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][9]~13_combout\ = (\Mult1|mult_core|romout[0][9]~12_combout\ & ((\LCD_Data_unit_iRed[3]~0_combout\) # ((\Equal3~2_combout\ & \Equal3~1_combout\)))) # (!\Mult1|mult_core|romout[0][9]~12_combout\ & (\Equal3~2_combout\ & 
-- (\Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][9]~12_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \LCD_Data_unit_iRed[3]~0_combout\,
	combout => \Mult1|mult_core|romout[0][9]~13_combout\);

-- Location: LCCOMB_X12_Y9_N18
\Mult1|mult_core|romout[0][7]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][7]~16_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	combout => \Mult1|mult_core|romout[0][7]~16_combout\);

-- Location: LCCOMB_X10_Y9_N2
\Mult1|mult_core|romout[0][7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][7]~17_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & (\Mult1|mult_core|romout[0][7]~16_combout\ & ((!\Equal3~2_combout\) # (!\Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Mult1|mult_core|romout[0][7]~16_combout\,
	datac => \Equal3~1_combout\,
	datad => \Equal3~2_combout\,
	combout => \Mult1|mult_core|romout[0][7]~17_combout\);

-- Location: LCCOMB_X12_Y9_N6
\Mult1|mult_core|romout[0][5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][5]~19_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & 
-- (\Equal3~1_combout\ & ((\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datad => \Equal3~2_combout\,
	combout => \Mult1|mult_core|romout[0][5]~19_combout\);

-- Location: LCCOMB_X11_Y11_N30
\Mult0|mult_core|romout[0][3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][3]~21_combout\ = \LCD_Data_unit_iRed[1]~9_combout\ $ (\LCD_Data_unit_iRed[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LCD_Data_unit_iRed[1]~9_combout\,
	datad => \LCD_Data_unit_iRed[0]~5_combout\,
	combout => \Mult0|mult_core|romout[0][3]~21_combout\);

-- Location: LCCOMB_X10_Y11_N6
\LCD_Data_unit|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal7~0_combout\ = (!\LCD_Data_unit|Add0~0_combout\ & (!\LCD_Data_unit|Add0~12_combout\ & (!\LCD_Data_unit|H_Count\(0) & !\LCD_Data_unit|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Add0~0_combout\,
	datab => \LCD_Data_unit|Add0~12_combout\,
	datac => \LCD_Data_unit|H_Count\(0),
	datad => \LCD_Data_unit|Add0~2_combout\,
	combout => \LCD_Data_unit|Equal7~0_combout\);

-- Location: LCCOMB_X9_Y12_N30
\LCD_Data_unit|Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal9~1_combout\ = (!\LCD_Data_unit|Add1~6_combout\ & (!\LCD_Data_unit|Add1~12_combout\ & (!\LCD_Data_unit|Add1~4_combout\ & !\LCD_Data_unit|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Add1~6_combout\,
	datab => \LCD_Data_unit|Add1~12_combout\,
	datac => \LCD_Data_unit|Add1~4_combout\,
	datad => \LCD_Data_unit|Add1~8_combout\,
	combout => \LCD_Data_unit|Equal9~1_combout\);

-- Location: LCCOMB_X8_Y12_N0
\LCD_Data_unit|Equal9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal9~2_combout\ = (\LCD_Data_unit|Equal9~1_combout\ & (!\LCD_Data_unit|Add1~16_combout\ & !\LCD_Data_unit|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|Equal9~1_combout\,
	datac => \LCD_Data_unit|Add1~16_combout\,
	datad => \LCD_Data_unit|Add1~14_combout\,
	combout => \LCD_Data_unit|Equal9~2_combout\);

-- Location: LCCOMB_X9_Y12_N6
\LCD_Data_unit|Equal10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal10~1_combout\ = (\LCD_Data_unit|Add1~6_combout\ & (\LCD_Data_unit|Add1~12_combout\ & (\LCD_Data_unit|Add1~4_combout\ & \LCD_Data_unit|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Add1~6_combout\,
	datab => \LCD_Data_unit|Add1~12_combout\,
	datac => \LCD_Data_unit|Add1~4_combout\,
	datad => \LCD_Data_unit|Add1~8_combout\,
	combout => \LCD_Data_unit|Equal10~1_combout\);

-- Location: LCCOMB_X11_Y9_N30
\Mult1|mult_core|romout[1][12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][12]~combout\ = (\LCD_Data_unit_iBlue[7]~3_combout\ & ((\LCD_Data_unit_iBlue[6]~2_combout\) # ((\LCD_Data_unit_iBlue[4]~1_combout\ & \LCD_Data_unit_iBlue[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iBlue[4]~1_combout\,
	datab => \LCD_Data_unit_iBlue[5]~0_combout\,
	datac => \LCD_Data_unit_iBlue[7]~3_combout\,
	datad => \LCD_Data_unit_iBlue[6]~2_combout\,
	combout => \Mult1|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X9_Y10_N14
\LCD_Data_unit_iRed[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[7]~11_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) & ((\LCD_Data_unit_iRed[3]~0_combout\) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) & (((\Equal3~1_combout\ & \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \Equal3~2_combout\,
	combout => \LCD_Data_unit_iRed[7]~11_combout\);

-- Location: LCFF_X23_Y15_N13
\LCD_Config_unit|I2C_unit|sdat[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(14));

-- Location: LCCOMB_X24_Y15_N2
\LCD_Config_unit|I2C_unit|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Equal1~0_combout\ = (!\LCD_Config_unit|I2C_unit|state_counter\(4) & (!\LCD_Config_unit|I2C_unit|state_counter\(2) & (\LCD_Config_unit|I2C_unit|state_counter\(3) & !\LCD_Config_unit|I2C_unit|state_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(4),
	datab => \LCD_Config_unit|I2C_unit|state_counter\(2),
	datac => \LCD_Config_unit|I2C_unit|state_counter\(3),
	datad => \LCD_Config_unit|I2C_unit|state_counter\(1),
	combout => \LCD_Config_unit|I2C_unit|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y15_N10
\LCD_Config_unit|I2C_unit|sdat_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat_en~0_combout\ = (\LCD_Config_unit|I2C_unit|Equal1~0_combout\ & (!\LCD_Config_unit|I2C_unit|state_counter\(0) & ((\LCD_Config_unit|I2C_unit|Equal3~0_combout\) # (\LCD_Config_unit|I2C_unit|sdat_en~regout\)))) # 
-- (!\LCD_Config_unit|I2C_unit|Equal1~0_combout\ & ((\LCD_Config_unit|I2C_unit|Equal3~0_combout\) # ((\LCD_Config_unit|I2C_unit|sdat_en~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|Equal1~0_combout\,
	datab => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|sdat_en~regout\,
	datad => \LCD_Config_unit|I2C_unit|state_counter\(0),
	combout => \LCD_Config_unit|I2C_unit|sdat_en~0_combout\);

-- Location: LCCOMB_X10_Y13_N2
\start_delay[2]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[2]~55_combout\ = ((!\Equal4~6_combout\ & ((\Top_state.010~regout\) # (\Top_state.011~regout\)))) # (!\start_delay[2]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal4~6_combout\,
	datab => \Top_state.010~regout\,
	datac => \Top_state.011~regout\,
	datad => \start_delay[2]~20_combout\,
	combout => \start_delay[2]~55_combout\);

-- Location: LCCOMB_X34_Y14_N14
\Touch_Panel_unit|TP_state~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~101_combout\ = (!\GPIO_0[2]~2\ & ((\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\) # (\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	datac => \GPIO_0[2]~2\,
	datad => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	combout => \Touch_Panel_unit|TP_state~101_combout\);

-- Location: LCFF_X38_Y14_N21
\Touch_Panel_unit|TP_penirq_db[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Touch_Panel_unit|TP_penirq_db\(6),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq_db\(7));

-- Location: LCCOMB_X38_Y14_N0
\Touch_Panel_unit|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|WideOr0~0_combout\ = (\Touch_Panel_unit|TP_penirq_db\(7)) # ((\Touch_Panel_unit|TP_penirq_db\(5)) # ((\Touch_Panel_unit|TP_penirq_db\(6)) # (\Touch_Panel_unit|TP_penirq_db\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_penirq_db\(7),
	datab => \Touch_Panel_unit|TP_penirq_db\(5),
	datac => \Touch_Panel_unit|TP_penirq_db\(6),
	datad => \Touch_Panel_unit|TP_penirq_db\(4),
	combout => \Touch_Panel_unit|WideOr0~0_combout\);

-- Location: LCCOMB_X38_Y14_N26
\Touch_Panel_unit|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|WideOr0~1_combout\ = (\Touch_Panel_unit|TP_penirq_db\(2)) # ((\Touch_Panel_unit|TP_penirq_db\(1)) # ((\Touch_Panel_unit|TP_penirq_db\(0)) # (\Touch_Panel_unit|TP_penirq_db\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_penirq_db\(2),
	datab => \Touch_Panel_unit|TP_penirq_db\(1),
	datac => \Touch_Panel_unit|TP_penirq_db\(0),
	datad => \Touch_Panel_unit|TP_penirq_db\(3),
	combout => \Touch_Panel_unit|WideOr0~1_combout\);

-- Location: LCCOMB_X38_Y14_N12
\Touch_Panel_unit|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|WideOr0~combout\ = (\Touch_Panel_unit|WideOr0~1_combout\) # (\Touch_Panel_unit|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|WideOr0~1_combout\,
	datad => \Touch_Panel_unit|WideOr0~0_combout\,
	combout => \Touch_Panel_unit|WideOr0~combout\);

-- Location: LCCOMB_X38_Y14_N10
\Touch_Panel_unit|WideAnd0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|WideAnd0~1_combout\ = (\Touch_Panel_unit|TP_penirq_db\(2) & (\Touch_Panel_unit|TP_penirq_db\(1) & (\Touch_Panel_unit|TP_penirq_db\(0) & \Touch_Panel_unit|TP_penirq_db\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_penirq_db\(2),
	datab => \Touch_Panel_unit|TP_penirq_db\(1),
	datac => \Touch_Panel_unit|TP_penirq_db\(0),
	datad => \Touch_Panel_unit|TP_penirq_db\(3),
	combout => \Touch_Panel_unit|WideAnd0~1_combout\);

-- Location: LCCOMB_X24_Y7_N12
\u7|control1|always3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always3~1_combout\ = (\u7|control1|init_timer\(9) & ((\u7|control1|init_timer\(7)) # (\u7|control1|init_timer\(8)))) # (!\u7|control1|init_timer\(9) & (\u7|control1|init_timer\(7) & \u7|control1|init_timer\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(9),
	datab => \u7|control1|init_timer\(7),
	datac => \u7|control1|init_timer\(8),
	combout => \u7|control1|always3~1_combout\);

-- Location: LCCOMB_X20_Y10_N24
\u7|control1|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal3~1_combout\ = (!\u7|control1|timer\(5) & (!\u7|control1|timer\(4) & (!\u7|control1|timer\(6) & !\u7|control1|timer\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(5),
	datab => \u7|control1|timer\(4),
	datac => \u7|control1|timer\(6),
	datad => \u7|control1|timer\(7),
	combout => \u7|control1|Equal3~1_combout\);

-- Location: LCCOMB_X15_Y9_N2
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: LCCOMB_X16_Y9_N12
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: LCCOMB_X16_Y9_N6
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: LCCOMB_X15_Y9_N14
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: LCCOMB_X15_Y9_N18
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X15_Y9_N30
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: LCCOMB_X15_Y9_N0
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: LCCOMB_X16_Y9_N10
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: LCCOMB_X19_Y8_N16
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: LCCOMB_X21_Y8_N4
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: LCCOMB_X19_Y8_N14
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: LCCOMB_X20_Y8_N4
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: LCCOMB_X20_Y8_N6
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X19_Y8_N20
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: LCCOMB_X30_Y10_N8
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\);

-- Location: LCCOMB_X29_Y12_N14
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\);

-- Location: LCCOMB_X30_Y11_N2
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\);

-- Location: LCCOMB_X29_Y12_N2
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\);

-- Location: LCCOMB_X29_Y11_N10
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\);

-- Location: LCCOMB_X29_Y12_N22
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\);

-- Location: LCCOMB_X30_Y12_N28
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\);

-- Location: LCCOMB_X30_Y12_N30
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\);

-- Location: LCCOMB_X29_Y11_N0
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X29_Y12_N30
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\);

-- Location: LCCOMB_X29_Y11_N24
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X29_Y12_N20
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X30_Y11_N22
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\);

-- Location: LCCOMB_X30_Y12_N0
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\);

-- Location: LCCOMB_X30_Y11_N30
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X30_Y12_N26
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\);

-- Location: LCCOMB_X30_Y11_N0
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\);

-- Location: LCCOMB_X30_Y12_N20
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\);

-- Location: LCCOMB_X29_Y9_N10
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\);

-- Location: LCCOMB_X29_Y9_N20
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\);

-- Location: LCCOMB_X30_Y9_N10
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X29_Y9_N6
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X29_Y9_N8
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\);

-- Location: LCCOMB_X29_Y9_N30
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\);

-- Location: LCCOMB_X30_Y9_N6
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\);

-- Location: LCCOMB_X24_Y10_N4
\u7|mADDR~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~7_combout\ = (\u7|mADDR[10]~0_combout\ & (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)) # (!\u7|mADDR[10]~0_combout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (\u7|rWR2_ADDR\(11))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|rRD2_ADDR\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mADDR[10]~0_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datac => \u7|rWR2_ADDR\(11),
	datad => \u7|rRD2_ADDR\(11),
	combout => \u7|mADDR~7_combout\);

-- Location: LCCOMB_X23_Y11_N16
\u7|mADDR~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~8_combout\ = (\u7|mADDR[10]~0_combout\ & ((\u7|mADDR~7_combout\ & (\u7|rRD1_ADDR\(11))) # (!\u7|mADDR~7_combout\ & ((\u7|rWR1_ADDR\(11)))))) # (!\u7|mADDR[10]~0_combout\ & (((\u7|mADDR~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mADDR[10]~0_combout\,
	datab => \u7|rRD1_ADDR\(11),
	datac => \u7|rWR1_ADDR\(11),
	datad => \u7|mADDR~7_combout\,
	combout => \u7|mADDR~8_combout\);

-- Location: LCCOMB_X24_Y11_N2
\u7|mADDR~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~11_combout\ = (\u7|mADDR[10]~0_combout\ & (((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|rWR2_ADDR\(13)))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (\u7|rRD2_ADDR\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(13),
	datab => \u7|mADDR[10]~0_combout\,
	datac => \u7|rWR2_ADDR\(13),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~11_combout\);

-- Location: LCCOMB_X24_Y11_N4
\u7|mADDR~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~12_combout\ = (\u7|mADDR[10]~0_combout\ & ((\u7|mADDR~11_combout\ & ((\u7|rRD1_ADDR\(13)))) # (!\u7|mADDR~11_combout\ & (\u7|rWR1_ADDR\(13))))) # (!\u7|mADDR[10]~0_combout\ & (((\u7|mADDR~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(13),
	datab => \u7|mADDR[10]~0_combout\,
	datac => \u7|rRD1_ADDR\(13),
	datad => \u7|mADDR~11_combout\,
	combout => \u7|mADDR~12_combout\);

-- Location: LCCOMB_X24_Y10_N0
\u7|mADDR~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~15_combout\ = (\u7|mADDR[10]~0_combout\ & (((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (\u7|rWR2_ADDR\(15))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|rRD2_ADDR\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(15),
	datab => \u7|rRD2_ADDR\(15),
	datac => \u7|mADDR[10]~0_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~15_combout\);

-- Location: LCCOMB_X23_Y11_N26
\u7|mADDR~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~16_combout\ = (\u7|mADDR[10]~0_combout\ & ((\u7|mADDR~15_combout\ & (\u7|rRD1_ADDR\(15))) # (!\u7|mADDR~15_combout\ & ((\u7|rWR1_ADDR\(15)))))) # (!\u7|mADDR[10]~0_combout\ & (((\u7|mADDR~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(15),
	datab => \u7|rWR1_ADDR\(15),
	datac => \u7|mADDR[10]~0_combout\,
	datad => \u7|mADDR~15_combout\,
	combout => \u7|mADDR~16_combout\);

-- Location: LCFF_X19_Y9_N25
\u7|command1|rw_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rw_shift\(1));

-- Location: LCCOMB_X19_Y9_N22
\u7|command1|rw_shift~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rw_shift~0_combout\ = (!\u7|command1|do_writea~regout\ & (\u7|command1|rw_shift\(1) & !\u7|command1|do_reada~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|rw_shift\(1),
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|rw_shift~0_combout\);

-- Location: LCCOMB_X24_Y10_N8
\u7|mADDR~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~23_combout\ = (\u7|mADDR[10]~0_combout\ & (((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (\u7|rWR2_ADDR\(19))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|rRD2_ADDR\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mADDR[10]~0_combout\,
	datab => \u7|rWR2_ADDR\(19),
	datac => \u7|rRD2_ADDR\(19),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~23_combout\);

-- Location: LCCOMB_X23_Y11_N20
\u7|mADDR~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~24_combout\ = (\u7|mADDR[10]~0_combout\ & ((\u7|mADDR~23_combout\ & (\u7|rRD1_ADDR\(19))) # (!\u7|mADDR~23_combout\ & ((\u7|rWR1_ADDR\(19)))))) # (!\u7|mADDR[10]~0_combout\ & (((\u7|mADDR~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mADDR[10]~0_combout\,
	datab => \u7|rRD1_ADDR\(19),
	datac => \u7|mADDR~23_combout\,
	datad => \u7|rWR1_ADDR\(19),
	combout => \u7|mADDR~24_combout\);

-- Location: LCCOMB_X21_Y11_N10
\u7|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal7~0_combout\ = (\u7|Equal5~0_combout\ & (!\u7|ST\(2) & (\u7|ST\(8) & !\u7|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal5~0_combout\,
	datab => \u7|ST\(2),
	datac => \u7|ST\(8),
	datad => \u7|ST\(0),
	combout => \u7|Equal7~0_combout\);

-- Location: LCFF_X28_Y9_N19
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2));

-- Location: LCFF_X27_Y8_N21
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6));

-- Location: LCFF_X27_Y9_N27
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4));

-- Location: LCFF_X29_Y8_N5
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2));

-- Location: LCFF_X29_Y8_N15
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3));

-- Location: LCFF_X30_Y11_N21
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0));

-- Location: LCFF_X30_Y10_N11
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8));

-- Location: LCFF_X29_Y10_N11
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5));

-- Location: LCFF_X28_Y11_N19
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2));

-- Location: LCFF_X28_Y11_N9
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3));

-- Location: LCFF_X27_Y12_N3
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0));

-- Location: LCFF_X27_Y12_N21
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1));

-- Location: LCCOMB_X28_Y12_N24
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & !\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\);

-- Location: LCCOMB_X29_Y10_N6
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ = (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ & 
-- !\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\);

-- Location: LCFF_X29_Y10_N23
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9));

-- Location: LCFF_X29_Y12_N1
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4));

-- Location: LCFF_X29_Y12_N17
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5));

-- Location: LCFF_X25_Y14_N29
\Camera_Data_unit|Camera_Data_Tap1_dly[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap1_dly[6]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap1_dly\(6));

-- Location: LCFF_X25_Y13_N19
\Camera_Data_unit|Camera_Data_Tap1_dly[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap1_dly[4]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap1_dly\(4));

-- Location: LCFF_X25_Y12_N11
\Camera_Data_unit|Camera_Data_Tap1_dly[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap1_dly[3]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap1_dly\(3));

-- Location: LCFF_X25_Y13_N9
\Camera_Data_unit|Camera_Data_Tap1_dly[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(18),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap1_dly\(8));

-- Location: LCFF_X25_Y13_N31
\Camera_Data_unit|Camera_Data_Tap1_dly[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap1_dly[9]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap1_dly\(9));

-- Location: LCCOMB_X19_Y15_N24
\LCD_Config_unit|I2C_state[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_state[3]~2_combout\ = (\LCD_Config_unit|I2C_state[4]~1_combout\ & ((\LCD_Config_unit|I2C_state\(3)) # ((\LCD_Config_unit|I2C_state[1]~0_combout\ & \LCD_Config_unit|Add0~6_combout\)))) # (!\LCD_Config_unit|I2C_state[4]~1_combout\ & 
-- (\LCD_Config_unit|I2C_state[1]~0_combout\ & ((\LCD_Config_unit|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state[4]~1_combout\,
	datab => \LCD_Config_unit|I2C_state[1]~0_combout\,
	datac => \LCD_Config_unit|I2C_state\(3),
	datad => \LCD_Config_unit|Add0~6_combout\,
	combout => \LCD_Config_unit|I2C_state[3]~2_combout\);

-- Location: LCCOMB_X23_Y15_N14
\LCD_Config_unit|I2C_unit|Acknowledge~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Acknowledge~0_combout\ = (((\LCD_Config_unit|I2C_unit|clock_div_prev~regout\) # (!\LCD_Config_unit|I2C_unit|sdat\(15))) # (!\LCD_Config_unit|I2C_unit|clock_div~regout\)) # (!\LCD_Config_unit|I2C_unit|sdat_en~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|sdat_en~regout\,
	datab => \LCD_Config_unit|I2C_unit|clock_div~regout\,
	datac => \LCD_Config_unit|I2C_unit|clock_div_prev~regout\,
	datad => \LCD_Config_unit|I2C_unit|sdat\(15),
	combout => \LCD_Config_unit|I2C_unit|Acknowledge~0_combout\);

-- Location: LCCOMB_X23_Y15_N2
\LCD_Config_unit|I2C_unit|Acknowledge~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Acknowledge~1_combout\ = ((\LCD_Config_unit|I2C_unit|Acknowledge~0_combout\) # ((\LCD_Config_unit|I2C_unit|Equal0~1_combout\) # (!\LCD_Config_unit|I2C_unit|state_counter\(0)))) # (!\LCD_Config_unit|I2C_unit|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|Equal1~0_combout\,
	datab => \LCD_Config_unit|I2C_unit|Acknowledge~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|Equal0~1_combout\,
	datad => \LCD_Config_unit|I2C_unit|state_counter\(0),
	combout => \LCD_Config_unit|I2C_unit|Acknowledge~1_combout\);

-- Location: LCFF_X17_Y8_N31
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2));

-- Location: LCFF_X17_Y8_N17
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3));

-- Location: LCCOMB_X17_Y8_N16
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)) # (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCFF_X15_Y7_N29
\u7|read_fifo1|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCCOMB_X19_Y8_N2
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1)) # (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X19_Y8_N10
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8)) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCFF_X18_Y10_N31
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4));

-- Location: LCFF_X17_Y10_N11
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5));

-- Location: LCCOMB_X17_Y10_N10
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) & ((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)) # (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X17_Y9_N26
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)) # (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X17_Y9_N12
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)) # (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X10_Y13_N20
\LCD_Data_unit|H_den~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_den~1_combout\ = (\LCD_Data_unit|H_Count\(6) & (\LCD_Data_unit|LTM_NCLK~regout\ & (\LCD_Data_unit|H_Count\(7) & !\LCD_Data_unit|H_Count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(6),
	datab => \LCD_Data_unit|LTM_NCLK~regout\,
	datac => \LCD_Data_unit|H_Count\(7),
	datad => \LCD_Data_unit|H_Count\(3),
	combout => \LCD_Data_unit|H_den~1_combout\);

-- Location: LCCOMB_X10_Y13_N10
\LCD_Data_unit|H_den~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_den~2_combout\ = (!\LCD_Data_unit|H_Count\(10) & (\LCD_Data_unit|Equal0~1_combout\ & \LCD_Data_unit|H_den~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(10),
	datab => \LCD_Data_unit|Equal0~1_combout\,
	datac => \LCD_Data_unit|H_den~1_combout\,
	combout => \LCD_Data_unit|H_den~2_combout\);

-- Location: LCCOMB_X10_Y12_N4
\LCD_Data_unit|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal3~0_combout\ = (!\LCD_Data_unit|V_Count\(6) & (!\LCD_Data_unit|V_Count\(7) & !\LCD_Data_unit|V_Count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(6),
	datac => \LCD_Data_unit|V_Count\(7),
	datad => \LCD_Data_unit|V_Count\(8),
	combout => \LCD_Data_unit|Equal3~0_combout\);

-- Location: LCCOMB_X11_Y12_N2
\LCD_Data_unit|V_den~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_den~0_combout\ = (!\LCD_Data_unit|V_Count\(0) & \LCD_Data_unit|V_Count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LCD_Data_unit|V_Count\(0),
	datad => \LCD_Data_unit|V_Count\(1),
	combout => \LCD_Data_unit|V_den~0_combout\);

-- Location: LCCOMB_X11_Y12_N8
\LCD_Data_unit|V_den~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_den~1_combout\ = (!\LCD_Data_unit|Equal0~2_combout\ & (\LCD_Data_unit|V_den~0_combout\ & (\LessThan6~0_combout\ & \LCD_Data_unit|LTM_NCLK~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Equal0~2_combout\,
	datab => \LCD_Data_unit|V_den~0_combout\,
	datac => \LessThan6~0_combout\,
	datad => \LCD_Data_unit|LTM_NCLK~regout\,
	combout => \LCD_Data_unit|V_den~1_combout\);

-- Location: LCCOMB_X11_Y12_N20
\LCD_Data_unit|V_den~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_den~2_combout\ = (\LCD_Data_unit|V_Count\(9) & (\LCD_Data_unit|V_den~regout\ & ((\LCD_Data_unit|V_Count\(5)) # (!\LCD_Data_unit|V_den~1_combout\)))) # (!\LCD_Data_unit|V_Count\(9) & ((\LCD_Data_unit|V_den~regout\) # 
-- ((\LCD_Data_unit|V_den~1_combout\ & \LCD_Data_unit|V_Count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(9),
	datab => \LCD_Data_unit|V_den~1_combout\,
	datac => \LCD_Data_unit|V_den~regout\,
	datad => \LCD_Data_unit|V_Count\(5),
	combout => \LCD_Data_unit|V_den~2_combout\);

-- Location: LCFF_X22_Y15_N15
\LCD_Config_unit|I2C_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|WideOr0~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(14));

-- Location: LCFF_X22_Y15_N13
\LCD_Config_unit|I2C_unit|sdat[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(13));

-- Location: LCCOMB_X23_Y15_N12
\LCD_Config_unit|I2C_unit|sdat~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~1_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((!\LCD_Config_unit|I2C_data\(14)))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (\LCD_Config_unit|I2C_unit|sdat\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|sdat\(13),
	datac => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	datad => \LCD_Config_unit|I2C_data\(14),
	combout => \LCD_Config_unit|I2C_unit|sdat~1_combout\);

-- Location: LCCOMB_X24_Y7_N2
\u7|control1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan0~0_combout\ = ((!\u7|control1|init_timer\(1) & (!\u7|control1|init_timer\(0) & !\u7|control1|init_timer\(2)))) # (!\u7|control1|init_timer\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(1),
	datab => \u7|control1|init_timer\(0),
	datac => \u7|control1|init_timer\(2),
	datad => \u7|control1|init_timer\(3),
	combout => \u7|control1|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y7_N20
\u7|control1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan0~1_combout\ = (!\u7|control1|init_timer\(8) & (((\u7|control1|LOAD_MODE~2_combout\ & \u7|control1|LessThan0~0_combout\)) # (!\u7|control1|init_timer\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(8),
	datab => \u7|control1|LOAD_MODE~2_combout\,
	datac => \u7|control1|init_timer\(7),
	datad => \u7|control1|LessThan0~0_combout\,
	combout => \u7|control1|LessThan0~1_combout\);

-- Location: LCCOMB_X23_Y10_N22
\u7|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan1~0_combout\ = (((!\u7|rWR1_ADDR\(11)) # (!\u7|rWR1_ADDR\(10))) # (!\u7|rWR1_ADDR\(9))) # (!\u7|rWR1_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(8),
	datab => \u7|rWR1_ADDR\(9),
	datac => \u7|rWR1_ADDR\(10),
	datad => \u7|rWR1_ADDR\(11),
	combout => \u7|LessThan1~0_combout\);

-- Location: LCCOMB_X23_Y10_N8
\u7|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan1~1_combout\ = (((!\u7|rWR1_ADDR\(14)) # (!\u7|rWR1_ADDR\(12))) # (!\u7|rWR1_ADDR\(15))) # (!\u7|rWR1_ADDR\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(13),
	datab => \u7|rWR1_ADDR\(15),
	datac => \u7|rWR1_ADDR\(12),
	datad => \u7|rWR1_ADDR\(14),
	combout => \u7|LessThan1~1_combout\);

-- Location: LCCOMB_X23_Y10_N2
\u7|rWR1_ADDR[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[14]~18_combout\ = (!\u7|rWR1_ADDR\(17) & (!\u7|rWR1_ADDR\(16) & ((\u7|LessThan1~1_combout\) # (\u7|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(17),
	datab => \u7|rWR1_ADDR\(16),
	datac => \u7|LessThan1~1_combout\,
	datad => \u7|LessThan1~0_combout\,
	combout => \u7|rWR1_ADDR[14]~18_combout\);

-- Location: LCCOMB_X24_Y10_N16
\u7|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan4~0_combout\ = (((!\u7|rRD2_ADDR\(9)) # (!\u7|rRD2_ADDR\(10))) # (!\u7|rRD2_ADDR\(8))) # (!\u7|rRD2_ADDR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(11),
	datab => \u7|rRD2_ADDR\(8),
	datac => \u7|rRD2_ADDR\(10),
	datad => \u7|rRD2_ADDR\(9),
	combout => \u7|LessThan4~0_combout\);

-- Location: LCCOMB_X24_Y10_N22
\u7|LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan4~1_combout\ = (!\u7|rRD2_ADDR\(14) & (((\u7|LessThan4~0_combout\ & !\u7|rRD2_ADDR\(12))) # (!\u7|rRD2_ADDR\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|LessThan4~0_combout\,
	datab => \u7|rRD2_ADDR\(14),
	datac => \u7|rRD2_ADDR\(13),
	datad => \u7|rRD2_ADDR\(12),
	combout => \u7|LessThan4~1_combout\);

-- Location: LCCOMB_X24_Y10_N12
\u7|rRD2_ADDR[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[15]~17_combout\ = (\u7|rRD2_ADDR\(17)) # ((\u7|rRD2_ADDR\(16)) # ((\u7|rRD2_ADDR\(15) & !\u7|LessThan4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(17),
	datab => \u7|rRD2_ADDR\(15),
	datac => \u7|rRD2_ADDR\(16),
	datad => \u7|LessThan4~1_combout\,
	combout => \u7|rRD2_ADDR[15]~17_combout\);

-- Location: LCCOMB_X24_Y10_N18
\u7|rRD2_ADDR[15]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[15]~18_combout\ = (\u7|rRD2_ADDR\(20) & ((\u7|rRD2_ADDR\(19)) # ((\u7|rRD2_ADDR\(18) & \u7|rRD2_ADDR[15]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(20),
	datab => \u7|rRD2_ADDR\(18),
	datac => \u7|rRD2_ADDR\(19),
	datad => \u7|rRD2_ADDR[15]~17_combout\,
	combout => \u7|rRD2_ADDR[15]~18_combout\);

-- Location: LCCOMB_X24_Y10_N20
\u7|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan2~0_combout\ = (((!\u7|rWR2_ADDR\(8)) # (!\u7|rWR2_ADDR\(11))) # (!\u7|rWR2_ADDR\(10))) # (!\u7|rWR2_ADDR\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(9),
	datab => \u7|rWR2_ADDR\(10),
	datac => \u7|rWR2_ADDR\(11),
	datad => \u7|rWR2_ADDR\(8),
	combout => \u7|LessThan2~0_combout\);

-- Location: LCCOMB_X23_Y10_N12
\u7|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan3~0_combout\ = (((!\u7|rRD1_ADDR\(11)) # (!\u7|rRD1_ADDR\(9))) # (!\u7|rRD1_ADDR\(8))) # (!\u7|rRD1_ADDR\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(10),
	datab => \u7|rRD1_ADDR\(8),
	datac => \u7|rRD1_ADDR\(9),
	datad => \u7|rRD1_ADDR\(11),
	combout => \u7|LessThan3~0_combout\);

-- Location: LCFF_X27_Y9_N11
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X32_Y15_N10
\Camera_Data_unit|XY_parity~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|XY_parity~0_combout\ = (\Camera_Data_unit|Frame_Valid~regout\ & (\Camera_Data_unit|XY_parity\(0) $ (\Camera_Data_unit|Data_Valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Frame_Valid~regout\,
	datac => \Camera_Data_unit|XY_parity\(0),
	datad => \Camera_Data_unit|Data_Valid~regout\,
	combout => \Camera_Data_unit|XY_parity~0_combout\);

-- Location: LCFF_X27_Y11_N15
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCFF_X30_Y10_N29
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCFF_X29_Y10_N27
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCFF_X27_Y11_N3
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCFF_X27_Y11_N25
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X10_Y12_N28
\LessThan6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan6~2_combout\ = (\LCD_Data_unit|V_Count\(2)) # ((\LCD_Data_unit|V_Count\(4)) # ((\LCD_Data_unit|V_Count\(1)) # (\LCD_Data_unit|V_Count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(2),
	datab => \LCD_Data_unit|V_Count\(4),
	datac => \LCD_Data_unit|V_Count\(1),
	datad => \LCD_Data_unit|V_Count\(3),
	combout => \LessThan6~2_combout\);

-- Location: LCCOMB_X10_Y12_N2
\LessThan6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan6~3_combout\ = ((\LCD_Data_unit|V_Count\(9)) # ((\LessThan6~2_combout\ & \LCD_Data_unit|V_Count\(5)))) # (!\LCD_Data_unit|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Equal3~0_combout\,
	datab => \LessThan6~2_combout\,
	datac => \LCD_Data_unit|V_Count\(9),
	datad => \LCD_Data_unit|V_Count\(5),
	combout => \LessThan6~3_combout\);

-- Location: LCFF_X17_Y8_N3
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2));

-- Location: LCFF_X17_Y8_N21
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3));

-- Location: LCFF_X18_Y10_N13
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4));

-- Location: LCFF_X17_Y10_N9
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5));

-- Location: LCCOMB_X14_Y10_N24
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X22_Y15_N14
\LCD_Config_unit|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|WideOr0~0_combout\ = (!\LCD_Config_unit|I2C_state\(4) & !\LCD_Config_unit|Lookup_data~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LCD_Config_unit|I2C_state\(4),
	datad => \LCD_Config_unit|Lookup_data~0_combout\,
	combout => \LCD_Config_unit|WideOr0~0_combout\);

-- Location: LCFF_X22_Y15_N19
\LCD_Config_unit|I2C_unit|sdat[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(12));

-- Location: LCCOMB_X22_Y15_N12
\LCD_Config_unit|I2C_unit|sdat~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~2_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (!\LCD_Config_unit|I2C_data\(13))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((\LCD_Config_unit|I2C_unit|sdat\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_data\(13),
	datab => \LCD_Config_unit|I2C_unit|sdat\(12),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~2_combout\);

-- Location: LCFF_X15_Y9_N7
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\);

-- Location: LCCOMB_X31_Y15_N30
\Camera_Data_unit|Frame_Valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Frame_Valid~0_combout\ = (\Camera_Data_unit|Frame_Valid~regout\ & (((\Camera_Data_unit|iFrame_Valid_50\(1)) # (\Camera_Data_unit|Camera_PIXCLK_50\(1))) # (!\Camera_Data_unit|Camera_PIXCLK_50\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Frame_Valid~regout\,
	datab => \Camera_Data_unit|Camera_PIXCLK_50\(2),
	datac => \Camera_Data_unit|iFrame_Valid_50\(1),
	datad => \Camera_Data_unit|Camera_PIXCLK_50\(1),
	combout => \Camera_Data_unit|Frame_Valid~0_combout\);

-- Location: LCCOMB_X31_Y15_N20
\Camera_Data_unit|Frame_Valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Frame_Valid~1_combout\ = (\Camera_Data_unit|Frame_Valid~0_combout\) # ((\Camera_Data_unit|Data_Valid~0_combout\ & (!\Camera_Data_unit|Frame_Valid_edge~regout\ & \Camera_Data_unit|Capture_active~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Data_Valid~0_combout\,
	datab => \Camera_Data_unit|Frame_Valid~0_combout\,
	datac => \Camera_Data_unit|Frame_Valid_edge~regout\,
	datad => \Camera_Data_unit|Capture_active~regout\,
	combout => \Camera_Data_unit|Frame_Valid~1_combout\);

-- Location: LCCOMB_X24_Y13_N6
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
-- (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & 
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4),
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6),
	datac => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3),
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5),
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout\);

-- Location: LCFF_X53_Y15_N17
\Camera_Data_unit|iCamera_Data_50[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|iCamera_Data_50[0][2]~regout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[1][2]~regout\);

-- Location: LCFF_X17_Y8_N23
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCFF_X17_Y8_N13
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCFF_X17_Y10_N3
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCFF_X17_Y10_N23
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X21_Y15_N8
\LCD_Config_unit|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|WideOr1~0_combout\ = \LCD_Config_unit|I2C_state\(3) $ (((\LCD_Config_unit|I2C_state\(1) & (\LCD_Config_unit|I2C_state\(2) & \LCD_Config_unit|I2C_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datab => \LCD_Config_unit|I2C_state\(1),
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|I2C_state\(0),
	combout => \LCD_Config_unit|WideOr1~0_combout\);

-- Location: LCFF_X21_Y15_N23
\LCD_Config_unit|I2C_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|WideOr2~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(12));

-- Location: LCFF_X22_Y15_N21
\LCD_Config_unit|I2C_unit|sdat[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(11));

-- Location: LCCOMB_X22_Y15_N18
\LCD_Config_unit|I2C_unit|sdat~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~3_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (!\LCD_Config_unit|I2C_data\(12))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((\LCD_Config_unit|I2C_unit|sdat\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_data\(12),
	datac => \LCD_Config_unit|I2C_unit|sdat\(11),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~3_combout\);

-- Location: LCCOMB_X15_Y9_N6
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\);

-- Location: LCFF_X53_Y15_N9
\Camera_Data_unit|iCamera_Data_50[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|iCamera_Data_PIX\(2),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[0][2]~regout\);

-- Location: LCCOMB_X20_Y15_N18
\LCD_Config_unit|WideOr2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|WideOr2~2_combout\ = (\LCD_Config_unit|I2C_state\(1) & \LCD_Config_unit|I2C_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_state\(1),
	datad => \LCD_Config_unit|I2C_state\(0),
	combout => \LCD_Config_unit|WideOr2~2_combout\);

-- Location: LCFF_X21_Y15_N25
\LCD_Config_unit|I2C_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|WideOr3~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(11));

-- Location: LCFF_X22_Y15_N7
\LCD_Config_unit|I2C_unit|sdat[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~5_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(10));

-- Location: LCCOMB_X22_Y15_N20
\LCD_Config_unit|I2C_unit|sdat~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~4_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((!\LCD_Config_unit|I2C_data\(11)))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (\LCD_Config_unit|I2C_unit|sdat\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|sdat\(10),
	datab => \LCD_Config_unit|I2C_data\(11),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~4_combout\);

-- Location: LCFF_X63_Y16_N13
\Camera_Config_unit|u0|sdat[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~5_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(25));

-- Location: LCFF_X54_Y15_N11
\Camera_Data_unit|iCamera_Data_PIX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	sdata => \GPIO_1[5]~25\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_PIX\(2));

-- Location: LCCOMB_X20_Y15_N16
\LCD_Config_unit|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|WideOr3~0_combout\ = (!\LCD_Config_unit|I2C_state\(2) & (!\LCD_Config_unit|I2C_state\(3) & (\LCD_Config_unit|I2C_state\(0) $ (\LCD_Config_unit|I2C_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(0),
	datab => \LCD_Config_unit|I2C_state\(2),
	datac => \LCD_Config_unit|I2C_state\(1),
	datad => \LCD_Config_unit|I2C_state\(3),
	combout => \LCD_Config_unit|WideOr3~0_combout\);

-- Location: LCCOMB_X21_Y15_N24
\LCD_Config_unit|WideOr3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|WideOr3~1_combout\ = (\LCD_Config_unit|I2C_state\(4) & (((\LCD_Config_unit|WideOr3~0_combout\)))) # (!\LCD_Config_unit|I2C_state\(4) & (\LCD_Config_unit|I2C_state\(1) $ ((\LCD_Config_unit|I2C_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(1),
	datab => \LCD_Config_unit|I2C_state\(0),
	datac => \LCD_Config_unit|I2C_state\(4),
	datad => \LCD_Config_unit|WideOr3~0_combout\,
	combout => \LCD_Config_unit|WideOr3~1_combout\);

-- Location: LCFF_X21_Y15_N27
\LCD_Config_unit|I2C_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|WideOr4~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(10));

-- Location: LCFF_X23_Y15_N5
\LCD_Config_unit|I2C_unit|sdat[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~6_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(9));

-- Location: LCCOMB_X22_Y15_N6
\LCD_Config_unit|I2C_unit|sdat~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~5_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((!\LCD_Config_unit|I2C_data\(10)))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (\LCD_Config_unit|I2C_unit|sdat\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|sdat\(9),
	datab => \LCD_Config_unit|I2C_data\(10),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~5_combout\);

-- Location: LCFF_X63_Y16_N15
\Camera_Config_unit|u0|sdat[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~6_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(24));

-- Location: LCCOMB_X63_Y16_N12
\Camera_Config_unit|u0|sdat~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~5_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(23)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datac => \Camera_Config_unit|u0|sdat\(24),
	datad => \Camera_Config_unit|I2C_data\(23),
	combout => \Camera_Config_unit|u0|sdat~5_combout\);

-- Location: LCCOMB_X20_Y15_N30
\LCD_Config_unit|WideOr4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|WideOr4~1_combout\ = (\LCD_Config_unit|I2C_state\(4) & ((\LCD_Config_unit|I2C_state\(2)) # ((\LCD_Config_unit|I2C_state\(1)) # (\LCD_Config_unit|I2C_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(4),
	datab => \LCD_Config_unit|I2C_state\(2),
	datac => \LCD_Config_unit|I2C_state\(1),
	datad => \LCD_Config_unit|I2C_state\(3),
	combout => \LCD_Config_unit|WideOr4~1_combout\);

-- Location: LCCOMB_X21_Y15_N26
\LCD_Config_unit|WideOr4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|WideOr4~2_combout\ = (\LCD_Config_unit|I2C_state\(0) & ((\LCD_Config_unit|WideOr4~0_combout\))) # (!\LCD_Config_unit|I2C_state\(0) & (!\LCD_Config_unit|WideOr4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_state\(0),
	datac => \LCD_Config_unit|WideOr4~1_combout\,
	datad => \LCD_Config_unit|WideOr4~0_combout\,
	combout => \LCD_Config_unit|WideOr4~2_combout\);

-- Location: LCFF_X22_Y15_N29
\LCD_Config_unit|I2C_unit|sdat[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~7_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(8));

-- Location: LCCOMB_X23_Y15_N4
\LCD_Config_unit|I2C_unit|sdat~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~6_combout\ = (\LCD_Config_unit|I2C_unit|sdat\(8)) # ((\LCD_Config_unit|I2C_unit|state_counter\(1) & (\LCD_Config_unit|I2C_unit|Equal0~0_combout\ & !\LCD_Config_unit|I2C_unit|state_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(1),
	datab => \LCD_Config_unit|I2C_unit|Equal0~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(4),
	datad => \LCD_Config_unit|I2C_unit|sdat\(8),
	combout => \LCD_Config_unit|I2C_unit|sdat~6_combout\);

-- Location: LCFF_X63_Y16_N21
\Camera_Config_unit|u0|sdat[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~7_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(23));

-- Location: LCCOMB_X63_Y16_N14
\Camera_Config_unit|u0|sdat~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~6_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(23)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datac => \Camera_Config_unit|u0|sdat\(23),
	datad => \Camera_Config_unit|I2C_data\(23),
	combout => \Camera_Config_unit|u0|sdat~6_combout\);

-- Location: LCFF_X21_Y15_N29
\LCD_Config_unit|I2C_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_data[8]~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(8));

-- Location: LCFF_X22_Y15_N3
\LCD_Config_unit|I2C_unit|sdat[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~8_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(7));

-- Location: LCCOMB_X22_Y15_N28
\LCD_Config_unit|I2C_unit|sdat~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~7_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((!\LCD_Config_unit|I2C_data\(8)))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (\LCD_Config_unit|I2C_unit|sdat\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|sdat\(7),
	datac => \LCD_Config_unit|I2C_data\(8),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~7_combout\);

-- Location: LCFF_X63_Y16_N11
\Camera_Config_unit|u0|sdat[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~8_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(22));

-- Location: LCCOMB_X63_Y16_N20
\Camera_Config_unit|u0|sdat~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~7_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\) # (\Camera_Config_unit|u0|sdat\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|u0|sdat\(22),
	combout => \Camera_Config_unit|u0|sdat~7_combout\);

-- Location: LCFF_X20_Y11_N11
\u7|command1|command_delay[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(7));

-- Location: LCCOMB_X20_Y15_N8
\LCD_Config_unit|I2C_data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_data~2_combout\ = (\LCD_Config_unit|Equal0~1_combout\ & ((\LCD_Config_unit_start~regout\))) # (!\LCD_Config_unit|Equal0~1_combout\ & (\LCD_Config_unit|I2C_data~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|Equal0~1_combout\,
	datac => \LCD_Config_unit|I2C_data~0_combout\,
	datad => \LCD_Config_unit_start~regout\,
	combout => \LCD_Config_unit|I2C_data~2_combout\);

-- Location: LCCOMB_X21_Y15_N28
\LCD_Config_unit|I2C_data[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_data[8]~3_combout\ = (\LCD_Config_unit|I2C_data~2_combout\ & (((\LCD_Config_unit|Equal0~0_combout\)) # (!\LCD_Config_unit|I2C_state\(4)))) # (!\LCD_Config_unit|I2C_data~2_combout\ & (((\LCD_Config_unit|I2C_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_data~2_combout\,
	datab => \LCD_Config_unit|I2C_state\(4),
	datac => \LCD_Config_unit|I2C_data\(8),
	datad => \LCD_Config_unit|Equal0~0_combout\,
	combout => \LCD_Config_unit|I2C_data[8]~3_combout\);

-- Location: LCFF_X21_Y15_N31
\LCD_Config_unit|I2C_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|Mux0~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(7));

-- Location: LCFF_X22_Y15_N1
\LCD_Config_unit|I2C_unit|sdat[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~9_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(6));

-- Location: LCCOMB_X22_Y15_N2
\LCD_Config_unit|I2C_unit|sdat~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~8_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((!\LCD_Config_unit|I2C_data\(7)))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (\LCD_Config_unit|I2C_unit|sdat\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|sdat\(6),
	datac => \LCD_Config_unit|I2C_data\(7),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~8_combout\);

-- Location: LCFF_X63_Y16_N17
\Camera_Config_unit|u0|sdat[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~9_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(21));

-- Location: LCCOMB_X63_Y16_N10
\Camera_Config_unit|u0|sdat~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~8_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(23)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datac => \Camera_Config_unit|u0|sdat\(21),
	datad => \Camera_Config_unit|I2C_data\(23),
	combout => \Camera_Config_unit|u0|sdat~8_combout\);

-- Location: LCCOMB_X21_Y15_N0
\LCD_Config_unit|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux0~0_combout\ = (\LCD_Config_unit|I2C_state\(0) & (\LCD_Config_unit|I2C_state\(2) & ((\LCD_Config_unit|I2C_state\(3)) # (\LCD_Config_unit|I2C_state\(1))))) # (!\LCD_Config_unit|I2C_state\(0) & (\LCD_Config_unit|I2C_state\(1) $ 
-- (((!\LCD_Config_unit|I2C_state\(3) & \LCD_Config_unit|I2C_state\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datab => \LCD_Config_unit|I2C_state\(1),
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|I2C_state\(0),
	combout => \LCD_Config_unit|Mux0~0_combout\);

-- Location: LCCOMB_X21_Y15_N30
\LCD_Config_unit|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux0~1_combout\ = (\LCD_Config_unit|WideOr4~0_combout\) # ((\LCD_Config_unit|Mux0~0_combout\ & !\LCD_Config_unit|I2C_state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|Mux0~0_combout\,
	datac => \LCD_Config_unit|I2C_state\(4),
	datad => \LCD_Config_unit|WideOr4~0_combout\,
	combout => \LCD_Config_unit|Mux0~1_combout\);

-- Location: LCFF_X22_Y15_N23
\LCD_Config_unit|I2C_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|Mux1~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(6));

-- Location: LCFF_X22_Y15_N25
\LCD_Config_unit|I2C_unit|sdat[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~10_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(5));

-- Location: LCCOMB_X22_Y15_N0
\LCD_Config_unit|I2C_unit|sdat~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~9_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (!\LCD_Config_unit|I2C_data\(6))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((\LCD_Config_unit|I2C_unit|sdat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_data\(6),
	datac => \LCD_Config_unit|I2C_unit|sdat\(5),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~9_combout\);

-- Location: LCFF_X63_Y16_N7
\Camera_Config_unit|u0|sdat[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~10_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(20));

-- Location: LCCOMB_X63_Y16_N16
\Camera_Config_unit|u0|sdat~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~9_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\) # (\Camera_Config_unit|u0|sdat\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|u0|sdat\(20),
	combout => \Camera_Config_unit|u0|sdat~9_combout\);

-- Location: LCCOMB_X21_Y15_N10
\LCD_Config_unit|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux1~0_combout\ = (\LCD_Config_unit|I2C_state\(1) & (((\LCD_Config_unit|I2C_state\(2)) # (!\LCD_Config_unit|I2C_state\(0))) # (!\LCD_Config_unit|I2C_state\(3)))) # (!\LCD_Config_unit|I2C_state\(1) & ((\LCD_Config_unit|I2C_state\(2) $ 
-- (\LCD_Config_unit|I2C_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datab => \LCD_Config_unit|I2C_state\(1),
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|I2C_state\(0),
	combout => \LCD_Config_unit|Mux1~0_combout\);

-- Location: LCCOMB_X22_Y15_N22
\LCD_Config_unit|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux1~1_combout\ = (\LCD_Config_unit|WideOr4~0_combout\) # ((\LCD_Config_unit|Mux1~0_combout\ & !\LCD_Config_unit|I2C_state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|Mux1~0_combout\,
	datac => \LCD_Config_unit|I2C_state\(4),
	datad => \LCD_Config_unit|WideOr4~0_combout\,
	combout => \LCD_Config_unit|Mux1~1_combout\);

-- Location: LCFF_X22_Y15_N31
\LCD_Config_unit|I2C_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|Mux2~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(5));

-- Location: LCFF_X22_Y15_N5
\LCD_Config_unit|I2C_unit|sdat[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~11_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(4));

-- Location: LCCOMB_X22_Y15_N24
\LCD_Config_unit|I2C_unit|sdat~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~10_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (!\LCD_Config_unit|I2C_data\(5))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((\LCD_Config_unit|I2C_unit|sdat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_data\(5),
	datac => \LCD_Config_unit|I2C_unit|sdat\(4),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~10_combout\);

-- Location: LCFF_X62_Y16_N17
\Camera_Config_unit|u0|sdat[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~11_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(19));

-- Location: LCCOMB_X63_Y16_N6
\Camera_Config_unit|u0|sdat~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~10_combout\ = (\Camera_Config_unit|u0|sdat\(19) & !\Camera_Config_unit|u0|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|sdat\(19),
	datad => \Camera_Config_unit|u0|Equal5~0_combout\,
	combout => \Camera_Config_unit|u0|sdat~10_combout\);

-- Location: LCCOMB_X21_Y15_N16
\LCD_Config_unit|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux2~0_combout\ = (\LCD_Config_unit|I2C_state\(2) & ((\LCD_Config_unit|I2C_state\(3)) # (\LCD_Config_unit|I2C_state\(1) $ (\LCD_Config_unit|I2C_state\(0))))) # (!\LCD_Config_unit|I2C_state\(2) & ((\LCD_Config_unit|I2C_state\(1) & 
-- (!\LCD_Config_unit|I2C_state\(3))) # (!\LCD_Config_unit|I2C_state\(1) & ((\LCD_Config_unit|I2C_state\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datab => \LCD_Config_unit|I2C_state\(1),
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|I2C_state\(0),
	combout => \LCD_Config_unit|Mux2~0_combout\);

-- Location: LCCOMB_X22_Y15_N30
\LCD_Config_unit|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux2~1_combout\ = (\LCD_Config_unit|I2C_state\(4) & (((!\LCD_Config_unit|I2C_state\(0) & \LCD_Config_unit|WideOr4~0_combout\)))) # (!\LCD_Config_unit|I2C_state\(4) & ((\LCD_Config_unit|Mux2~0_combout\) # ((!\LCD_Config_unit|I2C_state\(0) 
-- & \LCD_Config_unit|WideOr4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(4),
	datab => \LCD_Config_unit|Mux2~0_combout\,
	datac => \LCD_Config_unit|I2C_state\(0),
	datad => \LCD_Config_unit|WideOr4~0_combout\,
	combout => \LCD_Config_unit|Mux2~1_combout\);

-- Location: LCFF_X21_Y15_N19
\LCD_Config_unit|I2C_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|Mux3~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(4));

-- Location: LCFF_X22_Y15_N27
\LCD_Config_unit|I2C_unit|sdat[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~12_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(3));

-- Location: LCCOMB_X22_Y15_N4
\LCD_Config_unit|I2C_unit|sdat~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~11_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((!\LCD_Config_unit|I2C_data\(4)))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (\LCD_Config_unit|I2C_unit|sdat\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|sdat\(3),
	datac => \LCD_Config_unit|I2C_data\(4),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~11_combout\);

-- Location: LCFF_X62_Y16_N19
\Camera_Config_unit|u0|sdat[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~12_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(18));

-- Location: LCCOMB_X62_Y16_N16
\Camera_Config_unit|u0|sdat~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~11_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & (!\Camera_Config_unit|I2C_data\(15))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & ((\Camera_Config_unit|u0|sdat\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data\(15),
	datac => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|u0|sdat\(18),
	combout => \Camera_Config_unit|u0|sdat~11_combout\);

-- Location: LCFF_X21_Y15_N5
\LCD_Config_unit|I2C_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|Mux4~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(3));

-- Location: LCFF_X22_Y15_N9
\LCD_Config_unit|I2C_unit|sdat[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~13_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(2));

-- Location: LCCOMB_X22_Y15_N26
\LCD_Config_unit|I2C_unit|sdat~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~12_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((!\LCD_Config_unit|I2C_data\(3)))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (\LCD_Config_unit|I2C_unit|sdat\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|sdat\(2),
	datac => \LCD_Config_unit|I2C_data\(3),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~12_combout\);

-- Location: LCCOMB_X61_Y16_N20
\Camera_Config_unit|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr0~0_combout\ = \Camera_Config_unit|I2C_state\(4) $ (((\Camera_Config_unit|I2C_state\(3)) # ((\Camera_Config_unit|I2C_state\(1)) # (\Camera_Config_unit|I2C_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(3),
	datab => \Camera_Config_unit|I2C_state\(4),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(2),
	combout => \Camera_Config_unit|WideOr0~0_combout\);

-- Location: LCFF_X62_Y16_N25
\Camera_Config_unit|u0|sdat[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~13_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(17));

-- Location: LCCOMB_X62_Y16_N18
\Camera_Config_unit|u0|sdat~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~12_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(15)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|sdat\(17),
	datac => \Camera_Config_unit|I2C_data\(15),
	datad => \Camera_Config_unit|u0|Equal5~0_combout\,
	combout => \Camera_Config_unit|u0|sdat~12_combout\);

-- Location: LCCOMB_X20_Y15_N26
\LCD_Config_unit|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux4~0_combout\ = \LCD_Config_unit|I2C_state\(3) $ (((\LCD_Config_unit|I2C_state\(0) & ((\LCD_Config_unit|I2C_state\(1)) # (!\LCD_Config_unit|I2C_state\(2)))) # (!\LCD_Config_unit|I2C_state\(0) & (\LCD_Config_unit|I2C_state\(2) $ 
-- (\LCD_Config_unit|I2C_state\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(0),
	datab => \LCD_Config_unit|I2C_state\(2),
	datac => \LCD_Config_unit|I2C_state\(1),
	datad => \LCD_Config_unit|I2C_state\(3),
	combout => \LCD_Config_unit|Mux4~0_combout\);

-- Location: LCCOMB_X21_Y15_N4
\LCD_Config_unit|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux4~1_combout\ = (\LCD_Config_unit|WideOr4~0_combout\ & ((\LCD_Config_unit|I2C_state\(0)) # ((!\LCD_Config_unit|I2C_state\(4) & \LCD_Config_unit|Mux4~0_combout\)))) # (!\LCD_Config_unit|WideOr4~0_combout\ & 
-- (((!\LCD_Config_unit|I2C_state\(4) & \LCD_Config_unit|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|WideOr4~0_combout\,
	datab => \LCD_Config_unit|I2C_state\(0),
	datac => \LCD_Config_unit|I2C_state\(4),
	datad => \LCD_Config_unit|Mux4~0_combout\,
	combout => \LCD_Config_unit|Mux4~1_combout\);

-- Location: LCFF_X21_Y15_N7
\LCD_Config_unit|I2C_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|Mux5~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(2));

-- Location: LCFF_X22_Y15_N11
\LCD_Config_unit|I2C_unit|sdat[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~14_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(1));

-- Location: LCCOMB_X22_Y15_N8
\LCD_Config_unit|I2C_unit|sdat~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~13_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((!\LCD_Config_unit|I2C_data\(2)))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (\LCD_Config_unit|I2C_unit|sdat\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|sdat\(1),
	datac => \LCD_Config_unit|I2C_data\(2),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~13_combout\);

-- Location: LCFF_X61_Y16_N27
\Camera_Config_unit|I2C_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|WideOr1~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(13));

-- Location: LCFF_X62_Y16_N3
\Camera_Config_unit|u0|sdat[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~14_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(16));

-- Location: LCCOMB_X62_Y16_N24
\Camera_Config_unit|u0|sdat~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~13_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & (!\Camera_Config_unit|I2C_data\(13))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & ((\Camera_Config_unit|u0|sdat\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|I2C_data\(13),
	datac => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|u0|sdat\(16),
	combout => \Camera_Config_unit|u0|sdat~13_combout\);

-- Location: LCCOMB_X20_Y15_N24
\LCD_Config_unit|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux5~0_combout\ = (!\LCD_Config_unit|I2C_state\(2) & (!\LCD_Config_unit|I2C_state\(3) & ((\LCD_Config_unit|I2C_state\(0)) # (\LCD_Config_unit|I2C_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(0),
	datab => \LCD_Config_unit|I2C_state\(2),
	datac => \LCD_Config_unit|I2C_state\(1),
	datad => \LCD_Config_unit|I2C_state\(3),
	combout => \LCD_Config_unit|Mux5~0_combout\);

-- Location: LCCOMB_X20_Y15_N10
\LCD_Config_unit|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux5~1_combout\ = (\LCD_Config_unit|I2C_state\(2) & (\LCD_Config_unit|I2C_state\(1) $ (((!\LCD_Config_unit|I2C_state\(3)) # (!\LCD_Config_unit|I2C_state\(0)))))) # (!\LCD_Config_unit|I2C_state\(2) & ((\LCD_Config_unit|I2C_state\(0)) # 
-- ((\LCD_Config_unit|I2C_state\(1) & \LCD_Config_unit|I2C_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(0),
	datab => \LCD_Config_unit|I2C_state\(2),
	datac => \LCD_Config_unit|I2C_state\(1),
	datad => \LCD_Config_unit|I2C_state\(3),
	combout => \LCD_Config_unit|Mux5~1_combout\);

-- Location: LCCOMB_X21_Y15_N6
\LCD_Config_unit|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux5~2_combout\ = (\LCD_Config_unit|I2C_state\(4) & (\LCD_Config_unit|Mux5~0_combout\)) # (!\LCD_Config_unit|I2C_state\(4) & ((!\LCD_Config_unit|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|Mux5~0_combout\,
	datac => \LCD_Config_unit|I2C_state\(4),
	datad => \LCD_Config_unit|Mux5~1_combout\,
	combout => \LCD_Config_unit|Mux5~2_combout\);

-- Location: LCFF_X21_Y15_N21
\LCD_Config_unit|I2C_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|Mux6~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(1));

-- Location: LCFF_X23_Y15_N23
\LCD_Config_unit|I2C_unit|sdat[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~15_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(0));

-- Location: LCCOMB_X22_Y15_N10
\LCD_Config_unit|I2C_unit|sdat~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~14_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((!\LCD_Config_unit|I2C_data\(1)))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (\LCD_Config_unit|I2C_unit|sdat\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|sdat\(0),
	datac => \LCD_Config_unit|I2C_data\(1),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~14_combout\);

-- Location: LCCOMB_X61_Y16_N24
\Camera_Config_unit|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr1~1_combout\ = (\Camera_Config_unit|I2C_state\(2) & (((!\Camera_Config_unit|I2C_state\(3))) # (!\Camera_Config_unit|I2C_state\(0)))) # (!\Camera_Config_unit|I2C_state\(2) & ((\Camera_Config_unit|I2C_state\(3)) # 
-- (\Camera_Config_unit|I2C_state\(0) $ (\Camera_Config_unit|I2C_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(0),
	datab => \Camera_Config_unit|I2C_state\(2),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(3),
	combout => \Camera_Config_unit|WideOr1~1_combout\);

-- Location: LCCOMB_X61_Y16_N26
\Camera_Config_unit|WideOr1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr1~2_combout\ = (\Camera_Config_unit|I2C_state\(0) & (((\Camera_Config_unit|WideOr1~1_combout\ & !\Camera_Config_unit|I2C_state\(4))))) # (!\Camera_Config_unit|I2C_state\(0) & ((\Camera_Config_unit|WideOr1~0_combout\) # 
-- ((\Camera_Config_unit|WideOr1~1_combout\ & !\Camera_Config_unit|I2C_state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(0),
	datab => \Camera_Config_unit|WideOr1~0_combout\,
	datac => \Camera_Config_unit|WideOr1~1_combout\,
	datad => \Camera_Config_unit|I2C_state\(4),
	combout => \Camera_Config_unit|WideOr1~2_combout\);

-- Location: LCFF_X62_Y16_N1
\Camera_Config_unit|u0|sdat[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~15_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(15));

-- Location: LCCOMB_X62_Y16_N2
\Camera_Config_unit|u0|sdat~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~14_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & (!\Camera_Config_unit|I2C_data\(15))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & ((\Camera_Config_unit|u0|sdat\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data\(15),
	datac => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|u0|sdat\(15),
	combout => \Camera_Config_unit|u0|sdat~14_combout\);

-- Location: LCFF_X21_Y15_N3
\LCD_Config_unit|I2C_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|Mux7~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(0));

-- Location: LCCOMB_X23_Y15_N22
\LCD_Config_unit|I2C_unit|sdat~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~15_combout\ = (\LCD_Config_unit|I2C_unit|state_counter\(1) & (\LCD_Config_unit|I2C_unit|Equal0~0_combout\ & (!\LCD_Config_unit|I2C_unit|state_counter\(4) & !\LCD_Config_unit|I2C_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(1),
	datab => \LCD_Config_unit|I2C_unit|Equal0~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(4),
	datad => \LCD_Config_unit|I2C_data\(0),
	combout => \LCD_Config_unit|I2C_unit|sdat~15_combout\);

-- Location: LCFF_X62_Y16_N23
\Camera_Config_unit|I2C_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|WideOr2~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(11));

-- Location: LCFF_X62_Y16_N29
\Camera_Config_unit|u0|sdat[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~16_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(14));

-- Location: LCCOMB_X62_Y16_N0
\Camera_Config_unit|u0|sdat~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~15_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(11)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|sdat\(14),
	datac => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|I2C_data\(11),
	combout => \Camera_Config_unit|u0|sdat~15_combout\);

-- Location: LCCOMB_X61_Y16_N14
\Camera_Config_unit|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr2~0_combout\ = (\Camera_Config_unit|I2C_state\(0) & ((\Camera_Config_unit|I2C_state\(2) & ((!\Camera_Config_unit|I2C_state\(3)))) # (!\Camera_Config_unit|I2C_state\(2) & ((\Camera_Config_unit|I2C_state\(1)) # 
-- (\Camera_Config_unit|I2C_state\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(0),
	datab => \Camera_Config_unit|I2C_state\(2),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(3),
	combout => \Camera_Config_unit|WideOr2~0_combout\);

-- Location: LCCOMB_X62_Y16_N22
\Camera_Config_unit|WideOr2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr2~1_combout\ = (\Camera_Config_unit|WideOr2~0_combout\ & !\Camera_Config_unit|I2C_state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|WideOr2~0_combout\,
	datac => \Camera_Config_unit|I2C_state\(4),
	combout => \Camera_Config_unit|WideOr2~1_combout\);

-- Location: LCFF_X62_Y16_N27
\Camera_Config_unit|I2C_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|WideOr3~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(10));

-- Location: LCFF_X62_Y16_N21
\Camera_Config_unit|u0|sdat[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~17_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(13));

-- Location: LCCOMB_X62_Y16_N28
\Camera_Config_unit|u0|sdat~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~16_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(10)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|sdat\(13),
	datac => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|I2C_data\(10),
	combout => \Camera_Config_unit|u0|sdat~16_combout\);

-- Location: LCCOMB_X61_Y16_N16
\Camera_Config_unit|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr3~0_combout\ = (\Camera_Config_unit|I2C_state\(0) & ((\Camera_Config_unit|I2C_state\(3)) # ((\Camera_Config_unit|I2C_state\(2) & \Camera_Config_unit|I2C_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(0),
	datab => \Camera_Config_unit|I2C_state\(2),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(3),
	combout => \Camera_Config_unit|WideOr3~0_combout\);

-- Location: LCCOMB_X62_Y16_N26
\Camera_Config_unit|WideOr3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr3~1_combout\ = (\Camera_Config_unit|WideOr3~0_combout\ & !\Camera_Config_unit|I2C_state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|WideOr3~0_combout\,
	datac => \Camera_Config_unit|I2C_state\(4),
	combout => \Camera_Config_unit|WideOr3~1_combout\);

-- Location: LCFF_X62_Y16_N11
\Camera_Config_unit|I2C_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|WideOr4~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(9));

-- Location: LCFF_X62_Y16_N13
\Camera_Config_unit|u0|sdat[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~18_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(12));

-- Location: LCCOMB_X62_Y16_N20
\Camera_Config_unit|u0|sdat~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~17_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(9)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|sdat\(12),
	datac => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|I2C_data\(9),
	combout => \Camera_Config_unit|u0|sdat~17_combout\);

-- Location: LCCOMB_X61_Y16_N30
\Camera_Config_unit|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr4~0_combout\ = (\Camera_Config_unit|I2C_state\(0) & ((\Camera_Config_unit|I2C_state\(1) & ((\Camera_Config_unit|I2C_state\(3)))) # (!\Camera_Config_unit|I2C_state\(1) & (\Camera_Config_unit|I2C_state\(2) & 
-- !\Camera_Config_unit|I2C_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(0),
	datab => \Camera_Config_unit|I2C_state\(2),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(3),
	combout => \Camera_Config_unit|WideOr4~0_combout\);

-- Location: LCCOMB_X62_Y16_N10
\Camera_Config_unit|WideOr4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr4~1_combout\ = (!\Camera_Config_unit|I2C_state\(4) & \Camera_Config_unit|WideOr4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(4),
	datac => \Camera_Config_unit|WideOr4~0_combout\,
	combout => \Camera_Config_unit|WideOr4~1_combout\);

-- Location: LCFF_X62_Y16_N7
\Camera_Config_unit|I2C_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|WideOr5~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(8));

-- Location: LCFF_X62_Y16_N5
\Camera_Config_unit|u0|sdat[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~19_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(11));

-- Location: LCCOMB_X62_Y16_N12
\Camera_Config_unit|u0|sdat~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~18_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(8)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|sdat\(11),
	datac => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|I2C_data\(8),
	combout => \Camera_Config_unit|u0|sdat~18_combout\);

-- Location: LCCOMB_X61_Y16_N12
\Camera_Config_unit|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr5~0_combout\ = (\Camera_Config_unit|I2C_state\(1) & (((!\Camera_Config_unit|I2C_state\(2) & !\Camera_Config_unit|I2C_state\(3))) # (!\Camera_Config_unit|I2C_state\(0)))) # (!\Camera_Config_unit|I2C_state\(1) & 
-- (((\Camera_Config_unit|I2C_state\(2)) # (\Camera_Config_unit|I2C_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(0),
	datab => \Camera_Config_unit|I2C_state\(2),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(3),
	combout => \Camera_Config_unit|WideOr5~0_combout\);

-- Location: LCCOMB_X62_Y16_N6
\Camera_Config_unit|WideOr5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr5~1_combout\ = (\Camera_Config_unit|WideOr1~0_combout\ & (((!\Camera_Config_unit|I2C_state\(4) & \Camera_Config_unit|WideOr5~0_combout\)) # (!\Camera_Config_unit|I2C_state\(0)))) # (!\Camera_Config_unit|WideOr1~0_combout\ & 
-- (((!\Camera_Config_unit|I2C_state\(4) & \Camera_Config_unit|WideOr5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|WideOr1~0_combout\,
	datab => \Camera_Config_unit|I2C_state\(0),
	datac => \Camera_Config_unit|I2C_state\(4),
	datad => \Camera_Config_unit|WideOr5~0_combout\,
	combout => \Camera_Config_unit|WideOr5~1_combout\);

-- Location: LCFF_X61_Y16_N19
\Camera_Config_unit|u0|sdat[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~20_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(10));

-- Location: LCCOMB_X62_Y16_N4
\Camera_Config_unit|u0|sdat~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~19_combout\ = (!\Camera_Config_unit|u0|Equal5~0_combout\ & \Camera_Config_unit|u0|sdat\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|u0|sdat\(10),
	combout => \Camera_Config_unit|u0|sdat~19_combout\);

-- Location: LCFF_X61_Y16_N9
\Camera_Config_unit|I2C_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_data~9_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(7));

-- Location: LCFF_X60_Y16_N17
\Camera_Config_unit|u0|sdat[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~21_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(9));

-- Location: LCCOMB_X61_Y16_N18
\Camera_Config_unit|u0|sdat~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~20_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(7)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Equal5~0_combout\,
	datab => \Camera_Config_unit|u0|sdat\(9),
	datac => \Camera_Config_unit|I2C_data\(7),
	combout => \Camera_Config_unit|u0|sdat~20_combout\);

-- Location: LCCOMB_X61_Y16_N22
\Camera_Config_unit|I2C_data~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~5_combout\ = (\Camera_Config_unit|I2C_state\(3)) # ((\Camera_Config_unit|I2C_state\(2) & \Camera_Config_unit|I2C_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|I2C_state\(2),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(3),
	combout => \Camera_Config_unit|I2C_data~5_combout\);

-- Location: LCCOMB_X60_Y16_N30
\Camera_Config_unit|I2C_data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~6_combout\ = (!\Camera_Config_unit|I2C_state\(0) & !\Camera_Config_unit|I2C_state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|I2C_state\(0),
	datad => \Camera_Config_unit|I2C_state\(4),
	combout => \Camera_Config_unit|I2C_data~6_combout\);

-- Location: LCCOMB_X61_Y16_N28
\Camera_Config_unit|I2C_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data[0]~7_combout\ = (!\Camera_Config_unit|I2C_state\(3) & (!\Camera_Config_unit|I2C_state\(4) & (\Camera_Config_unit|I2C_state\(1) & !\Camera_Config_unit|I2C_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(3),
	datab => \Camera_Config_unit|I2C_state\(4),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(2),
	combout => \Camera_Config_unit|I2C_data[0]~7_combout\);

-- Location: LCCOMB_X61_Y16_N6
\Camera_Config_unit|I2C_data[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data[0]~8_combout\ = (\Camera_Config_unit|I2C_state\(0) & \Camera_Config_unit|I2C_data[0]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_Config_unit|I2C_state\(0),
	datad => \Camera_Config_unit|I2C_data[0]~7_combout\,
	combout => \Camera_Config_unit|I2C_data[0]~8_combout\);

-- Location: LCCOMB_X61_Y16_N8
\Camera_Config_unit|I2C_data~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~9_combout\ = (\Camera_Config_unit|I2C_data[0]~8_combout\ & ((\SWITCH_I~combout\(15)) # ((\Camera_Config_unit|I2C_data~6_combout\ & \Camera_Config_unit|I2C_data~5_combout\)))) # (!\Camera_Config_unit|I2C_data[0]~8_combout\ & 
-- (((\Camera_Config_unit|I2C_data~6_combout\ & \Camera_Config_unit|I2C_data~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data[0]~8_combout\,
	datab => \SWITCH_I~combout\(15),
	datac => \Camera_Config_unit|I2C_data~6_combout\,
	datad => \Camera_Config_unit|I2C_data~5_combout\,
	combout => \Camera_Config_unit|I2C_data~9_combout\);

-- Location: LCFF_X60_Y16_N1
\Camera_Config_unit|I2C_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_data~11_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(6));

-- Location: LCFF_X60_Y16_N11
\Camera_Config_unit|u0|sdat[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~22_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(8));

-- Location: LCCOMB_X60_Y16_N16
\Camera_Config_unit|u0|sdat~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~21_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(6)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|sdat\(8),
	datab => \Camera_Config_unit|I2C_data\(6),
	datac => \Camera_Config_unit|u0|Equal5~0_combout\,
	combout => \Camera_Config_unit|u0|sdat~21_combout\);

-- Location: LCCOMB_X61_Y16_N4
\Camera_Config_unit|I2C_data~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~10_combout\ = (\Camera_Config_unit|I2C_state\(3) & (!\Camera_Config_unit|I2C_state\(4) & (!\Camera_Config_unit|I2C_state\(0) & !\Camera_Config_unit|I2C_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(3),
	datab => \Camera_Config_unit|I2C_state\(4),
	datac => \Camera_Config_unit|I2C_state\(0),
	datad => \Camera_Config_unit|I2C_state\(2),
	combout => \Camera_Config_unit|I2C_data~10_combout\);

-- Location: LCCOMB_X60_Y16_N0
\Camera_Config_unit|I2C_data~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~11_combout\ = (\Camera_Config_unit|I2C_data~10_combout\) # ((\Camera_Config_unit|I2C_state\(0) & (\SWITCH_I~combout\(14) & \Camera_Config_unit|I2C_data[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data~10_combout\,
	datab => \Camera_Config_unit|I2C_state\(0),
	datac => \SWITCH_I~combout\(14),
	datad => \Camera_Config_unit|I2C_data[0]~7_combout\,
	combout => \Camera_Config_unit|I2C_data~11_combout\);

-- Location: LCFF_X60_Y16_N5
\Camera_Config_unit|I2C_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_data~23_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(5));

-- Location: LCFF_X60_Y16_N23
\Camera_Config_unit|u0|sdat[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~23_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(7));

-- Location: LCCOMB_X60_Y16_N10
\Camera_Config_unit|u0|sdat~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~22_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(5)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Equal5~0_combout\,
	datab => \Camera_Config_unit|u0|sdat\(7),
	datac => \Camera_Config_unit|I2C_data\(5),
	combout => \Camera_Config_unit|u0|sdat~22_combout\);

-- Location: LCCOMB_X61_Y16_N2
\Camera_Config_unit|I2C_data~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~12_combout\ = (\Camera_Config_unit|I2C_data~6_combout\ & (\Camera_Config_unit|I2C_state\(2) & (\Camera_Config_unit|I2C_state\(1) $ (\Camera_Config_unit|I2C_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data~6_combout\,
	datab => \Camera_Config_unit|I2C_state\(2),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(3),
	combout => \Camera_Config_unit|I2C_data~12_combout\);

-- Location: LCFF_X60_Y16_N29
\Camera_Config_unit|I2C_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_data~15_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(4));

-- Location: LCFF_X60_Y16_N27
\Camera_Config_unit|u0|sdat[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~24_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(6));

-- Location: LCCOMB_X60_Y16_N22
\Camera_Config_unit|u0|sdat~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~23_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(4)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|sdat\(6),
	datac => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|I2C_data\(4),
	combout => \Camera_Config_unit|u0|sdat~23_combout\);

-- Location: LCCOMB_X60_Y16_N12
\Camera_Config_unit|I2C_data~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~13_combout\ = (\Camera_Config_unit|I2C_state\(4)) # ((\Camera_Config_unit|I2C_state\(0) & \Camera_Config_unit|I2C_data[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|I2C_state\(0),
	datac => \Camera_Config_unit|I2C_data[0]~7_combout\,
	datad => \Camera_Config_unit|I2C_state\(4),
	combout => \Camera_Config_unit|I2C_data~13_combout\);

-- Location: LCCOMB_X60_Y17_N16
\Camera_Config_unit|I2C_data~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~14_combout\ = (\SWITCH_I~combout\(12) & (((\Camera_Config_unit|WideOr1~0_combout\ & !\Camera_Config_unit|I2C_state\(0))) # (!\Camera_Config_unit|I2C_state\(4)))) # (!\SWITCH_I~combout\(12) & 
-- (\Camera_Config_unit|WideOr1~0_combout\ & (!\Camera_Config_unit|I2C_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SWITCH_I~combout\(12),
	datab => \Camera_Config_unit|WideOr1~0_combout\,
	datac => \Camera_Config_unit|I2C_state\(0),
	datad => \Camera_Config_unit|I2C_state\(4),
	combout => \Camera_Config_unit|I2C_data~14_combout\);

-- Location: LCCOMB_X60_Y16_N28
\Camera_Config_unit|I2C_data~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~15_combout\ = (\Camera_Config_unit|I2C_data~12_combout\) # ((\Camera_Config_unit|I2C_data~13_combout\ & \Camera_Config_unit|I2C_data~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data~13_combout\,
	datac => \Camera_Config_unit|I2C_data~14_combout\,
	datad => \Camera_Config_unit|I2C_data~12_combout\,
	combout => \Camera_Config_unit|I2C_data~15_combout\);

-- Location: LCFF_X60_Y16_N3
\Camera_Config_unit|I2C_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_data~18_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(3));

-- Location: LCFF_X60_Y16_N25
\Camera_Config_unit|u0|sdat[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~25_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(5));

-- Location: LCCOMB_X60_Y16_N26
\Camera_Config_unit|u0|sdat~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~24_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & (!\Camera_Config_unit|I2C_data\(3))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & ((\Camera_Config_unit|u0|sdat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Equal5~0_combout\,
	datab => \Camera_Config_unit|I2C_data\(3),
	datac => \Camera_Config_unit|u0|sdat\(5),
	combout => \Camera_Config_unit|u0|sdat~24_combout\);

-- Location: LCCOMB_X61_Y16_N0
\Camera_Config_unit|I2C_data~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~16_combout\ = (\Camera_Config_unit|I2C_state\(3) & ((\Camera_Config_unit|I2C_state\(1)) # (!\Camera_Config_unit|I2C_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|I2C_state\(2),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(3),
	combout => \Camera_Config_unit|I2C_data~16_combout\);

-- Location: LCCOMB_X60_Y17_N26
\Camera_Config_unit|I2C_data~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~17_combout\ = (\SWITCH_I~combout\(11) & (((\Camera_Config_unit|WideOr1~0_combout\ & !\Camera_Config_unit|I2C_state\(0))) # (!\Camera_Config_unit|I2C_state\(4)))) # (!\SWITCH_I~combout\(11) & 
-- (\Camera_Config_unit|WideOr1~0_combout\ & (!\Camera_Config_unit|I2C_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SWITCH_I~combout\(11),
	datab => \Camera_Config_unit|WideOr1~0_combout\,
	datac => \Camera_Config_unit|I2C_state\(0),
	datad => \Camera_Config_unit|I2C_state\(4),
	combout => \Camera_Config_unit|I2C_data~17_combout\);

-- Location: LCCOMB_X60_Y16_N2
\Camera_Config_unit|I2C_data~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~18_combout\ = (\Camera_Config_unit|I2C_data~13_combout\ & ((\Camera_Config_unit|I2C_data~17_combout\) # ((\Camera_Config_unit|I2C_data~6_combout\ & \Camera_Config_unit|I2C_data~16_combout\)))) # 
-- (!\Camera_Config_unit|I2C_data~13_combout\ & (\Camera_Config_unit|I2C_data~6_combout\ & (\Camera_Config_unit|I2C_data~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data~13_combout\,
	datab => \Camera_Config_unit|I2C_data~6_combout\,
	datac => \Camera_Config_unit|I2C_data~16_combout\,
	datad => \Camera_Config_unit|I2C_data~17_combout\,
	combout => \Camera_Config_unit|I2C_data~18_combout\);

-- Location: LCFF_X60_Y16_N19
\Camera_Config_unit|I2C_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_data~19_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(2));

-- Location: LCFF_X60_Y16_N21
\Camera_Config_unit|u0|sdat[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~26_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(4));

-- Location: LCCOMB_X60_Y16_N24
\Camera_Config_unit|u0|sdat~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~25_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & (!\Camera_Config_unit|I2C_data\(2))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & ((\Camera_Config_unit|u0|sdat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Equal5~0_combout\,
	datab => \Camera_Config_unit|I2C_data\(2),
	datac => \Camera_Config_unit|u0|sdat\(4),
	combout => \Camera_Config_unit|u0|sdat~25_combout\);

-- Location: LCCOMB_X60_Y16_N18
\Camera_Config_unit|I2C_data~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~19_combout\ = (\Camera_Config_unit|I2C_data~10_combout\) # ((\Camera_Config_unit|I2C_data[0]~7_combout\ & (\SWITCH_I~combout\(10) & \Camera_Config_unit|I2C_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data~10_combout\,
	datab => \Camera_Config_unit|I2C_data[0]~7_combout\,
	datac => \SWITCH_I~combout\(10),
	datad => \Camera_Config_unit|I2C_state\(0),
	combout => \Camera_Config_unit|I2C_data~19_combout\);

-- Location: LCFF_X60_Y16_N15
\Camera_Config_unit|I2C_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_data~24_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(1));

-- Location: LCFF_X63_Y16_N29
\Camera_Config_unit|u0|sdat[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~27_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(3));

-- Location: LCCOMB_X60_Y16_N20
\Camera_Config_unit|u0|sdat~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~26_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & (!\Camera_Config_unit|I2C_data\(1))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & ((\Camera_Config_unit|u0|sdat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Equal5~0_combout\,
	datac => \Camera_Config_unit|I2C_data\(1),
	datad => \Camera_Config_unit|u0|sdat\(3),
	combout => \Camera_Config_unit|u0|sdat~26_combout\);

-- Location: LCCOMB_X61_Y16_N10
\Camera_Config_unit|I2C_data~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~20_combout\ = ((\Camera_Config_unit|I2C_state\(2)) # ((!\Camera_Config_unit|I2C_state\(1) & !\Camera_Config_unit|I2C_state\(3)))) # (!\Camera_Config_unit|I2C_data~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data~6_combout\,
	datab => \Camera_Config_unit|I2C_state\(2),
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state\(3),
	combout => \Camera_Config_unit|I2C_data~20_combout\);

-- Location: LCFF_X60_Y16_N9
\Camera_Config_unit|I2C_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_data~22_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(0));

-- Location: LCFF_X63_Y16_N19
\Camera_Config_unit|u0|sdat[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~28_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(2));

-- Location: LCCOMB_X63_Y16_N28
\Camera_Config_unit|u0|sdat~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~27_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & (!\Camera_Config_unit|I2C_data\(0))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & ((\Camera_Config_unit|u0|sdat\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datac => \Camera_Config_unit|I2C_data\(0),
	datad => \Camera_Config_unit|u0|sdat\(2),
	combout => \Camera_Config_unit|u0|sdat~27_combout\);

-- Location: LCCOMB_X60_Y16_N6
\Camera_Config_unit|I2C_data~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~21_combout\ = (\Camera_Config_unit|WideOr1~0_combout\ & (((\SWITCH_I~combout\(8) & !\Camera_Config_unit|I2C_state\(4))) # (!\Camera_Config_unit|I2C_state\(0)))) # (!\Camera_Config_unit|WideOr1~0_combout\ & 
-- (((\SWITCH_I~combout\(8) & !\Camera_Config_unit|I2C_state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|WideOr1~0_combout\,
	datab => \Camera_Config_unit|I2C_state\(0),
	datac => \SWITCH_I~combout\(8),
	datad => \Camera_Config_unit|I2C_state\(4),
	combout => \Camera_Config_unit|I2C_data~21_combout\);

-- Location: LCCOMB_X60_Y16_N8
\Camera_Config_unit|I2C_data~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~22_combout\ = ((\Camera_Config_unit|I2C_data~21_combout\ & \Camera_Config_unit|I2C_data~13_combout\)) # (!\Camera_Config_unit|I2C_data~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data~21_combout\,
	datac => \Camera_Config_unit|I2C_data~20_combout\,
	datad => \Camera_Config_unit|I2C_data~13_combout\,
	combout => \Camera_Config_unit|I2C_data~22_combout\);

-- Location: LCFF_X63_Y16_N9
\Camera_Config_unit|u0|sdat[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~29_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(1));

-- Location: LCCOMB_X63_Y16_N18
\Camera_Config_unit|u0|sdat~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~28_combout\ = (!\Camera_Config_unit|u0|Equal5~0_combout\ & \Camera_Config_unit|u0|sdat\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datac => \Camera_Config_unit|u0|sdat\(1),
	combout => \Camera_Config_unit|u0|sdat~28_combout\);

-- Location: LCFF_X63_Y16_N3
\Camera_Config_unit|u0|sdat[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat[0]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(0));

-- Location: LCCOMB_X63_Y16_N8
\Camera_Config_unit|u0|sdat~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~29_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\) # (\Camera_Config_unit|u0|sdat\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|u0|sdat\(0),
	combout => \Camera_Config_unit|u0|sdat~29_combout\);

-- Location: LCCOMB_X34_Y13_N2
\Touch_Panel_unit|TP_data_reg[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[11]~16_combout\ = (\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\ & (((!\Touch_Panel_unit|TP_MOSI_O~3_combout\ & !\GPIO_0[2]~2\)))) # (!\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\ & 
-- (((!\Touch_Panel_unit|TP_MOSI_O~3_combout\ & !\GPIO_0[2]~2\)) # (!\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datac => \Touch_Panel_unit|TP_MOSI_O~3_combout\,
	datad => \GPIO_0[2]~2\,
	combout => \Touch_Panel_unit|TP_data_reg[11]~16_combout\);

-- Location: LCCOMB_X34_Y14_N30
\Touch_Panel_unit|TP_state~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~111_combout\ = (\Touch_Panel_unit|Equal3~0_combout\ & (\Touch_Panel_unit|TP_busy_timeout\(4) & ((\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\) # (\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datab => \Touch_Panel_unit|Equal3~0_combout\,
	datac => \Touch_Panel_unit|TP_busy_timeout\(4),
	datad => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	combout => \Touch_Panel_unit|TP_state~111_combout\);

-- Location: LCCOMB_X21_Y15_N22
\LCD_Config_unit|WideOr2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|WideOr2~3_combout\ = (\LCD_Config_unit|I2C_state\(4) & (!\LCD_Config_unit|I2C_state\(3) & (!\LCD_Config_unit|I2C_state\(2) & \LCD_Config_unit|WideOr2~2_combout\))) # (!\LCD_Config_unit|I2C_state\(4) & ((\LCD_Config_unit|I2C_state\(2) $ 
-- (\LCD_Config_unit|WideOr2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datab => \LCD_Config_unit|I2C_state\(4),
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|WideOr2~2_combout\,
	combout => \LCD_Config_unit|WideOr2~3_combout\);

-- Location: LCCOMB_X20_Y11_N10
\u7|command1|command_delay~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~9_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|do_load_mode~regout\) # ((\u7|command1|do_precharge~regout\) # (!\u7|command1|always0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_load_mode~regout\,
	datab => \u7|command1|always0~5_combout\,
	datac => \u7|command1|do_precharge~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|command_delay~9_combout\);

-- Location: LCCOMB_X60_Y16_N4
\Camera_Config_unit|I2C_data~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~23_combout\ = (\Camera_Config_unit|I2C_data~12_combout\) # ((\Camera_Config_unit|I2C_data[0]~7_combout\ & (\SWITCH_I~combout\(13) & \Camera_Config_unit|I2C_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_data~12_combout\,
	datab => \Camera_Config_unit|I2C_data[0]~7_combout\,
	datac => \SWITCH_I~combout\(13),
	datad => \Camera_Config_unit|I2C_state\(0),
	combout => \Camera_Config_unit|I2C_data~23_combout\);

-- Location: LCCOMB_X60_Y16_N14
\Camera_Config_unit|I2C_data~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data~24_combout\ = ((\SWITCH_I~combout\(9) & (\Camera_Config_unit|I2C_data[0]~7_combout\ & \Camera_Config_unit|I2C_state\(0)))) # (!\Camera_Config_unit|I2C_data~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SWITCH_I~combout\(9),
	datab => \Camera_Config_unit|I2C_data[0]~7_combout\,
	datac => \Camera_Config_unit|I2C_data~20_combout\,
	datad => \Camera_Config_unit|I2C_state\(0),
	combout => \Camera_Config_unit|I2C_data~24_combout\);

-- Location: LCCOMB_X20_Y15_N28
\LCD_Config_unit|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux7~0_combout\ = (\LCD_Config_unit|I2C_state\(4) & (!\LCD_Config_unit|I2C_state\(2) & ((\LCD_Config_unit|I2C_state\(1)) # (\LCD_Config_unit|I2C_state\(0))))) # (!\LCD_Config_unit|I2C_state\(4) & (\LCD_Config_unit|I2C_state\(0) $ 
-- (((\LCD_Config_unit|I2C_state\(1)) # (!\LCD_Config_unit|I2C_state\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(4),
	datab => \LCD_Config_unit|I2C_state\(2),
	datac => \LCD_Config_unit|I2C_state\(1),
	datad => \LCD_Config_unit|I2C_state\(0),
	combout => \LCD_Config_unit|Mux7~0_combout\);

-- Location: LCCOMB_X21_Y15_N2
\LCD_Config_unit|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux7~1_combout\ = (\LCD_Config_unit|I2C_state\(3) & (!\LCD_Config_unit|I2C_state\(4) & (!\LCD_Config_unit|I2C_state\(2)))) # (!\LCD_Config_unit|I2C_state\(3) & (\LCD_Config_unit|Mux7~0_combout\ & ((!\LCD_Config_unit|I2C_state\(2)) # 
-- (!\LCD_Config_unit|I2C_state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datab => \LCD_Config_unit|I2C_state\(4),
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|Mux7~0_combout\,
	combout => \LCD_Config_unit|Mux7~1_combout\);

-- Location: LCCOMB_X20_Y15_N14
\LCD_Config_unit|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux6~0_combout\ = (\LCD_Config_unit|I2C_state\(3) & (!\LCD_Config_unit|I2C_state\(1) & (\LCD_Config_unit|I2C_state\(0) $ (!\LCD_Config_unit|I2C_state\(2))))) # (!\LCD_Config_unit|I2C_state\(3) & ((\LCD_Config_unit|I2C_state\(0) & 
-- (!\LCD_Config_unit|I2C_state\(2))) # (!\LCD_Config_unit|I2C_state\(0) & ((\LCD_Config_unit|I2C_state\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(0),
	datab => \LCD_Config_unit|I2C_state\(2),
	datac => \LCD_Config_unit|I2C_state\(1),
	datad => \LCD_Config_unit|I2C_state\(3),
	combout => \LCD_Config_unit|Mux6~0_combout\);

-- Location: LCCOMB_X21_Y15_N20
\LCD_Config_unit|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux6~1_combout\ = (\LCD_Config_unit|Mux6~0_combout\ & (((!\LCD_Config_unit|I2C_state\(3) & !\LCD_Config_unit|I2C_state\(2))) # (!\LCD_Config_unit|I2C_state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datab => \LCD_Config_unit|I2C_state\(4),
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|Mux6~0_combout\,
	combout => \LCD_Config_unit|Mux6~1_combout\);

-- Location: LCCOMB_X20_Y15_N20
\LCD_Config_unit|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux3~0_combout\ = (\LCD_Config_unit|I2C_state\(0) & (\LCD_Config_unit|I2C_state\(3) & ((\LCD_Config_unit|I2C_state\(1)) # (!\LCD_Config_unit|I2C_state\(2))))) # (!\LCD_Config_unit|I2C_state\(0) & (\LCD_Config_unit|I2C_state\(1) $ 
-- (((!\LCD_Config_unit|I2C_state\(2) & \LCD_Config_unit|I2C_state\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(0),
	datab => \LCD_Config_unit|I2C_state\(2),
	datac => \LCD_Config_unit|I2C_state\(1),
	datad => \LCD_Config_unit|I2C_state\(3),
	combout => \LCD_Config_unit|Mux3~0_combout\);

-- Location: LCCOMB_X21_Y15_N18
\LCD_Config_unit|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Mux3~1_combout\ = (\LCD_Config_unit|I2C_state\(4) & (!\LCD_Config_unit|I2C_state\(3) & (!\LCD_Config_unit|I2C_state\(2) & !\LCD_Config_unit|Mux3~0_combout\))) # (!\LCD_Config_unit|I2C_state\(4) & (((\LCD_Config_unit|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datab => \LCD_Config_unit|I2C_state\(4),
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|Mux3~0_combout\,
	combout => \LCD_Config_unit|Mux3~1_combout\);

-- Location: LCCOMB_X35_Y12_N26
\Touch_Panel_unit|Y_Coord[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[9]~10_combout\ = !\Touch_Panel_unit|TP_data_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|TP_data_reg\(9),
	combout => \Touch_Panel_unit|Y_Coord[9]~10_combout\);

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(15),
	combout => \SWITCH_I~combout\(15));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(14),
	combout => \SWITCH_I~combout\(14));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(13),
	combout => \SWITCH_I~combout\(13));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(12),
	combout => \SWITCH_I~combout\(12));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(11),
	combout => \SWITCH_I~combout\(11));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(10),
	combout => \SWITCH_I~combout\(10));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(9),
	combout => \SWITCH_I~combout\(9));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(8),
	combout => \SWITCH_I~combout\(8));

-- Location: LCCOMB_X57_Y11_N6
\TP_position[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position[3][1]~feeder_combout\ = \Camera_Data_unit|oFrame_Count\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|oFrame_Count\(13),
	combout => \TP_position[3][1]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N10
\Camera_Data_unit|Camera_Data_Tap1_dly[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap1_dly[3]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(13),
	combout => \Camera_Data_unit|Camera_Data_Tap1_dly[3]~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N18
\Camera_Data_unit|Camera_Data_Tap1_dly[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap1_dly[4]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(14),
	combout => \Camera_Data_unit|Camera_Data_Tap1_dly[4]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N28
\Camera_Data_unit|Camera_Data_Tap1_dly[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap1_dly[6]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(16),
	combout => \Camera_Data_unit|Camera_Data_Tap1_dly[6]~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N30
\Camera_Data_unit|Camera_Data_Tap1_dly[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap1_dly[9]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(19),
	combout => \Camera_Data_unit|Camera_Data_Tap1_dly[9]~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N2
\Touch_Panel_unit|X_Coord[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[1]~feeder_combout\ = \Touch_Panel_unit|TP_data_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(1),
	combout => \Touch_Panel_unit|X_Coord[1]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N2
\Touch_Panel_unit|X_Coord[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[5]~feeder_combout\ = \Touch_Panel_unit|TP_data_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(5),
	combout => \Touch_Panel_unit|X_Coord[5]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N8
\Touch_Panel_unit|X_Coord[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[9]~feeder_combout\ = \Touch_Panel_unit|TP_data_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(9),
	combout => \Touch_Panel_unit|X_Coord[9]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N14
\Touch_Panel_unit|X_Coord[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[7]~feeder_combout\ = \Touch_Panel_unit|TP_data_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(7),
	combout => \Touch_Panel_unit|X_Coord[7]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N26
\u7|control1|SADDR[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[15]~feeder_combout\ = \u7|mADDR\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(15),
	combout => \u7|control1|SADDR[15]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N20
\u7|control1|SADDR[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[19]~feeder_combout\ = \u7|mADDR\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(19),
	combout => \u7|control1|SADDR[19]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N20
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\);

-- Location: LCCOMB_X27_Y9_N26
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N14
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y9_N10
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N20
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N26
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: LCCOMB_X27_Y11_N24
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: LCCOMB_X63_Y16_N2
\Camera_Config_unit|u0|sdat[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat[0]~feeder_combout\ = \Camera_Config_unit|u0|Equal5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Config_unit|u0|Equal5~0_combout\,
	combout => \Camera_Config_unit|u0|sdat[0]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N12
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: LCCOMB_X30_Y12_N24
\u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[6]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe17a[6]~feeder_combout\);

-- Location: LCCOMB_X30_Y11_N28
\u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout\);

-- Location: LCCOMB_X29_Y9_N12
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N16
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\);

-- Location: LCCOMB_X28_Y8_N4
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y10_N2
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\);

-- Location: LCCOMB_X29_Y11_N2
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\);

-- Location: LCCOMB_X29_Y11_N20
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N0
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N24
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N28
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N18
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y11_N20
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y10_N10
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N10
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\);

-- Location: LCCOMB_X28_Y11_N18
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y11_N8
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N30
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\);

-- Location: LCCOMB_X18_Y10_N30
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N2
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N20
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\);

-- Location: LCCOMB_X18_Y10_N12
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N8
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\);

-- Location: LCCOMB_X15_Y7_N28
\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[2]~2_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(2),
	combout => \DRAM_DQ[2]~2\);

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[3]~3_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(3),
	combout => \DRAM_DQ[3]~3\);

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[4]~4_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(4),
	combout => \DRAM_DQ[4]~4\);

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[5]~5_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(5),
	combout => \DRAM_DQ[5]~5\);

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[6]~6_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(6),
	combout => \DRAM_DQ[6]~6\);

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[7]~7_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(7),
	combout => \DRAM_DQ[7]~7\);

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[8]~8_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(8),
	combout => \DRAM_DQ[8]~8\);

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[9]~9_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(9),
	combout => \DRAM_DQ[9]~9\);

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[10]~10_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(10),
	combout => \DRAM_DQ[10]~10\);

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[11]~11_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(11),
	combout => \DRAM_DQ[11]~11\);

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[12]~12_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(12),
	combout => \DRAM_DQ[12]~12\);

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[13]~13_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(13),
	combout => \DRAM_DQ[13]~13\);

-- Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[14]~14_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(14),
	combout => \DRAM_DQ[14]~14\);

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(0),
	combout => \GPIO_0[0]~0\);

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(1),
	combout => \GPIO_0[1]~1\);

-- Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(2),
	combout => \GPIO_0[2]~2\);

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(0),
	combout => \GPIO_1[0]~20\);

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(1),
	combout => \GPIO_1[1]~21\);

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(2),
	combout => \GPIO_1[2]~22\);

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(3),
	combout => \GPIO_1[3]~23\);

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(4),
	combout => \GPIO_1[4]~24\);

-- Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(5),
	combout => \GPIO_1[5]~25\);

-- Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(6),
	combout => \GPIO_1[6]~26\);

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(7),
	combout => \GPIO_1[7]~27\);

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(8),
	combout => \GPIO_1[8]~28\);

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(9),
	combout => \GPIO_1[9]~29\);

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(10),
	combout => \GPIO_1[10]~30\);

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(12),
	combout => \GPIO_1[12]~32\);

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(13),
	combout => \GPIO_1[13]~33\);

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Camera_Config_unit|u0|ALT_INV_sdat\(30),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_1(15),
	combout => \GPIO_1[15]~35\);

-- Location: LCCOMB_X21_Y12_N6
\u7|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~0_combout\ = \u7|ST\(0) $ (VCC)
-- \u7|Add4~1\ = CARRY(\u7|ST\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(0),
	datad => VCC,
	combout => \u7|Add4~0_combout\,
	cout => \u7|Add4~1\);

-- Location: LCCOMB_X21_Y12_N8
\u7|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~2_combout\ = (\u7|ST\(1) & (!\u7|Add4~1\)) # (!\u7|ST\(1) & ((\u7|Add4~1\) # (GND)))
-- \u7|Add4~3\ = CARRY((!\u7|Add4~1\) # (!\u7|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(1),
	datad => VCC,
	cin => \u7|Add4~1\,
	combout => \u7|Add4~2_combout\,
	cout => \u7|Add4~3\);

-- Location: LCCOMB_X22_Y12_N16
\u7|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal4~0_combout\ = (\u7|Equal3~2_combout\ & (\u7|ST\(0) & !\u7|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal3~2_combout\,
	datab => \u7|ST\(0),
	datad => \u7|ST\(1),
	combout => \u7|Equal4~0_combout\);

-- Location: LCCOMB_X22_Y12_N14
\u7|ST[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[7]~8_combout\ = (\u7|Add4~14_combout\ & (!\u7|Equal4~0_combout\ & (\u7|ST[1]~16_combout\ & !\u7|ST[6]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Add4~14_combout\,
	datab => \u7|Equal4~0_combout\,
	datac => \u7|ST[1]~16_combout\,
	datad => \u7|ST[6]~3_combout\,
	combout => \u7|ST[7]~8_combout\);

-- Location: LCFF_X22_Y12_N15
\u7|ST[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(7));

-- Location: LCCOMB_X21_Y12_N10
\u7|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~4_combout\ = (\u7|ST\(2) & (\u7|Add4~3\ $ (GND))) # (!\u7|ST\(2) & (!\u7|Add4~3\ & VCC))
-- \u7|Add4~5\ = CARRY((\u7|ST\(2) & !\u7|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(2),
	datad => VCC,
	cin => \u7|Add4~3\,
	combout => \u7|Add4~4_combout\,
	cout => \u7|Add4~5\);

-- Location: LCCOMB_X21_Y12_N12
\u7|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~6_combout\ = (\u7|ST\(3) & (!\u7|Add4~5\)) # (!\u7|ST\(3) & ((\u7|Add4~5\) # (GND)))
-- \u7|Add4~7\ = CARRY((!\u7|Add4~5\) # (!\u7|ST\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(3),
	datad => VCC,
	cin => \u7|Add4~5\,
	combout => \u7|Add4~6_combout\,
	cout => \u7|Add4~7\);

-- Location: LCCOMB_X22_Y12_N18
\u7|ST[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[3]~12_combout\ = (!\u7|Equal4~0_combout\ & (\u7|Add4~6_combout\ & (\u7|ST[1]~16_combout\ & !\u7|ST[6]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal4~0_combout\,
	datab => \u7|Add4~6_combout\,
	datac => \u7|ST[1]~16_combout\,
	datad => \u7|ST[6]~3_combout\,
	combout => \u7|ST[3]~12_combout\);

-- Location: LCFF_X22_Y12_N19
\u7|ST[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(3));

-- Location: LCCOMB_X21_Y12_N14
\u7|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~8_combout\ = (\u7|ST\(4) & (\u7|Add4~7\ $ (GND))) # (!\u7|ST\(4) & (!\u7|Add4~7\ & VCC))
-- \u7|Add4~9\ = CARRY((\u7|ST\(4) & !\u7|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(4),
	datad => VCC,
	cin => \u7|Add4~7\,
	combout => \u7|Add4~8_combout\,
	cout => \u7|Add4~9\);

-- Location: LCCOMB_X21_Y12_N4
\u7|ST[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[4]~11_combout\ = (!\u7|ST[6]~3_combout\ & (\u7|Add4~8_combout\ & (!\u7|Equal4~0_combout\ & \u7|ST[1]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST[6]~3_combout\,
	datab => \u7|Add4~8_combout\,
	datac => \u7|Equal4~0_combout\,
	datad => \u7|ST[1]~16_combout\,
	combout => \u7|ST[4]~11_combout\);

-- Location: LCFF_X21_Y12_N5
\u7|ST[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(4));

-- Location: LCCOMB_X21_Y12_N16
\u7|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~10_combout\ = (\u7|ST\(5) & (!\u7|Add4~9\)) # (!\u7|ST\(5) & ((\u7|Add4~9\) # (GND)))
-- \u7|Add4~11\ = CARRY((!\u7|Add4~9\) # (!\u7|ST\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(5),
	datad => VCC,
	cin => \u7|Add4~9\,
	combout => \u7|Add4~10_combout\,
	cout => \u7|Add4~11\);

-- Location: LCCOMB_X22_Y12_N10
\u7|ST[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[5]~10_combout\ = (\u7|ST[1]~16_combout\ & (!\u7|Equal4~0_combout\ & (\u7|Add4~10_combout\ & !\u7|ST[6]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST[1]~16_combout\,
	datab => \u7|Equal4~0_combout\,
	datac => \u7|Add4~10_combout\,
	datad => \u7|ST[6]~3_combout\,
	combout => \u7|ST[5]~10_combout\);

-- Location: LCFF_X22_Y12_N11
\u7|ST[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(5));

-- Location: LCCOMB_X21_Y12_N18
\u7|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~12_combout\ = (\u7|ST\(6) & (\u7|Add4~11\ $ (GND))) # (!\u7|ST\(6) & (!\u7|Add4~11\ & VCC))
-- \u7|Add4~13\ = CARRY((\u7|ST\(6) & !\u7|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(6),
	datad => VCC,
	cin => \u7|Add4~11\,
	combout => \u7|Add4~12_combout\,
	cout => \u7|Add4~13\);

-- Location: LCCOMB_X22_Y12_N28
\u7|ST[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[6]~9_combout\ = (\u7|ST[1]~16_combout\ & (\u7|Add4~12_combout\ & (!\u7|Equal4~0_combout\ & !\u7|ST[6]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST[1]~16_combout\,
	datab => \u7|Add4~12_combout\,
	datac => \u7|Equal4~0_combout\,
	datad => \u7|ST[6]~3_combout\,
	combout => \u7|ST[6]~9_combout\);

-- Location: LCFF_X22_Y12_N29
\u7|ST[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(6));

-- Location: LCCOMB_X21_Y12_N22
\u7|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~16_combout\ = (\u7|ST\(8) & (\u7|Add4~15\ $ (GND))) # (!\u7|ST\(8) & (!\u7|Add4~15\ & VCC))
-- \u7|Add4~17\ = CARRY((\u7|ST\(8) & !\u7|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(8),
	datad => VCC,
	cin => \u7|Add4~15\,
	combout => \u7|Add4~16_combout\,
	cout => \u7|Add4~17\);

-- Location: LCCOMB_X21_Y12_N28
\u7|ST[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[8]~13_combout\ = (!\u7|ST[6]~3_combout\ & (\u7|Add4~16_combout\ & (!\u7|Equal4~0_combout\ & \u7|ST[1]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST[6]~3_combout\,
	datab => \u7|Add4~16_combout\,
	datac => \u7|Equal4~0_combout\,
	datad => \u7|ST[1]~16_combout\,
	combout => \u7|ST[8]~13_combout\);

-- Location: LCFF_X21_Y12_N29
\u7|ST[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(8));

-- Location: LCCOMB_X21_Y11_N28
\u7|Equal5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal5~1_combout\ = (\u7|Equal5~0_combout\ & (\u7|ST\(2) & (!\u7|ST\(8) & \u7|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal5~0_combout\,
	datab => \u7|ST\(2),
	datac => \u7|ST\(8),
	datad => \u7|ST\(0),
	combout => \u7|Equal5~1_combout\);

-- Location: LCCOMB_X21_Y11_N18
\u7|mRD_DONE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mRD_DONE~0_combout\ = (\u7|Read~regout\ & ((\u7|mRD_DONE~regout\) # ((!\u7|Equal2~0_combout\ & !\u7|Equal5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal2~0_combout\,
	datab => \u7|Read~regout\,
	datac => \u7|mRD_DONE~regout\,
	datad => \u7|Equal5~1_combout\,
	combout => \u7|mRD_DONE~0_combout\);

-- Location: LCFF_X21_Y11_N19
\u7|mRD_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mRD_DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mRD_DONE~regout\);

-- Location: LCCOMB_X25_Y11_N26
\u7|mRD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mRD~0_combout\ = (!\u7|mRD_DONE~regout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\) # (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u7|mRD_DONE~regout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mRD~0_combout\);

-- Location: LCCOMB_X18_Y8_N4
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\);

-- Location: LCCOMB_X25_Y15_N26
\Top_state.000~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Top_state.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Top_state.000~feeder_combout\);

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(17),
	combout => \SWITCH_I~combout\(17));

-- Location: LCFF_X25_Y15_N27
\Top_state.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Top_state.000~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Top_state.000~regout\);

-- Location: LCCOMB_X25_Y15_N22
\Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = ((\LCD_Config_unit_start~regout\ & !\Top_state.001~regout\)) # (!\Top_state.000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Top_state.000~regout\,
	datac => \LCD_Config_unit_start~regout\,
	datad => \Top_state.001~regout\,
	combout => \Selector0~0_combout\);

-- Location: LCFF_X25_Y15_N23
LCD_Config_unit_start : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector0~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit_start~regout\);

-- Location: LCCOMB_X25_Y15_N28
\Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = ((\Top_state.001~regout\ & ((\LCD_Config_unit|Done~regout\) # (\LCD_Config_unit_start~regout\)))) # (!\Top_state.000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|Done~regout\,
	datab => \Top_state.000~regout\,
	datac => \Top_state.001~regout\,
	datad => \LCD_Config_unit_start~regout\,
	combout => \Selector2~0_combout\);

-- Location: LCFF_X25_Y15_N29
\Top_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector2~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Top_state.001~regout\);

-- Location: LCCOMB_X42_Y15_N26
\Camera_MCLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_MCLK~0_combout\ = !\Camera_MCLK~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_MCLK~regout\,
	combout => \Camera_MCLK~0_combout\);

-- Location: LCFF_X42_Y15_N27
Camera_MCLK : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_MCLK~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_MCLK~regout\);

-- Location: LCCOMB_X42_Y15_N8
\LCD_Config_unit|I2C_unit|clock_div_count[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[3]~15_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_count\(3) & (\LCD_Config_unit|I2C_unit|clock_div_count[2]~14\ $ (GND))) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(3) & 
-- (!\LCD_Config_unit|I2C_unit|clock_div_count[2]~14\ & VCC))
-- \LCD_Config_unit|I2C_unit|clock_div_count[3]~16\ = CARRY((\LCD_Config_unit|I2C_unit|clock_div_count\(3) & !\LCD_Config_unit|I2C_unit|clock_div_count[2]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|clock_div_count\(3),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|clock_div_count[2]~14\,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[3]~15_combout\,
	cout => \LCD_Config_unit|I2C_unit|clock_div_count[3]~16\);

-- Location: LCFF_X42_Y15_N9
\LCD_Config_unit|I2C_unit|clock_div_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[3]~15_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(3));

-- Location: LCCOMB_X42_Y15_N14
\LCD_Config_unit|I2C_unit|clock_div_count[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[6]~21_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_count\(6) & (!\LCD_Config_unit|I2C_unit|clock_div_count[5]~20\)) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(6) & 
-- ((\LCD_Config_unit|I2C_unit|clock_div_count[5]~20\) # (GND)))
-- \LCD_Config_unit|I2C_unit|clock_div_count[6]~22\ = CARRY((!\LCD_Config_unit|I2C_unit|clock_div_count[5]~20\) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|clock_div_count\(6),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|clock_div_count[5]~20\,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[6]~21_combout\,
	cout => \LCD_Config_unit|I2C_unit|clock_div_count[6]~22\);

-- Location: LCFF_X42_Y15_N15
\LCD_Config_unit|I2C_unit|clock_div_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[6]~21_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(6));

-- Location: LCCOMB_X42_Y15_N18
\LCD_Config_unit|I2C_unit|clock_div_count[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[8]~25_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_count\(8) & (!\LCD_Config_unit|I2C_unit|clock_div_count[7]~24\)) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(8) & 
-- ((\LCD_Config_unit|I2C_unit|clock_div_count[7]~24\) # (GND)))
-- \LCD_Config_unit|I2C_unit|clock_div_count[8]~26\ = CARRY((!\LCD_Config_unit|I2C_unit|clock_div_count[7]~24\) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|clock_div_count\(8),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|clock_div_count[7]~24\,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[8]~25_combout\,
	cout => \LCD_Config_unit|I2C_unit|clock_div_count[8]~26\);

-- Location: LCFF_X42_Y15_N19
\LCD_Config_unit|I2C_unit|clock_div_count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[8]~25_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(8));

-- Location: LCCOMB_X42_Y15_N22
\LCD_Config_unit|I2C_unit|clock_div_count[10]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[10]~29_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_count\(10) & (!\LCD_Config_unit|I2C_unit|clock_div_count[9]~28\)) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(10) & 
-- ((\LCD_Config_unit|I2C_unit|clock_div_count[9]~28\) # (GND)))
-- \LCD_Config_unit|I2C_unit|clock_div_count[10]~30\ = CARRY((!\LCD_Config_unit|I2C_unit|clock_div_count[9]~28\) # (!\LCD_Config_unit|I2C_unit|clock_div_count\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|clock_div_count\(10),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|clock_div_count[9]~28\,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[10]~29_combout\,
	cout => \LCD_Config_unit|I2C_unit|clock_div_count[10]~30\);

-- Location: LCFF_X42_Y15_N23
\LCD_Config_unit|I2C_unit|clock_div_count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[10]~29_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(10));

-- Location: LCCOMB_X42_Y15_N24
\LCD_Config_unit|I2C_unit|clock_div_count[11]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div_count[11]~31_combout\ = \LCD_Config_unit|I2C_unit|clock_div_count\(11) $ (!\LCD_Config_unit|I2C_unit|clock_div_count[10]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|clock_div_count\(11),
	cin => \LCD_Config_unit|I2C_unit|clock_div_count[10]~30\,
	combout => \LCD_Config_unit|I2C_unit|clock_div_count[11]~31_combout\);

-- Location: LCFF_X42_Y15_N25
\LCD_Config_unit|I2C_unit|clock_div_count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div_count[11]~31_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_count\(11));

-- Location: LCCOMB_X31_Y15_N10
\LCD_Config_unit|I2C_unit|clock_div~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|clock_div~feeder_combout\ = \LCD_Config_unit|I2C_unit|clock_div_count\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LCD_Config_unit|I2C_unit|clock_div_count\(11),
	combout => \LCD_Config_unit|I2C_unit|clock_div~feeder_combout\);

-- Location: LCFF_X31_Y15_N11
\LCD_Config_unit|I2C_unit|clock_div\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|clock_div~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div~regout\);

-- Location: LCFF_X23_Y15_N15
\LCD_Config_unit|I2C_unit|clock_div_prev\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \LCD_Config_unit|I2C_unit|clock_div~regout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|clock_div_prev~regout\);

-- Location: LCCOMB_X24_Y15_N4
\LCD_Config_unit|I2C_unit|state_counter[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|state_counter[0]~6_combout\ = (\LCD_Config_unit|I2C_unit|Add1~0_combout\ & (((!\LCD_Config_unit|I2C_unit|state_counter\(1)) # (!\LCD_Config_unit|I2C_unit|state_counter\(4))) # (!\LCD_Config_unit|I2C_unit|Equal0~0_combout\))) # 
-- (!\LCD_Config_unit|I2C_unit|Add1~0_combout\ & (\LCD_Config_unit|I2C_unit|Equal0~0_combout\ & (!\LCD_Config_unit|I2C_unit|state_counter\(4) & !\LCD_Config_unit|I2C_unit|state_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|Add1~0_combout\,
	datab => \LCD_Config_unit|I2C_unit|Equal0~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(4),
	datad => \LCD_Config_unit|I2C_unit|state_counter\(1),
	combout => \LCD_Config_unit|I2C_unit|state_counter[0]~6_combout\);

-- Location: LCCOMB_X24_Y15_N30
\LCD_Config_unit|I2C_unit|state_counter[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|state_counter[0]~7_combout\ = (\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & ((\LCD_Config_unit|I2C_unit|state_counter\(0)))) # (!\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & 
-- (\LCD_Config_unit|I2C_unit|state_counter[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\,
	datab => \LCD_Config_unit|I2C_unit|state_counter[0]~6_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(0),
	combout => \LCD_Config_unit|I2C_unit|state_counter[0]~7_combout\);

-- Location: LCFF_X24_Y15_N31
\LCD_Config_unit|I2C_unit|state_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|state_counter[0]~7_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|state_counter\(0));

-- Location: LCCOMB_X24_Y15_N8
\LCD_Config_unit|I2C_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Add1~2_combout\ = (\LCD_Config_unit|I2C_unit|state_counter\(1) & (!\LCD_Config_unit|I2C_unit|Add1~1\)) # (!\LCD_Config_unit|I2C_unit|state_counter\(1) & ((\LCD_Config_unit|I2C_unit|Add1~1\) # (GND)))
-- \LCD_Config_unit|I2C_unit|Add1~3\ = CARRY((!\LCD_Config_unit|I2C_unit|Add1~1\) # (!\LCD_Config_unit|I2C_unit|state_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|state_counter\(1),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|Add1~1\,
	combout => \LCD_Config_unit|I2C_unit|Add1~2_combout\,
	cout => \LCD_Config_unit|I2C_unit|Add1~3\);

-- Location: LCCOMB_X24_Y15_N26
\LCD_Config_unit|I2C_unit|state_counter[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|state_counter[1]~3_combout\ = (\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & ((\LCD_Config_unit|I2C_unit|state_counter\(1)) # ((\LCD_Config_unit|I2C_unit|Add1~2_combout\ & 
-- \LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\)))) # (!\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & (\LCD_Config_unit|I2C_unit|Add1~2_combout\ & ((\LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\,
	datab => \LCD_Config_unit|I2C_unit|Add1~2_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(1),
	datad => \LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\,
	combout => \LCD_Config_unit|I2C_unit|state_counter[1]~3_combout\);

-- Location: LCFF_X24_Y15_N27
\LCD_Config_unit|I2C_unit|state_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|state_counter[1]~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|state_counter\(1));

-- Location: LCCOMB_X24_Y15_N10
\LCD_Config_unit|I2C_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Add1~4_combout\ = (\LCD_Config_unit|I2C_unit|state_counter\(2) & (\LCD_Config_unit|I2C_unit|Add1~3\ $ (GND))) # (!\LCD_Config_unit|I2C_unit|state_counter\(2) & (!\LCD_Config_unit|I2C_unit|Add1~3\ & VCC))
-- \LCD_Config_unit|I2C_unit|Add1~5\ = CARRY((\LCD_Config_unit|I2C_unit|state_counter\(2) & !\LCD_Config_unit|I2C_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|state_counter\(2),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|Add1~3\,
	combout => \LCD_Config_unit|I2C_unit|Add1~4_combout\,
	cout => \LCD_Config_unit|I2C_unit|Add1~5\);

-- Location: LCCOMB_X24_Y15_N12
\LCD_Config_unit|I2C_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Add1~6_combout\ = (\LCD_Config_unit|I2C_unit|state_counter\(3) & (!\LCD_Config_unit|I2C_unit|Add1~5\)) # (!\LCD_Config_unit|I2C_unit|state_counter\(3) & ((\LCD_Config_unit|I2C_unit|Add1~5\) # (GND)))
-- \LCD_Config_unit|I2C_unit|Add1~7\ = CARRY((!\LCD_Config_unit|I2C_unit|Add1~5\) # (!\LCD_Config_unit|I2C_unit|state_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(3),
	datad => VCC,
	cin => \LCD_Config_unit|I2C_unit|Add1~5\,
	combout => \LCD_Config_unit|I2C_unit|Add1~6_combout\,
	cout => \LCD_Config_unit|I2C_unit|Add1~7\);

-- Location: LCCOMB_X24_Y15_N14
\LCD_Config_unit|I2C_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Add1~8_combout\ = \LCD_Config_unit|I2C_unit|state_counter\(4) $ (!\LCD_Config_unit|I2C_unit|Add1~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(4),
	cin => \LCD_Config_unit|I2C_unit|Add1~7\,
	combout => \LCD_Config_unit|I2C_unit|Add1~8_combout\);

-- Location: LCCOMB_X24_Y15_N16
\LCD_Config_unit|I2C_unit|state_counter[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|state_counter[4]~2_combout\ = (\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & ((\LCD_Config_unit|I2C_unit|state_counter\(4)) # ((\LCD_Config_unit|I2C_unit|Add1~8_combout\ & 
-- \LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\)))) # (!\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & (\LCD_Config_unit|I2C_unit|Add1~8_combout\ & ((\LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\,
	datab => \LCD_Config_unit|I2C_unit|Add1~8_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(4),
	datad => \LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\,
	combout => \LCD_Config_unit|I2C_unit|state_counter[4]~2_combout\);

-- Location: LCFF_X24_Y15_N17
\LCD_Config_unit|I2C_unit|state_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|state_counter[4]~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|state_counter\(4));

-- Location: LCCOMB_X23_Y15_N18
\LCD_Config_unit|I2C_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Equal0~1_combout\ = (!\LCD_Config_unit|I2C_unit|state_counter\(1) & (\LCD_Config_unit|I2C_unit|Equal0~0_combout\ & !\LCD_Config_unit|I2C_unit|state_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(1),
	datab => \LCD_Config_unit|I2C_unit|Equal0~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(4),
	combout => \LCD_Config_unit|I2C_unit|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y15_N0
\LCD_Config_unit|I2C_unit|state_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ = (\LCD_Config_unit|always1~0_combout\) # ((!\LCD_Config_unit|I2C_unit|Equal0~1_combout\ & ((\LCD_Config_unit|I2C_unit|clock_div_prev~regout\) # (!\LCD_Config_unit|I2C_unit|clock_div~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|always1~0_combout\,
	datab => \LCD_Config_unit|I2C_unit|clock_div_prev~regout\,
	datac => \LCD_Config_unit|I2C_unit|clock_div~regout\,
	datad => \LCD_Config_unit|I2C_unit|Equal0~1_combout\,
	combout => \LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\);

-- Location: LCCOMB_X24_Y15_N22
\LCD_Config_unit|I2C_unit|state_counter[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\ = (!\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & ((\LCD_Config_unit|I2C_unit|state_counter\(4) $ (\LCD_Config_unit|I2C_unit|state_counter\(1))) # 
-- (!\LCD_Config_unit|I2C_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(4),
	datab => \LCD_Config_unit|I2C_unit|Equal0~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\,
	datad => \LCD_Config_unit|I2C_unit|state_counter\(1),
	combout => \LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\);

-- Location: LCCOMB_X24_Y15_N28
\LCD_Config_unit|I2C_unit|state_counter[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|state_counter[2]~5_combout\ = (\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & ((\LCD_Config_unit|I2C_unit|state_counter\(2)) # ((\LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\ & 
-- \LCD_Config_unit|I2C_unit|Add1~4_combout\)))) # (!\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & (\LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\ & ((\LCD_Config_unit|I2C_unit|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\,
	datab => \LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(2),
	datad => \LCD_Config_unit|I2C_unit|Add1~4_combout\,
	combout => \LCD_Config_unit|I2C_unit|state_counter[2]~5_combout\);

-- Location: LCFF_X24_Y15_N29
\LCD_Config_unit|I2C_unit|state_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|state_counter[2]~5_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|state_counter\(2));

-- Location: LCCOMB_X24_Y15_N20
\LCD_Config_unit|I2C_unit|state_counter[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|state_counter[3]~4_combout\ = (\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & ((\LCD_Config_unit|I2C_unit|state_counter\(3)) # ((\LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\ & 
-- \LCD_Config_unit|I2C_unit|Add1~6_combout\)))) # (!\LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\ & (\LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\ & ((\LCD_Config_unit|I2C_unit|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter[1]~0_combout\,
	datab => \LCD_Config_unit|I2C_unit|state_counter[1]~1_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(3),
	datad => \LCD_Config_unit|I2C_unit|Add1~6_combout\,
	combout => \LCD_Config_unit|I2C_unit|state_counter[3]~4_combout\);

-- Location: LCFF_X24_Y15_N21
\LCD_Config_unit|I2C_unit|state_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|state_counter[3]~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|state_counter\(3));

-- Location: LCCOMB_X24_Y15_N0
\LCD_Config_unit|I2C_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Equal0~0_combout\ = (!\LCD_Config_unit|I2C_unit|state_counter\(2) & (!\LCD_Config_unit|I2C_unit|state_counter\(3) & !\LCD_Config_unit|I2C_unit|state_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|state_counter\(2),
	datac => \LCD_Config_unit|I2C_unit|state_counter\(3),
	datad => \LCD_Config_unit|I2C_unit|state_counter\(0),
	combout => \LCD_Config_unit|I2C_unit|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y15_N0
\LCD_Config_unit|I2C_start~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_start~0_combout\ = (\LCD_Config_unit|I2C_start~regout\) # (\LCD_Config_unit_start~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_start~regout\,
	datad => \LCD_Config_unit_start~regout\,
	combout => \LCD_Config_unit|I2C_start~0_combout\);

-- Location: LCCOMB_X25_Y15_N18
\LCD_Config_unit|I2C_start~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_start~1_combout\ = (\LCD_Config_unit|Equal0~1_combout\ & (((\LCD_Config_unit|I2C_start~0_combout\)))) # (!\LCD_Config_unit|Equal0~1_combout\ & (\LCD_Config_unit|always1~2_combout\ & (\LCD_Config_unit|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|always1~2_combout\,
	datab => \LCD_Config_unit|Equal0~1_combout\,
	datac => \LCD_Config_unit|always1~0_combout\,
	datad => \LCD_Config_unit|I2C_start~0_combout\,
	combout => \LCD_Config_unit|I2C_start~1_combout\);

-- Location: LCFF_X25_Y15_N19
\LCD_Config_unit|I2C_start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_start~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_start~regout\);

-- Location: LCCOMB_X23_Y15_N26
\LCD_Config_unit|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|always1~0_combout\ = (!\LCD_Config_unit|I2C_unit|state_counter\(1) & (\LCD_Config_unit|I2C_unit|Equal0~0_combout\ & (!\LCD_Config_unit|I2C_unit|state_counter\(4) & !\LCD_Config_unit|I2C_start~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(1),
	datab => \LCD_Config_unit|I2C_unit|Equal0~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(4),
	datad => \LCD_Config_unit|I2C_start~regout\,
	combout => \LCD_Config_unit|always1~0_combout\);

-- Location: LCCOMB_X19_Y15_N30
\LCD_Config_unit|I2C_state[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_state[4]~1_combout\ = (\LCD_Config_unit|Equal0~1_combout\ & ((!\LCD_Config_unit_start~regout\))) # (!\LCD_Config_unit|Equal0~1_combout\ & (!\LCD_Config_unit|always1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|Equal0~1_combout\,
	datac => \LCD_Config_unit|always1~0_combout\,
	datad => \LCD_Config_unit_start~regout\,
	combout => \LCD_Config_unit|I2C_state[4]~1_combout\);

-- Location: LCCOMB_X19_Y15_N22
\LCD_Config_unit|I2C_state[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_state[2]~3_combout\ = (\LCD_Config_unit|Add0~4_combout\ & ((\LCD_Config_unit|I2C_state[1]~0_combout\) # ((\LCD_Config_unit|I2C_state\(2) & \LCD_Config_unit|I2C_state[4]~1_combout\)))) # (!\LCD_Config_unit|Add0~4_combout\ & 
-- (((\LCD_Config_unit|I2C_state\(2) & \LCD_Config_unit|I2C_state[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|Add0~4_combout\,
	datab => \LCD_Config_unit|I2C_state[1]~0_combout\,
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|I2C_state[4]~1_combout\,
	combout => \LCD_Config_unit|I2C_state[2]~3_combout\);

-- Location: LCFF_X19_Y15_N23
\LCD_Config_unit|I2C_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_state[2]~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_state\(2));

-- Location: LCCOMB_X23_Y15_N8
\LCD_Config_unit|I2C_unit|Acknowledge~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Acknowledge~2_combout\ = (\LCD_Config_unit|I2C_unit|Acknowledge~1_combout\ & (\LCD_Config_unit|I2C_unit|Acknowledge~regout\ & ((!\LCD_Config_unit|I2C_start~regout\) # (!\LCD_Config_unit|I2C_unit|Equal0~1_combout\)))) # 
-- (!\LCD_Config_unit|I2C_unit|Acknowledge~1_combout\ & (((!\LCD_Config_unit|I2C_start~regout\)) # (!\LCD_Config_unit|I2C_unit|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|Acknowledge~1_combout\,
	datab => \LCD_Config_unit|I2C_unit|Equal0~1_combout\,
	datac => \LCD_Config_unit|I2C_unit|Acknowledge~regout\,
	datad => \LCD_Config_unit|I2C_start~regout\,
	combout => \LCD_Config_unit|I2C_unit|Acknowledge~2_combout\);

-- Location: LCFF_X23_Y15_N9
\LCD_Config_unit|I2C_unit|Acknowledge\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|Acknowledge~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|Acknowledge~regout\);

-- Location: LCCOMB_X19_Y15_N2
\LCD_Config_unit|always1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|always1~2_combout\ = (\LCD_Config_unit|always1~1_combout\) # ((\LCD_Config_unit|I2C_unit|Acknowledge~regout\) # (!\LCD_Config_unit|I2C_state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|always1~1_combout\,
	datab => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|I2C_unit|Acknowledge~regout\,
	combout => \LCD_Config_unit|always1~2_combout\);

-- Location: LCCOMB_X19_Y15_N4
\LCD_Config_unit|I2C_state[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_state[1]~0_combout\ = (!\LCD_Config_unit|Equal0~1_combout\ & (\LCD_Config_unit|always1~2_combout\ & \LCD_Config_unit|always1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|Equal0~1_combout\,
	datab => \LCD_Config_unit|always1~2_combout\,
	datac => \LCD_Config_unit|always1~0_combout\,
	combout => \LCD_Config_unit|I2C_state[1]~0_combout\);

-- Location: LCCOMB_X19_Y15_N26
\LCD_Config_unit|I2C_state[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_state[1]~5_combout\ = (\LCD_Config_unit|Add0~2_combout\ & ((\LCD_Config_unit|I2C_state[1]~0_combout\) # ((\LCD_Config_unit|I2C_state\(1) & \LCD_Config_unit|I2C_state[4]~1_combout\)))) # (!\LCD_Config_unit|Add0~2_combout\ & 
-- (((\LCD_Config_unit|I2C_state\(1) & \LCD_Config_unit|I2C_state[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|Add0~2_combout\,
	datab => \LCD_Config_unit|I2C_state[1]~0_combout\,
	datac => \LCD_Config_unit|I2C_state\(1),
	datad => \LCD_Config_unit|I2C_state[4]~1_combout\,
	combout => \LCD_Config_unit|I2C_state[1]~5_combout\);

-- Location: LCFF_X19_Y15_N27
\LCD_Config_unit|I2C_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_state[1]~5_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_state\(1));

-- Location: LCCOMB_X19_Y15_N0
\LCD_Config_unit|I2C_state[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_state[4]~4_combout\ = (\LCD_Config_unit|Add0~8_combout\ & ((\LCD_Config_unit|I2C_state[1]~0_combout\) # ((\LCD_Config_unit|I2C_state\(4) & \LCD_Config_unit|I2C_state[4]~1_combout\)))) # (!\LCD_Config_unit|Add0~8_combout\ & 
-- (((\LCD_Config_unit|I2C_state\(4) & \LCD_Config_unit|I2C_state[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|Add0~8_combout\,
	datab => \LCD_Config_unit|I2C_state[1]~0_combout\,
	datac => \LCD_Config_unit|I2C_state\(4),
	datad => \LCD_Config_unit|I2C_state[4]~1_combout\,
	combout => \LCD_Config_unit|I2C_state[4]~4_combout\);

-- Location: LCFF_X19_Y15_N1
\LCD_Config_unit|I2C_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_state[4]~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_state\(4));

-- Location: LCCOMB_X19_Y15_N8
\LCD_Config_unit|I2C_state[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_state[0]~6_combout\ = (\LCD_Config_unit|Add0~0_combout\ & ((\LCD_Config_unit|always1~1_combout\) # ((\LCD_Config_unit|I2C_unit|Acknowledge~regout\) # (!\LCD_Config_unit|I2C_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|always1~1_combout\,
	datab => \LCD_Config_unit|I2C_state\(2),
	datac => \LCD_Config_unit|Add0~0_combout\,
	datad => \LCD_Config_unit|I2C_unit|Acknowledge~regout\,
	combout => \LCD_Config_unit|I2C_state[0]~6_combout\);

-- Location: LCCOMB_X19_Y15_N28
\LCD_Config_unit|I2C_state[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_state[0]~7_combout\ = (\LCD_Config_unit|I2C_state[4]~1_combout\ & (((\LCD_Config_unit|I2C_state\(0))))) # (!\LCD_Config_unit|I2C_state[4]~1_combout\ & ((\LCD_Config_unit|Equal0~1_combout\) # 
-- ((\LCD_Config_unit|I2C_state[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|Equal0~1_combout\,
	datab => \LCD_Config_unit|I2C_state[0]~6_combout\,
	datac => \LCD_Config_unit|I2C_state\(0),
	datad => \LCD_Config_unit|I2C_state[4]~1_combout\,
	combout => \LCD_Config_unit|I2C_state[0]~7_combout\);

-- Location: LCFF_X19_Y15_N29
\LCD_Config_unit|I2C_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_state[0]~7_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_state\(0));

-- Location: LCCOMB_X20_Y15_N2
\LCD_Config_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Equal0~1_combout\ = (\LCD_Config_unit|Equal0~0_combout\ & (!\LCD_Config_unit|I2C_state\(1) & (!\LCD_Config_unit|I2C_state\(4) & !\LCD_Config_unit|I2C_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|Equal0~0_combout\,
	datab => \LCD_Config_unit|I2C_state\(1),
	datac => \LCD_Config_unit|I2C_state\(4),
	datad => \LCD_Config_unit|I2C_state\(0),
	combout => \LCD_Config_unit|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y15_N12
\LCD_Config_unit|Done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Done~0_combout\ = (!\LCD_Config_unit|Done~regout\ & ((!\LCD_Config_unit|Equal0~1_combout\) # (!\LCD_Config_unit_start~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|Done~regout\,
	datab => \LCD_Config_unit_start~regout\,
	datac => \LCD_Config_unit|Equal0~1_combout\,
	combout => \LCD_Config_unit|Done~0_combout\);

-- Location: LCCOMB_X25_Y15_N16
\LCD_Config_unit|Done~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Done~1_combout\ = (!\LCD_Config_unit|Done~0_combout\ & ((\LCD_Config_unit|always1~2_combout\) # ((\LCD_Config_unit|Equal0~1_combout\) # (!\LCD_Config_unit|always1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|always1~2_combout\,
	datab => \LCD_Config_unit|Equal0~1_combout\,
	datac => \LCD_Config_unit|always1~0_combout\,
	datad => \LCD_Config_unit|Done~0_combout\,
	combout => \LCD_Config_unit|Done~1_combout\);

-- Location: LCFF_X25_Y15_N17
\LCD_Config_unit|Done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|Done~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|Done~regout\);

-- Location: LCCOMB_X25_Y15_N20
\SDRAM_RD_Load~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRAM_RD_Load~0_combout\ = (\SDRAM_RD_Load~regout\) # ((\Top_state.001~regout\ & (!\LCD_Config_unit|Done~regout\ & !\LCD_Config_unit_start~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SDRAM_RD_Load~regout\,
	datab => \Top_state.001~regout\,
	datac => \LCD_Config_unit|Done~regout\,
	datad => \LCD_Config_unit_start~regout\,
	combout => \SDRAM_RD_Load~0_combout\);

-- Location: LCCOMB_X24_Y11_N20
\SDRAM_RD_Load~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRAM_RD_Load~feeder_combout\ = \SDRAM_RD_Load~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_RD_Load~0_combout\,
	combout => \SDRAM_RD_Load~feeder_combout\);

-- Location: LCFF_X24_Y11_N21
SDRAM_RD_Load : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SDRAM_RD_Load~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SDRAM_RD_Load~regout\);

-- Location: CLKCTRL_G13
\SDRAM_RD_Load~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \SDRAM_RD_Load~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \SDRAM_RD_Load~clkctrl_outclk\);

-- Location: LCFF_X18_Y8_N5
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3));

-- Location: LCCOMB_X18_Y8_N28
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\);

-- Location: LCCOMB_X25_Y11_N0
\u7|RD_MASK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|RD_MASK~0_combout\ = (!\u7|mRD_DONE~regout\ & \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mRD_DONE~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|RD_MASK~0_combout\);

-- Location: LCFF_X25_Y11_N1
\u7|RD_MASK[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|RD_MASK~0_combout\,
	ena => \u7|mRD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|RD_MASK\(0));

-- Location: LCCOMB_X18_Y8_N0
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\);

-- Location: LCFF_X18_Y8_N1
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1));

-- Location: LCCOMB_X18_Y8_N16
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\);

-- Location: LCCOMB_X19_Y8_N4
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\);

-- Location: LCFF_X19_Y8_N5
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4));

-- Location: LCCOMB_X15_Y7_N24
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\);

-- Location: LCCOMB_X14_Y7_N8
\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X14_Y7_N9
\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X15_Y7_N25
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X15_Y8_N14
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N6
\LCD_Data_unit|H_Count[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[0]~11_combout\ = \LCD_Data_unit|H_Count\(0) $ (VCC)
-- \LCD_Data_unit|H_Count[0]~12\ = CARRY(\LCD_Data_unit|H_Count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(0),
	datad => VCC,
	combout => \LCD_Data_unit|H_Count[0]~11_combout\,
	cout => \LCD_Data_unit|H_Count[0]~12\);

-- Location: LCCOMB_X9_Y11_N8
\LCD_Data_unit|H_Count[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[1]~13_combout\ = (\LCD_Data_unit|H_Count\(1) & (!\LCD_Data_unit|H_Count[0]~12\)) # (!\LCD_Data_unit|H_Count\(1) & ((\LCD_Data_unit|H_Count[0]~12\) # (GND)))
-- \LCD_Data_unit|H_Count[1]~14\ = CARRY((!\LCD_Data_unit|H_Count[0]~12\) # (!\LCD_Data_unit|H_Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|H_Count\(1),
	datad => VCC,
	cin => \LCD_Data_unit|H_Count[0]~12\,
	combout => \LCD_Data_unit|H_Count[1]~13_combout\,
	cout => \LCD_Data_unit|H_Count[1]~14\);

-- Location: LCCOMB_X25_Y15_N2
\start_delay[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_delay[2]~20_combout\ = ((\LCD_Config_unit|Done~regout\) # (\LCD_Config_unit_start~regout\)) # (!\Top_state.001~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Top_state.001~regout\,
	datac => \LCD_Config_unit|Done~regout\,
	datad => \LCD_Config_unit_start~regout\,
	combout => \start_delay[2]~20_combout\);

-- Location: LCCOMB_X10_Y13_N22
\Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector3~1_combout\ = ((!\Equal4~6_combout\ & \Top_state.010~regout\)) # (!\start_delay[2]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal4~6_combout\,
	datac => \Top_state.010~regout\,
	datad => \start_delay[2]~20_combout\,
	combout => \Selector3~1_combout\);

-- Location: LCFF_X10_Y13_N23
\Top_state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector3~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Top_state.010~regout\);

-- Location: LCCOMB_X10_Y13_N8
\Top_state.011~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Top_state.011~0_combout\ = (\Equal4~6_combout\ & (\Top_state.010~regout\)) # (!\Equal4~6_combout\ & ((\Top_state.011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal4~6_combout\,
	datab => \Top_state.010~regout\,
	datac => \Top_state.011~regout\,
	combout => \Top_state.011~0_combout\);

-- Location: LCFF_X10_Y13_N9
\Top_state.011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Top_state.011~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Top_state.011~regout\);

-- Location: LCCOMB_X10_Y13_N16
\LCD_unit_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_unit_enable~0_combout\ = (\LCD_unit_enable~regout\) # ((\Equal4~6_combout\ & \Top_state.011~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal4~6_combout\,
	datab => \Top_state.011~regout\,
	datac => \LCD_unit_enable~regout\,
	combout => \LCD_unit_enable~0_combout\);

-- Location: LCFF_X10_Y13_N17
LCD_unit_enable : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_unit_enable~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_unit_enable~regout\);

-- Location: LCCOMB_X9_Y11_N12
\LCD_Data_unit|H_Count[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[3]~17_combout\ = (\LCD_Data_unit|H_Count\(3) & (!\LCD_Data_unit|H_Count[2]~16\)) # (!\LCD_Data_unit|H_Count\(3) & ((\LCD_Data_unit|H_Count[2]~16\) # (GND)))
-- \LCD_Data_unit|H_Count[3]~18\ = CARRY((!\LCD_Data_unit|H_Count[2]~16\) # (!\LCD_Data_unit|H_Count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|H_Count\(3),
	datad => VCC,
	cin => \LCD_Data_unit|H_Count[2]~16\,
	combout => \LCD_Data_unit|H_Count[3]~17_combout\,
	cout => \LCD_Data_unit|H_Count[3]~18\);

-- Location: LCCOMB_X9_Y11_N14
\LCD_Data_unit|H_Count[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[4]~19_combout\ = (\LCD_Data_unit|H_Count\(4) & (\LCD_Data_unit|H_Count[3]~18\ $ (GND))) # (!\LCD_Data_unit|H_Count\(4) & (!\LCD_Data_unit|H_Count[3]~18\ & VCC))
-- \LCD_Data_unit|H_Count[4]~20\ = CARRY((\LCD_Data_unit|H_Count\(4) & !\LCD_Data_unit|H_Count[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|H_Count\(4),
	datad => VCC,
	cin => \LCD_Data_unit|H_Count[3]~18\,
	combout => \LCD_Data_unit|H_Count[4]~19_combout\,
	cout => \LCD_Data_unit|H_Count[4]~20\);

-- Location: LCCOMB_X11_Y12_N0
\LCD_Data_unit|LTM_NCLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|LTM_NCLK~0_combout\ = !\LCD_Data_unit|V_Sync~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LCD_Data_unit|V_Sync~0_combout\,
	combout => \LCD_Data_unit|LTM_NCLK~0_combout\);

-- Location: LCFF_X11_Y12_N1
\LCD_Data_unit|LTM_NCLK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|LTM_NCLK~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_NCLK~regout\);

-- Location: LCCOMB_X11_Y12_N6
\LCD_Data_unit|V_Sync~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Sync~0_combout\ = (\LCD_Data_unit|LTM_NCLK~regout\) # (!\LCD_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LCD_unit_enable~regout\,
	datad => \LCD_Data_unit|LTM_NCLK~regout\,
	combout => \LCD_Data_unit|V_Sync~0_combout\);

-- Location: LCFF_X9_Y11_N15
\LCD_Data_unit|H_Count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[4]~19_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(4));

-- Location: LCCOMB_X9_Y11_N30
\LCD_Data_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal0~1_combout\ = (\LCD_Data_unit|H_Count\(0) & (\LCD_Data_unit|H_Count\(4) & (\LCD_Data_unit|H_Count\(1) & \LCD_Data_unit|H_Count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(0),
	datab => \LCD_Data_unit|H_Count\(4),
	datac => \LCD_Data_unit|H_Count\(1),
	datad => \LCD_Data_unit|H_Count\(2),
	combout => \LCD_Data_unit|Equal0~1_combout\);

-- Location: LCCOMB_X9_Y11_N16
\LCD_Data_unit|H_Count[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[5]~22_combout\ = (\LCD_Data_unit|H_Count\(5) & (!\LCD_Data_unit|H_Count[4]~20\)) # (!\LCD_Data_unit|H_Count\(5) & ((\LCD_Data_unit|H_Count[4]~20\) # (GND)))
-- \LCD_Data_unit|H_Count[5]~23\ = CARRY((!\LCD_Data_unit|H_Count[4]~20\) # (!\LCD_Data_unit|H_Count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(5),
	datad => VCC,
	cin => \LCD_Data_unit|H_Count[4]~20\,
	combout => \LCD_Data_unit|H_Count[5]~22_combout\,
	cout => \LCD_Data_unit|H_Count[5]~23\);

-- Location: LCCOMB_X9_Y11_N18
\LCD_Data_unit|H_Count[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[6]~24_combout\ = (\LCD_Data_unit|H_Count\(6) & (\LCD_Data_unit|H_Count[5]~23\ $ (GND))) # (!\LCD_Data_unit|H_Count\(6) & (!\LCD_Data_unit|H_Count[5]~23\ & VCC))
-- \LCD_Data_unit|H_Count[6]~25\ = CARRY((\LCD_Data_unit|H_Count\(6) & !\LCD_Data_unit|H_Count[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|H_Count\(6),
	datad => VCC,
	cin => \LCD_Data_unit|H_Count[5]~23\,
	combout => \LCD_Data_unit|H_Count[6]~24_combout\,
	cout => \LCD_Data_unit|H_Count[6]~25\);

-- Location: LCFF_X9_Y11_N19
\LCD_Data_unit|H_Count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[6]~24_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(6));

-- Location: LCCOMB_X9_Y11_N20
\LCD_Data_unit|H_Count[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[7]~26_combout\ = (\LCD_Data_unit|H_Count\(7) & (!\LCD_Data_unit|H_Count[6]~25\)) # (!\LCD_Data_unit|H_Count\(7) & ((\LCD_Data_unit|H_Count[6]~25\) # (GND)))
-- \LCD_Data_unit|H_Count[7]~27\ = CARRY((!\LCD_Data_unit|H_Count[6]~25\) # (!\LCD_Data_unit|H_Count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(7),
	datad => VCC,
	cin => \LCD_Data_unit|H_Count[6]~25\,
	combout => \LCD_Data_unit|H_Count[7]~26_combout\,
	cout => \LCD_Data_unit|H_Count[7]~27\);

-- Location: LCCOMB_X9_Y11_N22
\LCD_Data_unit|H_Count[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[8]~28_combout\ = (\LCD_Data_unit|H_Count\(8) & (\LCD_Data_unit|H_Count[7]~27\ $ (GND))) # (!\LCD_Data_unit|H_Count\(8) & (!\LCD_Data_unit|H_Count[7]~27\ & VCC))
-- \LCD_Data_unit|H_Count[8]~29\ = CARRY((\LCD_Data_unit|H_Count\(8) & !\LCD_Data_unit|H_Count[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|H_Count\(8),
	datad => VCC,
	cin => \LCD_Data_unit|H_Count[7]~27\,
	combout => \LCD_Data_unit|H_Count[8]~28_combout\,
	cout => \LCD_Data_unit|H_Count[8]~29\);

-- Location: LCFF_X9_Y11_N23
\LCD_Data_unit|H_Count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[8]~28_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(8));

-- Location: LCCOMB_X9_Y11_N24
\LCD_Data_unit|H_Count[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[9]~30_combout\ = (\LCD_Data_unit|H_Count\(9) & (!\LCD_Data_unit|H_Count[8]~29\)) # (!\LCD_Data_unit|H_Count\(9) & ((\LCD_Data_unit|H_Count[8]~29\) # (GND)))
-- \LCD_Data_unit|H_Count[9]~31\ = CARRY((!\LCD_Data_unit|H_Count[8]~29\) # (!\LCD_Data_unit|H_Count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(9),
	datad => VCC,
	cin => \LCD_Data_unit|H_Count[8]~29\,
	combout => \LCD_Data_unit|H_Count[9]~30_combout\,
	cout => \LCD_Data_unit|H_Count[9]~31\);

-- Location: LCFF_X9_Y11_N25
\LCD_Data_unit|H_Count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[9]~30_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(9));

-- Location: LCCOMB_X10_Y13_N14
\LCD_Data_unit|H_den~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_den~0_combout\ = (!\LCD_Data_unit|H_Count\(5) & (!\LCD_Data_unit|H_Count\(9) & !\LCD_Data_unit|H_Count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(5),
	datac => \LCD_Data_unit|H_Count\(9),
	datad => \LCD_Data_unit|H_Count\(8),
	combout => \LCD_Data_unit|H_den~0_combout\);

-- Location: LCFF_X9_Y11_N21
\LCD_Data_unit|H_Count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[7]~26_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(7));

-- Location: LCCOMB_X9_Y11_N26
\LCD_Data_unit|H_Count[10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[10]~32_combout\ = \LCD_Data_unit|H_Count[9]~31\ $ (!\LCD_Data_unit|H_Count\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \LCD_Data_unit|H_Count\(10),
	cin => \LCD_Data_unit|H_Count[9]~31\,
	combout => \LCD_Data_unit|H_Count[10]~32_combout\);

-- Location: LCFF_X9_Y11_N27
\LCD_Data_unit|H_Count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[10]~32_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(10));

-- Location: LCCOMB_X10_Y13_N0
\LCD_Data_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal0~0_combout\ = (\LCD_Data_unit|H_Count\(6)) # ((\LCD_Data_unit|H_Count\(7)) # (!\LCD_Data_unit|H_Count\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(6),
	datac => \LCD_Data_unit|H_Count\(7),
	datad => \LCD_Data_unit|H_Count\(10),
	combout => \LCD_Data_unit|Equal0~0_combout\);

-- Location: LCCOMB_X10_Y13_N12
\LCD_Data_unit|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal0~2_combout\ = (((\LCD_Data_unit|Equal0~0_combout\) # (!\LCD_Data_unit|H_den~0_combout\)) # (!\LCD_Data_unit|Equal0~1_combout\)) # (!\LCD_Data_unit|H_Count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(3),
	datab => \LCD_Data_unit|Equal0~1_combout\,
	datac => \LCD_Data_unit|H_den~0_combout\,
	datad => \LCD_Data_unit|Equal0~0_combout\,
	combout => \LCD_Data_unit|Equal0~2_combout\);

-- Location: LCCOMB_X10_Y13_N26
\LCD_Data_unit|H_Count[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[2]~21_combout\ = (!\LCD_Data_unit|Equal0~2_combout\) # (!\LCD_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LCD_unit_enable~regout\,
	datad => \LCD_Data_unit|Equal0~2_combout\,
	combout => \LCD_Data_unit|H_Count[2]~21_combout\);

-- Location: LCFF_X9_Y11_N9
\LCD_Data_unit|H_Count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[1]~13_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(1));

-- Location: LCCOMB_X9_Y11_N10
\LCD_Data_unit|H_Count[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[2]~15_combout\ = (\LCD_Data_unit|H_Count\(2) & (\LCD_Data_unit|H_Count[1]~14\ $ (GND))) # (!\LCD_Data_unit|H_Count\(2) & (!\LCD_Data_unit|H_Count[1]~14\ & VCC))
-- \LCD_Data_unit|H_Count[2]~16\ = CARRY((\LCD_Data_unit|H_Count\(2) & !\LCD_Data_unit|H_Count[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|H_Count\(2),
	datad => VCC,
	cin => \LCD_Data_unit|H_Count[1]~14\,
	combout => \LCD_Data_unit|H_Count[2]~15_combout\,
	cout => \LCD_Data_unit|H_Count[2]~16\);

-- Location: LCCOMB_X9_Y11_N28
\LCD_Data_unit|H_Count[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[2]~feeder_combout\ = \LCD_Data_unit|H_Count[2]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LCD_Data_unit|H_Count[2]~15_combout\,
	combout => \LCD_Data_unit|H_Count[2]~feeder_combout\);

-- Location: LCFF_X9_Y11_N29
\LCD_Data_unit|H_Count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[2]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(2));

-- Location: LCFF_X9_Y11_N13
\LCD_Data_unit|H_Count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[3]~17_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(3));

-- Location: LCCOMB_X9_Y11_N0
\LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = (\LCD_Data_unit|H_Count\(3)) # ((\LCD_Data_unit|H_Count\(0) & (\LCD_Data_unit|H_Count\(1) & \LCD_Data_unit|H_Count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(0),
	datab => \LCD_Data_unit|H_Count\(3),
	datac => \LCD_Data_unit|H_Count\(1),
	datad => \LCD_Data_unit|H_Count\(2),
	combout => \LessThan4~0_combout\);

-- Location: LCCOMB_X9_Y11_N4
\LessThan5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan5~0_combout\ = (\LCD_Data_unit|H_Count\(6) & ((\LCD_Data_unit|H_Count\(5)) # ((\LessThan4~0_combout\ & \LCD_Data_unit|H_Count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(5),
	datab => \LessThan4~0_combout\,
	datac => \LCD_Data_unit|H_Count\(4),
	datad => \LCD_Data_unit|H_Count\(6),
	combout => \LessThan5~0_combout\);

-- Location: LCCOMB_X9_Y11_N2
\LCD_read_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_read_en~0_combout\ = (\LCD_Data_unit|H_Count\(9) & (\LCD_Data_unit|H_Count\(8) & ((\LessThan5~0_combout\) # (\LCD_Data_unit|H_Count\(7))))) # (!\LCD_Data_unit|H_Count\(9) & (!\LCD_Data_unit|H_Count\(8) & ((!\LCD_Data_unit|H_Count\(7)) # 
-- (!\LessThan5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(9),
	datab => \LessThan5~0_combout\,
	datac => \LCD_Data_unit|H_Count\(7),
	datad => \LCD_Data_unit|H_Count\(8),
	combout => \LCD_read_en~0_combout\);

-- Location: LCCOMB_X11_Y12_N24
\LCD_read_en~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_read_en~1_combout\ = ((\LCD_Data_unit|H_Count\(10)) # (\LCD_Data_unit|LTM_NCLK~regout\)) # (!\LessThan6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan6~3_combout\,
	datac => \LCD_Data_unit|H_Count\(10),
	datad => \LCD_Data_unit|LTM_NCLK~regout\,
	combout => \LCD_read_en~1_combout\);

-- Location: LCCOMB_X10_Y12_N6
\LCD_Data_unit|V_Count[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[0]~10_combout\ = \LCD_Data_unit|V_Count\(0) $ (VCC)
-- \LCD_Data_unit|V_Count[0]~11\ = CARRY(\LCD_Data_unit|V_Count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(0),
	datad => VCC,
	combout => \LCD_Data_unit|V_Count[0]~10_combout\,
	cout => \LCD_Data_unit|V_Count[0]~11\);

-- Location: LCCOMB_X10_Y12_N8
\LCD_Data_unit|V_Count[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[1]~14_combout\ = (\LCD_Data_unit|V_Count\(1) & (!\LCD_Data_unit|V_Count[0]~11\)) # (!\LCD_Data_unit|V_Count\(1) & ((\LCD_Data_unit|V_Count[0]~11\) # (GND)))
-- \LCD_Data_unit|V_Count[1]~15\ = CARRY((!\LCD_Data_unit|V_Count[0]~11\) # (!\LCD_Data_unit|V_Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(1),
	datad => VCC,
	cin => \LCD_Data_unit|V_Count[0]~11\,
	combout => \LCD_Data_unit|V_Count[1]~14_combout\,
	cout => \LCD_Data_unit|V_Count[1]~15\);

-- Location: LCCOMB_X11_Y12_N16
\LCD_Data_unit|V_Count[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[2]~13_combout\ = ((!\LCD_Data_unit|Equal0~2_combout\ & \LCD_Data_unit|LTM_NCLK~regout\)) # (!\LCD_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Equal0~2_combout\,
	datac => \LCD_unit_enable~regout\,
	datad => \LCD_Data_unit|LTM_NCLK~regout\,
	combout => \LCD_Data_unit|V_Count[2]~13_combout\);

-- Location: LCFF_X10_Y12_N7
\LCD_Data_unit|V_Count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Count[0]~10_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|V_Count[2]~12_combout\,
	ena => \LCD_Data_unit|V_Count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Count\(0));

-- Location: LCCOMB_X10_Y12_N16
\LCD_Data_unit|V_Count[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[5]~22_combout\ = (\LCD_Data_unit|V_Count\(5) & (!\LCD_Data_unit|V_Count[4]~21\)) # (!\LCD_Data_unit|V_Count\(5) & ((\LCD_Data_unit|V_Count[4]~21\) # (GND)))
-- \LCD_Data_unit|V_Count[5]~23\ = CARRY((!\LCD_Data_unit|V_Count[4]~21\) # (!\LCD_Data_unit|V_Count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(5),
	datad => VCC,
	cin => \LCD_Data_unit|V_Count[4]~21\,
	combout => \LCD_Data_unit|V_Count[5]~22_combout\,
	cout => \LCD_Data_unit|V_Count[5]~23\);

-- Location: LCCOMB_X10_Y12_N18
\LCD_Data_unit|V_Count[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[6]~24_combout\ = (\LCD_Data_unit|V_Count\(6) & (\LCD_Data_unit|V_Count[5]~23\ $ (GND))) # (!\LCD_Data_unit|V_Count\(6) & (!\LCD_Data_unit|V_Count[5]~23\ & VCC))
-- \LCD_Data_unit|V_Count[6]~25\ = CARRY((\LCD_Data_unit|V_Count\(6) & !\LCD_Data_unit|V_Count[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(6),
	datad => VCC,
	cin => \LCD_Data_unit|V_Count[5]~23\,
	combout => \LCD_Data_unit|V_Count[6]~24_combout\,
	cout => \LCD_Data_unit|V_Count[6]~25\);

-- Location: LCFF_X10_Y12_N19
\LCD_Data_unit|V_Count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Count[6]~24_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|V_Count[2]~12_combout\,
	ena => \LCD_Data_unit|V_Count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Count\(6));

-- Location: LCCOMB_X10_Y12_N20
\LCD_Data_unit|V_Count[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[7]~26_combout\ = (\LCD_Data_unit|V_Count\(7) & (!\LCD_Data_unit|V_Count[6]~25\)) # (!\LCD_Data_unit|V_Count\(7) & ((\LCD_Data_unit|V_Count[6]~25\) # (GND)))
-- \LCD_Data_unit|V_Count[7]~27\ = CARRY((!\LCD_Data_unit|V_Count[6]~25\) # (!\LCD_Data_unit|V_Count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(7),
	datad => VCC,
	cin => \LCD_Data_unit|V_Count[6]~25\,
	combout => \LCD_Data_unit|V_Count[7]~26_combout\,
	cout => \LCD_Data_unit|V_Count[7]~27\);

-- Location: LCCOMB_X10_Y12_N22
\LCD_Data_unit|V_Count[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[8]~28_combout\ = (\LCD_Data_unit|V_Count\(8) & (\LCD_Data_unit|V_Count[7]~27\ $ (GND))) # (!\LCD_Data_unit|V_Count\(8) & (!\LCD_Data_unit|V_Count[7]~27\ & VCC))
-- \LCD_Data_unit|V_Count[8]~29\ = CARRY((\LCD_Data_unit|V_Count\(8) & !\LCD_Data_unit|V_Count[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(8),
	datad => VCC,
	cin => \LCD_Data_unit|V_Count[7]~27\,
	combout => \LCD_Data_unit|V_Count[8]~28_combout\,
	cout => \LCD_Data_unit|V_Count[8]~29\);

-- Location: LCFF_X10_Y12_N23
\LCD_Data_unit|V_Count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Count[8]~28_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|V_Count[2]~12_combout\,
	ena => \LCD_Data_unit|V_Count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Count\(8));

-- Location: LCCOMB_X10_Y12_N24
\LCD_Data_unit|V_Count[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[9]~30_combout\ = \LCD_Data_unit|V_Count\(9) $ (\LCD_Data_unit|V_Count[8]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(9),
	cin => \LCD_Data_unit|V_Count[8]~29\,
	combout => \LCD_Data_unit|V_Count[9]~30_combout\);

-- Location: LCFF_X10_Y12_N25
\LCD_Data_unit|V_Count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Count[9]~30_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|V_Count[2]~12_combout\,
	ena => \LCD_Data_unit|V_Count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Count\(9));

-- Location: LCCOMB_X10_Y12_N12
\LCD_Data_unit|V_Count[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[3]~18_combout\ = (\LCD_Data_unit|V_Count\(3) & (!\LCD_Data_unit|V_Count[2]~17\)) # (!\LCD_Data_unit|V_Count\(3) & ((\LCD_Data_unit|V_Count[2]~17\) # (GND)))
-- \LCD_Data_unit|V_Count[3]~19\ = CARRY((!\LCD_Data_unit|V_Count[2]~17\) # (!\LCD_Data_unit|V_Count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(3),
	datad => VCC,
	cin => \LCD_Data_unit|V_Count[2]~17\,
	combout => \LCD_Data_unit|V_Count[3]~18_combout\,
	cout => \LCD_Data_unit|V_Count[3]~19\);

-- Location: LCFF_X10_Y12_N13
\LCD_Data_unit|V_Count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Count[3]~18_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|V_Count[2]~12_combout\,
	ena => \LCD_Data_unit|V_Count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Count\(3));

-- Location: LCCOMB_X10_Y12_N0
\LCD_Data_unit|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal3~1_combout\ = ((\LCD_Data_unit|V_Count\(5)) # ((\LCD_Data_unit|V_Count\(1)) # (!\LCD_Data_unit|V_Count\(3)))) # (!\LCD_Data_unit|V_Count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(2),
	datab => \LCD_Data_unit|V_Count\(5),
	datac => \LCD_Data_unit|V_Count\(1),
	datad => \LCD_Data_unit|V_Count\(3),
	combout => \LCD_Data_unit|Equal3~1_combout\);

-- Location: LCCOMB_X10_Y12_N26
\LCD_Data_unit|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal3~2_combout\ = (\LCD_Data_unit|V_Count\(4)) # ((\LCD_Data_unit|Equal3~1_combout\) # (!\LCD_Data_unit|V_Count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(4),
	datac => \LCD_Data_unit|V_Count\(9),
	datad => \LCD_Data_unit|Equal3~1_combout\,
	combout => \LCD_Data_unit|Equal3~2_combout\);

-- Location: LCCOMB_X11_Y12_N30
\LCD_Data_unit|V_Count[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[2]~12_combout\ = ((\LCD_Data_unit|Equal3~0_combout\ & (!\LCD_Data_unit|V_Count\(0) & !\LCD_Data_unit|Equal3~2_combout\))) # (!\LCD_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Equal3~0_combout\,
	datab => \LCD_Data_unit|V_Count\(0),
	datac => \LCD_unit_enable~regout\,
	datad => \LCD_Data_unit|Equal3~2_combout\,
	combout => \LCD_Data_unit|V_Count[2]~12_combout\);

-- Location: LCFF_X10_Y12_N9
\LCD_Data_unit|V_Count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Count[1]~14_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|V_Count[2]~12_combout\,
	ena => \LCD_Data_unit|V_Count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Count\(1));

-- Location: LCCOMB_X10_Y12_N10
\LCD_Data_unit|V_Count[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[2]~16_combout\ = (\LCD_Data_unit|V_Count\(2) & (\LCD_Data_unit|V_Count[1]~15\ $ (GND))) # (!\LCD_Data_unit|V_Count\(2) & (!\LCD_Data_unit|V_Count[1]~15\ & VCC))
-- \LCD_Data_unit|V_Count[2]~17\ = CARRY((\LCD_Data_unit|V_Count\(2) & !\LCD_Data_unit|V_Count[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(2),
	datad => VCC,
	cin => \LCD_Data_unit|V_Count[1]~15\,
	combout => \LCD_Data_unit|V_Count[2]~16_combout\,
	cout => \LCD_Data_unit|V_Count[2]~17\);

-- Location: LCCOMB_X10_Y12_N14
\LCD_Data_unit|V_Count[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Count[4]~20_combout\ = (\LCD_Data_unit|V_Count\(4) & (\LCD_Data_unit|V_Count[3]~19\ $ (GND))) # (!\LCD_Data_unit|V_Count\(4) & (!\LCD_Data_unit|V_Count[3]~19\ & VCC))
-- \LCD_Data_unit|V_Count[4]~21\ = CARRY((\LCD_Data_unit|V_Count\(4) & !\LCD_Data_unit|V_Count[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(4),
	datad => VCC,
	cin => \LCD_Data_unit|V_Count[3]~19\,
	combout => \LCD_Data_unit|V_Count[4]~20_combout\,
	cout => \LCD_Data_unit|V_Count[4]~21\);

-- Location: LCFF_X10_Y12_N15
\LCD_Data_unit|V_Count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Count[4]~20_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|V_Count[2]~12_combout\,
	ena => \LCD_Data_unit|V_Count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Count\(4));

-- Location: LCFF_X10_Y12_N17
\LCD_Data_unit|V_Count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Count[5]~22_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|V_Count[2]~12_combout\,
	ena => \LCD_Data_unit|V_Count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Count\(5));

-- Location: LCFF_X10_Y12_N11
\LCD_Data_unit|V_Count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Count[2]~16_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|V_Count[2]~12_combout\,
	ena => \LCD_Data_unit|V_Count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Count\(2));

-- Location: LCCOMB_X10_Y12_N30
\LessThan6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan6~0_combout\ = (\LCD_Data_unit|Equal3~0_combout\ & (!\LCD_Data_unit|V_Count\(2) & (!\LCD_Data_unit|V_Count\(4) & !\LCD_Data_unit|V_Count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Equal3~0_combout\,
	datab => \LCD_Data_unit|V_Count\(2),
	datac => \LCD_Data_unit|V_Count\(4),
	datad => \LCD_Data_unit|V_Count\(3),
	combout => \LessThan6~0_combout\);

-- Location: LCCOMB_X11_Y12_N26
\LessThan6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan6~1_combout\ = (!\LCD_Data_unit|V_Count\(5) & (\LessThan6~0_combout\ & !\LCD_Data_unit|V_Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(5),
	datac => \LessThan6~0_combout\,
	datad => \LCD_Data_unit|V_Count\(1),
	combout => \LessThan6~1_combout\);

-- Location: LCCOMB_X11_Y12_N18
\LCD_read_en~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_read_en~2_combout\ = (!\LCD_read_en~0_combout\ & (!\LCD_read_en~1_combout\ & ((\LessThan6~1_combout\) # (!\LCD_Data_unit|V_Count\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(9),
	datab => \LCD_read_en~0_combout\,
	datac => \LCD_read_en~1_combout\,
	datad => \LessThan6~1_combout\,
	combout => \LCD_read_en~2_combout\);

-- Location: LCFF_X11_Y12_N19
LCD_read_en : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_read_en~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_LCD_unit_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_read_en~regout\);

-- Location: LCCOMB_X15_Y8_N16
\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ = (\LCD_read_en~regout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \LCD_read_en~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\);

-- Location: LCFF_X15_Y8_N15
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X16_Y8_N0
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\);

-- Location: LCFF_X16_Y8_N1
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4));

-- Location: LCFF_X19_Y8_N23
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4));

-- Location: LCCOMB_X15_Y7_N10
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X15_Y7_N26
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X15_Y7_N27
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCFF_X15_Y8_N25
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X16_Y8_N26
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\);

-- Location: LCFF_X16_Y8_N27
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5));

-- Location: LCCOMB_X17_Y8_N24
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\);

-- Location: LCFF_X17_Y8_N25
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5));

-- Location: LCCOMB_X19_Y8_N22
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)) # (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X15_Y8_N18
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\);

-- Location: LCFF_X15_Y8_N19
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X17_Y8_N8
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\);

-- Location: LCFF_X17_Y8_N9
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2));

-- Location: LCFF_X19_Y8_N9
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2));

-- Location: LCCOMB_X15_Y7_N6
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\);

-- Location: LCFF_X15_Y7_N7
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X15_Y8_N12
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: LCFF_X15_Y8_N13
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X17_Y8_N0
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\);

-- Location: LCFF_X17_Y8_N1
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3));

-- Location: LCCOMB_X21_Y8_N12
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\);

-- Location: LCFF_X21_Y8_N13
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3));

-- Location: LCCOMB_X19_Y8_N8
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)) # (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X18_Y8_N22
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\);

-- Location: LCFF_X18_Y8_N23
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6));

-- Location: LCCOMB_X15_Y7_N18
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\);

-- Location: LCFF_X15_Y7_N19
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: LCCOMB_X14_Y8_N0
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\);

-- Location: LCFF_X14_Y8_N1
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCFF_X21_Y8_N23
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7));

-- Location: LCCOMB_X21_Y8_N28
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\);

-- Location: LCFF_X21_Y8_N29
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7));

-- Location: LCCOMB_X21_Y8_N8
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) & ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)) # (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X19_Y8_N28
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X18_Y8_N24
\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u7|RD_MASK\(0) & (\u7|OUT_VALID~regout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datab => \u7|RD_MASK\(0),
	datac => \u7|OUT_VALID~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCFF_X18_Y8_N29
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\);

-- Location: LCCOMB_X19_Y8_N26
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\);

-- Location: LCCOMB_X19_Y8_N18
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\);

-- Location: LCFF_X19_Y8_N19
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5));

-- Location: LCCOMB_X18_Y8_N12
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\);

-- Location: LCCOMB_X18_Y8_N30
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\);

-- Location: LCFF_X18_Y8_N31
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8));

-- Location: LCCOMB_X17_Y8_N4
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\);

-- Location: LCFF_X18_Y8_N13
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\);

-- Location: LCCOMB_X18_Y8_N10
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout\);

-- Location: LCFF_X18_Y8_N11
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\);

-- Location: LCCOMB_X18_Y8_N18
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ $ 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\);

-- Location: LCFF_X18_Y8_N19
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\);

-- Location: LCCOMB_X18_Y8_N26
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\);

-- Location: LCFF_X18_Y8_N27
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

-- Location: LCCOMB_X18_Y8_N6
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\);

-- Location: LCCOMB_X18_Y8_N2
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\);

-- Location: LCFF_X18_Y8_N3
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2));

-- Location: LCCOMB_X18_Y8_N14
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & !\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\);

-- Location: LCCOMB_X18_Y8_N20
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & !\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\);

-- Location: LCFF_X18_Y8_N21
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7));

-- Location: LCCOMB_X18_Y8_N8
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\);

-- Location: LCFF_X18_Y8_N9
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9));

-- Location: LCFF_X17_Y8_N29
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X17_Y8_N14
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\);

-- Location: LCFF_X17_Y8_N15
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9));

-- Location: LCFF_X16_Y8_N23
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9));

-- Location: LCFF_X17_Y8_N27
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X17_Y8_N10
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\);

-- Location: LCFF_X17_Y8_N11
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8));

-- Location: LCCOMB_X17_Y8_N6
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\);

-- Location: LCFF_X17_Y8_N7
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8));

-- Location: LCCOMB_X16_Y8_N22
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)) # (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X16_Y7_N2
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: LCFF_X16_Y7_N3
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCFF_X16_Y8_N25
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5));

-- Location: LCFF_X16_Y8_N5
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5));

-- Location: LCCOMB_X16_Y8_N6
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: LCFF_X16_Y8_N7
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X16_Y8_N8
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\);

-- Location: LCFF_X16_Y8_N9
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4));

-- Location: LCFF_X16_Y8_N19
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4));

-- Location: LCCOMB_X16_Y8_N4
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4)) # (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X21_Y8_N2
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: LCFF_X21_Y8_N3
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X21_Y8_N20
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\);

-- Location: LCFF_X21_Y8_N21
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7));

-- Location: LCFF_X21_Y8_N7
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7));

-- Location: LCFF_X21_Y8_N9
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCFF_X21_Y8_N27
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6));

-- Location: LCCOMB_X21_Y8_N0
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout\);

-- Location: LCFF_X21_Y8_N1
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6));

-- Location: LCCOMB_X21_Y8_N6
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6) & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6)) # (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X16_Y8_N30
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCFF_X16_Y7_N1
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X16_Y8_N2
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\);

-- Location: LCFF_X16_Y8_N3
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0));

-- Location: LCCOMB_X15_Y8_N26
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\);

-- Location: LCFF_X15_Y8_N27
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0));

-- Location: LCFF_X16_Y8_N29
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X16_Y8_N14
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\);

-- Location: LCFF_X16_Y8_N15
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1));

-- Location: LCFF_X15_Y8_N11
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1));

-- Location: LCCOMB_X14_Y7_N12
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCFF_X14_Y7_N13
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCFF_X15_Y8_N1
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X15_Y8_N10
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1) & ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1)) # (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X15_Y8_N2
\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ = ((\LCD_read_en~regout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datac => \LCD_read_en~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\);

-- Location: LCCOMB_X15_Y7_N0
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X15_Y7_N12
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\);

-- Location: LCFF_X15_Y7_N13
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X14_Y7_N2
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X14_Y7_N3
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X15_Y7_N20
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\);

-- Location: LCFF_X15_Y7_N21
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X14_Y7_N20
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: LCFF_X14_Y7_N21
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X15_Y7_N30
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\);

-- Location: LCFF_X15_Y7_N31
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8));

-- Location: LCCOMB_X14_Y7_N22
\u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: LCCOMB_X14_Y7_N18
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\);

-- Location: LCFF_X14_Y7_N19
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X14_Y7_N6
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ $ 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCFF_X14_Y7_N7
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X15_Y7_N14
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\);

-- Location: LCFF_X15_Y7_N15
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X14_Y7_N24
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X15_Y7_N16
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X15_Y7_N22
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X15_Y7_N4
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\);

-- Location: LCFF_X15_Y7_N5
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9));

-- Location: LCFF_X15_Y7_N3
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X16_Y8_N16
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\);

-- Location: LCFF_X16_Y8_N17
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9));

-- Location: LCCOMB_X19_Y8_N12
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout\);

-- Location: LCFF_X19_Y8_N13
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9));

-- Location: LCCOMB_X20_Y8_N28
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\);

-- Location: LCFF_X20_Y8_N29
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(8));

-- Location: LCCOMB_X15_Y7_N8
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: LCFF_X15_Y7_N9
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X16_Y8_N20
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\);

-- Location: LCFF_X16_Y8_N21
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8));

-- Location: LCFF_X19_Y8_N11
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8));

-- Location: LCCOMB_X20_Y8_N2
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: LCFF_X20_Y8_N23
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7));

-- Location: LCCOMB_X15_Y8_N4
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\);

-- Location: LCFF_X15_Y8_N5
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCFF_X21_Y8_N17
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6));

-- Location: LCFF_X21_Y8_N11
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6));

-- Location: LCCOMB_X20_Y8_N26
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: LCFF_X20_Y8_N27
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6));

-- Location: LCCOMB_X19_Y8_N24
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: LCCOMB_X20_Y8_N0
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: LCFF_X20_Y8_N1
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5));

-- Location: LCCOMB_X21_Y8_N18
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: LCFF_X21_Y8_N19
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4));

-- Location: LCCOMB_X19_Y8_N0
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: LCFF_X20_Y8_N15
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3));

-- Location: LCCOMB_X19_Y8_N30
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: LCFF_X20_Y8_N17
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2));

-- Location: LCCOMB_X19_Y8_N6
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: LCFF_X20_Y8_N3
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1));

-- Location: LCCOMB_X21_Y8_N30
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X15_Y8_N28
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: LCFF_X15_Y8_N29
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X16_Y8_N10
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\);

-- Location: LCFF_X16_Y8_N11
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1));

-- Location: LCCOMB_X17_Y8_N18
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\);

-- Location: LCFF_X17_Y8_N19
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1));

-- Location: LCFF_X16_Y8_N13
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0));

-- Location: LCFF_X19_Y8_N3
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0));

-- Location: LCCOMB_X20_Y8_N30
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: LCFF_X20_Y8_N31
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(0));

-- Location: LCCOMB_X20_Y8_N8
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(0),
	datad => VCC,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\);

-- Location: LCCOMB_X20_Y8_N10
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\);

-- Location: LCCOMB_X20_Y8_N12
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2) & (\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2)) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\);

-- Location: LCCOMB_X20_Y8_N14
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3) & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3) & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\);

-- Location: LCCOMB_X20_Y8_N16
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4) & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4) & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\);

-- Location: LCCOMB_X20_Y8_N18
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\);

-- Location: LCCOMB_X20_Y8_N20
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6) & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6) & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\);

-- Location: LCCOMB_X20_Y8_N22
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7) & (\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7)) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\);

-- Location: LCCOMB_X20_Y8_N24
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8) $ (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ $ 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(8),
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X24_Y11_N30
\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\);

-- Location: LCCOMB_X28_Y10_N4
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\);

-- Location: LCCOMB_X28_Y10_N26
\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X28_Y10_N27
\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X28_Y10_N5
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X28_Y10_N16
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X28_Y10_N10
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\);

-- Location: LCFF_X28_Y10_N11
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X28_Y10_N12
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\);

-- Location: LCFF_X28_Y10_N13
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X28_Y10_N20
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X28_Y10_N2
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X28_Y10_N6
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\);

-- Location: LCFF_X28_Y10_N7
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8));

-- Location: LCCOMB_X28_Y10_N8
\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: LCCOMB_X27_Y10_N2
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N8
\u7|Pre_WR~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Pre_WR~feeder_combout\ = \u7|mWR~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mWR~regout\,
	combout => \u7|Pre_WR~feeder_combout\);

-- Location: LCFF_X22_Y11_N9
\u7|Pre_WR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Pre_WR~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|Pre_WR~regout\);

-- Location: LCCOMB_X22_Y11_N4
\u7|ST[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[6]~15_combout\ = (!\u7|Pre_WR~regout\ & \u7|mWR~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|Pre_WR~regout\,
	datad => \u7|mWR~regout\,
	combout => \u7|ST[6]~15_combout\);

-- Location: LCCOMB_X21_Y12_N24
\u7|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~18_combout\ = \u7|Add4~17\ $ (\u7|ST\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|ST\(9),
	cin => \u7|Add4~17\,
	combout => \u7|Add4~18_combout\);

-- Location: LCCOMB_X22_Y12_N4
\u7|ST[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[9]~7_combout\ = (\u7|ST[1]~16_combout\ & (\u7|Add4~18_combout\ & (!\u7|Equal4~0_combout\ & !\u7|ST[6]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST[1]~16_combout\,
	datab => \u7|Add4~18_combout\,
	datac => \u7|Equal4~0_combout\,
	datad => \u7|ST[6]~3_combout\,
	combout => \u7|ST[9]~7_combout\);

-- Location: LCFF_X22_Y12_N5
\u7|ST[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[9]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(9));

-- Location: LCCOMB_X22_Y12_N8
\u7|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal3~0_combout\ = (!\u7|ST\(5) & (!\u7|ST\(7) & (!\u7|ST\(9) & !\u7|ST\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(5),
	datab => \u7|ST\(7),
	datac => \u7|ST\(9),
	datad => \u7|ST\(6),
	combout => \u7|Equal3~0_combout\);

-- Location: LCCOMB_X21_Y12_N2
\u7|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal3~2_combout\ = (\u7|Equal3~1_combout\ & (!\u7|ST\(2) & (\u7|Equal3~0_combout\ & !\u7|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal3~1_combout\,
	datab => \u7|ST\(2),
	datac => \u7|Equal3~0_combout\,
	datad => \u7|ST\(8),
	combout => \u7|Equal3~2_combout\);

-- Location: LCCOMB_X24_Y12_N16
\u7|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal3~3_combout\ = (!\u7|ST\(0) & (\u7|Equal3~2_combout\ & !\u7|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(0),
	datac => \u7|Equal3~2_combout\,
	datad => \u7|ST\(1),
	combout => \u7|Equal3~3_combout\);

-- Location: LCCOMB_X22_Y11_N26
\u7|Write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Write~0_combout\ = (!\u7|Equal8~0_combout\ & (\u7|Write~regout\ & ((!\u7|always1~0_combout\) # (!\u7|Equal3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal8~0_combout\,
	datab => \u7|Write~regout\,
	datac => \u7|Equal3~3_combout\,
	datad => \u7|always1~0_combout\,
	combout => \u7|Write~0_combout\);

-- Location: LCCOMB_X22_Y11_N28
\u7|Write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Write~2_combout\ = (\u7|Write~0_combout\) # ((\u7|Write~1_combout\ & (\u7|ST[6]~15_combout\ & \u7|Equal3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Write~1_combout\,
	datab => \u7|ST[6]~15_combout\,
	datac => \u7|Equal3~3_combout\,
	datad => \u7|Write~0_combout\,
	combout => \u7|Write~2_combout\);

-- Location: LCFF_X22_Y11_N29
\u7|Write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Write~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|Write~regout\);

-- Location: LCCOMB_X22_Y11_N12
\u7|IN_REQ~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|IN_REQ~0_combout\ = (\u7|Write~regout\ & ((\u7|Equal6~0_combout\) # ((!\u7|Equal7~0_combout\ & \u7|IN_REQ~regout\)))) # (!\u7|Write~regout\ & (((\u7|IN_REQ~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal7~0_combout\,
	datab => \u7|Equal6~0_combout\,
	datac => \u7|IN_REQ~regout\,
	datad => \u7|Write~regout\,
	combout => \u7|IN_REQ~0_combout\);

-- Location: LCFF_X22_Y11_N13
\u7|IN_REQ\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|IN_REQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|IN_REQ~regout\);

-- Location: LCCOMB_X27_Y9_N28
\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u7|IN_REQ~regout\ & \u7|WR_MASK\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|IN_REQ~regout\,
	datad => \u7|WR_MASK\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCCOMB_X27_Y10_N16
\u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: LCFF_X27_Y10_N17
\u7|write_fifo1|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCCOMB_X29_Y9_N14
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: LCCOMB_X27_Y9_N18
\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ = (\u7|WR_MASK\(0) & (\u7|IN_REQ~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datab => \u7|WR_MASK\(0),
	datac => \u7|IN_REQ~regout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\);

-- Location: LCFF_X29_Y9_N15
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCFF_X29_Y8_N27
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1));

-- Location: LCFF_X28_Y8_N19
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1));

-- Location: LCFF_X29_Y9_N27
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X29_Y8_N24
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\);

-- Location: LCFF_X29_Y8_N25
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0));

-- Location: LCCOMB_X28_Y8_N28
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\);

-- Location: LCFF_X28_Y8_N29
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0));

-- Location: LCCOMB_X28_Y8_N18
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)) # (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X27_Y8_N2
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\);

-- Location: LCFF_X27_Y8_N3
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4));

-- Location: LCFF_X28_Y9_N13
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCFF_X27_Y9_N25
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5));

-- Location: LCFF_X27_Y8_N29
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5));

-- Location: LCCOMB_X27_Y8_N10
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\);

-- Location: LCCOMB_X27_Y8_N18
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\);

-- Location: LCFF_X27_Y8_N19
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5));

-- Location: LCCOMB_X27_Y8_N28
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) & ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X27_Y8_N8
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\);

-- Location: LCFF_X27_Y8_N9
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6));

-- Location: LCCOMB_X27_Y8_N24
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\);

-- Location: LCFF_X27_Y8_N25
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7));

-- Location: LCFF_X28_Y9_N29
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X28_Y8_N20
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\);

-- Location: LCFF_X28_Y8_N21
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7));

-- Location: LCFF_X28_Y8_N9
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7));

-- Location: LCCOMB_X28_Y8_N8
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) & ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)) # (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X28_Y9_N30
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: LCFF_X28_Y9_N31
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X31_Y9_N6
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\);

-- Location: LCFF_X31_Y9_N7
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8));

-- Location: LCCOMB_X31_Y9_N26
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\);

-- Location: LCFF_X31_Y9_N27
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8));

-- Location: LCCOMB_X31_Y9_N20
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\);

-- Location: LCFF_X31_Y9_N21
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9));

-- Location: LCFF_X31_Y9_N19
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9));

-- Location: LCCOMB_X31_Y9_N18
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) & ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8)) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X28_Y8_N24
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X28_Y8_N2
\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\Camera_Data_unit|oData_Valid~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oData_Valid~regout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X27_Y8_N22
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\);

-- Location: LCFF_X27_Y8_N23
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1));

-- Location: LCCOMB_X27_Y8_N4
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\);

-- Location: LCCOMB_X27_Y8_N26
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\);

-- Location: LCFF_X27_Y8_N27
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3));

-- Location: LCCOMB_X27_Y8_N6
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\);

-- Location: LCCOMB_X28_Y8_N22
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\);

-- Location: LCCOMB_X32_Y9_N30
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\);

-- Location: LCFF_X32_Y9_N31
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9));

-- Location: LCCOMB_X32_Y9_N4
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\);

-- Location: LCFF_X32_Y9_N5
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8));

-- Location: LCCOMB_X31_Y9_N24
\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8) = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8));

-- Location: LCCOMB_X28_Y8_N0
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\);

-- Location: LCFF_X28_Y8_N1
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\);

-- Location: LCCOMB_X10_Y13_N6
\Camera_unit_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_unit_enable~0_combout\ = (\Camera_unit_enable~regout\) # ((\Equal4~6_combout\ & \Top_state.010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal4~6_combout\,
	datab => \Top_state.010~regout\,
	datac => \Camera_unit_enable~regout\,
	combout => \Camera_unit_enable~0_combout\);

-- Location: LCFF_X10_Y13_N7
Camera_unit_enable : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_unit_enable~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_unit_enable~regout\);

-- Location: LCFF_X54_Y15_N9
\Camera_Data_unit|iLine_Valid_PIX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	sdata => \GPIO_1[12]~32\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iLine_Valid_PIX~regout\);

-- Location: LCCOMB_X32_Y15_N18
\Camera_Data_unit|iLine_Valid_50[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iLine_Valid_50[0]~feeder_combout\ = \Camera_Data_unit|iLine_Valid_PIX~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iLine_Valid_PIX~regout\,
	combout => \Camera_Data_unit|iLine_Valid_50[0]~feeder_combout\);

-- Location: LCFF_X32_Y15_N19
\Camera_Data_unit|iLine_Valid_50[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iLine_Valid_50[0]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iLine_Valid_50\(0));

-- Location: LCCOMB_X32_Y15_N0
\Camera_Data_unit|iLine_Valid_50[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iLine_Valid_50[1]~feeder_combout\ = \Camera_Data_unit|iLine_Valid_50\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iLine_Valid_50\(0),
	combout => \Camera_Data_unit|iLine_Valid_50[1]~feeder_combout\);

-- Location: LCFF_X32_Y15_N1
\Camera_Data_unit|iLine_Valid_50[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iLine_Valid_50[1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iLine_Valid_50\(1));

-- Location: LCCOMB_X32_Y15_N12
\Camera_Data_unit|Line_Valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Line_Valid~0_combout\ = (\Camera_Data_unit|Frame_Valid~regout\ & (\Camera_unit_enable~regout\ & \Camera_Data_unit|iLine_Valid_50\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Frame_Valid~regout\,
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|iLine_Valid_50\(1),
	combout => \Camera_Data_unit|Line_Valid~0_combout\);

-- Location: LCFF_X32_Y15_N13
\Camera_Data_unit|Line_Valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Line_Valid~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Line_Valid~regout\);

-- Location: LCCOMB_X32_Y15_N14
\Camera_Data_unit|Line_Valid_edge~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Line_Valid_edge~0_combout\ = (\Camera_unit_enable~regout\ & \Camera_Data_unit|Line_Valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|Line_Valid~regout\,
	combout => \Camera_Data_unit|Line_Valid_edge~0_combout\);

-- Location: LCFF_X32_Y15_N15
\Camera_Data_unit|Line_Valid_edge\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Line_Valid_edge~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Line_Valid_edge~regout\);

-- Location: LCCOMB_X32_Y15_N8
\Camera_Data_unit|XY_parity~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|XY_parity~1_combout\ = (\Camera_Data_unit|Frame_Valid~regout\ & (\Camera_Data_unit|XY_parity\(1) $ (((\Camera_Data_unit|Line_Valid_edge~regout\ & !\Camera_Data_unit|Line_Valid~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Frame_Valid~regout\,
	datab => \Camera_Data_unit|Line_Valid_edge~regout\,
	datac => \Camera_Data_unit|XY_parity\(1),
	datad => \Camera_Data_unit|Line_Valid~regout\,
	combout => \Camera_Data_unit|XY_parity~1_combout\);

-- Location: LCFF_X32_Y15_N9
\Camera_Data_unit|XY_parity[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|XY_parity~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|XY_parity\(1));

-- Location: LCFF_X54_Y15_N5
\Camera_Data_unit|Camera_PIXCLK_50[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \GPIO_1[10]~30\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_PIXCLK_50\(0));

-- Location: LCCOMB_X42_Y15_N28
\Camera_Data_unit|Camera_PIXCLK_50[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_PIXCLK_50[1]~feeder_combout\ = \Camera_Data_unit|Camera_PIXCLK_50\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Camera_PIXCLK_50\(0),
	combout => \Camera_Data_unit|Camera_PIXCLK_50[1]~feeder_combout\);

-- Location: LCFF_X42_Y15_N29
\Camera_Data_unit|Camera_PIXCLK_50[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_PIXCLK_50[1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_PIXCLK_50\(1));

-- Location: LCCOMB_X31_Y15_N26
\Camera_Data_unit|Camera_PIXCLK_50[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_PIXCLK_50[2]~feeder_combout\ = \Camera_Data_unit|Camera_PIXCLK_50\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Camera_PIXCLK_50\(1),
	combout => \Camera_Data_unit|Camera_PIXCLK_50[2]~feeder_combout\);

-- Location: LCFF_X31_Y15_N27
\Camera_Data_unit|Camera_PIXCLK_50[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_PIXCLK_50[2]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_PIXCLK_50\(2));

-- Location: LCFF_X54_Y15_N23
\Camera_Data_unit|iFrame_Valid_PIX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	sdata => \GPIO_1[13]~33\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iFrame_Valid_PIX~regout\);

-- Location: LCCOMB_X32_Y15_N4
\Camera_Data_unit|iFrame_Valid_50[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iFrame_Valid_50[0]~feeder_combout\ = \Camera_Data_unit|iFrame_Valid_PIX~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iFrame_Valid_PIX~regout\,
	combout => \Camera_Data_unit|iFrame_Valid_50[0]~feeder_combout\);

-- Location: LCFF_X32_Y15_N5
\Camera_Data_unit|iFrame_Valid_50[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iFrame_Valid_50[0]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iFrame_Valid_50\(0));

-- Location: LCCOMB_X31_Y15_N24
\Camera_Data_unit|iFrame_Valid_50[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iFrame_Valid_50[1]~feeder_combout\ = \Camera_Data_unit|iFrame_Valid_50\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iFrame_Valid_50\(0),
	combout => \Camera_Data_unit|iFrame_Valid_50[1]~feeder_combout\);

-- Location: LCFF_X31_Y15_N25
\Camera_Data_unit|iFrame_Valid_50[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iFrame_Valid_50[1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iFrame_Valid_50\(1));

-- Location: LCCOMB_X31_Y15_N28
\Camera_Data_unit|Data_Valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Data_Valid~0_combout\ = (\Camera_Data_unit|Camera_PIXCLK_50\(2) & (\Camera_Data_unit|iFrame_Valid_50\(1) & !\Camera_Data_unit|Camera_PIXCLK_50\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|Camera_PIXCLK_50\(2),
	datac => \Camera_Data_unit|iFrame_Valid_50\(1),
	datad => \Camera_Data_unit|Camera_PIXCLK_50\(1),
	combout => \Camera_Data_unit|Data_Valid~0_combout\);

-- Location: LCCOMB_X32_Y15_N22
\Camera_Data_unit|Data_Valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Data_Valid~1_combout\ = (\Camera_Data_unit|Frame_Valid~regout\ & (\Camera_Data_unit|Data_Valid~0_combout\ & (\Camera_unit_enable~regout\ & \Camera_Data_unit|iLine_Valid_50\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Frame_Valid~regout\,
	datab => \Camera_Data_unit|Data_Valid~0_combout\,
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|iLine_Valid_50\(1),
	combout => \Camera_Data_unit|Data_Valid~1_combout\);

-- Location: LCFF_X32_Y15_N23
\Camera_Data_unit|Data_Valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Data_Valid~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Data_Valid~regout\);

-- Location: LCCOMB_X32_Y15_N26
\Camera_Data_unit|Data_Valid_dly~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Data_Valid_dly~feeder_combout\ = \Camera_Data_unit|Data_Valid~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Data_Valid~regout\,
	combout => \Camera_Data_unit|Data_Valid_dly~feeder_combout\);

-- Location: LCFF_X32_Y15_N27
\Camera_Data_unit|Data_Valid_dly\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Data_Valid_dly~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Data_Valid_dly~regout\);

-- Location: LCCOMB_X32_Y15_N20
\Camera_Data_unit|always5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|always5~0_combout\ = (\Camera_Data_unit|XY_parity\(0) & (!\Camera_Data_unit|XY_parity\(1) & \Camera_Data_unit|Data_Valid_dly~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|XY_parity\(0),
	datac => \Camera_Data_unit|XY_parity\(1),
	datad => \Camera_Data_unit|Data_Valid_dly~regout\,
	combout => \Camera_Data_unit|always5~0_combout\);

-- Location: LCCOMB_X28_Y12_N20
\Camera_Data_unit|oData_Valid~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oData_Valid~feeder_combout\ = \Camera_Data_unit|always5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|always5~0_combout\,
	combout => \Camera_Data_unit|oData_Valid~feeder_combout\);

-- Location: LCFF_X28_Y12_N21
\Camera_Data_unit|oData_Valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oData_Valid~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oData_Valid~regout\);

-- Location: LCCOMB_X28_Y8_N14
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ = (\Camera_Data_unit|oData_Valid~regout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \Camera_Data_unit|oData_Valid~regout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\);

-- Location: LCCOMB_X28_Y8_N26
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\);

-- Location: LCFF_X28_Y8_N27
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2));

-- Location: LCCOMB_X28_Y8_N16
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\);

-- Location: LCFF_X28_Y8_N17
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\);

-- Location: LCCOMB_X28_Y8_N6
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\);

-- Location: LCFF_X28_Y8_N7
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\);

-- Location: LCCOMB_X28_Y8_N12
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ $ 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\);

-- Location: LCFF_X28_Y8_N13
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\);

-- Location: LCCOMB_X27_Y8_N12
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\);

-- Location: LCFF_X27_Y8_N13
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

-- Location: LCFF_X31_Y9_N1
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCFF_X30_Y9_N17
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0));

-- Location: LCFF_X29_Y9_N5
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0));

-- Location: LCCOMB_X29_Y9_N26
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1)))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1)) # (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X27_Y9_N0
\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ = ((\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\);

-- Location: LCFF_X27_Y10_N3
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X27_Y10_N20
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: LCFF_X27_Y10_N21
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X27_Y10_N18
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X27_Y10_N19
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X27_Y10_N6
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ $ 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCFF_X27_Y10_N7
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X27_Y10_N22
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCFF_X27_Y10_N23
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X27_Y10_N0
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X27_Y10_N28
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\);

-- Location: LCFF_X27_Y10_N29
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X28_Y10_N30
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X28_Y10_N22
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X28_Y10_N23
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCCOMB_X28_Y10_N28
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\);

-- Location: LCFF_X28_Y10_N29
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X28_Y10_N18
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\);

-- Location: LCFF_X28_Y10_N19
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: LCCOMB_X28_Y10_N24
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\);

-- Location: LCFF_X28_Y10_N25
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9));

-- Location: LCFF_X28_Y9_N21
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X29_Y9_N24
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\);

-- Location: LCFF_X29_Y9_N25
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(8));

-- Location: LCCOMB_X31_Y9_N4
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\);

-- Location: LCFF_X31_Y9_N5
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCFF_X31_Y9_N13
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9));

-- Location: LCCOMB_X31_Y9_N8
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\);

-- Location: LCFF_X31_Y9_N9
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9));

-- Location: LCCOMB_X31_Y9_N28
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: LCFF_X31_Y9_N29
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X31_Y9_N22
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\);

-- Location: LCFF_X31_Y9_N23
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8));

-- Location: LCCOMB_X31_Y9_N10
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\);

-- Location: LCFF_X31_Y9_N11
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8));

-- Location: LCCOMB_X31_Y9_N30
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\);

-- Location: LCFF_X31_Y9_N31
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8));

-- Location: LCCOMB_X32_Y9_N24
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: LCFF_X32_Y9_N25
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X31_Y9_N2
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\);

-- Location: LCFF_X31_Y9_N3
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7));

-- Location: LCCOMB_X31_Y9_N16
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout\);

-- Location: LCFF_X31_Y9_N17
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7));

-- Location: LCCOMB_X31_Y9_N14
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\);

-- Location: LCFF_X31_Y9_N15
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7));

-- Location: LCFF_X28_Y9_N27
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X28_Y9_N26
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\);

-- Location: LCFF_X30_Y9_N15
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6));

-- Location: LCCOMB_X27_Y9_N20
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: LCFF_X27_Y9_N21
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCFF_X27_Y9_N9
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6));

-- Location: LCFF_X27_Y9_N15
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6));

-- Location: LCCOMB_X28_Y9_N16
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\);

-- Location: LCFF_X27_Y9_N17
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X28_Y9_N4
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\);

-- Location: LCFF_X28_Y9_N5
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5));

-- Location: LCFF_X28_Y9_N3
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5));

-- Location: LCCOMB_X30_Y9_N4
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\);

-- Location: LCFF_X30_Y9_N5
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5));

-- Location: LCCOMB_X28_Y9_N22
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: LCFF_X28_Y9_N23
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X29_Y9_N22
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\);

-- Location: LCFF_X29_Y9_N23
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4));

-- Location: LCFF_X27_Y9_N23
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X28_Y9_N0
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\);

-- Location: LCFF_X28_Y9_N1
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4));

-- Location: LCCOMB_X28_Y9_N10
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\);

-- Location: LCFF_X28_Y9_N11
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4));

-- Location: LCFF_X27_Y9_N5
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCFF_X28_Y9_N25
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3));

-- Location: LCCOMB_X29_Y9_N0
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]~feeder_combout\);

-- Location: LCFF_X29_Y9_N1
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3));

-- Location: LCCOMB_X30_Y9_N12
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X30_Y9_N0
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout\);

-- Location: LCFF_X30_Y9_N1
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3));

-- Location: LCCOMB_X30_Y9_N2
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\);

-- Location: LCFF_X30_Y9_N3
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2));

-- Location: LCCOMB_X27_Y9_N2
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: LCFF_X27_Y9_N3
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X28_Y9_N8
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\);

-- Location: LCFF_X28_Y9_N9
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1));

-- Location: LCCOMB_X29_Y9_N28
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\);

-- Location: LCFF_X29_Y9_N29
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1));

-- Location: LCCOMB_X30_Y9_N8
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\);

-- Location: LCFF_X30_Y9_N9
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1));

-- Location: LCFF_X29_Y9_N19
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X29_Y9_N16
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\);

-- Location: LCFF_X29_Y9_N17
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(0));

-- Location: LCCOMB_X30_Y9_N14
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0)) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(0),
	datad => VCC,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X30_Y9_N16
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1) & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X30_Y9_N18
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2) & (\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\)) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2)) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X30_Y9_N20
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3) & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X30_Y9_N22
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4) & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X30_Y9_N24
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5) & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X30_Y9_N26
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6) & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X30_Y9_N28
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7) & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X30_Y9_N30
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(8) $ (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ $ 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(8),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8),
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X25_Y11_N28
\u7|RD_MASK~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|RD_MASK~1_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (!\u7|mRD_DONE~regout\ & \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u7|mRD_DONE~regout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|RD_MASK~1_combout\);

-- Location: LCFF_X25_Y11_N29
\u7|RD_MASK[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|RD_MASK~1_combout\,
	ena => \u7|mRD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|RD_MASK\(1));

-- Location: LCCOMB_X25_Y11_N18
\u7|WR_MASK~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|WR_MASK~7_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & (!\u7|mWR_DONE~regout\ & (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datab => \u7|mWR_DONE~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|WR_MASK~7_combout\);

-- Location: LCCOMB_X25_Y11_N2
\u7|WR_MASK[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|WR_MASK[1]~4_combout\ = (\u7|mWR_DONE~regout\) # ((\u7|Equal3~3_combout\ & !\u7|WR_MASK[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal3~3_combout\,
	datab => \u7|mWR_DONE~regout\,
	datad => \u7|WR_MASK[1]~3_combout\,
	combout => \u7|WR_MASK[1]~4_combout\);

-- Location: LCFF_X25_Y11_N19
\u7|WR_MASK[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|WR_MASK~7_combout\,
	ena => \u7|WR_MASK[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|WR_MASK\(1));

-- Location: LCCOMB_X24_Y11_N6
\u7|WR_MASK[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|WR_MASK[1]~1_combout\ = (\u7|mRD~regout\) # ((\u7|mWR~regout\) # ((\u7|RD_MASK\(0)) # (!\SDRAM_RD_Load~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mRD~regout\,
	datab => \u7|mWR~regout\,
	datac => \SDRAM_RD_Load~regout\,
	datad => \u7|RD_MASK\(0),
	combout => \u7|WR_MASK[1]~1_combout\);

-- Location: LCCOMB_X24_Y11_N12
\u7|WR_MASK[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|WR_MASK[1]~2_combout\ = (\u7|WR_MASK\(0)) # ((\u7|RD_MASK\(1)) # ((\u7|WR_MASK\(1)) # (\u7|WR_MASK[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|WR_MASK\(0),
	datab => \u7|RD_MASK\(1),
	datac => \u7|WR_MASK\(1),
	datad => \u7|WR_MASK[1]~1_combout\,
	combout => \u7|WR_MASK[1]~2_combout\);

-- Location: LCCOMB_X24_Y11_N28
\u7|WR_MASK[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|WR_MASK[1]~3_combout\ = (\u7|WR_MASK[1]~2_combout\) # ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~17_combout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~17_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u7|WR_MASK[1]~2_combout\,
	combout => \u7|WR_MASK[1]~3_combout\);

-- Location: LCCOMB_X25_Y11_N8
\u7|mRD~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mRD~1_combout\ = (\u7|mRD_DONE~regout\) # ((\u7|Equal3~3_combout\ & !\u7|WR_MASK[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal3~3_combout\,
	datab => \u7|mRD_DONE~regout\,
	datad => \u7|WR_MASK[1]~3_combout\,
	combout => \u7|mRD~1_combout\);

-- Location: LCFF_X25_Y11_N27
\u7|mRD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mRD~0_combout\,
	ena => \u7|mRD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mRD~regout\);

-- Location: LCCOMB_X22_Y11_N14
\u7|Pre_RD~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Pre_RD~feeder_combout\ = \u7|mRD~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mRD~regout\,
	combout => \u7|Pre_RD~feeder_combout\);

-- Location: LCFF_X22_Y11_N15
\u7|Pre_RD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Pre_RD~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|Pre_RD~regout\);

-- Location: LCCOMB_X22_Y11_N0
\u7|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|always1~0_combout\ = (!\u7|Pre_RD~regout\ & \u7|mRD~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|Pre_RD~regout\,
	datad => \u7|mRD~regout\,
	combout => \u7|always1~0_combout\);

-- Location: LCCOMB_X21_Y11_N8
\u7|Read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Read~0_combout\ = (\u7|Equal3~3_combout\ & ((\u7|always1~0_combout\) # ((!\u7|ST[6]~15_combout\ & \u7|Read~regout\)))) # (!\u7|Equal3~3_combout\ & (((\u7|Read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST[6]~15_combout\,
	datab => \u7|always1~0_combout\,
	datac => \u7|Equal3~3_combout\,
	datad => \u7|Read~regout\,
	combout => \u7|Read~0_combout\);

-- Location: LCCOMB_X21_Y11_N0
\u7|Read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Read~1_combout\ = \u7|Read~0_combout\ $ (((\u7|Read~regout\ & !\u7|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Read~0_combout\,
	datac => \u7|Read~regout\,
	datad => \u7|Equal2~0_combout\,
	combout => \u7|Read~1_combout\);

-- Location: LCFF_X21_Y11_N1
\u7|Read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Read~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|Read~regout\);

-- Location: LCCOMB_X21_Y11_N4
\u7|OUT_VALID~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|OUT_VALID~0_combout\ = (\u7|Read~regout\ & ((\u7|Equal5~1_combout\) # ((\u7|Equal2~0_combout\ & \u7|OUT_VALID~regout\)))) # (!\u7|Read~regout\ & (((\u7|OUT_VALID~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal2~0_combout\,
	datab => \u7|Read~regout\,
	datac => \u7|OUT_VALID~regout\,
	datad => \u7|Equal5~1_combout\,
	combout => \u7|OUT_VALID~0_combout\);

-- Location: LCFF_X21_Y11_N5
\u7|OUT_VALID\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|OUT_VALID~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|OUT_VALID~regout\);

-- Location: LCCOMB_X14_Y10_N14
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\);

-- Location: LCCOMB_X15_Y10_N8
\u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X15_Y10_N9
\u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X14_Y10_N15
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8));

-- Location: LCCOMB_X14_Y10_N20
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\);

-- Location: LCFF_X14_Y10_N21
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X15_Y10_N14
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X16_Y10_N20
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X16_Y10_N21
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCCOMB_X14_Y10_N12
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\);

-- Location: LCFF_X14_Y10_N13
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X16_Y10_N18
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\);

-- Location: LCFF_X16_Y10_N19
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X17_Y9_N14
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\);

-- Location: LCCOMB_X18_Y9_N24
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\);

-- Location: LCFF_X18_Y9_N25
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3));

-- Location: LCCOMB_X17_Y9_N22
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\);

-- Location: LCCOMB_X17_Y9_N16
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\);

-- Location: LCFF_X17_Y9_N17
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5));

-- Location: LCCOMB_X14_Y9_N30
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\);

-- Location: LCCOMB_X14_Y9_N26
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\);

-- Location: LCFF_X14_Y9_N27
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8));

-- Location: LCCOMB_X14_Y9_N20
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\);

-- Location: LCFF_X15_Y9_N23
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\);

-- Location: LCCOMB_X17_Y9_N10
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\);

-- Location: LCFF_X17_Y9_N11
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4));

-- Location: LCCOMB_X17_Y10_N4
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\);

-- Location: LCFF_X17_Y10_N5
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6));

-- Location: LCCOMB_X15_Y9_N12
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~7_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~7_combout\);

-- Location: LCFF_X15_Y9_N13
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~7_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\);

-- Location: LCCOMB_X15_Y9_N26
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ $ 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\);

-- Location: LCFF_X15_Y9_N27
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\);

-- Location: LCCOMB_X17_Y9_N6
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\);

-- Location: LCFF_X17_Y9_N7
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1));

-- Location: LCCOMB_X15_Y9_N4
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\);

-- Location: LCCOMB_X15_Y9_N20
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\);

-- Location: LCFF_X15_Y9_N21
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2));

-- Location: LCCOMB_X17_Y9_N30
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\);

-- Location: LCCOMB_X17_Y10_N18
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\);

-- Location: LCFF_X17_Y10_N19
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7));

-- Location: LCCOMB_X17_Y10_N24
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: LCFF_X17_Y10_N25
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X18_Y10_N14
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\);

-- Location: LCFF_X18_Y10_N15
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7));

-- Location: LCFF_X17_Y10_N29
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7));

-- Location: LCFF_X17_Y10_N15
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X18_Y10_N0
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\);

-- Location: LCFF_X18_Y10_N1
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6));

-- Location: LCCOMB_X18_Y10_N4
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout\);

-- Location: LCFF_X18_Y10_N5
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6));

-- Location: LCCOMB_X17_Y10_N28
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) & ((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)) # (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X14_Y9_N24
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: LCFF_X14_Y9_N25
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCFF_X14_Y9_N13
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8));

-- Location: LCCOMB_X14_Y9_N28
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\);

-- Location: LCFF_X14_Y9_N29
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8));

-- Location: LCCOMB_X14_Y9_N16
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\);

-- Location: LCFF_X14_Y9_N17
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9));

-- Location: LCFF_X14_Y9_N7
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X14_Y9_N14
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\);

-- Location: LCFF_X14_Y9_N15
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9));

-- Location: LCFF_X14_Y9_N11
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9));

-- Location: LCCOMB_X14_Y9_N10
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) & ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)) # (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCFF_X16_Y10_N23
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCFF_X18_Y9_N17
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCFF_X18_Y9_N21
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3));

-- Location: LCFF_X18_Y9_N3
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3));

-- Location: LCCOMB_X18_Y9_N26
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: LCFF_X18_Y9_N27
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X18_Y9_N18
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\);

-- Location: LCFF_X18_Y9_N19
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2));

-- Location: LCCOMB_X18_Y9_N12
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\);

-- Location: LCFF_X18_Y9_N13
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2));

-- Location: LCCOMB_X18_Y9_N2
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3) & ((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)) # (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X17_Y10_N30
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # ((\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X16_Y10_N6
\u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\ = (\LCD_read_en~regout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_read_en~regout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\);

-- Location: LCFF_X14_Y10_N17
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCFF_X14_Y9_N3
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8));

-- Location: LCCOMB_X14_Y9_N22
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\);

-- Location: LCFF_X14_Y9_N23
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8));

-- Location: LCCOMB_X14_Y9_N4
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) & ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X18_Y9_N8
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\);

-- Location: LCFF_X18_Y9_N9
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2));

-- Location: LCFF_X17_Y9_N3
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2));

-- Location: LCCOMB_X16_Y10_N16
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: LCFF_X16_Y10_N17
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X18_Y9_N6
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\);

-- Location: LCFF_X18_Y9_N7
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3));

-- Location: LCCOMB_X18_Y9_N30
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\);

-- Location: LCFF_X18_Y9_N31
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3));

-- Location: LCCOMB_X17_Y9_N2
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)) # (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X17_Y10_N6
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\);

-- Location: LCFF_X17_Y10_N7
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6));

-- Location: LCCOMB_X17_Y10_N26
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\);

-- Location: LCFF_X17_Y10_N27
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6));

-- Location: LCCOMB_X17_Y10_N14
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)) # (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X17_Y9_N0
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # ((\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X18_Y9_N4
\u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u7|OUT_VALID~regout\ & (\u7|RD_MASK\(1) & ((\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datab => \u7|OUT_VALID~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datad => \u7|RD_MASK\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X17_Y9_N20
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\);

-- Location: LCFF_X17_Y9_N21
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

-- Location: LCFF_X15_Y9_N17
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X16_Y10_N0
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\);

-- Location: LCFF_X16_Y10_N1
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0));

-- Location: LCCOMB_X16_Y10_N26
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\);

-- Location: LCFF_X16_Y10_N27
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0));

-- Location: LCCOMB_X15_Y9_N10
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: LCFF_X15_Y9_N11
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X16_Y10_N4
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\);

-- Location: LCFF_X16_Y10_N5
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1));

-- Location: LCFF_X16_Y10_N3
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1));

-- Location: LCCOMB_X14_Y10_N28
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\);

-- Location: LCFF_X14_Y10_N29
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X16_Y10_N28
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: LCFF_X16_Y10_N29
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X16_Y10_N2
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) & ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0)) # (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X16_Y10_N8
\u7|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: LCFF_X16_Y10_N9
\u7|read_fifo2|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCCOMB_X16_Y10_N12
\u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ = ((\LCD_read_en~regout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_read_en~regout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\);

-- Location: LCCOMB_X15_Y10_N24
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X14_Y10_N26
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\);

-- Location: LCFF_X14_Y10_N27
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X15_Y10_N2
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: LCFF_X15_Y10_N3
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X15_Y10_N4
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X15_Y10_N5
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X15_Y10_N18
\u7|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: LCCOMB_X15_Y10_N0
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ram_address_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ram_address_b\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\);

-- Location: LCFF_X15_Y10_N1
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X15_Y10_N22
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ $ 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCFF_X15_Y10_N23
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X15_Y10_N28
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCFF_X15_Y10_N29
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X14_Y10_N8
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X14_Y10_N22
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\);

-- Location: LCFF_X14_Y10_N23
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X14_Y10_N2
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X14_Y10_N10
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\);

-- Location: LCFF_X14_Y10_N11
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: LCCOMB_X14_Y10_N0
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\);

-- Location: LCFF_X14_Y10_N1
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9));

-- Location: LCCOMB_X14_Y10_N18
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\);

-- Location: LCFF_X14_Y10_N19
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X14_Y9_N8
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\);

-- Location: LCFF_X14_Y9_N9
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9));

-- Location: LCFF_X14_Y9_N21
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9));

-- Location: LCCOMB_X15_Y9_N24
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\);

-- Location: LCFF_X15_Y9_N25
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(8));

-- Location: LCFF_X16_Y9_N31
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8));

-- Location: LCFF_X16_Y10_N31
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCFF_X17_Y10_N1
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7));

-- Location: LCCOMB_X17_Y10_N12
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\);

-- Location: LCFF_X17_Y10_N13
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7));

-- Location: LCCOMB_X16_Y9_N8
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: LCFF_X16_Y9_N29
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7));

-- Location: LCCOMB_X15_Y9_N8
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: LCFF_X16_Y9_N27
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6));

-- Location: LCCOMB_X15_Y9_N28
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: LCFF_X15_Y9_N29
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5));

-- Location: LCCOMB_X16_Y10_N24
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: LCFF_X16_Y10_N25
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X17_Y10_N20
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\);

-- Location: LCFF_X17_Y10_N21
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4));

-- Location: LCFF_X17_Y9_N9
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4));

-- Location: LCCOMB_X16_Y10_N14
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\);

-- Location: LCFF_X16_Y10_N15
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X17_Y10_N16
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\);

-- Location: LCFF_X17_Y10_N17
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5));

-- Location: LCFF_X17_Y9_N29
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5));

-- Location: LCCOMB_X16_Y9_N4
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: LCFF_X16_Y9_N23
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4));

-- Location: LCCOMB_X17_Y9_N8
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: LCFF_X16_Y9_N3
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3));

-- Location: LCCOMB_X16_Y9_N2
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: LCFF_X16_Y9_N19
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2));

-- Location: LCCOMB_X16_Y9_N0
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: LCFF_X16_Y9_N1
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1));

-- Location: LCFF_X17_Y9_N25
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1));

-- Location: LCFF_X17_Y9_N27
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1));

-- Location: LCCOMB_X16_Y10_N10
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\);

-- Location: LCFF_X16_Y10_N11
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCFF_X17_Y9_N5
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0));

-- Location: LCFF_X17_Y9_N19
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0));

-- Location: LCCOMB_X17_Y9_N18
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: LCFF_X16_Y9_N5
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(0));

-- Location: LCCOMB_X16_Y9_N14
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0)) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(0),
	datad => VCC,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\);

-- Location: LCCOMB_X16_Y9_N16
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1) & (\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\)) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1)) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\);

-- Location: LCCOMB_X16_Y9_N18
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2) & ((!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2) & (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\);

-- Location: LCCOMB_X16_Y9_N20
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3) & (\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\)) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3)) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\);

-- Location: LCCOMB_X16_Y9_N22
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4) & ((!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4) & (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\);

-- Location: LCCOMB_X16_Y9_N24
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & ((!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\);

-- Location: LCCOMB_X16_Y9_N26
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6) & (\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\)) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6)) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\);

-- Location: LCCOMB_X16_Y9_N28
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7) & (\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\)) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7)) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\);

-- Location: LCCOMB_X16_Y9_N30
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(8) $ (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ $ 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8),
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X25_Y11_N24
\u7|WR_MASK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|WR_MASK~0_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (!\u7|mWR_DONE~regout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u7|mWR_DONE~regout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|WR_MASK~0_combout\);

-- Location: LCFF_X25_Y11_N25
\u7|mWR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|WR_MASK~0_combout\,
	ena => \u7|WR_MASK[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mWR~regout\);

-- Location: LCCOMB_X22_Y11_N10
\u7|ST[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[6]~2_combout\ = (\u7|Pre_RD~regout\ & (((\u7|Pre_WR~regout\)) # (!\u7|mWR~regout\))) # (!\u7|Pre_RD~regout\ & (!\u7|mRD~regout\ & ((\u7|Pre_WR~regout\) # (!\u7|mWR~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Pre_RD~regout\,
	datab => \u7|mWR~regout\,
	datac => \u7|Pre_WR~regout\,
	datad => \u7|mRD~regout\,
	combout => \u7|ST[6]~2_combout\);

-- Location: LCCOMB_X22_Y11_N24
\u7|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector1~0_combout\ = (!\u7|always1~0_combout\ & (((\u7|ST\(1)) # (!\u7|ST\(0))) # (!\u7|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal3~2_combout\,
	datab => \u7|ST\(0),
	datac => \u7|always1~0_combout\,
	datad => \u7|ST\(1),
	combout => \u7|Selector1~0_combout\);

-- Location: LCCOMB_X22_Y12_N26
\u7|CMD[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|CMD[2]~0_combout\ = (\u7|Equal4~0_combout\ & ((\u7|control1|CMD_ACK~regout\) # ((!\u7|ST[6]~2_combout\ & \u7|Equal3~3_combout\)))) # (!\u7|Equal4~0_combout\ & (!\u7|ST[6]~2_combout\ & ((\u7|Equal3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal4~0_combout\,
	datab => \u7|ST[6]~2_combout\,
	datac => \u7|control1|CMD_ACK~regout\,
	datad => \u7|Equal3~3_combout\,
	combout => \u7|CMD[2]~0_combout\);

-- Location: LCFF_X22_Y11_N25
\u7|CMD[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector1~0_combout\,
	ena => \u7|CMD[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|CMD\(1));

-- Location: LCCOMB_X22_Y11_N22
\u7|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector2~0_combout\ = (\u7|always1~0_combout\ & (((\u7|ST\(1)) # (!\u7|ST\(0))) # (!\u7|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal3~2_combout\,
	datab => \u7|ST\(0),
	datac => \u7|always1~0_combout\,
	datad => \u7|ST\(1),
	combout => \u7|Selector2~0_combout\);

-- Location: LCFF_X22_Y11_N23
\u7|CMD[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector2~0_combout\,
	ena => \u7|CMD[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|CMD\(0));

-- Location: LCCOMB_X22_Y11_N16
\u7|control1|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal2~0_combout\ = (\u7|CMD\(1) & !\u7|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|CMD\(1),
	datad => \u7|CMD\(0),
	combout => \u7|control1|Equal2~0_combout\);

-- Location: LCFF_X22_Y11_N17
\u7|control1|WRITEA\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|WRITEA~regout\);

-- Location: LCCOMB_X19_Y10_N0
\u7|control1|timer[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[0]~16_combout\ = \u7|control1|timer\(0) $ (VCC)
-- \u7|control1|timer[0]~17\ = CARRY(\u7|control1|timer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(0),
	datad => VCC,
	combout => \u7|control1|timer[0]~16_combout\,
	cout => \u7|control1|timer[0]~17\);

-- Location: LCCOMB_X22_Y12_N2
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X20_Y10_N0
\u7|command1|always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~5_combout\ = (!\u7|command1|do_reada~regout\ & (!\u7|command1|do_refresh~regout\ & !\u7|command1|do_writea~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_refresh~regout\,
	datac => \u7|command1|do_writea~regout\,
	combout => \u7|command1|always0~5_combout\);

-- Location: LCCOMB_X25_Y7_N10
\u7|control1|init_timer[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[5]~23_combout\ = (\u7|control1|init_timer\(5) & (\u7|control1|init_timer[4]~22\ $ (GND))) # (!\u7|control1|init_timer\(5) & (!\u7|control1|init_timer[4]~22\ & VCC))
-- \u7|control1|init_timer[5]~24\ = CARRY((\u7|control1|init_timer\(5) & !\u7|control1|init_timer[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(5),
	datad => VCC,
	cin => \u7|control1|init_timer[4]~22\,
	combout => \u7|control1|init_timer[5]~23_combout\,
	cout => \u7|control1|init_timer[5]~24\);

-- Location: LCCOMB_X25_Y7_N12
\u7|control1|init_timer[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[6]~25_combout\ = (\u7|control1|init_timer\(6) & (!\u7|control1|init_timer[5]~24\)) # (!\u7|control1|init_timer\(6) & ((\u7|control1|init_timer[5]~24\) # (GND)))
-- \u7|control1|init_timer[6]~26\ = CARRY((!\u7|control1|init_timer[5]~24\) # (!\u7|control1|init_timer\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(6),
	datad => VCC,
	cin => \u7|control1|init_timer[5]~24\,
	combout => \u7|control1|init_timer[6]~25_combout\,
	cout => \u7|control1|init_timer[6]~26\);

-- Location: LCCOMB_X25_Y7_N14
\u7|control1|init_timer[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[7]~27_combout\ = (\u7|control1|init_timer\(7) & (\u7|control1|init_timer[6]~26\ $ (GND))) # (!\u7|control1|init_timer\(7) & (!\u7|control1|init_timer[6]~26\ & VCC))
-- \u7|control1|init_timer[7]~28\ = CARRY((\u7|control1|init_timer\(7) & !\u7|control1|init_timer[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(7),
	datad => VCC,
	cin => \u7|control1|init_timer[6]~26\,
	combout => \u7|control1|init_timer[7]~27_combout\,
	cout => \u7|control1|init_timer[7]~28\);

-- Location: LCCOMB_X25_Y7_N24
\u7|control1|init_timer[12]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[12]~37_combout\ = (\u7|control1|init_timer\(12) & (!\u7|control1|init_timer[11]~36\)) # (!\u7|control1|init_timer\(12) & ((\u7|control1|init_timer[11]~36\) # (GND)))
-- \u7|control1|init_timer[12]~38\ = CARRY((!\u7|control1|init_timer[11]~36\) # (!\u7|control1|init_timer\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(12),
	datad => VCC,
	cin => \u7|control1|init_timer[11]~36\,
	combout => \u7|control1|init_timer[12]~37_combout\,
	cout => \u7|control1|init_timer[12]~38\);

-- Location: LCCOMB_X25_Y7_N26
\u7|control1|init_timer[13]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[13]~39_combout\ = (\u7|control1|init_timer\(13) & (\u7|control1|init_timer[12]~38\ $ (GND))) # (!\u7|control1|init_timer\(13) & (!\u7|control1|init_timer[12]~38\ & VCC))
-- \u7|control1|init_timer[13]~40\ = CARRY((\u7|control1|init_timer\(13) & !\u7|control1|init_timer[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(13),
	datad => VCC,
	cin => \u7|control1|init_timer[12]~38\,
	combout => \u7|control1|init_timer[13]~39_combout\,
	cout => \u7|control1|init_timer[13]~40\);

-- Location: LCFF_X25_Y7_N27
\u7|control1|init_timer[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[13]~39_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(13));

-- Location: LCCOMB_X25_Y7_N28
\u7|control1|init_timer[14]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[14]~41_combout\ = (\u7|control1|init_timer\(14) & (!\u7|control1|init_timer[13]~40\)) # (!\u7|control1|init_timer\(14) & ((\u7|control1|init_timer[13]~40\) # (GND)))
-- \u7|control1|init_timer[14]~42\ = CARRY((!\u7|control1|init_timer[13]~40\) # (!\u7|control1|init_timer\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(14),
	datad => VCC,
	cin => \u7|control1|init_timer[13]~40\,
	combout => \u7|control1|init_timer[14]~41_combout\,
	cout => \u7|control1|init_timer[14]~42\);

-- Location: LCFF_X25_Y7_N29
\u7|control1|init_timer[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[14]~41_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(14));

-- Location: LCCOMB_X25_Y7_N30
\u7|control1|init_timer[15]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[15]~44_combout\ = \u7|control1|init_timer[14]~42\ $ (!\u7|control1|init_timer\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|control1|init_timer\(15),
	cin => \u7|control1|init_timer[14]~42\,
	combout => \u7|control1|init_timer[15]~44_combout\);

-- Location: LCFF_X25_Y7_N31
\u7|control1|init_timer[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[15]~44_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(15));

-- Location: LCCOMB_X25_Y7_N0
\u7|control1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan0~3_combout\ = (!\u7|control1|init_timer\(15) & ((\u7|control1|LessThan0~2_combout\) # (!\u7|control1|init_timer\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(15),
	datac => \u7|control1|LessThan0~2_combout\,
	datad => \u7|control1|init_timer\(14),
	combout => \u7|control1|LessThan0~3_combout\);

-- Location: LCFF_X25_Y7_N15
\u7|control1|init_timer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[7]~27_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(7));

-- Location: LCCOMB_X25_Y7_N16
\u7|control1|init_timer[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[8]~29_combout\ = (\u7|control1|init_timer\(8) & (!\u7|control1|init_timer[7]~28\)) # (!\u7|control1|init_timer\(8) & ((\u7|control1|init_timer[7]~28\) # (GND)))
-- \u7|control1|init_timer[8]~30\ = CARRY((!\u7|control1|init_timer[7]~28\) # (!\u7|control1|init_timer\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(8),
	datad => VCC,
	cin => \u7|control1|init_timer[7]~28\,
	combout => \u7|control1|init_timer[8]~29_combout\,
	cout => \u7|control1|init_timer[8]~30\);

-- Location: LCCOMB_X25_Y7_N18
\u7|control1|init_timer[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[9]~31_combout\ = (\u7|control1|init_timer\(9) & (\u7|control1|init_timer[8]~30\ $ (GND))) # (!\u7|control1|init_timer\(9) & (!\u7|control1|init_timer[8]~30\ & VCC))
-- \u7|control1|init_timer[9]~32\ = CARRY((\u7|control1|init_timer\(9) & !\u7|control1|init_timer[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(9),
	datad => VCC,
	cin => \u7|control1|init_timer[8]~30\,
	combout => \u7|control1|init_timer[9]~31_combout\,
	cout => \u7|control1|init_timer[9]~32\);

-- Location: LCFF_X25_Y7_N19
\u7|control1|init_timer[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[9]~31_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(9));

-- Location: LCCOMB_X25_Y7_N20
\u7|control1|init_timer[10]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[10]~33_combout\ = (\u7|control1|init_timer\(10) & (!\u7|control1|init_timer[9]~32\)) # (!\u7|control1|init_timer\(10) & ((\u7|control1|init_timer[9]~32\) # (GND)))
-- \u7|control1|init_timer[10]~34\ = CARRY((!\u7|control1|init_timer[9]~32\) # (!\u7|control1|init_timer\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(10),
	datad => VCC,
	cin => \u7|control1|init_timer[9]~32\,
	combout => \u7|control1|init_timer[10]~33_combout\,
	cout => \u7|control1|init_timer[10]~34\);

-- Location: LCCOMB_X25_Y7_N22
\u7|control1|init_timer[11]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[11]~35_combout\ = (\u7|control1|init_timer\(11) & (\u7|control1|init_timer[10]~34\ $ (GND))) # (!\u7|control1|init_timer\(11) & (!\u7|control1|init_timer[10]~34\ & VCC))
-- \u7|control1|init_timer[11]~36\ = CARRY((\u7|control1|init_timer\(11) & !\u7|control1|init_timer[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(11),
	datad => VCC,
	cin => \u7|control1|init_timer[10]~34\,
	combout => \u7|control1|init_timer[11]~35_combout\,
	cout => \u7|control1|init_timer[11]~36\);

-- Location: LCFF_X25_Y7_N23
\u7|control1|init_timer[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[11]~35_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(11));

-- Location: LCFF_X25_Y7_N25
\u7|control1|init_timer[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[12]~37_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(12));

-- Location: LCFF_X25_Y7_N21
\u7|control1|init_timer[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[10]~33_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(10));

-- Location: LCCOMB_X24_Y7_N0
\u7|control1|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan1~0_combout\ = (\u7|control1|init_timer\(12) & (\u7|control1|init_timer\(11) & \u7|control1|init_timer\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(12),
	datac => \u7|control1|init_timer\(11),
	datad => \u7|control1|init_timer\(10),
	combout => \u7|control1|LessThan1~0_combout\);

-- Location: LCCOMB_X24_Y7_N30
\u7|control1|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan0~2_combout\ = (!\u7|control1|init_timer\(13) & ((\u7|control1|LessThan0~1_combout\) # ((!\u7|control1|init_timer\(9)) # (!\u7|control1|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|LessThan0~1_combout\,
	datab => \u7|control1|LessThan1~0_combout\,
	datac => \u7|control1|init_timer\(9),
	datad => \u7|control1|init_timer\(13),
	combout => \u7|control1|LessThan0~2_combout\);

-- Location: LCCOMB_X24_Y7_N22
\u7|control1|init_timer[0]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[0]~43_combout\ = \u7|control1|init_timer\(0) $ (((!\u7|control1|init_timer\(15) & ((\u7|control1|LessThan0~2_combout\) # (!\u7|control1|init_timer\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(14),
	datab => \u7|control1|LessThan0~2_combout\,
	datac => \u7|control1|init_timer\(0),
	datad => \u7|control1|init_timer\(15),
	combout => \u7|control1|init_timer[0]~43_combout\);

-- Location: LCFF_X24_Y7_N23
\u7|control1|init_timer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(0));

-- Location: LCCOMB_X25_Y7_N4
\u7|control1|init_timer[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[2]~17_combout\ = (\u7|control1|init_timer\(2) & (!\u7|control1|init_timer[1]~16\)) # (!\u7|control1|init_timer\(2) & ((\u7|control1|init_timer[1]~16\) # (GND)))
-- \u7|control1|init_timer[2]~18\ = CARRY((!\u7|control1|init_timer[1]~16\) # (!\u7|control1|init_timer\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(2),
	datad => VCC,
	cin => \u7|control1|init_timer[1]~16\,
	combout => \u7|control1|init_timer[2]~17_combout\,
	cout => \u7|control1|init_timer[2]~18\);

-- Location: LCFF_X25_Y7_N5
\u7|control1|init_timer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[2]~17_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(2));

-- Location: LCCOMB_X25_Y7_N6
\u7|control1|init_timer[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[3]~19_combout\ = (\u7|control1|init_timer\(3) & (\u7|control1|init_timer[2]~18\ $ (GND))) # (!\u7|control1|init_timer\(3) & (!\u7|control1|init_timer[2]~18\ & VCC))
-- \u7|control1|init_timer[3]~20\ = CARRY((\u7|control1|init_timer\(3) & !\u7|control1|init_timer[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(3),
	datad => VCC,
	cin => \u7|control1|init_timer[2]~18\,
	combout => \u7|control1|init_timer[3]~19_combout\,
	cout => \u7|control1|init_timer[3]~20\);

-- Location: LCCOMB_X25_Y7_N8
\u7|control1|init_timer[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[4]~21_combout\ = (\u7|control1|init_timer\(4) & (!\u7|control1|init_timer[3]~20\)) # (!\u7|control1|init_timer\(4) & ((\u7|control1|init_timer[3]~20\) # (GND)))
-- \u7|control1|init_timer[4]~22\ = CARRY((!\u7|control1|init_timer[3]~20\) # (!\u7|control1|init_timer\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(4),
	datad => VCC,
	cin => \u7|control1|init_timer[3]~20\,
	combout => \u7|control1|init_timer[4]~21_combout\,
	cout => \u7|control1|init_timer[4]~22\);

-- Location: LCFF_X25_Y7_N9
\u7|control1|init_timer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[4]~21_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(4));

-- Location: LCFF_X25_Y7_N11
\u7|control1|init_timer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[5]~23_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(5));

-- Location: LCFF_X25_Y7_N7
\u7|control1|init_timer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[3]~19_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(3));

-- Location: LCCOMB_X24_Y7_N18
\u7|control1|always3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always3~0_combout\ = (\u7|control1|init_timer\(5) & (\u7|control1|init_timer\(3) $ (((\u7|control1|init_timer\(2)) # (!\u7|control1|init_timer\(4)))))) # (!\u7|control1|init_timer\(5) & ((\u7|control1|init_timer\(2) & 
-- (!\u7|control1|init_timer\(4) & \u7|control1|init_timer\(3))) # (!\u7|control1|init_timer\(2) & (\u7|control1|init_timer\(4) & !\u7|control1|init_timer\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(2),
	datab => \u7|control1|init_timer\(5),
	datac => \u7|control1|init_timer\(4),
	datad => \u7|control1|init_timer\(3),
	combout => \u7|control1|always3~0_combout\);

-- Location: LCFF_X25_Y7_N13
\u7|control1|init_timer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[6]~25_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(6));

-- Location: LCCOMB_X24_Y7_N6
\u7|control1|always3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always3~2_combout\ = (\u7|control1|init_timer\(5) & (\u7|control1|init_timer\(3) $ (((\u7|control1|init_timer\(2) & !\u7|control1|init_timer\(4)))))) # (!\u7|control1|init_timer\(5) & (!\u7|control1|init_timer\(2) & 
-- (\u7|control1|init_timer\(4) & !\u7|control1|init_timer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(2),
	datab => \u7|control1|init_timer\(5),
	datac => \u7|control1|init_timer\(4),
	datad => \u7|control1|init_timer\(3),
	combout => \u7|control1|always3~2_combout\);

-- Location: LCCOMB_X24_Y7_N16
\u7|control1|always3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always3~3_combout\ = (\u7|control1|always3~1_combout\ & (\u7|control1|init_timer\(6) & (!\u7|control1|init_timer\(9) & \u7|control1|always3~2_combout\))) # (!\u7|control1|always3~1_combout\ & (\u7|control1|init_timer\(9) & 
-- (\u7|control1|init_timer\(6) $ (\u7|control1|always3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|always3~1_combout\,
	datab => \u7|control1|init_timer\(6),
	datac => \u7|control1|init_timer\(9),
	datad => \u7|control1|always3~2_combout\,
	combout => \u7|control1|always3~3_combout\);

-- Location: LCCOMB_X23_Y7_N14
\u7|control1|always3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always3~4_combout\ = (\u7|control1|LOAD_MODE~1_combout\ & (\u7|control1|always3~3_combout\ & (\u7|control1|always3~0_combout\ $ (!\u7|control1|init_timer\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|LOAD_MODE~1_combout\,
	datab => \u7|control1|always3~0_combout\,
	datac => \u7|control1|always3~3_combout\,
	datad => \u7|control1|init_timer\(9),
	combout => \u7|control1|always3~4_combout\);

-- Location: LCCOMB_X24_Y7_N10
\u7|control1|PRECHARGE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|PRECHARGE~0_combout\ = (\u7|control1|init_timer\(8) & (\u7|control1|init_timer\(7) & \u7|control1|init_timer\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(8),
	datab => \u7|control1|init_timer\(7),
	datac => \u7|control1|init_timer\(6),
	combout => \u7|control1|PRECHARGE~0_combout\);

-- Location: LCCOMB_X23_Y7_N0
\u7|control1|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan1~1_combout\ = (!\u7|control1|init_timer\(13) & (((!\u7|control1|PRECHARGE~0_combout\ & !\u7|control1|init_timer\(9))) # (!\u7|control1|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(13),
	datab => \u7|control1|PRECHARGE~0_combout\,
	datac => \u7|control1|LessThan1~0_combout\,
	datad => \u7|control1|init_timer\(9),
	combout => \u7|control1|LessThan1~1_combout\);

-- Location: LCCOMB_X23_Y7_N24
\u7|control1|REFRESH~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|REFRESH~2_combout\ = (\u7|control1|always3~4_combout\ & ((\u7|control1|init_timer\(15)) # ((\u7|control1|init_timer\(14) & !\u7|control1|LessThan1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(14),
	datab => \u7|control1|always3~4_combout\,
	datac => \u7|control1|init_timer\(15),
	datad => \u7|control1|LessThan1~1_combout\,
	combout => \u7|control1|REFRESH~2_combout\);

-- Location: LCFF_X23_Y7_N25
\u7|control1|REFRESH\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|REFRESH~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|REFRESH~regout\);

-- Location: LCCOMB_X24_Y7_N24
\u7|control1|PRECHARGE~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|PRECHARGE~1_combout\ = (\u7|control1|init_timer\(2) & (!\u7|control1|init_timer\(5) & (\u7|control1|init_timer\(4) & !\u7|control1|init_timer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(2),
	datab => \u7|control1|init_timer\(5),
	datac => \u7|control1|init_timer\(4),
	datad => \u7|control1|init_timer\(3),
	combout => \u7|control1|PRECHARGE~1_combout\);

-- Location: LCCOMB_X23_Y7_N18
\u7|control1|PRECHARGE~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|PRECHARGE~2_combout\ = (\u7|control1|LOAD_MODE~1_combout\ & (\u7|control1|PRECHARGE~1_combout\ & (\u7|control1|PRECHARGE~0_combout\ & !\u7|control1|init_timer\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|LOAD_MODE~1_combout\,
	datab => \u7|control1|PRECHARGE~1_combout\,
	datac => \u7|control1|PRECHARGE~0_combout\,
	datad => \u7|control1|init_timer\(9),
	combout => \u7|control1|PRECHARGE~2_combout\);

-- Location: LCFF_X23_Y7_N19
\u7|control1|PRECHARGE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|PRECHARGE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|PRECHARGE~regout\);

-- Location: LCCOMB_X20_Y11_N30
\u7|command1|always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~4_combout\ = (!\u7|command1|command_done~regout\ & (!\u7|command1|do_precharge~regout\ & \u7|control1|PRECHARGE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_done~regout\,
	datac => \u7|command1|do_precharge~regout\,
	datad => \u7|control1|PRECHARGE~regout\,
	combout => \u7|command1|always0~4_combout\);

-- Location: LCCOMB_X23_Y7_N10
\u7|control1|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan1~2_combout\ = (!\u7|control1|init_timer\(15) & ((\u7|control1|LessThan1~1_combout\) # (!\u7|control1|init_timer\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|LessThan1~1_combout\,
	datac => \u7|control1|init_timer\(15),
	datad => \u7|control1|init_timer\(14),
	combout => \u7|control1|LessThan1~2_combout\);

-- Location: LCCOMB_X22_Y9_N30
\u7|control1|INIT_REQ~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|INIT_REQ~feeder_combout\ = \u7|control1|LessThan1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|control1|LessThan1~2_combout\,
	combout => \u7|control1|INIT_REQ~feeder_combout\);

-- Location: LCFF_X22_Y9_N31
\u7|control1|INIT_REQ\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|INIT_REQ~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|INIT_REQ~regout\);

-- Location: LCFF_X20_Y11_N31
\u7|command1|do_precharge\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|always0~4_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_precharge~regout\);

-- Location: LCFF_X25_Y7_N17
\u7|control1|init_timer[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[8]~29_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(8));

-- Location: LCCOMB_X24_Y7_N14
\u7|control1|LOAD_MODE~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~3_combout\ = (\u7|control1|init_timer\(9) & (\u7|control1|init_timer\(7) & (!\u7|control1|init_timer\(8) & \u7|control1|init_timer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(9),
	datab => \u7|control1|init_timer\(7),
	datac => \u7|control1|init_timer\(8),
	datad => \u7|control1|init_timer\(3),
	combout => \u7|control1|LOAD_MODE~3_combout\);

-- Location: LCCOMB_X24_Y7_N8
\u7|control1|LOAD_MODE~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~2_combout\ = (!\u7|control1|init_timer\(5) & (!\u7|control1|init_timer\(6) & !\u7|control1|init_timer\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(5),
	datac => \u7|control1|init_timer\(6),
	datad => \u7|control1|init_timer\(4),
	combout => \u7|control1|LOAD_MODE~2_combout\);

-- Location: LCCOMB_X24_Y7_N28
\u7|control1|LOAD_MODE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~0_combout\ = (!\u7|control1|init_timer\(1) & (!\u7|control1|init_timer\(15) & (\u7|control1|init_timer\(14) & !\u7|control1|init_timer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(1),
	datab => \u7|control1|init_timer\(15),
	datac => \u7|control1|init_timer\(14),
	datad => \u7|control1|init_timer\(0),
	combout => \u7|control1|LOAD_MODE~0_combout\);

-- Location: LCCOMB_X24_Y7_N26
\u7|control1|LOAD_MODE~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~1_combout\ = (!\u7|control1|init_timer\(13) & (\u7|control1|LOAD_MODE~0_combout\ & \u7|control1|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(13),
	datab => \u7|control1|LOAD_MODE~0_combout\,
	datad => \u7|control1|LessThan1~0_combout\,
	combout => \u7|control1|LOAD_MODE~1_combout\);

-- Location: LCCOMB_X24_Y7_N4
\u7|control1|LOAD_MODE~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~4_combout\ = (!\u7|control1|init_timer\(2) & (\u7|control1|LOAD_MODE~3_combout\ & (\u7|control1|LOAD_MODE~2_combout\ & \u7|control1|LOAD_MODE~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(2),
	datab => \u7|control1|LOAD_MODE~3_combout\,
	datac => \u7|control1|LOAD_MODE~2_combout\,
	datad => \u7|control1|LOAD_MODE~1_combout\,
	combout => \u7|control1|LOAD_MODE~4_combout\);

-- Location: LCCOMB_X23_Y7_N8
\u7|control1|LOAD_MODE~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~5_combout\ = (!\u7|control1|LessThan1~2_combout\ & (!\u7|control1|always3~4_combout\ & \u7|control1|LOAD_MODE~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|LessThan1~2_combout\,
	datac => \u7|control1|always3~4_combout\,
	datad => \u7|control1|LOAD_MODE~4_combout\,
	combout => \u7|control1|LOAD_MODE~5_combout\);

-- Location: LCFF_X23_Y7_N9
\u7|control1|LOAD_MODE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|LOAD_MODE~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|LOAD_MODE~regout\);

-- Location: LCCOMB_X20_Y11_N0
\u7|command1|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~0_combout\ = (!\u7|command1|command_done~regout\ & (!\u7|command1|do_load_mode~regout\ & \u7|control1|LOAD_MODE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_done~regout\,
	datac => \u7|command1|do_load_mode~regout\,
	datad => \u7|control1|LOAD_MODE~regout\,
	combout => \u7|command1|always0~0_combout\);

-- Location: LCFF_X20_Y11_N1
\u7|command1|do_load_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|always0~0_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_load_mode~regout\);

-- Location: LCCOMB_X20_Y11_N8
\u7|command1|rw_flag~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rw_flag~0_combout\ = (!\u7|command1|do_precharge~regout\ & !\u7|command1|do_load_mode~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|do_precharge~regout\,
	datad => \u7|command1|do_load_mode~regout\,
	combout => \u7|command1|rw_flag~0_combout\);

-- Location: LCCOMB_X20_Y11_N20
\u7|command1|command_delay~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~8_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|command_delay\(7)) # ((!\u7|command1|rw_flag~0_combout\) # (!\u7|command1|always0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(7),
	datab => \u7|command1|always0~5_combout\,
	datac => \u7|command1|rw_flag~0_combout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|command_delay~8_combout\);

-- Location: LCFF_X20_Y11_N21
\u7|command1|command_delay[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(6));

-- Location: LCCOMB_X20_Y11_N2
\u7|command1|command_delay~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~7_combout\ = (!\u7|control1|INIT_REQ~regout\ & (((\u7|command1|command_delay\(6)) # (!\u7|command1|always0~5_combout\)) # (!\u7|command1|rw_flag~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rw_flag~0_combout\,
	datab => \u7|command1|always0~5_combout\,
	datac => \u7|command1|command_delay\(6),
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|command_delay~7_combout\);

-- Location: LCFF_X20_Y11_N3
\u7|command1|command_delay[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(5));

-- Location: LCCOMB_X20_Y11_N4
\u7|command1|command_delay~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~6_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|command_delay\(5)) # ((!\u7|command1|always0~5_combout\) # (!\u7|command1|rw_flag~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datab => \u7|command1|command_delay\(5),
	datac => \u7|command1|rw_flag~0_combout\,
	datad => \u7|command1|always0~5_combout\,
	combout => \u7|command1|command_delay~6_combout\);

-- Location: LCFF_X20_Y11_N5
\u7|command1|command_delay[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(4));

-- Location: LCCOMB_X20_Y11_N14
\u7|command1|command_delay~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~5_combout\ = (!\u7|control1|INIT_REQ~regout\ & (((\u7|command1|command_delay\(4)) # (!\u7|command1|always0~5_combout\)) # (!\u7|command1|rw_flag~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rw_flag~0_combout\,
	datab => \u7|command1|always0~5_combout\,
	datac => \u7|command1|command_delay\(4),
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|command_delay~5_combout\);

-- Location: LCFF_X20_Y11_N15
\u7|command1|command_delay[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(3));

-- Location: LCCOMB_X20_Y11_N24
\u7|command1|command_delay~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~4_combout\ = (!\u7|control1|INIT_REQ~regout\ & (((\u7|command1|command_delay\(3)) # (!\u7|command1|always0~5_combout\)) # (!\u7|command1|rw_flag~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rw_flag~0_combout\,
	datab => \u7|command1|always0~5_combout\,
	datac => \u7|command1|command_delay\(3),
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|command_delay~4_combout\);

-- Location: LCFF_X20_Y11_N25
\u7|command1|command_delay[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(2));

-- Location: LCCOMB_X20_Y11_N26
\u7|command1|command_delay~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~3_combout\ = (!\u7|control1|INIT_REQ~regout\ & (((\u7|command1|command_delay\(2)) # (!\u7|command1|always0~5_combout\)) # (!\u7|command1|rw_flag~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rw_flag~0_combout\,
	datab => \u7|command1|always0~5_combout\,
	datac => \u7|command1|command_delay\(2),
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|command_delay~3_combout\);

-- Location: LCFF_X20_Y11_N27
\u7|command1|command_delay[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(1));

-- Location: LCCOMB_X20_Y11_N28
\u7|command1|command_delay~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~2_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|command_delay\(1)) # ((!\u7|command1|always0~5_combout\) # (!\u7|command1|rw_flag~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datab => \u7|command1|command_delay\(1),
	datac => \u7|command1|rw_flag~0_combout\,
	datad => \u7|command1|always0~5_combout\,
	combout => \u7|command1|command_delay~2_combout\);

-- Location: LCFF_X20_Y11_N29
\u7|command1|command_delay[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(0));

-- Location: LCCOMB_X20_Y11_N6
\u7|command1|command_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_done~0_combout\ = (!\u7|control1|INIT_REQ~regout\ & (((\u7|command1|command_delay\(0)) # (!\u7|command1|always0~5_combout\)) # (!\u7|command1|rw_flag~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rw_flag~0_combout\,
	datab => \u7|command1|always0~5_combout\,
	datac => \u7|command1|command_delay\(0),
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|command_done~0_combout\);

-- Location: LCFF_X20_Y11_N7
\u7|command1|command_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_done~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_done~regout\);

-- Location: LCCOMB_X21_Y9_N26
\u7|command1|ex_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|ex_write~0_combout\ = (\u7|PM_STOP~regout\ & (!\u7|command1|rp_done~1_combout\ & ((\u7|command1|always0~3_combout\) # (\u7|command1|ex_write~regout\)))) # (!\u7|PM_STOP~regout\ & ((\u7|command1|always0~3_combout\) # 
-- ((\u7|command1|ex_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|PM_STOP~regout\,
	datab => \u7|command1|always0~3_combout\,
	datac => \u7|command1|ex_write~regout\,
	datad => \u7|command1|rp_done~1_combout\,
	combout => \u7|command1|ex_write~0_combout\);

-- Location: LCFF_X21_Y9_N27
\u7|command1|ex_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|ex_write~0_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|ex_write~regout\);

-- Location: LCCOMB_X21_Y9_N22
\u7|command1|rp_done~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_done~1_combout\ = (\u7|command1|command_delay\(0) & ((\u7|command1|ex_read~regout\) # ((\u7|command1|ex_write~regout\)))) # (!\u7|command1|command_delay\(0) & (!\u7|command1|command_done~regout\ & ((\u7|command1|ex_read~regout\) # 
-- (\u7|command1|ex_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(0),
	datab => \u7|command1|ex_read~regout\,
	datac => \u7|command1|command_done~regout\,
	datad => \u7|command1|ex_write~regout\,
	combout => \u7|command1|rp_done~1_combout\);

-- Location: LCCOMB_X21_Y9_N30
\u7|command1|do_reada~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|do_reada~0_combout\ = (\u7|command1|always0~2_combout\ & !\u7|control1|INIT_REQ~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|always0~2_combout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|do_reada~0_combout\);

-- Location: LCFF_X21_Y9_N31
\u7|command1|do_reada\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|do_reada~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_reada~regout\);

-- Location: LCCOMB_X22_Y11_N2
\u7|control1|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal1~0_combout\ = (!\u7|CMD\(1) & \u7|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|CMD\(1),
	datad => \u7|CMD\(0),
	combout => \u7|control1|Equal1~0_combout\);

-- Location: LCFF_X22_Y11_N3
\u7|control1|READA\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|READA~regout\);

-- Location: LCCOMB_X21_Y9_N28
\u7|command1|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~2_combout\ = (\u7|command1|always0~1_combout\ & (!\u7|command1|do_reada~regout\ & (!\u7|control1|REF_REQ~regout\ & \u7|control1|READA~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|always0~1_combout\,
	datab => \u7|command1|do_reada~regout\,
	datac => \u7|control1|REF_REQ~regout\,
	datad => \u7|control1|READA~regout\,
	combout => \u7|command1|always0~2_combout\);

-- Location: LCCOMB_X21_Y9_N8
\u7|command1|ex_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|ex_read~0_combout\ = (\u7|PM_STOP~regout\ & (!\u7|command1|rp_done~1_combout\ & ((\u7|command1|ex_read~regout\) # (\u7|command1|always0~2_combout\)))) # (!\u7|PM_STOP~regout\ & (((\u7|command1|ex_read~regout\) # 
-- (\u7|command1|always0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|PM_STOP~regout\,
	datab => \u7|command1|rp_done~1_combout\,
	datac => \u7|command1|ex_read~regout\,
	datad => \u7|command1|always0~2_combout\,
	combout => \u7|command1|ex_read~0_combout\);

-- Location: LCFF_X21_Y9_N9
\u7|command1|ex_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|ex_read~0_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|ex_read~regout\);

-- Location: LCCOMB_X21_Y11_N16
\u7|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal0~0_combout\ = (\u7|Equal5~0_combout\ & (!\u7|ST\(2) & (\u7|ST\(8) & \u7|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal5~0_combout\,
	datab => \u7|ST\(2),
	datac => \u7|ST\(8),
	datad => \u7|ST\(0),
	combout => \u7|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y9_N4
\u7|PM_STOP~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|PM_STOP~feeder_combout\ = \u7|Equal0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|Equal0~0_combout\,
	combout => \u7|PM_STOP~feeder_combout\);

-- Location: LCFF_X20_Y9_N5
\u7|PM_STOP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|PM_STOP~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|PM_STOP~regout\);

-- Location: LCCOMB_X21_Y9_N2
\u7|command1|rp_shift~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift~3_combout\ = (\u7|command1|rp_shift\(3) & (!\u7|PM_STOP~regout\ & ((\u7|command1|ex_read~regout\) # (\u7|command1|ex_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rp_shift\(3),
	datab => \u7|command1|ex_read~regout\,
	datac => \u7|PM_STOP~regout\,
	datad => \u7|command1|ex_write~regout\,
	combout => \u7|command1|rp_shift~3_combout\);

-- Location: LCCOMB_X21_Y9_N16
\u7|command1|rp_shift~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift~4_combout\ = (\u7|command1|rp_shift~3_combout\) # ((!\u7|command1|command_delay\(0) & \u7|command1|command_done~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(0),
	datac => \u7|command1|command_done~regout\,
	datad => \u7|command1|rp_shift~3_combout\,
	combout => \u7|command1|rp_shift~4_combout\);

-- Location: LCFF_X21_Y9_N17
\u7|command1|rp_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rp_shift~4_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rp_shift\(3));

-- Location: LCCOMB_X21_Y9_N24
\u7|command1|rp_shift~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift~2_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|rp_shift\(3)) # ((!\u7|command1|command_delay\(0) & \u7|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(0),
	datab => \u7|command1|command_done~regout\,
	datac => \u7|command1|rp_shift\(3),
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|rp_shift~2_combout\);

-- Location: LCCOMB_X21_Y9_N20
\u7|command1|rp_done~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_done~2_combout\ = ((\u7|PM_STOP~regout\) # (\u7|control1|INIT_REQ~regout\)) # (!\u7|command1|rp_done~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|rp_done~1_combout\,
	datac => \u7|PM_STOP~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|rp_done~2_combout\);

-- Location: LCFF_X21_Y9_N25
\u7|command1|rp_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rp_shift~2_combout\,
	ena => \u7|command1|rp_done~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rp_shift\(2));

-- Location: LCCOMB_X21_Y9_N18
\u7|command1|rp_shift~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift~1_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|rp_shift\(2)) # ((!\u7|command1|command_delay\(0) & \u7|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(0),
	datab => \u7|command1|rp_shift\(2),
	datac => \u7|command1|command_done~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|rp_shift~1_combout\);

-- Location: LCFF_X21_Y9_N19
\u7|command1|rp_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rp_shift~1_combout\,
	ena => \u7|command1|rp_done~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rp_shift\(1));

-- Location: LCCOMB_X21_Y9_N0
\u7|command1|rp_shift~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift~0_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|rp_shift\(1)) # ((!\u7|command1|command_delay\(0) & \u7|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(0),
	datab => \u7|command1|rp_shift\(1),
	datac => \u7|command1|command_done~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|rp_shift~0_combout\);

-- Location: LCFF_X21_Y9_N1
\u7|command1|rp_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rp_shift~0_combout\,
	ena => \u7|command1|rp_done~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rp_shift\(0));

-- Location: LCCOMB_X21_Y9_N4
\u7|command1|rp_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_done~0_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|rp_shift\(0)) # ((!\u7|command1|command_delay\(0) & \u7|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(0),
	datab => \u7|command1|rp_shift\(0),
	datac => \u7|command1|command_done~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|rp_done~0_combout\);

-- Location: LCFF_X21_Y9_N5
\u7|command1|rp_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rp_done~0_combout\,
	ena => \u7|command1|rp_done~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rp_done~regout\);

-- Location: LCCOMB_X21_Y9_N6
\u7|command1|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~1_combout\ = (!\u7|command1|rp_done~regout\ & !\u7|command1|command_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|rp_done~regout\,
	datac => \u7|command1|command_done~regout\,
	combout => \u7|command1|always0~1_combout\);

-- Location: LCCOMB_X20_Y10_N28
\u7|command1|always0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~6_combout\ = (\u7|command1|always0~5_combout\ & (\u7|command1|always0~1_combout\ & ((\u7|control1|REF_REQ~regout\) # (\u7|control1|REFRESH~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|REF_REQ~regout\,
	datab => \u7|command1|always0~5_combout\,
	datac => \u7|control1|REFRESH~regout\,
	datad => \u7|command1|always0~1_combout\,
	combout => \u7|command1|always0~6_combout\);

-- Location: LCFF_X20_Y10_N29
\u7|command1|do_refresh\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|always0~6_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_refresh~regout\);

-- Location: LCCOMB_X20_Y10_N20
\u7|command1|REF_ACK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|REF_ACK~0_combout\ = (\u7|control1|REF_REQ~regout\ & ((\u7|command1|do_refresh~regout\) # ((\u7|command1|always3~0_combout\ & \u7|command1|REF_ACK~regout\)))) # (!\u7|control1|REF_REQ~regout\ & (\u7|command1|always3~0_combout\ & 
-- (\u7|command1|REF_ACK~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|REF_REQ~regout\,
	datab => \u7|command1|always3~0_combout\,
	datac => \u7|command1|REF_ACK~regout\,
	datad => \u7|command1|do_refresh~regout\,
	combout => \u7|command1|REF_ACK~0_combout\);

-- Location: LCFF_X20_Y10_N21
\u7|command1|REF_ACK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|REF_ACK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|REF_ACK~regout\);

-- Location: LCCOMB_X20_Y10_N4
\u7|control1|REF_REQ~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|REF_REQ~1_combout\ = (\u7|command1|REF_ACK~regout\) # (\u7|control1|INIT_REQ~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|REF_ACK~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|control1|REF_REQ~1_combout\);

-- Location: LCFF_X19_Y10_N1
\u7|control1|timer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[0]~16_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(0));

-- Location: LCCOMB_X19_Y10_N2
\u7|control1|timer[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[1]~18_combout\ = (\u7|control1|timer\(1) & (\u7|control1|timer[0]~17\ & VCC)) # (!\u7|control1|timer\(1) & (!\u7|control1|timer[0]~17\))
-- \u7|control1|timer[1]~19\ = CARRY((!\u7|control1|timer\(1) & !\u7|control1|timer[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(1),
	datad => VCC,
	cin => \u7|control1|timer[0]~17\,
	combout => \u7|control1|timer[1]~18_combout\,
	cout => \u7|control1|timer[1]~19\);

-- Location: LCFF_X19_Y10_N3
\u7|control1|timer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[1]~18_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(1));

-- Location: LCCOMB_X19_Y10_N4
\u7|control1|timer[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[2]~20_combout\ = (\u7|control1|timer\(2) & ((GND) # (!\u7|control1|timer[1]~19\))) # (!\u7|control1|timer\(2) & (\u7|control1|timer[1]~19\ $ (GND)))
-- \u7|control1|timer[2]~21\ = CARRY((\u7|control1|timer\(2)) # (!\u7|control1|timer[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(2),
	datad => VCC,
	cin => \u7|control1|timer[1]~19\,
	combout => \u7|control1|timer[2]~20_combout\,
	cout => \u7|control1|timer[2]~21\);

-- Location: LCFF_X19_Y10_N5
\u7|control1|timer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[2]~20_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(2));

-- Location: LCCOMB_X19_Y10_N6
\u7|control1|timer[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[3]~22_combout\ = (\u7|control1|timer\(3) & (\u7|control1|timer[2]~21\ & VCC)) # (!\u7|control1|timer\(3) & (!\u7|control1|timer[2]~21\))
-- \u7|control1|timer[3]~23\ = CARRY((!\u7|control1|timer\(3) & !\u7|control1|timer[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(3),
	datad => VCC,
	cin => \u7|control1|timer[2]~21\,
	combout => \u7|control1|timer[3]~22_combout\,
	cout => \u7|control1|timer[3]~23\);

-- Location: LCCOMB_X20_Y10_N14
\u7|command1|REF_ACK~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|REF_ACK~_wirecell_combout\ = !\u7|command1|REF_ACK~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|REF_ACK~regout\,
	combout => \u7|command1|REF_ACK~_wirecell_combout\);

-- Location: LCFF_X19_Y10_N7
\u7|control1|timer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[3]~22_combout\,
	sdata => \u7|command1|REF_ACK~_wirecell_combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(3));

-- Location: LCCOMB_X20_Y10_N18
\u7|control1|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal3~0_combout\ = (!\u7|control1|timer\(0) & (!\u7|control1|timer\(2) & (!\u7|control1|timer\(3) & !\u7|control1|timer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(0),
	datab => \u7|control1|timer\(2),
	datac => \u7|control1|timer\(3),
	datad => \u7|control1|timer\(1),
	combout => \u7|control1|Equal3~0_combout\);

-- Location: LCCOMB_X19_Y10_N8
\u7|control1|timer[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[4]~24_combout\ = (\u7|control1|timer\(4) & ((GND) # (!\u7|control1|timer[3]~23\))) # (!\u7|control1|timer\(4) & (\u7|control1|timer[3]~23\ $ (GND)))
-- \u7|control1|timer[4]~25\ = CARRY((\u7|control1|timer\(4)) # (!\u7|control1|timer[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(4),
	datad => VCC,
	cin => \u7|control1|timer[3]~23\,
	combout => \u7|control1|timer[4]~24_combout\,
	cout => \u7|control1|timer[4]~25\);

-- Location: LCFF_X19_Y10_N9
\u7|control1|timer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[4]~24_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(4));

-- Location: LCCOMB_X19_Y10_N14
\u7|control1|timer[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[7]~30_combout\ = (\u7|control1|timer\(7) & (\u7|control1|timer[6]~29\ & VCC)) # (!\u7|control1|timer\(7) & (!\u7|control1|timer[6]~29\))
-- \u7|control1|timer[7]~31\ = CARRY((!\u7|control1|timer\(7) & !\u7|control1|timer[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(7),
	datad => VCC,
	cin => \u7|control1|timer[6]~29\,
	combout => \u7|control1|timer[7]~30_combout\,
	cout => \u7|control1|timer[7]~31\);

-- Location: LCFF_X19_Y10_N15
\u7|control1|timer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[7]~30_combout\,
	sdata => \u7|command1|REF_ACK~_wirecell_combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(7));

-- Location: LCCOMB_X19_Y10_N16
\u7|control1|timer[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[8]~32_combout\ = (\u7|control1|timer\(8) & ((GND) # (!\u7|control1|timer[7]~31\))) # (!\u7|control1|timer\(8) & (\u7|control1|timer[7]~31\ $ (GND)))
-- \u7|control1|timer[8]~33\ = CARRY((\u7|control1|timer\(8)) # (!\u7|control1|timer[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(8),
	datad => VCC,
	cin => \u7|control1|timer[7]~31\,
	combout => \u7|control1|timer[8]~32_combout\,
	cout => \u7|control1|timer[8]~33\);

-- Location: LCCOMB_X19_Y10_N18
\u7|control1|timer[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[9]~34_combout\ = (\u7|control1|timer\(9) & (\u7|control1|timer[8]~33\ & VCC)) # (!\u7|control1|timer\(9) & (!\u7|control1|timer[8]~33\))
-- \u7|control1|timer[9]~35\ = CARRY((!\u7|control1|timer\(9) & !\u7|control1|timer[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(9),
	datad => VCC,
	cin => \u7|control1|timer[8]~33\,
	combout => \u7|control1|timer[9]~34_combout\,
	cout => \u7|control1|timer[9]~35\);

-- Location: LCFF_X19_Y10_N19
\u7|control1|timer[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[9]~34_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(9));

-- Location: LCCOMB_X19_Y10_N20
\u7|control1|timer[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[10]~36_combout\ = (\u7|control1|timer\(10) & ((GND) # (!\u7|control1|timer[9]~35\))) # (!\u7|control1|timer\(10) & (\u7|control1|timer[9]~35\ $ (GND)))
-- \u7|control1|timer[10]~37\ = CARRY((\u7|control1|timer\(10)) # (!\u7|control1|timer[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(10),
	datad => VCC,
	cin => \u7|control1|timer[9]~35\,
	combout => \u7|control1|timer[10]~36_combout\,
	cout => \u7|control1|timer[10]~37\);

-- Location: LCCOMB_X19_Y10_N22
\u7|control1|timer[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[11]~38_combout\ = (\u7|control1|timer\(11) & (\u7|control1|timer[10]~37\ & VCC)) # (!\u7|control1|timer\(11) & (!\u7|control1|timer[10]~37\))
-- \u7|control1|timer[11]~39\ = CARRY((!\u7|control1|timer\(11) & !\u7|control1|timer[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(11),
	datad => VCC,
	cin => \u7|control1|timer[10]~37\,
	combout => \u7|control1|timer[11]~38_combout\,
	cout => \u7|control1|timer[11]~39\);

-- Location: LCFF_X19_Y10_N23
\u7|control1|timer[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[11]~38_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(11));

-- Location: LCCOMB_X19_Y10_N24
\u7|control1|timer[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[12]~40_combout\ = (\u7|control1|timer\(12) & ((GND) # (!\u7|control1|timer[11]~39\))) # (!\u7|control1|timer\(12) & (\u7|control1|timer[11]~39\ $ (GND)))
-- \u7|control1|timer[12]~41\ = CARRY((\u7|control1|timer\(12)) # (!\u7|control1|timer[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(12),
	datad => VCC,
	cin => \u7|control1|timer[11]~39\,
	combout => \u7|control1|timer[12]~40_combout\,
	cout => \u7|control1|timer[12]~41\);

-- Location: LCCOMB_X19_Y10_N26
\u7|control1|timer[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[13]~42_combout\ = (\u7|control1|timer\(13) & (\u7|control1|timer[12]~41\ & VCC)) # (!\u7|control1|timer\(13) & (!\u7|control1|timer[12]~41\))
-- \u7|control1|timer[13]~43\ = CARRY((!\u7|control1|timer\(13) & !\u7|control1|timer[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(13),
	datad => VCC,
	cin => \u7|control1|timer[12]~41\,
	combout => \u7|control1|timer[13]~42_combout\,
	cout => \u7|control1|timer[13]~43\);

-- Location: LCFF_X19_Y10_N27
\u7|control1|timer[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[13]~42_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(13));

-- Location: LCCOMB_X19_Y10_N28
\u7|control1|timer[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[14]~44_combout\ = (\u7|control1|timer\(14) & ((GND) # (!\u7|control1|timer[13]~43\))) # (!\u7|control1|timer\(14) & (\u7|control1|timer[13]~43\ $ (GND)))
-- \u7|control1|timer[14]~45\ = CARRY((\u7|control1|timer\(14)) # (!\u7|control1|timer[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(14),
	datad => VCC,
	cin => \u7|control1|timer[13]~43\,
	combout => \u7|control1|timer[14]~44_combout\,
	cout => \u7|control1|timer[14]~45\);

-- Location: LCFF_X19_Y10_N29
\u7|control1|timer[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[14]~44_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(14));

-- Location: LCCOMB_X19_Y10_N30
\u7|control1|timer[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[15]~46_combout\ = \u7|control1|timer[14]~45\ $ (!\u7|control1|timer\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|control1|timer\(15),
	cin => \u7|control1|timer[14]~45\,
	combout => \u7|control1|timer[15]~46_combout\);

-- Location: LCFF_X19_Y10_N31
\u7|control1|timer[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[15]~46_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(15));

-- Location: LCFF_X19_Y10_N25
\u7|control1|timer[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[12]~40_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(12));

-- Location: LCCOMB_X20_Y10_N8
\u7|control1|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal3~3_combout\ = (!\u7|control1|timer\(14) & (!\u7|control1|timer\(13) & (!\u7|control1|timer\(15) & !\u7|control1|timer\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(14),
	datab => \u7|control1|timer\(13),
	datac => \u7|control1|timer\(15),
	datad => \u7|control1|timer\(12),
	combout => \u7|control1|Equal3~3_combout\);

-- Location: LCFF_X19_Y10_N21
\u7|control1|timer[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[10]~36_combout\,
	sdata => VCC,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(10));

-- Location: LCFF_X19_Y10_N17
\u7|control1|timer[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[8]~32_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(8));

-- Location: LCCOMB_X20_Y10_N30
\u7|control1|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal3~2_combout\ = (!\u7|control1|timer\(11) & (!\u7|control1|timer\(9) & (!\u7|control1|timer\(10) & !\u7|control1|timer\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(11),
	datab => \u7|control1|timer\(9),
	datac => \u7|control1|timer\(10),
	datad => \u7|control1|timer\(8),
	combout => \u7|control1|Equal3~2_combout\);

-- Location: LCCOMB_X20_Y10_N2
\u7|control1|Equal3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal3~4_combout\ = (\u7|control1|Equal3~1_combout\ & (\u7|control1|Equal3~0_combout\ & (\u7|control1|Equal3~3_combout\ & \u7|control1|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|Equal3~1_combout\,
	datab => \u7|control1|Equal3~0_combout\,
	datac => \u7|control1|Equal3~3_combout\,
	datad => \u7|control1|Equal3~2_combout\,
	combout => \u7|control1|Equal3~4_combout\);

-- Location: LCCOMB_X20_Y10_N12
\u7|control1|REF_REQ~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|REF_REQ~0_combout\ = (\u7|control1|Equal3~4_combout\) # ((!\u7|command1|REF_ACK~regout\ & (\u7|control1|REF_REQ~regout\ & !\u7|control1|INIT_REQ~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|REF_ACK~regout\,
	datab => \u7|control1|Equal3~4_combout\,
	datac => \u7|control1|REF_REQ~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|control1|REF_REQ~0_combout\);

-- Location: LCFF_X20_Y10_N13
\u7|control1|REF_REQ\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|REF_REQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|REF_REQ~regout\);

-- Location: LCCOMB_X21_Y9_N14
\u7|command1|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~3_combout\ = (!\u7|command1|do_writea~regout\ & (\u7|control1|WRITEA~regout\ & (!\u7|control1|REF_REQ~regout\ & \u7|command1|always0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|control1|WRITEA~regout\,
	datac => \u7|control1|REF_REQ~regout\,
	datad => \u7|command1|always0~1_combout\,
	combout => \u7|command1|always0~3_combout\);

-- Location: LCCOMB_X21_Y9_N12
\u7|command1|do_writea~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|do_writea~0_combout\ = (\u7|command1|always0~3_combout\ & !\u7|control1|INIT_REQ~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|always0~3_combout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|do_writea~0_combout\);

-- Location: LCFF_X21_Y9_N13
\u7|command1|do_writea\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|do_writea~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_writea~regout\);

-- Location: LCCOMB_X20_Y10_N26
\u7|command1|always3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always3~0_combout\ = (\u7|command1|do_reada~regout\) # ((\u7|command1|do_writea~regout\) # ((\u7|command1|do_refresh~regout\) # (!\u7|command1|rw_flag~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|rw_flag~0_combout\,
	datad => \u7|command1|do_refresh~regout\,
	combout => \u7|command1|always3~0_combout\);

-- Location: LCCOMB_X20_Y10_N10
\u7|command1|CM_ACK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|CM_ACK~0_combout\ = (\u7|control1|REF_REQ~regout\ & ((\u7|command1|do_refresh~regout\ & ((\u7|command1|CM_ACK~regout\))) # (!\u7|command1|do_refresh~regout\ & (\u7|command1|always3~0_combout\)))) # (!\u7|control1|REF_REQ~regout\ & 
-- (\u7|command1|always3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|REF_REQ~regout\,
	datab => \u7|command1|always3~0_combout\,
	datac => \u7|command1|CM_ACK~regout\,
	datad => \u7|command1|do_refresh~regout\,
	combout => \u7|command1|CM_ACK~0_combout\);

-- Location: LCFF_X20_Y10_N11
\u7|command1|CM_ACK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|CM_ACK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|CM_ACK~regout\);

-- Location: LCCOMB_X21_Y10_N20
\u7|control1|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always1~0_combout\ = (!\u7|control1|CMD_ACK~regout\ & \u7|command1|CM_ACK~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|control1|CMD_ACK~regout\,
	datad => \u7|command1|CM_ACK~regout\,
	combout => \u7|control1|always1~0_combout\);

-- Location: LCFF_X21_Y10_N21
\u7|control1|CMD_ACK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|CMD_ACK~regout\);

-- Location: LCCOMB_X22_Y12_N6
\u7|ST[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[6]~3_combout\ = (\u7|Equal4~0_combout\ & (((\u7|ST[6]~2_combout\ & \u7|Equal3~3_combout\)) # (!\u7|control1|CMD_ACK~regout\))) # (!\u7|Equal4~0_combout\ & (\u7|ST[6]~2_combout\ & ((\u7|Equal3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal4~0_combout\,
	datab => \u7|ST[6]~2_combout\,
	datac => \u7|control1|CMD_ACK~regout\,
	datad => \u7|Equal3~3_combout\,
	combout => \u7|ST[6]~3_combout\);

-- Location: LCCOMB_X22_Y12_N22
\u7|ST[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[1]~6_combout\ = (!\u7|ST[6]~3_combout\ & ((\u7|Equal4~0_combout\) # ((\u7|Add4~2_combout\ & \u7|ST[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal4~0_combout\,
	datab => \u7|Add4~2_combout\,
	datac => \u7|ST[1]~16_combout\,
	datad => \u7|ST[6]~3_combout\,
	combout => \u7|ST[1]~6_combout\);

-- Location: LCFF_X22_Y12_N23
\u7|ST[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(1));

-- Location: LCCOMB_X22_Y12_N24
\u7|ST[1]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[1]~16_combout\ = (\u7|Equal2~0_combout\ & (((\u7|ST\(0)) # (\u7|ST\(1))) # (!\u7|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal3~2_combout\,
	datab => \u7|ST\(0),
	datac => \u7|Equal2~0_combout\,
	datad => \u7|ST\(1),
	combout => \u7|ST[1]~16_combout\);

-- Location: LCCOMB_X21_Y12_N26
\u7|ST[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[2]~14_combout\ = (!\u7|ST[6]~3_combout\ & (\u7|ST[1]~16_combout\ & (!\u7|Equal4~0_combout\ & \u7|Add4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST[6]~3_combout\,
	datab => \u7|ST[1]~16_combout\,
	datac => \u7|Equal4~0_combout\,
	datad => \u7|Add4~4_combout\,
	combout => \u7|ST[2]~14_combout\);

-- Location: LCFF_X21_Y12_N27
\u7|ST[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(2));

-- Location: LCCOMB_X21_Y11_N12
\u7|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal2~0_combout\ = (((!\u7|ST\(0)) # (!\u7|ST\(8))) # (!\u7|ST\(2))) # (!\u7|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal5~0_combout\,
	datab => \u7|ST\(2),
	datac => \u7|ST\(8),
	datad => \u7|ST\(0),
	combout => \u7|Equal2~0_combout\);

-- Location: LCCOMB_X22_Y12_N12
\u7|ST[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[0]~4_combout\ = (\u7|Equal3~3_combout\) # ((\u7|Equal2~0_combout\ & \u7|Add4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Equal2~0_combout\,
	datac => \u7|Add4~0_combout\,
	datad => \u7|Equal3~3_combout\,
	combout => \u7|ST[0]~4_combout\);

-- Location: LCCOMB_X22_Y12_N0
\u7|ST[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[0]~5_combout\ = (\u7|ST[6]~3_combout\ & (((\u7|ST\(0))))) # (!\u7|ST[6]~3_combout\ & (!\u7|Equal4~0_combout\ & (\u7|ST[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal4~0_combout\,
	datab => \u7|ST[0]~4_combout\,
	datac => \u7|ST\(0),
	datad => \u7|ST[6]~3_combout\,
	combout => \u7|ST[0]~5_combout\);

-- Location: LCFF_X22_Y12_N1
\u7|ST[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(0));

-- Location: LCCOMB_X22_Y11_N30
\u7|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal6~0_combout\ = (\u7|Equal3~2_combout\ & (!\u7|ST\(0) & \u7|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal3~2_combout\,
	datab => \u7|ST\(0),
	datad => \u7|ST\(1),
	combout => \u7|Equal6~0_combout\);

-- Location: LCCOMB_X22_Y11_N18
\u7|mWR_DONE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mWR_DONE~0_combout\ = (\u7|Write~regout\ & ((\u7|mWR_DONE~regout\) # ((\u7|Equal8~0_combout\ & !\u7|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal8~0_combout\,
	datab => \u7|Equal6~0_combout\,
	datac => \u7|mWR_DONE~regout\,
	datad => \u7|Write~regout\,
	combout => \u7|mWR_DONE~0_combout\);

-- Location: LCFF_X22_Y11_N19
\u7|mWR_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mWR_DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mWR_DONE~regout\);

-- Location: LCCOMB_X25_Y11_N4
\u7|WR_MASK~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|WR_MASK~5_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & (!\u7|mWR_DONE~regout\ & (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datab => \u7|mWR_DONE~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|WR_MASK~5_combout\);

-- Location: LCFF_X25_Y11_N5
\u7|WR_MASK[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|WR_MASK~5_combout\,
	ena => \u7|WR_MASK[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|WR_MASK\(0));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50_I~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50_I,
	combout => \CLOCK_50_I~combout\);

-- Location: PLL_1
\u7|sdram_pll1|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 3,
	c0_initial => 2,
	c0_low => 2,
	c0_mode => "odd",
	c0_ph => 6,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_high => 3,
	c2_initial => 1,
	c2_low => 2,
	c2_mode => "odd",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 12,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 12,
	clk1_phase_shift => "-2917",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 1.000000",
	m => 12,
	m_initial => 2,
	m_ph => 6,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5370,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	inclk => \u7|sdram_pll1|altpll_component|pll_INCLK_bus\,
	clk => \u7|sdram_pll1|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G3
\u7|sdram_pll1|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\);

-- Location: CLKCTRL_G2
\CLOCK_50_I~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50_I~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50_I~clkctrl_outclk\);

-- Location: LCFF_X54_Y15_N15
\Camera_Data_unit|iCamera_Data_PIX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	sdata => \GPIO_1[0]~20\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_PIX\(0));

-- Location: LCFF_X53_Y15_N21
\Camera_Data_unit|iCamera_Data_50[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|iCamera_Data_PIX\(0),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[0][0]~regout\);

-- Location: LCFF_X53_Y15_N13
\Camera_Data_unit|iCamera_Data_50[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|iCamera_Data_50[0][0]~regout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[1][0]~regout\);

-- Location: LCCOMB_X53_Y15_N28
\Camera_Data_unit|Camera_Data~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data~7_combout\ = (\Camera_unit_enable~regout\ & \Camera_Data_unit|iCamera_Data_50[1][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|iCamera_Data_50[1][0]~regout\,
	combout => \Camera_Data_unit|Camera_Data~7_combout\);

-- Location: LCCOMB_X31_Y15_N4
\Camera_Data_unit|Camera_Data[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data[7]~0_combout\ = ((\Camera_Data_unit|Camera_PIXCLK_50\(2) & !\Camera_Data_unit|Camera_PIXCLK_50\(1))) # (!\Camera_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|Camera_PIXCLK_50\(2),
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|Camera_PIXCLK_50\(1),
	combout => \Camera_Data_unit|Camera_Data[7]~0_combout\);

-- Location: LCFF_X53_Y15_N29
\Camera_Data_unit|Camera_Data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data~7_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data\(0));

-- Location: LCCOMB_X24_Y13_N8
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0) $ (VCC)
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\ = CARRY(\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0),
	datad => VCC,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X24_Y13_N10
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\)) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & 
-- ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\) # (GND)))
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ = CARRY((!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1),
	datad => VCC,
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X24_Y13_N12
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
-- (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ $ (GND))) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ & VCC))
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\ = CARRY((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
-- !\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2),
	datad => VCC,
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X24_Y13_N14
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\)) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & 
-- ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\) # (GND)))
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ = CARRY((!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3),
	datad => VCC,
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\);

-- Location: LCFF_X24_Y13_N15
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(3));

-- Location: LCCOMB_X24_Y13_N16
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
-- (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ $ (GND))) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ & VCC))
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\ = CARRY((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & 
-- !\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4),
	datad => VCC,
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X24_Y13_N18
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\)) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
-- ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\) # (GND)))
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ = CARRY((!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5),
	datad => VCC,
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\);

-- Location: LCFF_X24_Y13_N19
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(5));

-- Location: LCCOMB_X24_Y13_N20
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
-- (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ $ (GND))) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ & VCC))
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\ = CARRY((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
-- !\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6),
	datad => VCC,
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\);

-- Location: LCCOMB_X24_Y13_N22
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\)) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & 
-- ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\) # (GND)))
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ = CARRY((!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7),
	datad => VCC,
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\);

-- Location: LCFF_X24_Y13_N23
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7));

-- Location: LCCOMB_X24_Y13_N24
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
-- (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ $ (GND))) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ & VCC))
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\ = CARRY((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
-- !\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8),
	datad => VCC,
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\);

-- Location: LCCOMB_X24_Y13_N26
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\)) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & 
-- ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\) # (GND)))
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\ = CARRY((!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9),
	datad => VCC,
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\);

-- Location: LCFF_X24_Y13_N27
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9));

-- Location: LCFF_X24_Y13_N25
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8));

-- Location: LCCOMB_X24_Y13_N0
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10),
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(9),
	datac => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(8),
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(7),
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\);

-- Location: LCFF_X24_Y13_N13
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2));

-- Location: LCFF_X24_Y13_N11
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1));

-- Location: LCCOMB_X24_Y13_N4
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0) & 
-- (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & !\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0),
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(2),
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(1),
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X24_Y13_N28
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
-- (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\ $ (GND))) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\ & VCC))
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT\ = CARRY((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10) & 
-- !\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10),
	datad => VCC,
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~combout\,
	cout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT\);

-- Location: LCFF_X24_Y13_N29
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(10));

-- Location: LCCOMB_X24_Y13_N30
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0_combout\);

-- Location: LCCOMB_X24_Y13_N2
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0_combout\) # 
-- ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout\ & (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\ & 
-- \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout\,
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\,
	datac => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout\,
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0_combout\,
	combout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\);

-- Location: LCFF_X24_Y13_N9
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

-- Location: LCFF_X24_Y13_N17
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(4));

-- Location: LCFF_X24_Y13_N21
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\,
	sdata => \~GND~combout\,
	sload => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|cntr1|safe_q\(6));

-- Location: LCCOMB_X54_Y15_N12
\Camera_Data_unit|iCamera_Data_PIX[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_PIX[7]~feeder_combout\ = \GPIO_1[7]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO_1[7]~27\,
	combout => \Camera_Data_unit|iCamera_Data_PIX[7]~feeder_combout\);

-- Location: LCFF_X54_Y15_N13
\Camera_Data_unit|iCamera_Data_PIX[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	datain => \Camera_Data_unit|iCamera_Data_PIX[7]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_PIX\(7));

-- Location: LCCOMB_X54_Y15_N16
\Camera_Data_unit|iCamera_Data_50[0][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[0][7]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_PIX\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_PIX\(7),
	combout => \Camera_Data_unit|iCamera_Data_50[0][7]~feeder_combout\);

-- Location: LCFF_X54_Y15_N17
\Camera_Data_unit|iCamera_Data_50[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[0][7]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[0][7]~regout\);

-- Location: LCFF_X53_Y15_N19
\Camera_Data_unit|iCamera_Data_50[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|iCamera_Data_50[0][7]~regout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[1][7]~regout\);

-- Location: LCCOMB_X53_Y15_N6
\Camera_Data_unit|Camera_Data~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data~8_combout\ = (\Camera_unit_enable~regout\ & \Camera_Data_unit|iCamera_Data_50[1][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|iCamera_Data_50[1][7]~regout\,
	combout => \Camera_Data_unit|Camera_Data~8_combout\);

-- Location: LCFF_X53_Y15_N7
\Camera_Data_unit|Camera_Data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data~8_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data\(7));

-- Location: M4K_X13_Y15
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \Camera_Data_unit|Data_Valid~regout\,
	portadatain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X25_Y12_N23
\Camera_Data_unit|Camera_Data_Tap0_dly[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(0),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap0_dly\(0));

-- Location: LCCOMB_X25_Y12_N12
\Camera_Data_unit|oBlue[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oBlue[0]~feeder_combout\ = \Camera_Data_unit|Camera_Data_Tap0_dly\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Camera_Data_Tap0_dly\(0),
	combout => \Camera_Data_unit|oBlue[0]~feeder_combout\);

-- Location: LCFF_X25_Y12_N13
\Camera_Data_unit|oBlue[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oBlue[0]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oBlue\(0));

-- Location: LCCOMB_X54_Y15_N24
\Camera_Data_unit|iCamera_Data_PIX[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_PIX[1]~feeder_combout\ = \GPIO_1[1]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO_1[1]~21\,
	combout => \Camera_Data_unit|iCamera_Data_PIX[1]~feeder_combout\);

-- Location: LCFF_X54_Y15_N25
\Camera_Data_unit|iCamera_Data_PIX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	datain => \Camera_Data_unit|iCamera_Data_PIX[1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_PIX\(1));

-- Location: LCCOMB_X53_Y15_N30
\Camera_Data_unit|iCamera_Data_50[0][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[0][1]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_PIX\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_PIX\(1),
	combout => \Camera_Data_unit|iCamera_Data_50[0][1]~feeder_combout\);

-- Location: LCFF_X53_Y15_N31
\Camera_Data_unit|iCamera_Data_50[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[0][1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[0][1]~regout\);

-- Location: LCCOMB_X53_Y15_N14
\Camera_Data_unit|iCamera_Data_50[1][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[1][1]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_50[0][1]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_50[0][1]~regout\,
	combout => \Camera_Data_unit|iCamera_Data_50[1][1]~feeder_combout\);

-- Location: LCFF_X53_Y15_N15
\Camera_Data_unit|iCamera_Data_50[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[1][1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[1][1]~regout\);

-- Location: LCCOMB_X53_Y15_N22
\Camera_Data_unit|Camera_Data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data~6_combout\ = (\Camera_Data_unit|iCamera_Data_50[1][1]~regout\ & \Camera_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|iCamera_Data_50[1][1]~regout\,
	datac => \Camera_unit_enable~regout\,
	combout => \Camera_Data_unit|Camera_Data~6_combout\);

-- Location: LCFF_X53_Y15_N23
\Camera_Data_unit|Camera_Data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data~6_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data\(1));

-- Location: LCCOMB_X53_Y15_N0
\Camera_Data_unit|Camera_Data~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data~5_combout\ = (\Camera_Data_unit|iCamera_Data_50[1][2]~regout\ & \Camera_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|iCamera_Data_50[1][2]~regout\,
	datac => \Camera_unit_enable~regout\,
	combout => \Camera_Data_unit|Camera_Data~5_combout\);

-- Location: LCFF_X53_Y15_N1
\Camera_Data_unit|Camera_Data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data~5_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data\(2));

-- Location: M4K_X52_Y16
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \Camera_Data_unit|Data_Valid~regout\,
	portadatain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTADATAIN_bus\,
	portaaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTAADDR_bus\,
	portbaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y14_N26
\Camera_Data_unit|Camera_Data_Tap0_dly[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap0_dly[1]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(1),
	combout => \Camera_Data_unit|Camera_Data_Tap0_dly[1]~feeder_combout\);

-- Location: LCFF_X25_Y14_N27
\Camera_Data_unit|Camera_Data_Tap0_dly[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap0_dly[1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap0_dly\(1));

-- Location: LCFF_X25_Y12_N29
\Camera_Data_unit|oBlue[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Camera_Data_Tap0_dly\(1),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oBlue\(1));

-- Location: LCCOMB_X25_Y12_N16
\Camera_Data_unit|Camera_Data_Tap0_dly[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap0_dly[2]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(2),
	combout => \Camera_Data_unit|Camera_Data_Tap0_dly[2]~feeder_combout\);

-- Location: LCFF_X25_Y12_N17
\Camera_Data_unit|Camera_Data_Tap0_dly[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap0_dly[2]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap0_dly\(2));

-- Location: LCFF_X25_Y12_N21
\Camera_Data_unit|oBlue[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Camera_Data_Tap0_dly\(2),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oBlue\(2));

-- Location: LCFF_X54_Y15_N1
\Camera_Data_unit|iCamera_Data_PIX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	sdata => \GPIO_1[3]~23\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_PIX\(3));

-- Location: LCFF_X42_Y15_N1
\Camera_Data_unit|iCamera_Data_50[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|iCamera_Data_PIX\(3),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[0][3]~regout\);

-- Location: LCCOMB_X31_Y15_N22
\Camera_Data_unit|iCamera_Data_50[1][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[1][3]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_50[0][3]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_Data_unit|iCamera_Data_50[0][3]~regout\,
	combout => \Camera_Data_unit|iCamera_Data_50[1][3]~feeder_combout\);

-- Location: LCFF_X31_Y15_N23
\Camera_Data_unit|iCamera_Data_50[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[1][3]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[1][3]~regout\);

-- Location: LCCOMB_X31_Y15_N8
\Camera_Data_unit|Camera_Data~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data~4_combout\ = (\Camera_unit_enable~regout\ & \Camera_Data_unit|iCamera_Data_50[1][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|iCamera_Data_50[1][3]~regout\,
	combout => \Camera_Data_unit|Camera_Data~4_combout\);

-- Location: LCFF_X31_Y15_N9
\Camera_Data_unit|Camera_Data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data\(3));

-- Location: LCCOMB_X54_Y15_N18
\Camera_Data_unit|iCamera_Data_PIX[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_PIX[4]~feeder_combout\ = \GPIO_1[2]~22\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO_1[2]~22\,
	combout => \Camera_Data_unit|iCamera_Data_PIX[4]~feeder_combout\);

-- Location: LCFF_X54_Y15_N19
\Camera_Data_unit|iCamera_Data_PIX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	datain => \Camera_Data_unit|iCamera_Data_PIX[4]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_PIX\(4));

-- Location: LCCOMB_X32_Y15_N2
\Camera_Data_unit|iCamera_Data_50[0][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[0][4]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_PIX\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_PIX\(4),
	combout => \Camera_Data_unit|iCamera_Data_50[0][4]~feeder_combout\);

-- Location: LCFF_X32_Y15_N3
\Camera_Data_unit|iCamera_Data_50[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[0][4]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[0][4]~regout\);

-- Location: LCCOMB_X32_Y15_N24
\Camera_Data_unit|iCamera_Data_50[1][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[1][4]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_50[0][4]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_50[0][4]~regout\,
	combout => \Camera_Data_unit|iCamera_Data_50[1][4]~feeder_combout\);

-- Location: LCFF_X32_Y15_N25
\Camera_Data_unit|iCamera_Data_50[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[1][4]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[1][4]~regout\);

-- Location: LCCOMB_X31_Y15_N18
\Camera_Data_unit|Camera_Data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data~3_combout\ = (\Camera_unit_enable~regout\ & \Camera_Data_unit|iCamera_Data_50[1][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|iCamera_Data_50[1][4]~regout\,
	combout => \Camera_Data_unit|Camera_Data~3_combout\);

-- Location: LCFF_X31_Y15_N19
\Camera_Data_unit|Camera_Data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data\(4));

-- Location: M4K_X26_Y15
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \Camera_Data_unit|Data_Valid~regout\,
	portadatain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTADATAIN_bus\,
	portaaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus\);

-- Location: LCFF_X25_Y12_N27
\Camera_Data_unit|Camera_Data_Tap0_dly[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(3),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap0_dly\(3));

-- Location: LCCOMB_X25_Y12_N4
\Camera_Data_unit|oBlue[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oBlue[3]~feeder_combout\ = \Camera_Data_unit|Camera_Data_Tap0_dly\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Camera_Data_Tap0_dly\(3),
	combout => \Camera_Data_unit|oBlue[3]~feeder_combout\);

-- Location: LCFF_X25_Y12_N5
\Camera_Data_unit|oBlue[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oBlue[3]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oBlue\(3));

-- Location: LCFF_X25_Y12_N25
\Camera_Data_unit|Camera_Data_Tap0_dly[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(4),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap0_dly\(4));

-- Location: LCFF_X25_Y12_N9
\Camera_Data_unit|oBlue[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Camera_Data_Tap0_dly\(4),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oBlue\(4));

-- Location: LCFF_X54_Y15_N29
\Camera_Data_unit|iCamera_Data_PIX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	sdata => \GPIO_1[4]~24\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_PIX\(5));

-- Location: LCCOMB_X32_Y15_N16
\Camera_Data_unit|iCamera_Data_50[0][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[0][5]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_PIX\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_PIX\(5),
	combout => \Camera_Data_unit|iCamera_Data_50[0][5]~feeder_combout\);

-- Location: LCFF_X32_Y15_N17
\Camera_Data_unit|iCamera_Data_50[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[0][5]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[0][5]~regout\);

-- Location: LCCOMB_X32_Y15_N30
\Camera_Data_unit|iCamera_Data_50[1][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[1][5]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_50[0][5]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_Data_unit|iCamera_Data_50[0][5]~regout\,
	combout => \Camera_Data_unit|iCamera_Data_50[1][5]~feeder_combout\);

-- Location: LCFF_X32_Y15_N31
\Camera_Data_unit|iCamera_Data_50[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[1][5]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[1][5]~regout\);

-- Location: LCCOMB_X31_Y15_N16
\Camera_Data_unit|Camera_Data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data~2_combout\ = (\Camera_unit_enable~regout\ & \Camera_Data_unit|iCamera_Data_50[1][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|iCamera_Data_50[1][5]~regout\,
	combout => \Camera_Data_unit|Camera_Data~2_combout\);

-- Location: LCFF_X31_Y15_N17
\Camera_Data_unit|Camera_Data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data\(5));

-- Location: LCCOMB_X54_Y15_N6
\Camera_Data_unit|iCamera_Data_PIX[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_PIX[6]~feeder_combout\ = \GPIO_1[6]~26\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO_1[6]~26\,
	combout => \Camera_Data_unit|iCamera_Data_PIX[6]~feeder_combout\);

-- Location: LCFF_X54_Y15_N7
\Camera_Data_unit|iCamera_Data_PIX[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	datain => \Camera_Data_unit|iCamera_Data_PIX[6]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_PIX\(6));

-- Location: LCCOMB_X42_Y15_N2
\Camera_Data_unit|iCamera_Data_50[0][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[0][6]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_PIX\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_PIX\(6),
	combout => \Camera_Data_unit|iCamera_Data_50[0][6]~feeder_combout\);

-- Location: LCFF_X42_Y15_N3
\Camera_Data_unit|iCamera_Data_50[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[0][6]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[0][6]~regout\);

-- Location: LCCOMB_X31_Y15_N0
\Camera_Data_unit|iCamera_Data_50[1][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[1][6]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_50[0][6]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_50[0][6]~regout\,
	combout => \Camera_Data_unit|iCamera_Data_50[1][6]~feeder_combout\);

-- Location: LCFF_X31_Y15_N1
\Camera_Data_unit|iCamera_Data_50[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[1][6]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[1][6]~regout\);

-- Location: LCCOMB_X31_Y15_N6
\Camera_Data_unit|Camera_Data~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data~1_combout\ = (\Camera_unit_enable~regout\ & \Camera_Data_unit|iCamera_Data_50[1][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|iCamera_Data_50[1][6]~regout\,
	combout => \Camera_Data_unit|Camera_Data~1_combout\);

-- Location: LCFF_X31_Y15_N7
\Camera_Data_unit|Camera_Data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data\(6));

-- Location: M4K_X26_Y14
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \Camera_Data_unit|Data_Valid~regout\,
	portadatain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTADATAIN_bus\,
	portaaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: LCFF_X25_Y13_N3
\Camera_Data_unit|Camera_Data_Tap0_dly[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(5),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap0_dly\(5));

-- Location: LCCOMB_X25_Y13_N26
\Camera_Data_unit|oBlue[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oBlue[5]~feeder_combout\ = \Camera_Data_unit|Camera_Data_Tap0_dly\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Camera_Data_Tap0_dly\(5),
	combout => \Camera_Data_unit|oBlue[5]~feeder_combout\);

-- Location: LCFF_X25_Y13_N27
\Camera_Data_unit|oBlue[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oBlue[5]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oBlue\(5));

-- Location: LCFF_X25_Y13_N13
\Camera_Data_unit|Camera_Data_Tap0_dly[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(6),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap0_dly\(6));

-- Location: LCCOMB_X25_Y13_N4
\Camera_Data_unit|oBlue[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oBlue[6]~feeder_combout\ = \Camera_Data_unit|Camera_Data_Tap0_dly\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Camera_Data_Tap0_dly\(6),
	combout => \Camera_Data_unit|oBlue[6]~feeder_combout\);

-- Location: LCFF_X25_Y13_N5
\Camera_Data_unit|oBlue[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oBlue[6]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oBlue\(6));

-- Location: LCCOMB_X25_Y13_N22
\Camera_Data_unit|Camera_Data_Tap0_dly[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap0_dly[7]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(7),
	combout => \Camera_Data_unit|Camera_Data_Tap0_dly[7]~feeder_combout\);

-- Location: LCFF_X25_Y13_N23
\Camera_Data_unit|Camera_Data_Tap0_dly[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap0_dly[7]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap0_dly\(7));

-- Location: LCCOMB_X25_Y13_N14
\Camera_Data_unit|oBlue[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oBlue[7]~feeder_combout\ = \Camera_Data_unit|Camera_Data_Tap0_dly\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Camera_Data_Tap0_dly\(7),
	combout => \Camera_Data_unit|oBlue[7]~feeder_combout\);

-- Location: LCFF_X25_Y13_N15
\Camera_Data_unit|oBlue[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oBlue[7]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oBlue\(7));

-- Location: LCCOMB_X54_Y15_N26
\Camera_Data_unit|iCamera_Data_PIX[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_PIX[8]~feeder_combout\ = \GPIO_1[8]~28\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO_1[8]~28\,
	combout => \Camera_Data_unit|iCamera_Data_PIX[8]~feeder_combout\);

-- Location: LCFF_X54_Y15_N27
\Camera_Data_unit|iCamera_Data_PIX[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	datain => \Camera_Data_unit|iCamera_Data_PIX[8]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_PIX\(8));

-- Location: LCCOMB_X54_Y15_N30
\Camera_Data_unit|iCamera_Data_50[0][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[0][8]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_PIX\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_PIX\(8),
	combout => \Camera_Data_unit|iCamera_Data_50[0][8]~feeder_combout\);

-- Location: LCFF_X54_Y15_N31
\Camera_Data_unit|iCamera_Data_50[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[0][8]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[0][8]~regout\);

-- Location: LCCOMB_X53_Y15_N4
\Camera_Data_unit|iCamera_Data_50[1][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[1][8]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_50[0][8]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_50[0][8]~regout\,
	combout => \Camera_Data_unit|iCamera_Data_50[1][8]~feeder_combout\);

-- Location: LCFF_X53_Y15_N5
\Camera_Data_unit|iCamera_Data_50[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[1][8]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[1][8]~regout\);

-- Location: LCCOMB_X53_Y15_N24
\Camera_Data_unit|Camera_Data~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data~9_combout\ = (\Camera_Data_unit|iCamera_Data_50[1][8]~regout\ & \Camera_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|iCamera_Data_50[1][8]~regout\,
	datac => \Camera_unit_enable~regout\,
	combout => \Camera_Data_unit|Camera_Data~9_combout\);

-- Location: LCFF_X53_Y15_N25
\Camera_Data_unit|Camera_Data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data~9_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data\(8));

-- Location: LCCOMB_X54_Y15_N20
\Camera_Data_unit|iCamera_Data_PIX[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_PIX[9]~feeder_combout\ = \GPIO_1[9]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO_1[9]~29\,
	combout => \Camera_Data_unit|iCamera_Data_PIX[9]~feeder_combout\);

-- Location: LCFF_X54_Y15_N21
\Camera_Data_unit|iCamera_Data_PIX[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_1[10]~30\,
	datain => \Camera_Data_unit|iCamera_Data_PIX[9]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_PIX\(9));

-- Location: LCCOMB_X53_Y15_N26
\Camera_Data_unit|iCamera_Data_50[0][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[0][9]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_PIX\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_PIX\(9),
	combout => \Camera_Data_unit|iCamera_Data_50[0][9]~feeder_combout\);

-- Location: LCFF_X53_Y15_N27
\Camera_Data_unit|iCamera_Data_50[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[0][9]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[0][9]~regout\);

-- Location: LCCOMB_X53_Y15_N10
\Camera_Data_unit|iCamera_Data_50[1][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|iCamera_Data_50[1][9]~feeder_combout\ = \Camera_Data_unit|iCamera_Data_50[0][9]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|iCamera_Data_50[0][9]~regout\,
	combout => \Camera_Data_unit|iCamera_Data_50[1][9]~feeder_combout\);

-- Location: LCFF_X53_Y15_N11
\Camera_Data_unit|iCamera_Data_50[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|iCamera_Data_50[1][9]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|iCamera_Data_50[1][9]~regout\);

-- Location: LCCOMB_X53_Y15_N2
\Camera_Data_unit|Camera_Data~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data~10_combout\ = (\Camera_unit_enable~regout\ & \Camera_Data_unit|iCamera_Data_50[1][9]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|iCamera_Data_50[1][9]~regout\,
	combout => \Camera_Data_unit|Camera_Data~10_combout\);

-- Location: LCFF_X53_Y15_N3
\Camera_Data_unit|Camera_Data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data~10_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Camera_Data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data\(9));

-- Location: M4K_X52_Y15
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \Camera_Data_unit|Data_Valid~regout\,
	portadatain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\,
	portaaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y13_N28
\Camera_Data_unit|Camera_Data_Tap0_dly[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap0_dly[8]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(8),
	combout => \Camera_Data_unit|Camera_Data_Tap0_dly[8]~feeder_combout\);

-- Location: LCFF_X25_Y13_N29
\Camera_Data_unit|Camera_Data_Tap0_dly[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap0_dly[8]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap0_dly\(8));

-- Location: LCCOMB_X25_Y13_N20
\Camera_Data_unit|oBlue[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oBlue[8]~feeder_combout\ = \Camera_Data_unit|Camera_Data_Tap0_dly\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Camera_Data_Tap0_dly\(8),
	combout => \Camera_Data_unit|oBlue[8]~feeder_combout\);

-- Location: LCFF_X25_Y13_N21
\Camera_Data_unit|oBlue[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oBlue[8]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oBlue\(8));

-- Location: M4K_X26_Y9
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	portadatain => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\,
	portbdatain => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\,
	portaaddr => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\,
	portbaddr => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y11_N22
\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N16
\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X27_Y12_N17
\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X27_Y11_N23
\u7|write_fifo2|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCCOMB_X28_Y11_N16
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\);

-- Location: LCFF_X28_Y11_N17
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X28_Y11_N2
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X28_Y11_N3
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X28_Y11_N28
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\);

-- Location: LCFF_X28_Y11_N29
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X28_Y11_N4
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X28_Y11_N10
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\);

-- Location: LCFF_X28_Y11_N11
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X28_Y11_N30
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\);

-- Location: LCFF_X28_Y11_N31
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X28_Y11_N24
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X29_Y11_N4
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X29_Y11_N8
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (((!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\);

-- Location: LCFF_X29_Y11_N9
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9));

-- Location: LCCOMB_X29_Y11_N30
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\);

-- Location: LCFF_X29_Y11_N31
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8));

-- Location: LCCOMB_X28_Y11_N20
\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: LCCOMB_X28_Y11_N14
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\);

-- Location: LCFF_X28_Y11_N15
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X28_Y11_N12
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: LCFF_X28_Y11_N13
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X28_Y11_N6
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ $ 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCFF_X28_Y11_N7
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X28_Y11_N0
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ $ (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCFF_X28_Y11_N1
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X27_Y11_N4
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\);

-- Location: LCFF_X27_Y11_N5
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X28_Y11_N22
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X27_Y11_N12
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X27_Y11_N26
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X27_Y11_N27
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCFF_X30_Y11_N19
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X28_Y12_N28
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\);

-- Location: LCFF_X28_Y12_N29
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3));

-- Location: LCFF_X29_Y11_N15
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X29_Y12_N4
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\);

-- Location: LCFF_X29_Y12_N5
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3));

-- Location: LCFF_X29_Y12_N19
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3));

-- Location: LCFF_X29_Y11_N13
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCFF_X30_Y12_N3
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2));

-- Location: LCFF_X30_Y12_N5
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2));

-- Location: LCCOMB_X29_Y12_N18
\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & ((\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)) # (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X29_Y11_N28
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: LCFF_X29_Y11_N29
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCFF_X29_Y10_N21
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8));

-- Location: LCFF_X29_Y10_N17
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8));

-- Location: LCCOMB_X29_Y10_N30
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\);

-- Location: LCFF_X29_Y10_N31
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8));

-- Location: LCCOMB_X29_Y10_N16
\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) & ((\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)) # 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X28_Y11_N26
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\);

-- Location: LCFF_X28_Y11_N27
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: LCFF_X30_Y11_N7
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X29_Y12_N8
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\);

-- Location: LCFF_X29_Y12_N9
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7));

-- Location: LCFF_X29_Y12_N27
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7));

-- Location: LCFF_X30_Y11_N27
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCFF_X29_Y12_N11
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6));

-- Location: LCCOMB_X29_Y12_N12
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\);

-- Location: LCFF_X29_Y12_N13
\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6));

-- Location: LCCOMB_X29_Y12_N26
\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & ((\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6)) # (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X29_Y12_N24
\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # ((\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X28_Y12_N30
\u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\Camera_Data_unit|oData_Valid~regout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \Camera_Data_unit|oData_Valid~regout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X28_Y12_N26
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (((!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\);

-- Location: LCFF_X28_Y12_N27
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

-- Location: LCCOMB_X28_Y12_N0
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & !\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\);

-- Location: LCCOMB_X28_Y12_N2
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\);

-- Location: LCFF_X28_Y12_N3
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2));

-- Location: LCCOMB_X28_Y12_N10
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ = (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\);

-- Location: LCCOMB_X28_Y12_N22
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\);

-- Location: LCFF_X28_Y12_N23
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4));

-- Location: LCCOMB_X28_Y12_N18
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\);

-- Location: LCCOMB_X28_Y12_N12
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\);

-- Location: LCFF_X28_Y12_N13
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5));

-- Location: LCCOMB_X29_Y10_N12
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\);

-- Location: LCFF_X29_Y10_N13
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6));

-- Location: LCCOMB_X29_Y10_N28
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\);

-- Location: LCFF_X29_Y10_N29
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7));

-- Location: LCCOMB_X29_Y10_N4
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & 
-- !\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\);

-- Location: LCFF_X29_Y10_N5
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9));

-- Location: LCCOMB_X29_Y10_N0
\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_a[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_a\(8) = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_a\(8));

-- Location: LCCOMB_X28_Y12_N14
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_a\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\);

-- Location: LCFF_X28_Y12_N15
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\);

-- Location: LCCOMB_X28_Y12_N16
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\);

-- Location: LCFF_X28_Y12_N17
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\);

-- Location: LCCOMB_X28_Y12_N6
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\);

-- Location: LCFF_X28_Y12_N7
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\);

-- Location: LCCOMB_X28_Y12_N8
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ $ (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ $ 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\);

-- Location: LCFF_X28_Y12_N9
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\);

-- Location: LCCOMB_X28_Y12_N4
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\);

-- Location: LCFF_X28_Y12_N5
\u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1));

-- Location: LCFF_X27_Y11_N29
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X30_Y11_N16
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\);

-- Location: LCFF_X30_Y11_N17
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1));

-- Location: LCFF_X30_Y11_N9
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1));

-- Location: LCFF_X30_Y11_N13
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X30_Y11_N8
\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0)))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0)) # (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X27_Y11_N10
\u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\ = (\u7|IN_REQ~regout\ & (\u7|WR_MASK\(1) & ((\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|IN_REQ~regout\,
	datab => \u7|WR_MASK\(1),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\);

-- Location: LCFF_X29_Y11_N27
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCFF_X29_Y10_N9
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X30_Y10_N6
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\);

-- Location: LCFF_X30_Y10_N7
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4));

-- Location: LCCOMB_X30_Y11_N14
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\);

-- Location: LCFF_X30_Y11_N15
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4));

-- Location: LCFF_X29_Y11_N19
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X29_Y11_N22
\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5)))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) & ((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5)) # (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCFF_X29_Y11_N17
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCFF_X29_Y10_N19
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X30_Y10_N12
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\);

-- Location: LCFF_X30_Y10_N13
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9));

-- Location: LCCOMB_X30_Y10_N0
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\);

-- Location: LCFF_X30_Y10_N1
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9));

-- Location: LCCOMB_X29_Y11_N16
\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8) & ((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8)) # (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X29_Y10_N2
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: LCFF_X29_Y10_N3
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X30_Y10_N22
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\);

-- Location: LCFF_X30_Y10_N23
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6));

-- Location: LCFF_X30_Y11_N5
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6));

-- Location: LCCOMB_X29_Y10_N14
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: LCFF_X29_Y10_N15
\u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X30_Y10_N24
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\);

-- Location: LCFF_X30_Y10_N25
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\,
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7));

-- Location: LCFF_X30_Y11_N25
\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7),
	aclr => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7));

-- Location: LCCOMB_X30_Y11_N24
\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) & ((\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)) # (\u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X29_Y11_N6
\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X27_Y11_N0
\u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ = ((\u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\);

-- Location: M4K_X13_Y13
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \Camera_Data_unit|Data_Valid~regout\,
	portadatain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTADATAIN_bus\,
	portaaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: LCFF_X25_Y12_N19
\Camera_Data_unit|oRed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(10),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oRed\(0));

-- Location: LCCOMB_X25_Y12_N2
\Camera_Data_unit|oRed[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oRed[1]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(11),
	combout => \Camera_Data_unit|oRed[1]~feeder_combout\);

-- Location: LCFF_X25_Y12_N3
\Camera_Data_unit|oRed[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oRed[1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oRed\(1));

-- Location: M4K_X26_Y16
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \Camera_Data_unit|Data_Valid~regout\,
	portadatain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTADATAIN_bus\,
	portaaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTAADDR_bus\,
	portbaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y12_N6
\Camera_Data_unit|oRed[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oRed[2]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(12),
	combout => \Camera_Data_unit|oRed[2]~feeder_combout\);

-- Location: LCFF_X25_Y12_N7
\Camera_Data_unit|oRed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oRed[2]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oRed\(2));

-- Location: LCCOMB_X25_Y12_N30
\Camera_Data_unit|oRed[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oRed[3]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(13),
	combout => \Camera_Data_unit|oRed[3]~feeder_combout\);

-- Location: LCFF_X25_Y12_N31
\Camera_Data_unit|oRed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oRed[3]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oRed\(3));

-- Location: M4K_X26_Y13
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \Camera_Data_unit|Data_Valid~regout\,
	portadatain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTADATAIN_bus\,
	portaaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y13_N16
\Camera_Data_unit|oRed[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oRed[4]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(14),
	combout => \Camera_Data_unit|oRed[4]~feeder_combout\);

-- Location: LCFF_X25_Y13_N17
\Camera_Data_unit|oRed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oRed[4]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oRed\(4));

-- Location: LCCOMB_X27_Y13_N16
\Camera_Data_unit|oRed[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oRed[5]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(15),
	combout => \Camera_Data_unit|oRed[5]~feeder_combout\);

-- Location: LCFF_X27_Y13_N17
\Camera_Data_unit|oRed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oRed[5]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oRed\(5));

-- Location: M4K_X13_Y14
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \Camera_Data_unit|Data_Valid~regout\,
	portadatain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTADATAIN_bus\,
	portaaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTAADDR_bus\,
	portbaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y14_N0
\Camera_Data_unit|oRed[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oRed[6]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(16),
	combout => \Camera_Data_unit|oRed[6]~feeder_combout\);

-- Location: LCFF_X25_Y14_N1
\Camera_Data_unit|oRed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oRed[6]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oRed\(6));

-- Location: LCCOMB_X25_Y14_N2
\Camera_Data_unit|oRed[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oRed[7]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(17),
	combout => \Camera_Data_unit|oRed[7]~feeder_combout\);

-- Location: LCFF_X25_Y14_N3
\Camera_Data_unit|oRed[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oRed[7]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oRed\(7));

-- Location: M4K_X52_Y13
\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \Camera_Data_unit|Data_Valid~regout\,
	portadatain => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTADATAIN_bus\,
	portaaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTAADDR_bus\,
	portbaddr => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|ram_block3a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y13_N10
\Camera_Data_unit|oRed[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oRed[8]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(18),
	combout => \Camera_Data_unit|oRed[8]~feeder_combout\);

-- Location: LCFF_X27_Y13_N11
\Camera_Data_unit|oRed[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oRed[8]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oRed\(8));

-- Location: M4K_X26_Y12
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	portadatain => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\,
	portbdatain => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\,
	portaaddr => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\,
	portbaddr => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y9_N4
\u7|mDATAIN[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[0]~0_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0),
	combout => \u7|mDATAIN[0]~0_combout\);

-- Location: LCCOMB_X20_Y9_N22
\u7|command1|do_initial~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|do_initial~feeder_combout\ = \u7|control1|INIT_REQ~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|do_initial~feeder_combout\);

-- Location: LCFF_X20_Y9_N23
\u7|command1|do_initial\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|do_initial~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_initial~regout\);

-- Location: LCCOMB_X20_Y9_N2
\u7|command1|oe4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|oe4~0_combout\ = (!\u7|PM_STOP~regout\ & (!\u7|command1|do_initial~regout\ & (!\u7|command1|do_refresh~regout\ & !\u7|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|PM_STOP~regout\,
	datab => \u7|command1|do_initial~regout\,
	datac => \u7|command1|do_refresh~regout\,
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|oe4~0_combout\);

-- Location: LCCOMB_X20_Y9_N28
\u7|command1|oe4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|oe4~1_combout\ = (\u7|command1|do_writea~regout\) # ((!\u7|command1|do_precharge~regout\ & (\u7|command1|oe4~regout\ & \u7|command1|oe4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_precharge~regout\,
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|oe4~regout\,
	datad => \u7|command1|oe4~0_combout\,
	combout => \u7|command1|oe4~1_combout\);

-- Location: LCFF_X20_Y9_N29
\u7|command1|oe4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|oe4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|oe4~regout\);

-- Location: LCCOMB_X8_Y9_N20
\u7|command1|OE~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|OE~feeder_combout\ = \u7|command1|oe4~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|command1|oe4~regout\,
	combout => \u7|command1|OE~feeder_combout\);

-- Location: LCFF_X8_Y9_N21
\u7|command1|OE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|OE~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|OE~regout\);

-- Location: LCCOMB_X25_Y9_N22
\u7|mDATAIN[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[1]~1_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1),
	combout => \u7|mDATAIN[1]~1_combout\);

-- Location: LCCOMB_X25_Y9_N24
\u7|mDATAIN[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[2]~2_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \u7|WR_MASK\(0),
	combout => \u7|mDATAIN[2]~2_combout\);

-- Location: LCCOMB_X25_Y9_N2
\u7|mDATAIN[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[3]~3_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	combout => \u7|mDATAIN[3]~3_combout\);

-- Location: LCCOMB_X25_Y9_N16
\u7|mDATAIN[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[4]~4_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	combout => \u7|mDATAIN[4]~4_combout\);

-- Location: LCCOMB_X25_Y9_N10
\u7|mDATAIN[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[5]~5_combout\ = (\u7|WR_MASK\(0) & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5)))) # (!\u7|WR_MASK\(0) & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	combout => \u7|mDATAIN[5]~5_combout\);

-- Location: LCCOMB_X25_Y9_N8
\u7|mDATAIN[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[6]~6_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datad => \u7|WR_MASK\(0),
	combout => \u7|mDATAIN[6]~6_combout\);

-- Location: LCCOMB_X25_Y9_N18
\u7|mDATAIN[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[7]~7_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \u7|mDATAIN[7]~7_combout\);

-- Location: LCCOMB_X25_Y9_N12
\u7|mDATAIN[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[8]~8_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	combout => \u7|mDATAIN[8]~8_combout\);

-- Location: LCFF_X25_Y13_N11
\Camera_Data_unit|Camera_Data_Tap0_dly[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(9),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap0_dly\(9));

-- Location: LCCOMB_X25_Y13_N6
\Camera_Data_unit|oBlue[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oBlue[9]~feeder_combout\ = \Camera_Data_unit|Camera_Data_Tap0_dly\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Camera_Data_Tap0_dly\(9),
	combout => \Camera_Data_unit|oBlue[9]~feeder_combout\);

-- Location: LCFF_X25_Y13_N7
\Camera_Data_unit|oBlue[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oBlue[9]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oBlue\(9));

-- Location: LCCOMB_X25_Y13_N0
\Camera_Data_unit|Camera_Data_Tap1_dly[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap1_dly[5]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(15),
	combout => \Camera_Data_unit|Camera_Data_Tap1_dly[5]~feeder_combout\);

-- Location: LCFF_X25_Y13_N1
\Camera_Data_unit|Camera_Data_Tap1_dly[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap1_dly[5]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap1_dly\(5));

-- Location: LCCOMB_X25_Y12_N0
\Camera_Data_unit|Camera_Data_Tap1_dly[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap1_dly[2]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(12),
	combout => \Camera_Data_unit|Camera_Data_Tap1_dly[2]~feeder_combout\);

-- Location: LCFF_X25_Y12_N1
\Camera_Data_unit|Camera_Data_Tap1_dly[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap1_dly[2]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap1_dly\(2));

-- Location: LCCOMB_X25_Y12_N14
\Camera_Data_unit|Camera_Data_Tap1_dly[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap1_dly[1]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(11),
	combout => \Camera_Data_unit|Camera_Data_Tap1_dly[1]~feeder_combout\);

-- Location: LCFF_X25_Y12_N15
\Camera_Data_unit|Camera_Data_Tap1_dly[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap1_dly[1]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap1_dly\(1));

-- Location: LCFF_X25_Y14_N5
\Camera_Data_unit|Camera_Data_Tap1_dly[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(10),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap1_dly\(0));

-- Location: LCCOMB_X25_Y14_N4
\Camera_Data_unit|oGreen[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[0]~11_cout\ = CARRY((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(0) & \Camera_Data_unit|Camera_Data_Tap1_dly\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(0),
	datab => \Camera_Data_unit|Camera_Data_Tap1_dly\(0),
	datad => VCC,
	cout => \Camera_Data_unit|oGreen[0]~11_cout\);

-- Location: LCCOMB_X25_Y14_N6
\Camera_Data_unit|oGreen[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[0]~12_combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) & ((\Camera_Data_unit|Camera_Data_Tap1_dly\(1) & (\Camera_Data_unit|oGreen[0]~11_cout\ & VCC)) # 
-- (!\Camera_Data_unit|Camera_Data_Tap1_dly\(1) & (!\Camera_Data_unit|oGreen[0]~11_cout\)))) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) & ((\Camera_Data_unit|Camera_Data_Tap1_dly\(1) & 
-- (!\Camera_Data_unit|oGreen[0]~11_cout\)) # (!\Camera_Data_unit|Camera_Data_Tap1_dly\(1) & ((\Camera_Data_unit|oGreen[0]~11_cout\) # (GND)))))
-- \Camera_Data_unit|oGreen[0]~13\ = CARRY((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) & (!\Camera_Data_unit|Camera_Data_Tap1_dly\(1) & !\Camera_Data_unit|oGreen[0]~11_cout\)) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) & ((!\Camera_Data_unit|oGreen[0]~11_cout\) # (!\Camera_Data_unit|Camera_Data_Tap1_dly\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(1),
	datab => \Camera_Data_unit|Camera_Data_Tap1_dly\(1),
	datad => VCC,
	cin => \Camera_Data_unit|oGreen[0]~11_cout\,
	combout => \Camera_Data_unit|oGreen[0]~12_combout\,
	cout => \Camera_Data_unit|oGreen[0]~13\);

-- Location: LCCOMB_X25_Y14_N8
\Camera_Data_unit|oGreen[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[1]~14_combout\ = ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(2) $ (\Camera_Data_unit|Camera_Data_Tap1_dly\(2) $ (!\Camera_Data_unit|oGreen[0]~13\)))) # (GND)
-- \Camera_Data_unit|oGreen[1]~15\ = CARRY((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(2) & ((\Camera_Data_unit|Camera_Data_Tap1_dly\(2)) # (!\Camera_Data_unit|oGreen[0]~13\))) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(2) & (\Camera_Data_unit|Camera_Data_Tap1_dly\(2) & !\Camera_Data_unit|oGreen[0]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(2),
	datab => \Camera_Data_unit|Camera_Data_Tap1_dly\(2),
	datad => VCC,
	cin => \Camera_Data_unit|oGreen[0]~13\,
	combout => \Camera_Data_unit|oGreen[1]~14_combout\,
	cout => \Camera_Data_unit|oGreen[1]~15\);

-- Location: LCCOMB_X25_Y14_N10
\Camera_Data_unit|oGreen[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[2]~16_combout\ = (\Camera_Data_unit|Camera_Data_Tap1_dly\(3) & ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & (\Camera_Data_unit|oGreen[1]~15\ & VCC)) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & (!\Camera_Data_unit|oGreen[1]~15\)))) # (!\Camera_Data_unit|Camera_Data_Tap1_dly\(3) & 
-- ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & (!\Camera_Data_unit|oGreen[1]~15\)) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & 
-- ((\Camera_Data_unit|oGreen[1]~15\) # (GND)))))
-- \Camera_Data_unit|oGreen[2]~17\ = CARRY((\Camera_Data_unit|Camera_Data_Tap1_dly\(3) & (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & !\Camera_Data_unit|oGreen[1]~15\)) # 
-- (!\Camera_Data_unit|Camera_Data_Tap1_dly\(3) & ((!\Camera_Data_unit|oGreen[1]~15\) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Camera_Data_Tap1_dly\(3),
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(3),
	datad => VCC,
	cin => \Camera_Data_unit|oGreen[1]~15\,
	combout => \Camera_Data_unit|oGreen[2]~16_combout\,
	cout => \Camera_Data_unit|oGreen[2]~17\);

-- Location: LCCOMB_X25_Y14_N12
\Camera_Data_unit|oGreen[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[3]~18_combout\ = ((\Camera_Data_unit|Camera_Data_Tap1_dly\(4) $ (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(4) $ (!\Camera_Data_unit|oGreen[2]~17\)))) # (GND)
-- \Camera_Data_unit|oGreen[3]~19\ = CARRY((\Camera_Data_unit|Camera_Data_Tap1_dly\(4) & ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(4)) # (!\Camera_Data_unit|oGreen[2]~17\))) # 
-- (!\Camera_Data_unit|Camera_Data_Tap1_dly\(4) & (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(4) & !\Camera_Data_unit|oGreen[2]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Camera_Data_Tap1_dly\(4),
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(4),
	datad => VCC,
	cin => \Camera_Data_unit|oGreen[2]~17\,
	combout => \Camera_Data_unit|oGreen[3]~18_combout\,
	cout => \Camera_Data_unit|oGreen[3]~19\);

-- Location: LCCOMB_X25_Y14_N14
\Camera_Data_unit|oGreen[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[4]~20_combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & ((\Camera_Data_unit|Camera_Data_Tap1_dly\(5) & (\Camera_Data_unit|oGreen[3]~19\ & VCC)) # 
-- (!\Camera_Data_unit|Camera_Data_Tap1_dly\(5) & (!\Camera_Data_unit|oGreen[3]~19\)))) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & ((\Camera_Data_unit|Camera_Data_Tap1_dly\(5) & 
-- (!\Camera_Data_unit|oGreen[3]~19\)) # (!\Camera_Data_unit|Camera_Data_Tap1_dly\(5) & ((\Camera_Data_unit|oGreen[3]~19\) # (GND)))))
-- \Camera_Data_unit|oGreen[4]~21\ = CARRY((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & (!\Camera_Data_unit|Camera_Data_Tap1_dly\(5) & !\Camera_Data_unit|oGreen[3]~19\)) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & ((!\Camera_Data_unit|oGreen[3]~19\) # (!\Camera_Data_unit|Camera_Data_Tap1_dly\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(5),
	datab => \Camera_Data_unit|Camera_Data_Tap1_dly\(5),
	datad => VCC,
	cin => \Camera_Data_unit|oGreen[3]~19\,
	combout => \Camera_Data_unit|oGreen[4]~20_combout\,
	cout => \Camera_Data_unit|oGreen[4]~21\);

-- Location: LCCOMB_X25_Y14_N16
\Camera_Data_unit|oGreen[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[5]~22_combout\ = ((\Camera_Data_unit|Camera_Data_Tap1_dly\(6) $ (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(6) $ (!\Camera_Data_unit|oGreen[4]~21\)))) # (GND)
-- \Camera_Data_unit|oGreen[5]~23\ = CARRY((\Camera_Data_unit|Camera_Data_Tap1_dly\(6) & ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(6)) # (!\Camera_Data_unit|oGreen[4]~21\))) # 
-- (!\Camera_Data_unit|Camera_Data_Tap1_dly\(6) & (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(6) & !\Camera_Data_unit|oGreen[4]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Camera_Data_Tap1_dly\(6),
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(6),
	datad => VCC,
	cin => \Camera_Data_unit|oGreen[4]~21\,
	combout => \Camera_Data_unit|oGreen[5]~22_combout\,
	cout => \Camera_Data_unit|oGreen[5]~23\);

-- Location: LCFF_X25_Y14_N17
\Camera_Data_unit|oGreen[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oGreen[5]~22_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oGreen\(5));

-- Location: LCCOMB_X25_Y14_N30
\Camera_Data_unit|Camera_Data_Tap1_dly[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Camera_Data_Tap1_dly[7]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(17),
	combout => \Camera_Data_unit|Camera_Data_Tap1_dly[7]~feeder_combout\);

-- Location: LCFF_X25_Y14_N31
\Camera_Data_unit|Camera_Data_Tap1_dly[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Camera_Data_Tap1_dly[7]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|Data_Valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Camera_Data_Tap1_dly\(7));

-- Location: LCCOMB_X25_Y14_N18
\Camera_Data_unit|oGreen[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[6]~24_combout\ = (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & ((\Camera_Data_unit|Camera_Data_Tap1_dly\(7) & (\Camera_Data_unit|oGreen[5]~23\ & VCC)) # 
-- (!\Camera_Data_unit|Camera_Data_Tap1_dly\(7) & (!\Camera_Data_unit|oGreen[5]~23\)))) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & ((\Camera_Data_unit|Camera_Data_Tap1_dly\(7) & 
-- (!\Camera_Data_unit|oGreen[5]~23\)) # (!\Camera_Data_unit|Camera_Data_Tap1_dly\(7) & ((\Camera_Data_unit|oGreen[5]~23\) # (GND)))))
-- \Camera_Data_unit|oGreen[6]~25\ = CARRY((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & (!\Camera_Data_unit|Camera_Data_Tap1_dly\(7) & !\Camera_Data_unit|oGreen[5]~23\)) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & ((!\Camera_Data_unit|oGreen[5]~23\) # (!\Camera_Data_unit|Camera_Data_Tap1_dly\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(7),
	datab => \Camera_Data_unit|Camera_Data_Tap1_dly\(7),
	datad => VCC,
	cin => \Camera_Data_unit|oGreen[5]~23\,
	combout => \Camera_Data_unit|oGreen[6]~24_combout\,
	cout => \Camera_Data_unit|oGreen[6]~25\);

-- Location: LCFF_X25_Y14_N19
\Camera_Data_unit|oGreen[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oGreen[6]~24_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oGreen\(6));

-- Location: LCCOMB_X25_Y14_N20
\Camera_Data_unit|oGreen[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[7]~26_combout\ = ((\Camera_Data_unit|Camera_Data_Tap1_dly\(8) $ (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) $ (!\Camera_Data_unit|oGreen[6]~25\)))) # (GND)
-- \Camera_Data_unit|oGreen[7]~27\ = CARRY((\Camera_Data_unit|Camera_Data_Tap1_dly\(8) & ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(8)) # (!\Camera_Data_unit|oGreen[6]~25\))) # 
-- (!\Camera_Data_unit|Camera_Data_Tap1_dly\(8) & (\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) & !\Camera_Data_unit|oGreen[6]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Camera_Data_Tap1_dly\(8),
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(8),
	datad => VCC,
	cin => \Camera_Data_unit|oGreen[6]~25\,
	combout => \Camera_Data_unit|oGreen[7]~26_combout\,
	cout => \Camera_Data_unit|oGreen[7]~27\);

-- Location: LCFF_X25_Y14_N21
\Camera_Data_unit|oGreen[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oGreen[7]~26_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oGreen\(7));

-- Location: LCCOMB_X25_Y14_N22
\Camera_Data_unit|oGreen[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[8]~28_combout\ = (\Camera_Data_unit|Camera_Data_Tap1_dly\(9) & ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & (\Camera_Data_unit|oGreen[7]~27\ & VCC)) # 
-- (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & (!\Camera_Data_unit|oGreen[7]~27\)))) # (!\Camera_Data_unit|Camera_Data_Tap1_dly\(9) & 
-- ((\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & (!\Camera_Data_unit|oGreen[7]~27\)) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & 
-- ((\Camera_Data_unit|oGreen[7]~27\) # (GND)))))
-- \Camera_Data_unit|oGreen[8]~29\ = CARRY((\Camera_Data_unit|Camera_Data_Tap1_dly\(9) & (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & !\Camera_Data_unit|oGreen[7]~27\)) # 
-- (!\Camera_Data_unit|Camera_Data_Tap1_dly\(9) & ((!\Camera_Data_unit|oGreen[7]~27\) # (!\Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Camera_Data_Tap1_dly\(9),
	datab => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(9),
	datad => VCC,
	cin => \Camera_Data_unit|oGreen[7]~27\,
	combout => \Camera_Data_unit|oGreen[8]~28_combout\,
	cout => \Camera_Data_unit|oGreen[8]~29\);

-- Location: LCFF_X25_Y14_N23
\Camera_Data_unit|oGreen[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oGreen[8]~28_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oGreen\(8));

-- Location: LCCOMB_X25_Y14_N24
\Camera_Data_unit|oGreen[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oGreen[9]~30_combout\ = !\Camera_Data_unit|oGreen[8]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Camera_Data_unit|oGreen[8]~29\,
	combout => \Camera_Data_unit|oGreen[9]~30_combout\);

-- Location: LCFF_X25_Y14_N25
\Camera_Data_unit|oGreen[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oGreen[9]~30_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oGreen\(9));

-- Location: M4K_X26_Y10
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 7,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 7,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	portadatain => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\,
	portbdatain => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\,
	portaaddr => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\,
	portbaddr => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y13_N24
\Camera_Data_unit|oRed[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oRed[9]~feeder_combout\ = \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|Raw_Buffer|altshift_taps_component|auto_generated|altsyncram2|q_b\(19),
	combout => \Camera_Data_unit|oRed[9]~feeder_combout\);

-- Location: LCFF_X25_Y13_N25
\Camera_Data_unit|oRed[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oRed[9]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oRed\(9));

-- Location: LCFF_X25_Y14_N7
\Camera_Data_unit|oGreen[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oGreen[0]~12_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oGreen\(0));

-- Location: LCFF_X25_Y14_N9
\Camera_Data_unit|oGreen[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oGreen[1]~14_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oGreen\(1));

-- Location: LCFF_X25_Y14_N11
\Camera_Data_unit|oGreen[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oGreen[2]~16_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oGreen\(2));

-- Location: LCFF_X25_Y14_N13
\Camera_Data_unit|oGreen[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oGreen[3]~18_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oGreen\(3));

-- Location: LCFF_X25_Y14_N15
\Camera_Data_unit|oGreen[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oGreen[4]~20_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Data_unit|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oGreen\(4));

-- Location: M4K_X26_Y11
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 7,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 7,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50_I~clkctrl_outclk\,
	ena0 => \u7|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u7|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	portadatain => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\,
	portbdatain => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\,
	portaaddr => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\,
	portbaddr => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y10_N12
\u7|mDATAIN[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[9]~9_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	combout => \u7|mDATAIN[9]~9_combout\);

-- Location: LCCOMB_X27_Y10_N14
\u7|mDATAIN[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[10]~10_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10),
	combout => \u7|mDATAIN[10]~10_combout\);

-- Location: LCCOMB_X25_Y11_N14
\u7|mDATAIN[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[11]~11_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11),
	datac => \u7|WR_MASK\(0),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11),
	combout => \u7|mDATAIN[11]~11_combout\);

-- Location: LCCOMB_X25_Y11_N12
\u7|mDATAIN[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[12]~12_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12),
	combout => \u7|mDATAIN[12]~12_combout\);

-- Location: LCCOMB_X25_Y11_N10
\u7|mDATAIN[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[13]~13_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13),
	datac => \u7|WR_MASK\(0),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13),
	combout => \u7|mDATAIN[13]~13_combout\);

-- Location: LCCOMB_X25_Y11_N20
\u7|mDATAIN[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[14]~14_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14),
	datac => \u7|WR_MASK\(0),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14),
	combout => \u7|mDATAIN[14]~14_combout\);

-- Location: LCCOMB_X25_Y11_N30
\u7|mDATAIN[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[15]~15_combout\ = (\u7|WR_MASK\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15))) # (!\u7|WR_MASK\(0) & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15),
	datac => \u7|WR_MASK\(0),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15),
	combout => \u7|mDATAIN[15]~15_combout\);

-- Location: LCCOMB_X37_Y12_N2
\Touch_Panel_unit|TP_data_reg[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[10]~14_combout\ = (\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\) # ((!\Touch_Panel_unit|Equal7~3_combout\ & \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|Equal7~3_combout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_data_reg[10]~14_combout\);

-- Location: LCCOMB_X37_Y13_N18
\Touch_Panel_unit|TP_data_reg[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[3]~15_combout\ = (\Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\) # ((\Touch_Panel_unit|TP_data_reg[10]~8_combout\) # ((\Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\ & \Touch_Panel_unit|Equal7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~8_combout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\,
	datad => \Touch_Panel_unit|Equal7~3_combout\,
	combout => \Touch_Panel_unit|TP_data_reg[3]~15_combout\);

-- Location: LCCOMB_X36_Y12_N2
\Touch_Panel_unit|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~0_combout\ = \Touch_Panel_unit|TP_data_reg\(0) $ (VCC)
-- \Touch_Panel_unit|Add3~1\ = CARRY(\Touch_Panel_unit|TP_data_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_data_reg\(0),
	datad => VCC,
	combout => \Touch_Panel_unit|Add3~0_combout\,
	cout => \Touch_Panel_unit|Add3~1\);

-- Location: LCCOMB_X37_Y13_N22
\Touch_Panel_unit|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector27~0_combout\ = (\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & (((\Touch_Panel_unit|Add3~0_combout\)))) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & ((\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & 
-- (\Touch_Panel_unit|Add3~0_combout\)) # (!\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & ((\GPIO_0[1]~1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datac => \Touch_Panel_unit|Add3~0_combout\,
	datad => \GPIO_0[1]~1\,
	combout => \Touch_Panel_unit|Selector27~0_combout\);

-- Location: LCCOMB_X37_Y13_N8
\Touch_Panel_unit|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector27~1_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\ & (!\Touch_Panel_unit|TP_data_reg[10]~8_combout\ & (!\Touch_Panel_unit|TP_data_reg[10]~5_combout\ & \Touch_Panel_unit|Selector27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~8_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[10]~5_combout\,
	datad => \Touch_Panel_unit|Selector27~0_combout\,
	combout => \Touch_Panel_unit|Selector27~1_combout\);

-- Location: LCCOMB_X11_Y12_N4
\LCD_Data_unit|V_Sync~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|V_Sync~1_combout\ = (!\LCD_Data_unit|V_Count\(9) & (\LCD_unit_enable~regout\ & (!\LCD_Data_unit|V_Count\(0) & \LessThan6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(9),
	datab => \LCD_unit_enable~regout\,
	datac => \LCD_Data_unit|V_Count\(0),
	datad => \LessThan6~1_combout\,
	combout => \LCD_Data_unit|V_Sync~1_combout\);

-- Location: LCFF_X11_Y12_N5
\LCD_Data_unit|V_Sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Sync~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Sync~regout\);

-- Location: LCCOMB_X11_Y12_N12
\LCD_Data_unit|LTM_VD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|LTM_VD~0_combout\ = (\LCD_Data_unit|V_Sync~regout\ & \LCD_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Sync~regout\,
	datac => \LCD_unit_enable~regout\,
	combout => \LCD_Data_unit|LTM_VD~0_combout\);

-- Location: LCFF_X11_Y12_N13
\LCD_Data_unit|LTM_VD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|LTM_VD~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_VD~regout\);

-- Location: LCCOMB_X35_Y12_N8
\Touch_Panel_unit|Enable_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Enable_reg[0]~feeder_combout\ = \LCD_Data_unit|LTM_VD~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LCD_Data_unit|LTM_VD~regout\,
	combout => \Touch_Panel_unit|Enable_reg[0]~feeder_combout\);

-- Location: LCFF_X35_Y12_N9
\Touch_Panel_unit|Enable_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Enable_reg[0]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Enable_reg\(0));

-- Location: LCFF_X35_Y12_N3
\Touch_Panel_unit|Enable_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Touch_Panel_unit|Enable_reg\(0),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Enable_reg\(1));

-- Location: LCCOMB_X35_Y12_N10
\Touch_Panel_unit|TP_state~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~84_combout\ = (\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\ & (((\Touch_Panel_unit|Enable_reg\(1)) # (!\Touch_Panel_unit|Enable_reg\(0))))) # (!\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\ & 
-- (\Touch_Panel_unit|TP_state~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~83_combout\,
	datab => \Touch_Panel_unit|Enable_reg\(0),
	datac => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datad => \Touch_Panel_unit|Enable_reg\(1),
	combout => \Touch_Panel_unit|TP_state~84_combout\);

-- Location: LCCOMB_X38_Y14_N24
\Touch_Panel_unit|TP_penirq_db[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_penirq_db[0]~0_combout\ = !\GPIO_0[0]~0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO_0[0]~0\,
	combout => \Touch_Panel_unit|TP_penirq_db[0]~0_combout\);

-- Location: LCFF_X38_Y14_N25
\Touch_Panel_unit|TP_penirq_db[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_penirq_db[0]~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq_db\(0));

-- Location: LCFF_X38_Y14_N19
\Touch_Panel_unit|TP_penirq_db[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Touch_Panel_unit|TP_penirq_db\(0),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq_db\(1));

-- Location: LCCOMB_X38_Y14_N16
\Touch_Panel_unit|TP_penirq_db[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_penirq_db[2]~feeder_combout\ = \Touch_Panel_unit|TP_penirq_db\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_penirq_db\(1),
	combout => \Touch_Panel_unit|TP_penirq_db[2]~feeder_combout\);

-- Location: LCFF_X38_Y14_N17
\Touch_Panel_unit|TP_penirq_db[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_penirq_db[2]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq_db\(2));

-- Location: LCFF_X38_Y14_N7
\Touch_Panel_unit|TP_penirq_db[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Touch_Panel_unit|TP_penirq_db\(2),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq_db\(3));

-- Location: LCCOMB_X38_Y14_N2
\Touch_Panel_unit|TP_penirq_db[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_penirq_db[4]~feeder_combout\ = \Touch_Panel_unit|TP_penirq_db\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_penirq_db\(3),
	combout => \Touch_Panel_unit|TP_penirq_db[4]~feeder_combout\);

-- Location: LCFF_X38_Y14_N3
\Touch_Panel_unit|TP_penirq_db[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_penirq_db[4]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq_db\(4));

-- Location: LCCOMB_X38_Y14_N8
\Touch_Panel_unit|TP_penirq_db[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_penirq_db[5]~feeder_combout\ = \Touch_Panel_unit|TP_penirq_db\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_penirq_db\(4),
	combout => \Touch_Panel_unit|TP_penirq_db[5]~feeder_combout\);

-- Location: LCFF_X38_Y14_N9
\Touch_Panel_unit|TP_penirq_db[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_penirq_db[5]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq_db\(5));

-- Location: LCFF_X38_Y14_N15
\Touch_Panel_unit|TP_penirq_db[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Touch_Panel_unit|TP_penirq_db\(5),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq_db\(6));

-- Location: LCCOMB_X38_Y14_N4
\Touch_Panel_unit|WideAnd0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|WideAnd0~0_combout\ = (\Touch_Panel_unit|TP_penirq_db\(7) & (\Touch_Panel_unit|TP_penirq_db\(5) & (\Touch_Panel_unit|TP_penirq_db\(6) & \Touch_Panel_unit|TP_penirq_db\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_penirq_db\(7),
	datab => \Touch_Panel_unit|TP_penirq_db\(5),
	datac => \Touch_Panel_unit|TP_penirq_db\(6),
	datad => \Touch_Panel_unit|TP_penirq_db\(4),
	combout => \Touch_Panel_unit|WideAnd0~0_combout\);

-- Location: LCCOMB_X38_Y14_N22
\Touch_Panel_unit|WideAnd0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|WideAnd0~combout\ = (\Touch_Panel_unit|WideAnd0~1_combout\ & \Touch_Panel_unit|WideAnd0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|WideAnd0~1_combout\,
	datac => \Touch_Panel_unit|WideAnd0~0_combout\,
	combout => \Touch_Panel_unit|WideAnd0~combout\);

-- Location: LCFF_X38_Y14_N23
\Touch_Panel_unit|TP_penirq0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|WideAnd0~combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq0~regout\);

-- Location: LCCOMB_X40_Y14_N4
\Touch_Panel_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~0_combout\ = (\Camera_MCLK~regout\ & (\Touch_Panel_unit|SPI_Clock_counter\(1) $ (VCC))) # (!\Camera_MCLK~regout\ & (\Touch_Panel_unit|SPI_Clock_counter\(1) & VCC))
-- \Touch_Panel_unit|Add0~1\ = CARRY((\Camera_MCLK~regout\ & \Touch_Panel_unit|SPI_Clock_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_MCLK~regout\,
	datab => \Touch_Panel_unit|SPI_Clock_counter\(1),
	datad => VCC,
	combout => \Touch_Panel_unit|Add0~0_combout\,
	cout => \Touch_Panel_unit|Add0~1\);

-- Location: LCFF_X40_Y14_N5
\Touch_Panel_unit|SPI_Clock_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Add0~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(1));

-- Location: LCCOMB_X40_Y14_N6
\Touch_Panel_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~2_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(2) & (!\Touch_Panel_unit|Add0~1\)) # (!\Touch_Panel_unit|SPI_Clock_counter\(2) & ((\Touch_Panel_unit|Add0~1\) # (GND)))
-- \Touch_Panel_unit|Add0~3\ = CARRY((!\Touch_Panel_unit|Add0~1\) # (!\Touch_Panel_unit|SPI_Clock_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|SPI_Clock_counter\(2),
	datad => VCC,
	cin => \Touch_Panel_unit|Add0~1\,
	combout => \Touch_Panel_unit|Add0~2_combout\,
	cout => \Touch_Panel_unit|Add0~3\);

-- Location: LCCOMB_X40_Y14_N8
\Touch_Panel_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~4_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(3) & (\Touch_Panel_unit|Add0~3\ $ (GND))) # (!\Touch_Panel_unit|SPI_Clock_counter\(3) & (!\Touch_Panel_unit|Add0~3\ & VCC))
-- \Touch_Panel_unit|Add0~5\ = CARRY((\Touch_Panel_unit|SPI_Clock_counter\(3) & !\Touch_Panel_unit|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|SPI_Clock_counter\(3),
	datad => VCC,
	cin => \Touch_Panel_unit|Add0~3\,
	combout => \Touch_Panel_unit|Add0~4_combout\,
	cout => \Touch_Panel_unit|Add0~5\);

-- Location: LCFF_X40_Y14_N9
\Touch_Panel_unit|SPI_Clock_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Add0~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(3));

-- Location: LCCOMB_X40_Y14_N12
\Touch_Panel_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~8_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(5) & (\Touch_Panel_unit|Add0~7\ $ (GND))) # (!\Touch_Panel_unit|SPI_Clock_counter\(5) & (!\Touch_Panel_unit|Add0~7\ & VCC))
-- \Touch_Panel_unit|Add0~9\ = CARRY((\Touch_Panel_unit|SPI_Clock_counter\(5) & !\Touch_Panel_unit|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|SPI_Clock_counter\(5),
	datad => VCC,
	cin => \Touch_Panel_unit|Add0~7\,
	combout => \Touch_Panel_unit|Add0~8_combout\,
	cout => \Touch_Panel_unit|Add0~9\);

-- Location: LCCOMB_X40_Y14_N14
\Touch_Panel_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~10_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(6) & (!\Touch_Panel_unit|Add0~9\)) # (!\Touch_Panel_unit|SPI_Clock_counter\(6) & ((\Touch_Panel_unit|Add0~9\) # (GND)))
-- \Touch_Panel_unit|Add0~11\ = CARRY((!\Touch_Panel_unit|Add0~9\) # (!\Touch_Panel_unit|SPI_Clock_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|SPI_Clock_counter\(6),
	datad => VCC,
	cin => \Touch_Panel_unit|Add0~9\,
	combout => \Touch_Panel_unit|Add0~10_combout\,
	cout => \Touch_Panel_unit|Add0~11\);

-- Location: LCFF_X40_Y14_N15
\Touch_Panel_unit|SPI_Clock_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Add0~10_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(6));

-- Location: LCCOMB_X40_Y14_N18
\Touch_Panel_unit|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~14_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(8) & (!\Touch_Panel_unit|Add0~13\)) # (!\Touch_Panel_unit|SPI_Clock_counter\(8) & ((\Touch_Panel_unit|Add0~13\) # (GND)))
-- \Touch_Panel_unit|Add0~15\ = CARRY((!\Touch_Panel_unit|Add0~13\) # (!\Touch_Panel_unit|SPI_Clock_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|SPI_Clock_counter\(8),
	datad => VCC,
	cin => \Touch_Panel_unit|Add0~13\,
	combout => \Touch_Panel_unit|Add0~14_combout\,
	cout => \Touch_Panel_unit|Add0~15\);

-- Location: LCFF_X40_Y14_N19
\Touch_Panel_unit|SPI_Clock_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Add0~14_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(8));

-- Location: LCFF_X40_Y14_N13
\Touch_Panel_unit|SPI_Clock_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Add0~8_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(5));

-- Location: LCCOMB_X40_Y14_N0
\Touch_Panel_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal0~1_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(7) & (\Touch_Panel_unit|SPI_Clock_counter\(8) & (\Touch_Panel_unit|SPI_Clock_counter\(6) & \Touch_Panel_unit|SPI_Clock_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|SPI_Clock_counter\(7),
	datab => \Touch_Panel_unit|SPI_Clock_counter\(8),
	datac => \Touch_Panel_unit|SPI_Clock_counter\(6),
	datad => \Touch_Panel_unit|SPI_Clock_counter\(5),
	combout => \Touch_Panel_unit|Equal0~1_combout\);

-- Location: LCFF_X40_Y14_N7
\Touch_Panel_unit|SPI_Clock_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Add0~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(2));

-- Location: LCCOMB_X40_Y14_N2
\Touch_Panel_unit|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal0~2_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(4) & (\Touch_Panel_unit|SPI_Clock_counter\(3) & (\Touch_Panel_unit|SPI_Clock_counter\(1) & \Touch_Panel_unit|SPI_Clock_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|SPI_Clock_counter\(4),
	datab => \Touch_Panel_unit|SPI_Clock_counter\(3),
	datac => \Touch_Panel_unit|SPI_Clock_counter\(1),
	datad => \Touch_Panel_unit|SPI_Clock_counter\(2),
	combout => \Touch_Panel_unit|Equal0~2_combout\);

-- Location: LCCOMB_X40_Y14_N20
\Touch_Panel_unit|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~16_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(9) & (\Touch_Panel_unit|Add0~15\ $ (GND))) # (!\Touch_Panel_unit|SPI_Clock_counter\(9) & (!\Touch_Panel_unit|Add0~15\ & VCC))
-- \Touch_Panel_unit|Add0~17\ = CARRY((\Touch_Panel_unit|SPI_Clock_counter\(9) & !\Touch_Panel_unit|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|SPI_Clock_counter\(9),
	datad => VCC,
	cin => \Touch_Panel_unit|Add0~15\,
	combout => \Touch_Panel_unit|Add0~16_combout\,
	cout => \Touch_Panel_unit|Add0~17\);

-- Location: LCCOMB_X40_Y14_N30
\Touch_Panel_unit|SPI_Clock_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|SPI_Clock_counter~0_combout\ = (\Touch_Panel_unit|Add0~16_combout\ & (((!\Touch_Panel_unit|Equal0~0_combout\) # (!\Touch_Panel_unit|Equal0~1_combout\)) # (!\Touch_Panel_unit|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Equal0~2_combout\,
	datab => \Touch_Panel_unit|Equal0~1_combout\,
	datac => \Touch_Panel_unit|Add0~16_combout\,
	datad => \Touch_Panel_unit|Equal0~0_combout\,
	combout => \Touch_Panel_unit|SPI_Clock_counter~0_combout\);

-- Location: LCFF_X40_Y14_N31
\Touch_Panel_unit|SPI_Clock_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|SPI_Clock_counter~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(9));

-- Location: LCCOMB_X40_Y14_N22
\Touch_Panel_unit|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~18_combout\ = (\Touch_Panel_unit|SPI_Clock_counter\(10) & (!\Touch_Panel_unit|Add0~17\)) # (!\Touch_Panel_unit|SPI_Clock_counter\(10) & ((\Touch_Panel_unit|Add0~17\) # (GND)))
-- \Touch_Panel_unit|Add0~19\ = CARRY((!\Touch_Panel_unit|Add0~17\) # (!\Touch_Panel_unit|SPI_Clock_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|SPI_Clock_counter\(10),
	datad => VCC,
	cin => \Touch_Panel_unit|Add0~17\,
	combout => \Touch_Panel_unit|Add0~18_combout\,
	cout => \Touch_Panel_unit|Add0~19\);

-- Location: LCFF_X40_Y14_N23
\Touch_Panel_unit|SPI_Clock_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Add0~18_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(10));

-- Location: LCCOMB_X40_Y14_N24
\Touch_Panel_unit|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add0~20_combout\ = \Touch_Panel_unit|SPI_Clock_counter\(11) $ (!\Touch_Panel_unit|Add0~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|SPI_Clock_counter\(11),
	cin => \Touch_Panel_unit|Add0~19\,
	combout => \Touch_Panel_unit|Add0~20_combout\);

-- Location: LCFF_X40_Y14_N25
\Touch_Panel_unit|SPI_Clock_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Add0~20_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|SPI_Clock_counter\(11));

-- Location: LCCOMB_X40_Y14_N26
\Touch_Panel_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal0~0_combout\ = (\Camera_MCLK~regout\ & (!\Touch_Panel_unit|SPI_Clock_counter\(10) & (!\Touch_Panel_unit|SPI_Clock_counter\(11) & !\Touch_Panel_unit|SPI_Clock_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_MCLK~regout\,
	datab => \Touch_Panel_unit|SPI_Clock_counter\(10),
	datac => \Touch_Panel_unit|SPI_Clock_counter\(11),
	datad => \Touch_Panel_unit|SPI_Clock_counter\(9),
	combout => \Touch_Panel_unit|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y14_N28
\Touch_Panel_unit|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal0~3_combout\ = (\Touch_Panel_unit|Equal0~1_combout\ & (\Touch_Panel_unit|Equal0~2_combout\ & \Touch_Panel_unit|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|Equal0~1_combout\,
	datac => \Touch_Panel_unit|Equal0~2_combout\,
	datad => \Touch_Panel_unit|Equal0~0_combout\,
	combout => \Touch_Panel_unit|Equal0~3_combout\);

-- Location: LCFF_X40_Y14_N29
\Touch_Panel_unit|En_SPI_Clock\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Equal0~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|En_SPI_Clock~regout\);

-- Location: LCCOMB_X37_Y14_N28
\Touch_Panel_unit|Touch_En~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Touch_En~3_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\ & (\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & (\Touch_Panel_unit|Equal8~0_combout\ & \Touch_Panel_unit|En_SPI_Clock~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	datac => \Touch_Panel_unit|Equal8~0_combout\,
	datad => \Touch_Panel_unit|En_SPI_Clock~regout\,
	combout => \Touch_Panel_unit|Touch_En~3_combout\);

-- Location: LCCOMB_X38_Y14_N28
\Touch_Panel_unit|Touch_En~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Touch_En~4_combout\ = (\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\ & ((\Touch_Panel_unit|Touch_En~3_combout\ & ((\Touch_Panel_unit|TP_penirq~regout\))) # (!\Touch_Panel_unit|Touch_En~3_combout\ & (\Touch_Panel_unit|Touch_En~regout\)))) 
-- # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\ & (((\Touch_Panel_unit|Touch_En~regout\) # (\Touch_Panel_unit|TP_penirq~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datab => \Touch_Panel_unit|Touch_En~3_combout\,
	datac => \Touch_Panel_unit|Touch_En~regout\,
	datad => \Touch_Panel_unit|TP_penirq~regout\,
	combout => \Touch_Panel_unit|Touch_En~4_combout\);

-- Location: LCFF_X38_Y14_N29
\Touch_Panel_unit|Touch_En\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Touch_En~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Touch_En~regout\);

-- Location: LCCOMB_X38_Y14_N30
\Touch_Panel_unit|TP_penirq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_penirq~0_combout\ = (\Touch_Panel_unit|Touch_En~regout\ & (\Touch_Panel_unit|TP_penirq1~regout\)) # (!\Touch_Panel_unit|Touch_En~regout\ & ((\Touch_Panel_unit|TP_penirq0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_penirq1~regout\,
	datab => \Touch_Panel_unit|TP_penirq0~regout\,
	datad => \Touch_Panel_unit|Touch_En~regout\,
	combout => \Touch_Panel_unit|TP_penirq~0_combout\);

-- Location: LCFF_X38_Y14_N31
\Touch_Panel_unit|TP_penirq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_penirq~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_penirq~regout\);

-- Location: LCCOMB_X35_Y13_N12
\Touch_Panel_unit|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector12~0_combout\ = (!\Touch_Panel_unit|TP_data_count[3]~6_combout\ & (\Touch_Panel_unit|TP_data_count\(3) $ (\Touch_Panel_unit|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_data_count[3]~6_combout\,
	datac => \Touch_Panel_unit|TP_data_count\(3),
	datad => \Touch_Panel_unit|Equal6~1_combout\,
	combout => \Touch_Panel_unit|Selector12~0_combout\);

-- Location: LCCOMB_X36_Y14_N28
\Touch_Panel_unit|TP_data_count[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~1_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\ & (\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\ & \Touch_Panel_unit|En_SPI_Clock~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datad => \Touch_Panel_unit|En_SPI_Clock~regout\,
	combout => \Touch_Panel_unit|TP_data_count[3]~1_combout\);

-- Location: LCCOMB_X36_Y13_N8
\Touch_Panel_unit|TP_state~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~68_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\ & (!\Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\ & !\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~68_combout\);

-- Location: LCCOMB_X36_Y13_N10
\Touch_Panel_unit|TP_SCLK_O~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_SCLK_O~0_combout\ = \Touch_Panel_unit|TP_SCLK_O~regout\ $ (((\Touch_Panel_unit|En_SPI_Clock~regout\ & (\Touch_Panel_unit|TP_state~68_combout\ & !\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datab => \Touch_Panel_unit|TP_state~68_combout\,
	datac => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	combout => \Touch_Panel_unit|TP_SCLK_O~0_combout\);

-- Location: LCFF_X36_Y13_N11
\Touch_Panel_unit|TP_SCLK_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_SCLK_O~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Touch_Panel_unit|ALT_INV_TP_state.S_TP_IDLE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_SCLK_O~regout\);

-- Location: LCCOMB_X34_Y13_N28
\Touch_Panel_unit|TP_state~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~67_combout\ = (\Touch_Panel_unit|TP_SCLK_O~regout\) # ((!\Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\ & !\Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\,
	datad => \Touch_Panel_unit|TP_SCLK_O~regout\,
	combout => \Touch_Panel_unit|TP_state~67_combout\);

-- Location: LCCOMB_X37_Y14_N10
\Touch_Panel_unit|TP_state~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~69_combout\ = (\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\ & (\Touch_Panel_unit|TP_data_count[3]~0_combout\ & ((!\Touch_Panel_unit|En_SPI_Clock~regout\) # (!\Touch_Panel_unit|TP_state~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datab => \Touch_Panel_unit|TP_state~109_combout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~0_combout\,
	datad => \Touch_Panel_unit|En_SPI_Clock~regout\,
	combout => \Touch_Panel_unit|TP_state~69_combout\);

-- Location: LCCOMB_X37_Y14_N8
\Touch_Panel_unit|TP_state~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~112_combout\ = (\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\) # (((\Touch_Panel_unit|TP_state~109_combout\ & \Touch_Panel_unit|En_SPI_Clock~regout\)) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datab => \Touch_Panel_unit|TP_state~109_combout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datad => \Touch_Panel_unit|En_SPI_Clock~regout\,
	combout => \Touch_Panel_unit|TP_state~112_combout\);

-- Location: LCCOMB_X36_Y14_N30
\Touch_Panel_unit|TP_state~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~110_combout\ = (\Touch_Panel_unit|TP_state~56_combout\) # ((\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\) # ((!\Touch_Panel_unit|En_SPI_Clock~regout\) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~56_combout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datad => \Touch_Panel_unit|En_SPI_Clock~regout\,
	combout => \Touch_Panel_unit|TP_state~110_combout\);

-- Location: LCCOMB_X37_Y14_N26
\Touch_Panel_unit|Touch_En~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Touch_En~2_combout\ = (\Touch_Panel_unit|TP_penirq~regout\ & !\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_penirq~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	combout => \Touch_Panel_unit|Touch_En~2_combout\);

-- Location: LCCOMB_X37_Y14_N20
\Touch_Panel_unit|TP_state~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~65_combout\ = (\Touch_Panel_unit|TP_state~112_combout\ & (((\Touch_Panel_unit|Touch_En~2_combout\)) # (!\Touch_Panel_unit|TP_state~64_combout\))) # (!\Touch_Panel_unit|TP_state~112_combout\ & 
-- (((!\Touch_Panel_unit|TP_state~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~64_combout\,
	datab => \Touch_Panel_unit|TP_state~112_combout\,
	datac => \Touch_Panel_unit|TP_state~110_combout\,
	datad => \Touch_Panel_unit|Touch_En~2_combout\,
	combout => \Touch_Panel_unit|TP_state~65_combout\);

-- Location: LCFF_X37_Y14_N11
\Touch_Panel_unit|TP_state.S_TP_ZF_Y\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_state~69_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_state~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\);

-- Location: LCCOMB_X36_Y13_N28
\Touch_Panel_unit|TP_state~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~51_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\ & !\Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\,
	combout => \Touch_Panel_unit|TP_state~51_combout\);

-- Location: LCCOMB_X34_Y13_N0
\Touch_Panel_unit|TP_state~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~99_combout\ = (\Touch_Panel_unit|TP_data_count[3]~2_combout\ & (!\Touch_Panel_unit|TP_data_count[3]~7_combout\ & (!\Touch_Panel_unit|TP_state~51_combout\))) # (!\Touch_Panel_unit|TP_data_count[3]~2_combout\ & (((\GPIO_0[2]~2\)) 
-- # (!\Touch_Panel_unit|TP_data_count[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count[3]~2_combout\,
	datab => \Touch_Panel_unit|TP_data_count[3]~7_combout\,
	datac => \Touch_Panel_unit|TP_state~51_combout\,
	datad => \GPIO_0[2]~2\,
	combout => \Touch_Panel_unit|TP_state~99_combout\);

-- Location: LCCOMB_X37_Y14_N12
\Touch_Panel_unit|TP_state~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~117_combout\ = (\Touch_Panel_unit|TP_state~99_combout\) # ((\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & ((!\Touch_Panel_unit|Equal8~0_combout\))) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & 
-- (\Touch_Panel_unit|TP_data_reg[10]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datab => \Touch_Panel_unit|Equal8~0_combout\,
	datac => \Touch_Panel_unit|TP_state~99_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~117_combout\);

-- Location: LCCOMB_X37_Y14_N22
\Touch_Panel_unit|TP_state~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~108_combout\ = (\Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\ & (\Touch_Panel_unit|TP_data_count[3]~0_combout\ & ((!\Touch_Panel_unit|TP_state~117_combout\) # (!\Touch_Panel_unit|En_SPI_Clock~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\,
	datab => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~0_combout\,
	datad => \Touch_Panel_unit|TP_state~117_combout\,
	combout => \Touch_Panel_unit|TP_state~108_combout\);

-- Location: LCCOMB_X34_Y14_N24
\Touch_Panel_unit|TP_state~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~58_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\ & !\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~58_combout\);

-- Location: LCCOMB_X35_Y14_N4
\Touch_Panel_unit|TP_busy_timeout[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[0]~7_combout\ = \Touch_Panel_unit|TP_busy_timeout\(0) $ (VCC)
-- \Touch_Panel_unit|TP_busy_timeout[0]~8\ = CARRY(\Touch_Panel_unit|TP_busy_timeout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_busy_timeout\(0),
	datad => VCC,
	combout => \Touch_Panel_unit|TP_busy_timeout[0]~7_combout\,
	cout => \Touch_Panel_unit|TP_busy_timeout[0]~8\);

-- Location: LCCOMB_X34_Y13_N12
\Touch_Panel_unit|TP_busy_timeout[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[3]~5_combout\ = ((!\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\ & !\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\)) # (!\GPIO_0[2]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datad => \GPIO_0[2]~2\,
	combout => \Touch_Panel_unit|TP_busy_timeout[3]~5_combout\);

-- Location: LCCOMB_X36_Y14_N24
\Touch_Panel_unit|TP_busy_timeout[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[3]~6_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\ & (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & (!\Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\ & !\Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\,
	combout => \Touch_Panel_unit|TP_busy_timeout[3]~6_combout\);

-- Location: LCCOMB_X35_Y14_N14
\Touch_Panel_unit|TP_busy_timeout[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[3]~17_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\ & (\Touch_Panel_unit|TP_busy_timeout[3]~5_combout\ & (\Touch_Panel_unit|TP_data_count[3]~0_combout\ & \Touch_Panel_unit|TP_busy_timeout[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\,
	datab => \Touch_Panel_unit|TP_busy_timeout[3]~5_combout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~0_combout\,
	datad => \Touch_Panel_unit|TP_busy_timeout[3]~6_combout\,
	combout => \Touch_Panel_unit|TP_busy_timeout[3]~17_combout\);

-- Location: LCCOMB_X35_Y14_N6
\Touch_Panel_unit|TP_busy_timeout[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[1]~9_combout\ = (\Touch_Panel_unit|TP_busy_timeout\(1) & (!\Touch_Panel_unit|TP_busy_timeout[0]~8\)) # (!\Touch_Panel_unit|TP_busy_timeout\(1) & ((\Touch_Panel_unit|TP_busy_timeout[0]~8\) # (GND)))
-- \Touch_Panel_unit|TP_busy_timeout[1]~10\ = CARRY((!\Touch_Panel_unit|TP_busy_timeout[0]~8\) # (!\Touch_Panel_unit|TP_busy_timeout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_busy_timeout\(1),
	datad => VCC,
	cin => \Touch_Panel_unit|TP_busy_timeout[0]~8\,
	combout => \Touch_Panel_unit|TP_busy_timeout[1]~9_combout\,
	cout => \Touch_Panel_unit|TP_busy_timeout[1]~10\);

-- Location: LCFF_X35_Y14_N7
\Touch_Panel_unit|TP_busy_timeout[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_busy_timeout[1]~9_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Touch_Panel_unit|TP_busy_timeout[3]~17_combout\,
	ena => \Touch_Panel_unit|TP_busy_timeout[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_busy_timeout\(1));

-- Location: LCCOMB_X35_Y14_N28
\Touch_Panel_unit|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal3~0_combout\ = (\Touch_Panel_unit|TP_busy_timeout\(3) & (\Touch_Panel_unit|TP_busy_timeout\(2) & (\Touch_Panel_unit|TP_busy_timeout\(0) & \Touch_Panel_unit|TP_busy_timeout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_busy_timeout\(3),
	datab => \Touch_Panel_unit|TP_busy_timeout\(2),
	datac => \Touch_Panel_unit|TP_busy_timeout\(0),
	datad => \Touch_Panel_unit|TP_busy_timeout\(1),
	combout => \Touch_Panel_unit|Equal3~0_combout\);

-- Location: LCCOMB_X35_Y14_N0
\Touch_Panel_unit|TP_busy_timeout[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[4]~19_combout\ = (\GPIO_0[2]~2\ & (((!\Touch_Panel_unit|Equal3~0_combout\)) # (!\Touch_Panel_unit|TP_busy_timeout\(4)))) # (!\GPIO_0[2]~2\ & (((!\Touch_Panel_unit|TP_SCLK_O~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_busy_timeout\(4),
	datab => \Touch_Panel_unit|Equal3~0_combout\,
	datac => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datad => \GPIO_0[2]~2\,
	combout => \Touch_Panel_unit|TP_busy_timeout[4]~19_combout\);

-- Location: LCCOMB_X34_Y13_N20
\Touch_Panel_unit|TP_MOSI_O~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_MOSI_O~3_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\ & !\Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\,
	combout => \Touch_Panel_unit|TP_MOSI_O~3_combout\);

-- Location: LCCOMB_X35_Y13_N18
\Touch_Panel_unit|TP_busy_timeout[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[4]~18_combout\ = (\Touch_Panel_unit|Equal6~1_combout\ & (\Touch_Panel_unit|TP_SCLK_O~regout\ & (!\Touch_Panel_unit|TP_MOSI_O~3_combout\ & !\Touch_Panel_unit|TP_data_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Equal6~1_combout\,
	datab => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datac => \Touch_Panel_unit|TP_MOSI_O~3_combout\,
	datad => \Touch_Panel_unit|TP_data_count\(3),
	combout => \Touch_Panel_unit|TP_busy_timeout[4]~18_combout\);

-- Location: LCCOMB_X35_Y14_N30
\Touch_Panel_unit|TP_busy_timeout[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[4]~20_combout\ = (\Touch_Panel_unit|TP_data_count[3]~1_combout\ & ((\Touch_Panel_unit|TP_busy_timeout[4]~18_combout\) # ((!\Touch_Panel_unit|TP_data_count[3]~2_combout\ & 
-- \Touch_Panel_unit|TP_busy_timeout[4]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count[3]~2_combout\,
	datab => \Touch_Panel_unit|TP_busy_timeout[4]~19_combout\,
	datac => \Touch_Panel_unit|TP_busy_timeout[4]~18_combout\,
	datad => \Touch_Panel_unit|TP_data_count[3]~1_combout\,
	combout => \Touch_Panel_unit|TP_busy_timeout[4]~20_combout\);

-- Location: LCFF_X35_Y14_N5
\Touch_Panel_unit|TP_busy_timeout[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_busy_timeout[0]~7_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Touch_Panel_unit|TP_busy_timeout[3]~17_combout\,
	ena => \Touch_Panel_unit|TP_busy_timeout[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_busy_timeout\(0));

-- Location: LCCOMB_X35_Y14_N8
\Touch_Panel_unit|TP_busy_timeout[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[2]~11_combout\ = (\Touch_Panel_unit|TP_busy_timeout\(2) & (\Touch_Panel_unit|TP_busy_timeout[1]~10\ $ (GND))) # (!\Touch_Panel_unit|TP_busy_timeout\(2) & (!\Touch_Panel_unit|TP_busy_timeout[1]~10\ & VCC))
-- \Touch_Panel_unit|TP_busy_timeout[2]~12\ = CARRY((\Touch_Panel_unit|TP_busy_timeout\(2) & !\Touch_Panel_unit|TP_busy_timeout[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_busy_timeout\(2),
	datad => VCC,
	cin => \Touch_Panel_unit|TP_busy_timeout[1]~10\,
	combout => \Touch_Panel_unit|TP_busy_timeout[2]~11_combout\,
	cout => \Touch_Panel_unit|TP_busy_timeout[2]~12\);

-- Location: LCFF_X35_Y14_N9
\Touch_Panel_unit|TP_busy_timeout[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_busy_timeout[2]~11_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Touch_Panel_unit|TP_busy_timeout[3]~17_combout\,
	ena => \Touch_Panel_unit|TP_busy_timeout[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_busy_timeout\(2));

-- Location: LCCOMB_X35_Y14_N12
\Touch_Panel_unit|TP_busy_timeout[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_busy_timeout[4]~15_combout\ = \Touch_Panel_unit|TP_busy_timeout[3]~14\ $ (!\Touch_Panel_unit|TP_busy_timeout\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_busy_timeout\(4),
	cin => \Touch_Panel_unit|TP_busy_timeout[3]~14\,
	combout => \Touch_Panel_unit|TP_busy_timeout[4]~15_combout\);

-- Location: LCFF_X35_Y14_N13
\Touch_Panel_unit|TP_busy_timeout[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_busy_timeout[4]~15_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Touch_Panel_unit|TP_busy_timeout[3]~17_combout\,
	ena => \Touch_Panel_unit|TP_busy_timeout[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_busy_timeout\(4));

-- Location: LCCOMB_X34_Y14_N12
\Touch_Panel_unit|TP_state~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~79_combout\ = (!\Touch_Panel_unit|TP_data_count[3]~2_combout\ & (((\Touch_Panel_unit|TP_busy_timeout\(4) & \Touch_Panel_unit|Equal3~0_combout\)) # (!\GPIO_0[2]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count[3]~2_combout\,
	datab => \Touch_Panel_unit|TP_busy_timeout\(4),
	datac => \GPIO_0[2]~2\,
	datad => \Touch_Panel_unit|Equal3~0_combout\,
	combout => \Touch_Panel_unit|TP_state~79_combout\);

-- Location: LCCOMB_X34_Y14_N6
\Touch_Panel_unit|TP_state~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~80_combout\ = ((\Touch_Panel_unit|TP_state~66_combout\ & !\GPIO_0[2]~2\)) # (!\Touch_Panel_unit|TP_state~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~66_combout\,
	datac => \GPIO_0[2]~2\,
	datad => \Touch_Panel_unit|TP_state~79_combout\,
	combout => \Touch_Panel_unit|TP_state~80_combout\);

-- Location: LCCOMB_X35_Y14_N18
\Touch_Panel_unit|TP_state~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~105_combout\ = (\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\) # ((\Touch_Panel_unit|TP_state~58_combout\ & (\Touch_Panel_unit|TP_state~80_combout\ & \Touch_Panel_unit|TP_state~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datab => \Touch_Panel_unit|TP_state~58_combout\,
	datac => \Touch_Panel_unit|TP_state~80_combout\,
	datad => \Touch_Panel_unit|TP_state~51_combout\,
	combout => \Touch_Panel_unit|TP_state~105_combout\);

-- Location: LCCOMB_X34_Y14_N22
\Touch_Panel_unit|TP_state~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~59_combout\ = \Touch_Panel_unit|TP_penirq~regout\ $ (\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_penirq~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~59_combout\);

-- Location: LCCOMB_X34_Y14_N8
\Touch_Panel_unit|TP_state~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~60_combout\ = (\Touch_Panel_unit|TP_state~58_combout\ & (((!\Touch_Panel_unit|Equal6~0_combout\ & !\Touch_Panel_unit|TP_state~51_combout\)))) # (!\Touch_Panel_unit|TP_state~58_combout\ & (((!\Touch_Panel_unit|Equal6~0_combout\ & 
-- !\Touch_Panel_unit|TP_state~51_combout\)) # (!\Touch_Panel_unit|TP_state~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~58_combout\,
	datab => \Touch_Panel_unit|TP_state~59_combout\,
	datac => \Touch_Panel_unit|Equal6~0_combout\,
	datad => \Touch_Panel_unit|TP_state~51_combout\,
	combout => \Touch_Panel_unit|TP_state~60_combout\);

-- Location: LCCOMB_X34_Y14_N26
\Touch_Panel_unit|TP_state~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~61_combout\ = (\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\ & ((\Touch_Panel_unit|TP_state~60_combout\))) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\ & (\Touch_Panel_unit|TP_penirq~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datab => \Touch_Panel_unit|TP_penirq~regout\,
	datac => \Touch_Panel_unit|TP_state~60_combout\,
	combout => \Touch_Panel_unit|TP_state~61_combout\);

-- Location: LCCOMB_X34_Y14_N10
\Touch_Panel_unit|TP_state~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~76_combout\ = (\Touch_Panel_unit|TP_data_count[3]~2_combout\) # (((!\Touch_Panel_unit|Equal3~0_combout\) # (!\GPIO_0[2]~2\)) # (!\Touch_Panel_unit|TP_busy_timeout\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count[3]~2_combout\,
	datab => \Touch_Panel_unit|TP_busy_timeout\(4),
	datac => \GPIO_0[2]~2\,
	datad => \Touch_Panel_unit|Equal3~0_combout\,
	combout => \Touch_Panel_unit|TP_state~76_combout\);

-- Location: LCCOMB_X34_Y14_N0
\Touch_Panel_unit|TP_state~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~104_combout\ = (!\Touch_Panel_unit|TP_state~61_combout\ & (\Touch_Panel_unit|TP_state~66_combout\ & \Touch_Panel_unit|TP_state~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_state~61_combout\,
	datac => \Touch_Panel_unit|TP_state~66_combout\,
	datad => \Touch_Panel_unit|TP_state~76_combout\,
	combout => \Touch_Panel_unit|TP_state~104_combout\);

-- Location: LCCOMB_X35_Y14_N24
\Touch_Panel_unit|TP_state~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~106_combout\ = ((!\Touch_Panel_unit|TP_state~63_combout\ & ((\Touch_Panel_unit|TP_state~105_combout\) # (\Touch_Panel_unit|TP_state~104_combout\)))) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~63_combout\,
	datab => \Touch_Panel_unit|TP_state~105_combout\,
	datac => \Touch_Panel_unit|TP_state~104_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	combout => \Touch_Panel_unit|TP_state~106_combout\);

-- Location: LCCOMB_X35_Y13_N24
\Touch_Panel_unit|TP_state~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~102_combout\ = (!\Touch_Panel_unit|TP_MOSI_O~3_combout\ & (((\Touch_Panel_unit|TP_data_count\(3)) # (!\Touch_Panel_unit|TP_SCLK_O~regout\)) # (!\Touch_Panel_unit|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Equal6~1_combout\,
	datab => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datac => \Touch_Panel_unit|TP_MOSI_O~3_combout\,
	datad => \Touch_Panel_unit|TP_data_count\(3),
	combout => \Touch_Panel_unit|TP_state~102_combout\);

-- Location: LCCOMB_X35_Y14_N20
\Touch_Panel_unit|TP_state~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~103_combout\ = (\Touch_Panel_unit|TP_state~101_combout\) # (((\Touch_Panel_unit|TP_state~102_combout\) # (!\Touch_Panel_unit|TP_data_count[3]~1_combout\)) # (!\Touch_Panel_unit|TP_state~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~101_combout\,
	datab => \Touch_Panel_unit|TP_state~51_combout\,
	datac => \Touch_Panel_unit|TP_state~102_combout\,
	datad => \Touch_Panel_unit|TP_data_count[3]~1_combout\,
	combout => \Touch_Panel_unit|TP_state~103_combout\);

-- Location: LCCOMB_X37_Y14_N2
\Touch_Panel_unit|TP_state~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~118_combout\ = (\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\) # (((\Touch_Panel_unit|En_SPI_Clock~regout\ & \Touch_Panel_unit|TP_state~117_combout\)) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datab => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datad => \Touch_Panel_unit|TP_state~117_combout\,
	combout => \Touch_Panel_unit|TP_state~118_combout\);

-- Location: LCCOMB_X36_Y14_N0
\Touch_Panel_unit|TP_state~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~107_combout\ = (\Touch_Panel_unit|TP_state~118_combout\ & ((\Touch_Panel_unit|Touch_En~2_combout\) # ((!\Touch_Panel_unit|TP_state~106_combout\)))) # (!\Touch_Panel_unit|TP_state~118_combout\ & 
-- (((!\Touch_Panel_unit|TP_state~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Touch_En~2_combout\,
	datab => \Touch_Panel_unit|TP_state~106_combout\,
	datac => \Touch_Panel_unit|TP_state~103_combout\,
	datad => \Touch_Panel_unit|TP_state~118_combout\,
	combout => \Touch_Panel_unit|TP_state~107_combout\);

-- Location: LCFF_X37_Y14_N23
\Touch_Panel_unit|TP_state.S_TP_RECV_X\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_state~108_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_state~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\);

-- Location: LCCOMB_X34_Y13_N26
\Touch_Panel_unit|TP_data_count[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~7_combout\ = (\Touch_Panel_unit|TP_SCLK_O~regout\ & ((\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\) # ((\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\)))) # (!\Touch_Panel_unit|TP_SCLK_O~regout\ & 
-- (((!\Touch_Panel_unit|TP_state~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datac => \Touch_Panel_unit|TP_state~51_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	combout => \Touch_Panel_unit|TP_data_count[3]~7_combout\);

-- Location: LCCOMB_X35_Y13_N0
\Touch_Panel_unit|TP_data_count[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~8_combout\ = ((\Touch_Panel_unit|TP_data_count[3]~7_combout\ & ((!\Touch_Panel_unit|TP_state~51_combout\) # (!\Touch_Panel_unit|TP_data_count[3]~2_combout\)))) # (!\Touch_Panel_unit|TP_state~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count[3]~2_combout\,
	datab => \Touch_Panel_unit|TP_state~67_combout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~7_combout\,
	datad => \Touch_Panel_unit|TP_state~51_combout\,
	combout => \Touch_Panel_unit|TP_data_count[3]~8_combout\);

-- Location: LCCOMB_X36_Y14_N10
\Touch_Panel_unit|TP_data_count[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~4_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\ & (!\Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\ & (!\Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\ & !\Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\,
	combout => \Touch_Panel_unit|TP_data_count[3]~4_combout\);

-- Location: LCCOMB_X35_Y14_N22
\Touch_Panel_unit|TP_data_count[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~9_combout\ = (\Touch_Panel_unit|TP_data_count[3]~2_combout\ & (((\Touch_Panel_unit|TP_data_count[3]~4_combout\)) # (!\Touch_Panel_unit|TP_data_count[3]~8_combout\))) # (!\Touch_Panel_unit|TP_data_count[3]~2_combout\ & 
-- (!\Touch_Panel_unit|TP_data_count[3]~8_combout\ & ((!\GPIO_0[2]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count[3]~2_combout\,
	datab => \Touch_Panel_unit|TP_data_count[3]~8_combout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~4_combout\,
	datad => \GPIO_0[2]~2\,
	combout => \Touch_Panel_unit|TP_data_count[3]~9_combout\);

-- Location: LCCOMB_X35_Y14_N16
\Touch_Panel_unit|TP_data_count[3]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~10_combout\ = (\Touch_Panel_unit|TP_data_count[3]~0_combout\ & (\Touch_Panel_unit|TP_data_count[3]~1_combout\ & (\Touch_Panel_unit|TP_data_count[3]~9_combout\ & \Touch_Panel_unit|TP_state~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count[3]~0_combout\,
	datab => \Touch_Panel_unit|TP_data_count[3]~1_combout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~9_combout\,
	datad => \Touch_Panel_unit|TP_state~58_combout\,
	combout => \Touch_Panel_unit|TP_data_count[3]~10_combout\);

-- Location: LCFF_X35_Y13_N13
\Touch_Panel_unit|TP_data_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector12~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_count[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_count\(3));

-- Location: LCCOMB_X35_Y13_N14
\Touch_Panel_unit|TP_data_count[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~3_combout\ = (!\Touch_Panel_unit|TP_data_count\(2) & (\Touch_Panel_unit|TP_data_count\(0) & (\Touch_Panel_unit|TP_data_count\(1) & \Touch_Panel_unit|TP_data_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count\(2),
	datab => \Touch_Panel_unit|TP_data_count\(0),
	datac => \Touch_Panel_unit|TP_data_count\(1),
	datad => \Touch_Panel_unit|TP_data_count\(3),
	combout => \Touch_Panel_unit|TP_data_count[3]~3_combout\);

-- Location: LCCOMB_X34_Y13_N18
\Touch_Panel_unit|TP_state~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~66_combout\ = ((!\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\ & !\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\)) # (!\Touch_Panel_unit|TP_data_count[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~3_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	combout => \Touch_Panel_unit|TP_state~66_combout\);

-- Location: LCCOMB_X34_Y13_N10
\Touch_Panel_unit|TP_data_count[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~2_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\ & !\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	combout => \Touch_Panel_unit|TP_data_count[3]~2_combout\);

-- Location: LCCOMB_X34_Y13_N16
\Touch_Panel_unit|TP_data_count[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~5_combout\ = (\Touch_Panel_unit|TP_state~66_combout\ & (!\Touch_Panel_unit|Equal6~0_combout\ & (!\Touch_Panel_unit|TP_state~51_combout\))) # (!\Touch_Panel_unit|TP_state~66_combout\ & 
-- (((!\Touch_Panel_unit|TP_data_count[3]~2_combout\) # (!\Touch_Panel_unit|TP_state~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Equal6~0_combout\,
	datab => \Touch_Panel_unit|TP_state~66_combout\,
	datac => \Touch_Panel_unit|TP_state~51_combout\,
	datad => \Touch_Panel_unit|TP_data_count[3]~2_combout\,
	combout => \Touch_Panel_unit|TP_data_count[3]~5_combout\);

-- Location: LCCOMB_X35_Y13_N2
\Touch_Panel_unit|TP_data_count[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~6_combout\ = (\Touch_Panel_unit|TP_data_count[3]~5_combout\) # ((\Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\) # (!\Touch_Panel_unit|TP_state~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_data_count[3]~5_combout\,
	datac => \Touch_Panel_unit|TP_state~57_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\,
	combout => \Touch_Panel_unit|TP_data_count[3]~6_combout\);

-- Location: LCCOMB_X35_Y13_N8
\Touch_Panel_unit|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector14~0_combout\ = (!\Touch_Panel_unit|TP_data_count[3]~6_combout\ & (\Touch_Panel_unit|TP_data_count\(1) $ (\Touch_Panel_unit|TP_data_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_data_count[3]~6_combout\,
	datac => \Touch_Panel_unit|TP_data_count\(1),
	datad => \Touch_Panel_unit|TP_data_count\(0),
	combout => \Touch_Panel_unit|Selector14~0_combout\);

-- Location: LCFF_X35_Y13_N9
\Touch_Panel_unit|TP_data_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector14~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_count[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_count\(1));

-- Location: LCCOMB_X35_Y13_N10
\Touch_Panel_unit|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector13~0_combout\ = (!\Touch_Panel_unit|TP_data_count[3]~6_combout\ & (\Touch_Panel_unit|TP_data_count\(2) $ (((\Touch_Panel_unit|TP_data_count\(1) & \Touch_Panel_unit|TP_data_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count\(1),
	datab => \Touch_Panel_unit|TP_data_count[3]~6_combout\,
	datac => \Touch_Panel_unit|TP_data_count\(2),
	datad => \Touch_Panel_unit|TP_data_count\(0),
	combout => \Touch_Panel_unit|Selector13~0_combout\);

-- Location: LCFF_X35_Y13_N11
\Touch_Panel_unit|TP_data_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector13~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_count[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_count\(2));

-- Location: LCCOMB_X35_Y13_N6
\Touch_Panel_unit|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal6~1_combout\ = (\Touch_Panel_unit|TP_data_count\(0) & (\Touch_Panel_unit|TP_data_count\(1) & \Touch_Panel_unit|TP_data_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_data_count\(0),
	datac => \Touch_Panel_unit|TP_data_count\(1),
	datad => \Touch_Panel_unit|TP_data_count\(2),
	combout => \Touch_Panel_unit|Equal6~1_combout\);

-- Location: LCCOMB_X35_Y13_N4
\Touch_Panel_unit|TP_state~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~57_combout\ = (\Touch_Panel_unit|TP_data_count\(3)) # (((!\Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\ & !\Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\)) # (!\Touch_Panel_unit|Equal6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count\(3),
	datab => \Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\,
	datad => \Touch_Panel_unit|Equal6~1_combout\,
	combout => \Touch_Panel_unit|TP_state~57_combout\);

-- Location: LCCOMB_X34_Y14_N2
\Touch_Panel_unit|TP_state~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~82_combout\ = (\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\ & (\Touch_Panel_unit|TP_state~81_combout\ & ((\Touch_Panel_unit|TP_state~57_combout\)))) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\ & 
-- (((!\Touch_Panel_unit|TP_penirq~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~81_combout\,
	datab => \Touch_Panel_unit|TP_penirq~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datad => \Touch_Panel_unit|TP_state~57_combout\,
	combout => \Touch_Panel_unit|TP_state~82_combout\);

-- Location: LCCOMB_X36_Y13_N14
\Touch_Panel_unit|TP_state~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~88_combout\ = (\Touch_Panel_unit|TP_state~87_combout\ & ((!\Touch_Panel_unit|TP_state~82_combout\))) # (!\Touch_Panel_unit|TP_state~87_combout\ & (!\Touch_Panel_unit|TP_state~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~87_combout\,
	datab => \Touch_Panel_unit|TP_state~84_combout\,
	datac => \Touch_Panel_unit|TP_state~82_combout\,
	combout => \Touch_Panel_unit|TP_state~88_combout\);

-- Location: LCFF_X37_Y13_N15
\Touch_Panel_unit|TP_state.S_TP_SYNC_1K\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Touch_Panel_unit|TP_state~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\);

-- Location: LCCOMB_X35_Y13_N22
\Touch_Panel_unit|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector15~0_combout\ = (!\Touch_Panel_unit|TP_data_count\(0) & !\Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|TP_data_count\(0),
	datad => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\,
	combout => \Touch_Panel_unit|Selector15~0_combout\);

-- Location: LCFF_X35_Y13_N23
\Touch_Panel_unit|TP_data_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector15~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_count[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_count\(0));

-- Location: LCCOMB_X35_Y13_N26
\Touch_Panel_unit|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal6~0_combout\ = (((!\Touch_Panel_unit|TP_data_count\(3)) # (!\Touch_Panel_unit|TP_data_count\(1))) # (!\Touch_Panel_unit|TP_data_count\(0))) # (!\Touch_Panel_unit|TP_data_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count\(2),
	datab => \Touch_Panel_unit|TP_data_count\(0),
	datac => \Touch_Panel_unit|TP_data_count\(1),
	datad => \Touch_Panel_unit|TP_data_count\(3),
	combout => \Touch_Panel_unit|Equal6~0_combout\);

-- Location: LCCOMB_X35_Y13_N28
\Touch_Panel_unit|TP_data_reg[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[11]~9_combout\ = (\Touch_Panel_unit|TP_data_reg[11]~16_combout\ & (\Touch_Panel_unit|TP_SCLK_O~regout\ & ((\Touch_Panel_unit|TP_state~51_combout\) # (!\Touch_Panel_unit|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg[11]~16_combout\,
	datab => \Touch_Panel_unit|Equal6~0_combout\,
	datac => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datad => \Touch_Panel_unit|TP_state~51_combout\,
	combout => \Touch_Panel_unit|TP_data_reg[11]~9_combout\);

-- Location: LCCOMB_X36_Y13_N18
\Touch_Panel_unit|TP_data_reg[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[11]~13_combout\ = (\Touch_Panel_unit|TP_data_count[3]~0_combout\ & (\Touch_Panel_unit|TP_data_count[3]~1_combout\ & ((\Touch_Panel_unit|TP_data_reg[11]~12_combout\) # (\Touch_Panel_unit|TP_data_reg[11]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg[11]~12_combout\,
	datab => \Touch_Panel_unit|TP_data_reg[11]~9_combout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~0_combout\,
	datad => \Touch_Panel_unit|TP_data_count[3]~1_combout\,
	combout => \Touch_Panel_unit|TP_data_reg[11]~13_combout\);

-- Location: LCFF_X37_Y13_N9
\Touch_Panel_unit|TP_data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector27~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(0));

-- Location: LCCOMB_X36_Y12_N4
\Touch_Panel_unit|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~2_combout\ = (\Touch_Panel_unit|TP_data_reg\(1) & (!\Touch_Panel_unit|Add3~1\)) # (!\Touch_Panel_unit|TP_data_reg\(1) & ((\Touch_Panel_unit|Add3~1\) # (GND)))
-- \Touch_Panel_unit|Add3~3\ = CARRY((!\Touch_Panel_unit|Add3~1\) # (!\Touch_Panel_unit|TP_data_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(1),
	datad => VCC,
	cin => \Touch_Panel_unit|Add3~1\,
	combout => \Touch_Panel_unit|Add3~2_combout\,
	cout => \Touch_Panel_unit|Add3~3\);

-- Location: LCCOMB_X36_Y12_N6
\Touch_Panel_unit|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~4_combout\ = (\Touch_Panel_unit|TP_data_reg\(2) & (\Touch_Panel_unit|Add3~3\ $ (GND))) # (!\Touch_Panel_unit|TP_data_reg\(2) & (!\Touch_Panel_unit|Add3~3\ & VCC))
-- \Touch_Panel_unit|Add3~5\ = CARRY((\Touch_Panel_unit|TP_data_reg\(2) & !\Touch_Panel_unit|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(2),
	datad => VCC,
	cin => \Touch_Panel_unit|Add3~3\,
	combout => \Touch_Panel_unit|Add3~4_combout\,
	cout => \Touch_Panel_unit|Add3~5\);

-- Location: LCCOMB_X37_Y12_N26
\Touch_Panel_unit|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector25~0_combout\ = (!\Touch_Panel_unit|TP_data_reg[3]~15_combout\ & ((\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & ((\Touch_Panel_unit|Add3~4_combout\))) # (!\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & 
-- (\Touch_Panel_unit|TP_data_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(1),
	datab => \Touch_Panel_unit|Add3~4_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[3]~15_combout\,
	datad => \Touch_Panel_unit|TP_data_reg[10]~14_combout\,
	combout => \Touch_Panel_unit|Selector25~0_combout\);

-- Location: LCFF_X37_Y12_N27
\Touch_Panel_unit|TP_data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector25~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(2));

-- Location: LCCOMB_X37_Y12_N12
\Touch_Panel_unit|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector24~0_combout\ = (!\Touch_Panel_unit|TP_data_reg[3]~15_combout\ & ((\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & (\Touch_Panel_unit|Add3~6_combout\)) # (!\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & 
-- ((\Touch_Panel_unit|TP_data_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Add3~6_combout\,
	datab => \Touch_Panel_unit|TP_data_reg\(2),
	datac => \Touch_Panel_unit|TP_data_reg[3]~15_combout\,
	datad => \Touch_Panel_unit|TP_data_reg[10]~14_combout\,
	combout => \Touch_Panel_unit|Selector24~0_combout\);

-- Location: LCFF_X37_Y12_N13
\Touch_Panel_unit|TP_data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector24~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(3));

-- Location: LCCOMB_X36_Y12_N10
\Touch_Panel_unit|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~8_combout\ = (\Touch_Panel_unit|TP_data_reg\(4) & (\Touch_Panel_unit|Add3~7\ $ (GND))) # (!\Touch_Panel_unit|TP_data_reg\(4) & (!\Touch_Panel_unit|Add3~7\ & VCC))
-- \Touch_Panel_unit|Add3~9\ = CARRY((\Touch_Panel_unit|TP_data_reg\(4) & !\Touch_Panel_unit|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(4),
	datad => VCC,
	cin => \Touch_Panel_unit|Add3~7\,
	combout => \Touch_Panel_unit|Add3~8_combout\,
	cout => \Touch_Panel_unit|Add3~9\);

-- Location: LCCOMB_X37_Y12_N4
\Touch_Panel_unit|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector23~0_combout\ = (!\Touch_Panel_unit|TP_data_reg[3]~15_combout\ & ((\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & ((\Touch_Panel_unit|Add3~8_combout\))) # (!\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & 
-- (\Touch_Panel_unit|TP_data_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(3),
	datab => \Touch_Panel_unit|TP_data_reg[10]~14_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[3]~15_combout\,
	datad => \Touch_Panel_unit|Add3~8_combout\,
	combout => \Touch_Panel_unit|Selector23~0_combout\);

-- Location: LCFF_X37_Y12_N5
\Touch_Panel_unit|TP_data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector23~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(4));

-- Location: LCCOMB_X37_Y12_N28
\Touch_Panel_unit|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector22~0_combout\ = (\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & (\Touch_Panel_unit|Add3~10_combout\)) # (!\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & ((\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & 
-- (\Touch_Panel_unit|Add3~10_combout\)) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & ((\Touch_Panel_unit|TP_data_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Add3~10_combout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datac => \Touch_Panel_unit|TP_data_reg\(4),
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|Selector22~0_combout\);

-- Location: LCCOMB_X37_Y12_N30
\Touch_Panel_unit|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector22~1_combout\ = (!\Touch_Panel_unit|TP_data_reg[10]~5_combout\ & (((\Touch_Panel_unit|Selector22~0_combout\ & !\Touch_Panel_unit|TP_data_reg[10]~8_combout\)) # (!\Touch_Panel_unit|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Selector16~0_combout\,
	datab => \Touch_Panel_unit|Selector22~0_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[10]~8_combout\,
	datad => \Touch_Panel_unit|TP_data_reg[10]~5_combout\,
	combout => \Touch_Panel_unit|Selector22~1_combout\);

-- Location: LCFF_X37_Y12_N31
\Touch_Panel_unit|TP_data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector22~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(5));

-- Location: LCCOMB_X37_Y12_N14
\Touch_Panel_unit|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector21~0_combout\ = (!\Touch_Panel_unit|TP_data_reg[3]~15_combout\ & ((\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & (\Touch_Panel_unit|Add3~12_combout\)) # (!\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & 
-- ((\Touch_Panel_unit|TP_data_reg\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Add3~12_combout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~14_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[3]~15_combout\,
	datad => \Touch_Panel_unit|TP_data_reg\(5),
	combout => \Touch_Panel_unit|Selector21~0_combout\);

-- Location: LCFF_X37_Y12_N15
\Touch_Panel_unit|TP_data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector21~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(6));

-- Location: LCCOMB_X37_Y12_N20
\Touch_Panel_unit|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector20~0_combout\ = (!\Touch_Panel_unit|TP_data_reg[3]~15_combout\ & ((\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & (\Touch_Panel_unit|Add3~14_combout\)) # (!\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & 
-- ((\Touch_Panel_unit|TP_data_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Add3~14_combout\,
	datab => \Touch_Panel_unit|TP_data_reg\(6),
	datac => \Touch_Panel_unit|TP_data_reg[3]~15_combout\,
	datad => \Touch_Panel_unit|TP_data_reg[10]~14_combout\,
	combout => \Touch_Panel_unit|Selector20~0_combout\);

-- Location: LCFF_X37_Y12_N21
\Touch_Panel_unit|TP_data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector20~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(7));

-- Location: LCCOMB_X36_Y12_N18
\Touch_Panel_unit|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~16_combout\ = (\Touch_Panel_unit|TP_data_reg\(8) & (\Touch_Panel_unit|Add3~15\ $ (GND))) # (!\Touch_Panel_unit|TP_data_reg\(8) & (!\Touch_Panel_unit|Add3~15\ & VCC))
-- \Touch_Panel_unit|Add3~17\ = CARRY((\Touch_Panel_unit|TP_data_reg\(8) & !\Touch_Panel_unit|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|TP_data_reg\(8),
	datad => VCC,
	cin => \Touch_Panel_unit|Add3~15\,
	combout => \Touch_Panel_unit|Add3~16_combout\,
	cout => \Touch_Panel_unit|Add3~17\);

-- Location: LCCOMB_X36_Y12_N22
\Touch_Panel_unit|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~20_combout\ = (\Touch_Panel_unit|TP_data_reg\(10) & (\Touch_Panel_unit|Add3~19\ $ (GND))) # (!\Touch_Panel_unit|TP_data_reg\(10) & (!\Touch_Panel_unit|Add3~19\ & VCC))
-- \Touch_Panel_unit|Add3~21\ = CARRY((\Touch_Panel_unit|TP_data_reg\(10) & !\Touch_Panel_unit|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(10),
	datad => VCC,
	cin => \Touch_Panel_unit|Add3~19\,
	combout => \Touch_Panel_unit|Add3~20_combout\,
	cout => \Touch_Panel_unit|Add3~21\);

-- Location: LCCOMB_X37_Y12_N0
\Touch_Panel_unit|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector17~0_combout\ = (\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & (((\Touch_Panel_unit|Add3~20_combout\)))) # (!\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & ((\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & 
-- ((\Touch_Panel_unit|Add3~20_combout\))) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & (\Touch_Panel_unit|TP_data_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(9),
	datab => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datac => \Touch_Panel_unit|Add3~20_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|Selector17~0_combout\);

-- Location: LCCOMB_X37_Y13_N30
\Touch_Panel_unit|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector17~1_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\ & (\Touch_Panel_unit|Selector17~0_combout\ & !\Touch_Panel_unit|TP_data_reg[10]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\,
	datab => \Touch_Panel_unit|Selector17~0_combout\,
	datad => \Touch_Panel_unit|TP_data_reg[10]~8_combout\,
	combout => \Touch_Panel_unit|Selector17~1_combout\);

-- Location: LCCOMB_X37_Y13_N20
\Touch_Panel_unit|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector17~2_combout\ = (!\Touch_Panel_unit|TP_data_reg[10]~5_combout\ & ((\Touch_Panel_unit|Selector17~1_combout\) # ((\Touch_Panel_unit|TP_SCLK_O~regout\ & \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datab => \Touch_Panel_unit|Selector17~1_combout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\,
	datad => \Touch_Panel_unit|TP_data_reg[10]~5_combout\,
	combout => \Touch_Panel_unit|Selector17~2_combout\);

-- Location: LCFF_X37_Y13_N21
\Touch_Panel_unit|TP_data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector17~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(10));

-- Location: LCCOMB_X36_Y12_N0
\Touch_Panel_unit|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal7~0_combout\ = (!\Touch_Panel_unit|TP_data_reg\(9) & (\Touch_Panel_unit|TP_data_reg\(5) & (!\Touch_Panel_unit|TP_data_reg\(11) & !\Touch_Panel_unit|TP_data_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(9),
	datab => \Touch_Panel_unit|TP_data_reg\(5),
	datac => \Touch_Panel_unit|TP_data_reg\(11),
	datad => \Touch_Panel_unit|TP_data_reg\(10),
	combout => \Touch_Panel_unit|Equal7~0_combout\);

-- Location: LCCOMB_X37_Y12_N16
\Touch_Panel_unit|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector26~0_combout\ = (!\Touch_Panel_unit|TP_data_reg[3]~15_combout\ & ((\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & ((\Touch_Panel_unit|Add3~2_combout\))) # (!\Touch_Panel_unit|TP_data_reg[10]~14_combout\ & 
-- (\Touch_Panel_unit|TP_data_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(0),
	datab => \Touch_Panel_unit|Add3~2_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[3]~15_combout\,
	datad => \Touch_Panel_unit|TP_data_reg[10]~14_combout\,
	combout => \Touch_Panel_unit|Selector26~0_combout\);

-- Location: LCFF_X37_Y12_N17
\Touch_Panel_unit|TP_data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector26~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(1));

-- Location: LCCOMB_X36_Y12_N26
\Touch_Panel_unit|Equal7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal7~1_combout\ = (\Touch_Panel_unit|TP_data_reg\(2) & (\Touch_Panel_unit|TP_data_reg\(3) & (\Touch_Panel_unit|TP_data_reg\(1) & \Touch_Panel_unit|TP_data_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(2),
	datab => \Touch_Panel_unit|TP_data_reg\(3),
	datac => \Touch_Panel_unit|TP_data_reg\(1),
	datad => \Touch_Panel_unit|TP_data_reg\(4),
	combout => \Touch_Panel_unit|Equal7~1_combout\);

-- Location: LCCOMB_X36_Y12_N28
\Touch_Panel_unit|Equal7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal7~2_combout\ = (\Touch_Panel_unit|Equal7~0_combout\ & (\Touch_Panel_unit|Equal7~1_combout\ & \Touch_Panel_unit|TP_data_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|Equal7~0_combout\,
	datac => \Touch_Panel_unit|Equal7~1_combout\,
	datad => \Touch_Panel_unit|TP_data_reg\(0),
	combout => \Touch_Panel_unit|Equal7~2_combout\);

-- Location: LCCOMB_X37_Y12_N8
\Touch_Panel_unit|Equal7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal7~3_combout\ = (\Touch_Panel_unit|TP_data_reg\(7) & (\Touch_Panel_unit|Equal7~2_combout\ & (\Touch_Panel_unit|TP_data_reg\(6) & \Touch_Panel_unit|TP_data_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(7),
	datab => \Touch_Panel_unit|Equal7~2_combout\,
	datac => \Touch_Panel_unit|TP_data_reg\(6),
	datad => \Touch_Panel_unit|TP_data_reg\(8),
	combout => \Touch_Panel_unit|Equal7~3_combout\);

-- Location: LCCOMB_X37_Y13_N4
\Touch_Panel_unit|TP_data_reg[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[10]~4_combout\ = (\Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\ & !\Touch_Panel_unit|Equal7~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\,
	datad => \Touch_Panel_unit|Equal7~3_combout\,
	combout => \Touch_Panel_unit|TP_data_reg[10]~4_combout\);

-- Location: LCFF_X37_Y13_N7
\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Touch_Panel_unit|TP_state~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\);

-- Location: LCCOMB_X37_Y13_N10
\Touch_Panel_unit|TP_state~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~53_combout\ = (\Touch_Panel_unit|TP_SCLK_O~regout\ & ((\Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\) # ((\Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\) # (\Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\,
	combout => \Touch_Panel_unit|TP_state~53_combout\);

-- Location: LCCOMB_X37_Y13_N0
\Touch_Panel_unit|TP_state~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~54_combout\ = ((\Touch_Panel_unit|TP_state~53_combout\) # ((\Touch_Panel_unit|TP_SCLK_O~regout\ & \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\))) # (!\Touch_Panel_unit|TP_busy_timeout[3]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datab => \Touch_Panel_unit|TP_busy_timeout[3]~5_combout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\,
	datad => \Touch_Panel_unit|TP_state~53_combout\,
	combout => \Touch_Panel_unit|TP_state~54_combout\);

-- Location: LCCOMB_X37_Y14_N14
\Touch_Panel_unit|TP_state~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~109_combout\ = (\Touch_Panel_unit|TP_state~54_combout\) # ((\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & ((!\Touch_Panel_unit|Equal8~0_combout\))) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & 
-- (\Touch_Panel_unit|TP_data_reg[10]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	datac => \Touch_Panel_unit|Equal8~0_combout\,
	datad => \Touch_Panel_unit|TP_state~54_combout\,
	combout => \Touch_Panel_unit|TP_state~109_combout\);

-- Location: LCCOMB_X37_Y14_N24
\Touch_Panel_unit|TP_state~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~55_combout\ = (\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\ & (\Touch_Panel_unit|TP_data_count[3]~0_combout\ & ((!\Touch_Panel_unit|En_SPI_Clock~regout\) # (!\Touch_Panel_unit|TP_state~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	datab => \Touch_Panel_unit|TP_state~109_combout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~0_combout\,
	datad => \Touch_Panel_unit|En_SPI_Clock~regout\,
	combout => \Touch_Panel_unit|TP_state~55_combout\);

-- Location: LCFF_X37_Y14_N25
\Touch_Panel_unit|TP_state.S_TP_ZF_X\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_state~55_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_state~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\);

-- Location: LCCOMB_X36_Y14_N16
\Touch_Panel_unit|TP_state~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~91_combout\ = (\Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\ & (\Touch_Panel_unit|TP_data_count[3]~0_combout\ & ((!\Touch_Panel_unit|En_SPI_Clock~regout\) # (!\Touch_Panel_unit|TP_state~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~114_combout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\,
	datac => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datad => \Touch_Panel_unit|TP_data_count[3]~0_combout\,
	combout => \Touch_Panel_unit|TP_state~91_combout\);

-- Location: LCCOMB_X36_Y14_N12
\Touch_Panel_unit|TP_state~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~114_combout\ = (\Touch_Panel_unit|TP_state~90_combout\) # ((\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & ((!\Touch_Panel_unit|Equal8~0_combout\))) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & 
-- (\Touch_Panel_unit|TP_data_reg[10]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~90_combout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datac => \Touch_Panel_unit|Equal8~0_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~114_combout\);

-- Location: LCCOMB_X37_Y14_N30
\Touch_Panel_unit|TP_state~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~116_combout\ = (\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\) # (((\Touch_Panel_unit|En_SPI_Clock~regout\ & \Touch_Panel_unit|TP_state~114_combout\)) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datab => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datad => \Touch_Panel_unit|TP_state~114_combout\,
	combout => \Touch_Panel_unit|TP_state~116_combout\);

-- Location: LCCOMB_X35_Y12_N0
\Touch_Panel_unit|TP_state~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~63_combout\ = (\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\ & (!\Touch_Panel_unit|Enable_reg\(1) & \Touch_Panel_unit|Enable_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datab => \Touch_Panel_unit|Enable_reg\(1),
	datac => \Touch_Panel_unit|Enable_reg\(0),
	combout => \Touch_Panel_unit|TP_state~63_combout\);

-- Location: LCCOMB_X36_Y14_N6
\Touch_Panel_unit|TP_state~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~96_combout\ = ((!\Touch_Panel_unit|TP_state~63_combout\ & ((\Touch_Panel_unit|TP_state~95_combout\) # (\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\)))) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~95_combout\,
	datab => \Touch_Panel_unit|TP_state~63_combout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	combout => \Touch_Panel_unit|TP_state~96_combout\);

-- Location: LCCOMB_X36_Y13_N0
\Touch_Panel_unit|TP_state~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~92_combout\ = ((!\Touch_Panel_unit|TP_state~51_combout\ & ((\Touch_Panel_unit|Equal6~0_combout\) # (!\Touch_Panel_unit|TP_SCLK_O~regout\)))) # (!\Touch_Panel_unit|TP_data_reg[10]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~7_combout\,
	datac => \Touch_Panel_unit|Equal6~0_combout\,
	datad => \Touch_Panel_unit|TP_state~51_combout\,
	combout => \Touch_Panel_unit|TP_state~92_combout\);

-- Location: LCCOMB_X36_Y14_N22
\Touch_Panel_unit|TP_state~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~115_combout\ = ((\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\) # ((\Touch_Panel_unit|TP_state~92_combout\) # (!\Touch_Panel_unit|En_SPI_Clock~regout\))) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datac => \Touch_Panel_unit|TP_state~92_combout\,
	datad => \Touch_Panel_unit|En_SPI_Clock~regout\,
	combout => \Touch_Panel_unit|TP_state~115_combout\);

-- Location: LCCOMB_X37_Y14_N0
\Touch_Panel_unit|TP_state~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~97_combout\ = (\Touch_Panel_unit|TP_state~116_combout\ & ((\Touch_Panel_unit|Touch_En~2_combout\) # ((!\Touch_Panel_unit|TP_state~96_combout\)))) # (!\Touch_Panel_unit|TP_state~116_combout\ & 
-- (((!\Touch_Panel_unit|TP_state~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Touch_En~2_combout\,
	datab => \Touch_Panel_unit|TP_state~116_combout\,
	datac => \Touch_Panel_unit|TP_state~96_combout\,
	datad => \Touch_Panel_unit|TP_state~115_combout\,
	combout => \Touch_Panel_unit|TP_state~97_combout\);

-- Location: LCFF_X36_Y14_N17
\Touch_Panel_unit|TP_state.S_TP_SEND_Y\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_state~91_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_state~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\);

-- Location: LCCOMB_X37_Y14_N16
\Touch_Panel_unit|TP_state~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~100_combout\ = (\Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\ & (\Touch_Panel_unit|TP_data_count[3]~0_combout\ & ((!\Touch_Panel_unit|En_SPI_Clock~regout\) # (!\Touch_Panel_unit|TP_state~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~117_combout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\,
	datac => \Touch_Panel_unit|TP_data_count[3]~0_combout\,
	datad => \Touch_Panel_unit|En_SPI_Clock~regout\,
	combout => \Touch_Panel_unit|TP_state~100_combout\);

-- Location: LCFF_X37_Y14_N17
\Touch_Panel_unit|TP_state.S_TP_RECV_Y\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_state~100_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_state~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\);

-- Location: LCCOMB_X34_Y13_N4
\Touch_Panel_unit|TP_state~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~85_combout\ = (\GPIO_0[2]~2\ & ((\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\) # (\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datad => \GPIO_0[2]~2\,
	combout => \Touch_Panel_unit|TP_state~85_combout\);

-- Location: LCCOMB_X36_Y13_N24
\Touch_Panel_unit|TP_state~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~87_combout\ = ((\Touch_Panel_unit|En_SPI_Clock~regout\ & ((\Touch_Panel_unit|TP_state~86_combout\) # (\Touch_Panel_unit|TP_state~85_combout\)))) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~86_combout\,
	datab => \Touch_Panel_unit|TP_state~85_combout\,
	datac => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	combout => \Touch_Panel_unit|TP_state~87_combout\);

-- Location: LCCOMB_X36_Y13_N4
\Touch_Panel_unit|TP_state~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~113_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\ & (!\Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\ & (!\Touch_Panel_unit|TP_state~87_combout\ & !\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\,
	datac => \Touch_Panel_unit|TP_state~87_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~113_combout\);

-- Location: LCFF_X36_Y13_N5
\Touch_Panel_unit|TP_state.S_TP_SEND_X\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_state~113_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_state~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\);

-- Location: LCCOMB_X34_Y13_N24
\Touch_Panel_unit|TP_data_reg[10]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[10]~7_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\ & (!\Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\ & (!\Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\ & !\Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_RECV_Y~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_RECV_X~regout\,
	combout => \Touch_Panel_unit|TP_data_reg[10]~7_combout\);

-- Location: LCCOMB_X37_Y13_N26
\Touch_Panel_unit|TP_data_reg[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[10]~6_combout\ = (\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & (\Touch_Panel_unit|Equal8~0_combout\)) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & ((!\Touch_Panel_unit|TP_penirq~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Equal8~0_combout\,
	datac => \Touch_Panel_unit|TP_penirq~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_data_reg[10]~6_combout\);

-- Location: LCCOMB_X37_Y13_N28
\Touch_Panel_unit|TP_data_reg[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[10]~8_combout\ = (\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & (((\Touch_Panel_unit|TP_data_reg[10]~6_combout\)))) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & ((\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & 
-- ((\Touch_Panel_unit|TP_data_reg[10]~6_combout\))) # (!\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & (\Touch_Panel_unit|TP_data_reg[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~7_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datad => \Touch_Panel_unit|TP_data_reg[10]~6_combout\,
	combout => \Touch_Panel_unit|TP_data_reg[10]~8_combout\);

-- Location: LCCOMB_X37_Y12_N18
\Touch_Panel_unit|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector19~0_combout\ = (\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & (((\Touch_Panel_unit|Add3~16_combout\)))) # (!\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & ((\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & 
-- ((\Touch_Panel_unit|Add3~16_combout\))) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & (\Touch_Panel_unit|TP_data_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(7),
	datab => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datac => \Touch_Panel_unit|Add3~16_combout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|Selector19~0_combout\);

-- Location: LCCOMB_X37_Y12_N10
\Touch_Panel_unit|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector19~1_combout\ = (!\Touch_Panel_unit|TP_data_reg[10]~5_combout\ & (((!\Touch_Panel_unit|TP_data_reg[10]~8_combout\ & \Touch_Panel_unit|Selector19~0_combout\)) # (!\Touch_Panel_unit|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Selector16~0_combout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~5_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[10]~8_combout\,
	datad => \Touch_Panel_unit|Selector19~0_combout\,
	combout => \Touch_Panel_unit|Selector19~1_combout\);

-- Location: LCFF_X37_Y12_N11
\Touch_Panel_unit|TP_data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector19~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(8));

-- Location: LCCOMB_X36_Y12_N30
\Touch_Panel_unit|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal8~0_combout\ = (\Touch_Panel_unit|Equal7~2_combout\ & (!\Touch_Panel_unit|TP_data_reg\(8) & (!\Touch_Panel_unit|TP_data_reg\(6) & !\Touch_Panel_unit|TP_data_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Equal7~2_combout\,
	datab => \Touch_Panel_unit|TP_data_reg\(8),
	datac => \Touch_Panel_unit|TP_data_reg\(6),
	datad => \Touch_Panel_unit|TP_data_reg\(7),
	combout => \Touch_Panel_unit|Equal8~0_combout\);

-- Location: LCCOMB_X34_Y14_N4
\Touch_Panel_unit|TP_state~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~72_combout\ = (\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & (!\Touch_Panel_unit|TP_penirq~regout\)) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & (((!\Touch_Panel_unit|TP_busy_timeout\(4)) # 
-- (!\Touch_Panel_unit|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_penirq~regout\,
	datab => \Touch_Panel_unit|Equal3~0_combout\,
	datac => \Touch_Panel_unit|TP_busy_timeout\(4),
	datad => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	combout => \Touch_Panel_unit|TP_state~72_combout\);

-- Location: LCCOMB_X35_Y14_N26
\Touch_Panel_unit|TP_state~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~73_combout\ = (\Touch_Panel_unit|TP_state~72_combout\ & (((\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & !\Touch_Panel_unit|Equal8~0_combout\)) # (!\Touch_Panel_unit|TP_busy_timeout[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	datab => \Touch_Panel_unit|Equal8~0_combout\,
	datac => \Touch_Panel_unit|TP_state~72_combout\,
	datad => \Touch_Panel_unit|TP_busy_timeout[3]~5_combout\,
	combout => \Touch_Panel_unit|TP_state~73_combout\);

-- Location: LCCOMB_X34_Y13_N6
\Touch_Panel_unit|TP_state~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~70_combout\ = (\Touch_Panel_unit|TP_MOSI_O~3_combout\ & (\Touch_Panel_unit|TP_state~51_combout\ & ((\Touch_Panel_unit|TP_data_count[3]~2_combout\) # (\GPIO_0[2]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count[3]~2_combout\,
	datab => \Touch_Panel_unit|TP_MOSI_O~3_combout\,
	datac => \Touch_Panel_unit|TP_state~51_combout\,
	datad => \GPIO_0[2]~2\,
	combout => \Touch_Panel_unit|TP_state~70_combout\);

-- Location: LCCOMB_X37_Y14_N18
\Touch_Panel_unit|TP_state~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~74_combout\ = (\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\) # (((\Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\)) # (!\Touch_Panel_unit|En_SPI_Clock~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datab => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\,
	combout => \Touch_Panel_unit|TP_state~74_combout\);

-- Location: LCCOMB_X36_Y14_N26
\Touch_Panel_unit|TP_state~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~75_combout\ = (\Touch_Panel_unit|TP_state~71_combout\) # ((\Touch_Panel_unit|TP_state~73_combout\) # ((\Touch_Panel_unit|TP_state~74_combout\) # (!\Touch_Panel_unit|TP_state~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~71_combout\,
	datab => \Touch_Panel_unit|TP_state~73_combout\,
	datac => \Touch_Panel_unit|TP_state~70_combout\,
	datad => \Touch_Panel_unit|TP_state~74_combout\,
	combout => \Touch_Panel_unit|TP_state~75_combout\);

-- Location: LCCOMB_X36_Y14_N4
\Touch_Panel_unit|TP_state.S_TP_IDLE~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state.S_TP_IDLE~feeder_combout\ = \Touch_Panel_unit|TP_state~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_state~75_combout\,
	combout => \Touch_Panel_unit|TP_state.S_TP_IDLE~feeder_combout\);

-- Location: LCFF_X36_Y14_N5
\Touch_Panel_unit|TP_state.S_TP_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_state.S_TP_IDLE~feeder_combout\,
	sdata => \Touch_Panel_unit|TP_penirq~regout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => \Touch_Panel_unit|ALT_INV_TP_state.S_TP_IDLE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\);

-- Location: LCCOMB_X36_Y14_N2
\Touch_Panel_unit|TP_state.S_TP_ENABLE~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state.S_TP_ENABLE~2_combout\ = (\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\ & (((\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\ & !\Touch_Panel_unit|TP_state~63_combout\)))) # (!\Touch_Panel_unit|TP_state.S_TP_IDLE~regout\ & 
-- ((\Touch_Panel_unit|TP_penirq~regout\) # ((\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_penirq~regout\,
	datab => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datad => \Touch_Panel_unit|TP_state~63_combout\,
	combout => \Touch_Panel_unit|TP_state.S_TP_ENABLE~2_combout\);

-- Location: LCFF_X36_Y14_N3
\Touch_Panel_unit|TP_state.S_TP_ENABLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_state.S_TP_ENABLE~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\);

-- Location: LCCOMB_X37_Y13_N24
\Touch_Panel_unit|TP_data_count[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_count[3]~0_combout\ = (!\Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\ & \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|TP_state.S_TP_ENABLE~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_IDLE~regout\,
	combout => \Touch_Panel_unit|TP_data_count[3]~0_combout\);

-- Location: LCCOMB_X36_Y14_N18
\Touch_Panel_unit|TP_state~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_state~98_combout\ = (\Touch_Panel_unit|TP_data_count[3]~0_combout\ & (\Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\ & ((!\Touch_Panel_unit|En_SPI_Clock~regout\) # (!\Touch_Panel_unit|TP_state~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state~114_combout\,
	datab => \Touch_Panel_unit|TP_data_count[3]~0_combout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\,
	datad => \Touch_Panel_unit|En_SPI_Clock~regout\,
	combout => \Touch_Panel_unit|TP_state~98_combout\);

-- Location: LCFF_X36_Y14_N19
\Touch_Panel_unit|TP_state.S_TP_BACKOFF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_state~98_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_state~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\);

-- Location: LCCOMB_X37_Y13_N12
\Touch_Panel_unit|TP_data_reg[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_data_reg[10]~5_combout\ = (\Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\ & \Touch_Panel_unit|Equal7~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|TP_state.S_TP_BACKOFF~regout\,
	datad => \Touch_Panel_unit|Equal7~3_combout\,
	combout => \Touch_Panel_unit|TP_data_reg[10]~5_combout\);

-- Location: LCCOMB_X36_Y12_N24
\Touch_Panel_unit|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Add3~22_combout\ = \Touch_Panel_unit|TP_data_reg\(11) $ (\Touch_Panel_unit|Add3~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(11),
	cin => \Touch_Panel_unit|Add3~21\,
	combout => \Touch_Panel_unit|Add3~22_combout\);

-- Location: LCCOMB_X37_Y12_N22
\Touch_Panel_unit|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector16~1_combout\ = (\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & (((\Touch_Panel_unit|Add3~22_combout\)))) # (!\Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\ & ((\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & 
-- ((\Touch_Panel_unit|Add3~22_combout\))) # (!\Touch_Panel_unit|TP_data_reg[10]~4_combout\ & (\Touch_Panel_unit|TP_data_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_DEBOUNCE~regout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~4_combout\,
	datac => \Touch_Panel_unit|TP_data_reg\(10),
	datad => \Touch_Panel_unit|Add3~22_combout\,
	combout => \Touch_Panel_unit|Selector16~1_combout\);

-- Location: LCCOMB_X37_Y12_N24
\Touch_Panel_unit|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Selector16~2_combout\ = (!\Touch_Panel_unit|TP_data_reg[10]~5_combout\ & (((!\Touch_Panel_unit|TP_data_reg[10]~8_combout\ & \Touch_Panel_unit|Selector16~1_combout\)) # (!\Touch_Panel_unit|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Selector16~0_combout\,
	datab => \Touch_Panel_unit|TP_data_reg[10]~5_combout\,
	datac => \Touch_Panel_unit|TP_data_reg[10]~8_combout\,
	datad => \Touch_Panel_unit|Selector16~1_combout\,
	combout => \Touch_Panel_unit|Selector16~2_combout\);

-- Location: LCFF_X37_Y12_N25
\Touch_Panel_unit|TP_data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Selector16~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|TP_data_reg[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_data_reg\(11));

-- Location: LCCOMB_X37_Y13_N2
\Touch_Panel_unit|TP_MOSI_O~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_MOSI_O~2_combout\ = (\Touch_Panel_unit|TP_data_reg\(11) & ((\Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\) # (\Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_reg\(11),
	datab => \Touch_Panel_unit|TP_state.S_TP_SEND_X~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_SEND_Y~regout\,
	combout => \Touch_Panel_unit|TP_MOSI_O~2_combout\);

-- Location: LCCOMB_X23_Y15_N24
\LCD_Config_unit|I2C_unit|I2C_scen~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|I2C_scen~0_combout\ = (\LCD_Config_unit|I2C_unit|state_counter\(1) & ((\LCD_Config_unit|I2C_unit|Equal0~0_combout\ & ((!\LCD_Config_unit|I2C_unit|state_counter\(4)))) # (!\LCD_Config_unit|I2C_unit|Equal0~0_combout\ & 
-- (\LCD_Config_unit|I2C_unit|I2C_scen~regout\)))) # (!\LCD_Config_unit|I2C_unit|state_counter\(1) & (((\LCD_Config_unit|I2C_unit|I2C_scen~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(1),
	datab => \LCD_Config_unit|I2C_unit|Equal0~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|I2C_scen~regout\,
	datad => \LCD_Config_unit|I2C_unit|state_counter\(4),
	combout => \LCD_Config_unit|I2C_unit|I2C_scen~0_combout\);

-- Location: LCCOMB_X23_Y15_N20
\LCD_Config_unit|I2C_unit|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|always2~0_combout\ = (\LCD_Config_unit|I2C_unit|clock_div_prev~regout\ & !\LCD_Config_unit|I2C_unit|clock_div~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|I2C_unit|clock_div_prev~regout\,
	datac => \LCD_Config_unit|I2C_unit|clock_div~regout\,
	combout => \LCD_Config_unit|I2C_unit|always2~0_combout\);

-- Location: LCFF_X23_Y15_N25
\LCD_Config_unit|I2C_unit|I2C_scen\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|I2C_scen~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|I2C_scen~regout\);

-- Location: LCCOMB_X31_Y15_N12
\LCD_TPn_sclk~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_TPn_sclk~0_combout\ = (\LCD_Config_unit|Done~regout\ & (\LCD_Config_unit|I2C_unit|clock_div~regout\ & (\LCD_Config_unit|I2C_unit|I2C_scen~regout\))) # (!\LCD_Config_unit|Done~regout\ & (((\Touch_Panel_unit|TP_SCLK_O~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|clock_div~regout\,
	datab => \LCD_Config_unit|Done~regout\,
	datac => \LCD_Config_unit|I2C_unit|I2C_scen~regout\,
	datad => \Touch_Panel_unit|TP_SCLK_O~regout\,
	combout => \LCD_TPn_sclk~0_combout\);

-- Location: LCFF_X10_Y12_N21
\LCD_Data_unit|V_Count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|V_Count[7]~26_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|V_Count[2]~12_combout\,
	ena => \LCD_Data_unit|V_Count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|V_Count\(7));

-- Location: LCCOMB_X9_Y12_N12
\LCD_Data_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add1~2_combout\ = (\LCD_Data_unit|V_Count\(1) & (!\LCD_Data_unit|Add1~1\)) # (!\LCD_Data_unit|V_Count\(1) & ((\LCD_Data_unit|Add1~1\) # (GND)))
-- \LCD_Data_unit|Add1~3\ = CARRY((!\LCD_Data_unit|Add1~1\) # (!\LCD_Data_unit|V_Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(1),
	datad => VCC,
	cin => \LCD_Data_unit|Add1~1\,
	combout => \LCD_Data_unit|Add1~2_combout\,
	cout => \LCD_Data_unit|Add1~3\);

-- Location: LCCOMB_X9_Y12_N20
\LCD_Data_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add1~10_combout\ = (\LCD_Data_unit|V_Count\(5) & (!\LCD_Data_unit|Add1~9\)) # (!\LCD_Data_unit|V_Count\(5) & ((\LCD_Data_unit|Add1~9\) # (GND)))
-- \LCD_Data_unit|Add1~11\ = CARRY((!\LCD_Data_unit|Add1~9\) # (!\LCD_Data_unit|V_Count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_Count\(5),
	datad => VCC,
	cin => \LCD_Data_unit|Add1~9\,
	combout => \LCD_Data_unit|Add1~10_combout\,
	cout => \LCD_Data_unit|Add1~11\);

-- Location: LCCOMB_X9_Y12_N24
\LCD_Data_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add1~14_combout\ = (\LCD_Data_unit|V_Count\(7) & (\LCD_Data_unit|Add1~13\ & VCC)) # (!\LCD_Data_unit|V_Count\(7) & (!\LCD_Data_unit|Add1~13\))
-- \LCD_Data_unit|Add1~15\ = CARRY((!\LCD_Data_unit|V_Count\(7) & !\LCD_Data_unit|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(7),
	datad => VCC,
	cin => \LCD_Data_unit|Add1~13\,
	combout => \LCD_Data_unit|Add1~14_combout\,
	cout => \LCD_Data_unit|Add1~15\);

-- Location: LCCOMB_X9_Y12_N26
\LCD_Data_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add1~16_combout\ = (\LCD_Data_unit|V_Count\(8) & ((GND) # (!\LCD_Data_unit|Add1~15\))) # (!\LCD_Data_unit|V_Count\(8) & (\LCD_Data_unit|Add1~15\ $ (GND)))
-- \LCD_Data_unit|Add1~17\ = CARRY((\LCD_Data_unit|V_Count\(8)) # (!\LCD_Data_unit|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|V_Count\(8),
	datad => VCC,
	cin => \LCD_Data_unit|Add1~15\,
	combout => \LCD_Data_unit|Add1~16_combout\,
	cout => \LCD_Data_unit|Add1~17\);

-- Location: LCCOMB_X9_Y12_N28
\LCD_Data_unit|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add1~18_combout\ = \LCD_Data_unit|Add1~17\ $ (!\LCD_Data_unit|V_Count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \LCD_Data_unit|V_Count\(9),
	cin => \LCD_Data_unit|Add1~17\,
	combout => \LCD_Data_unit|Add1~18_combout\);

-- Location: LCCOMB_X9_Y12_N0
\LCD_Data_unit|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal10~0_combout\ = (\LCD_Data_unit|Add1~0_combout\ & (!\LCD_Data_unit|Add1~18_combout\ & (!\LCD_Data_unit|Add1~10_combout\ & \LCD_Data_unit|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Add1~0_combout\,
	datab => \LCD_Data_unit|Add1~18_combout\,
	datac => \LCD_Data_unit|Add1~10_combout\,
	datad => \LCD_Data_unit|Add1~2_combout\,
	combout => \LCD_Data_unit|Equal10~0_combout\);

-- Location: LCCOMB_X9_Y12_N4
\LCD_Data_unit|Equal10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal10~2_combout\ = (\LCD_Data_unit|Equal10~1_combout\ & (\LCD_Data_unit|Equal10~0_combout\ & (\LCD_Data_unit|Add1~14_combout\ & \LCD_Data_unit|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Equal10~1_combout\,
	datab => \LCD_Data_unit|Equal10~0_combout\,
	datac => \LCD_Data_unit|Add1~14_combout\,
	datad => \LCD_Data_unit|Add1~16_combout\,
	combout => \LCD_Data_unit|Equal10~2_combout\);

-- Location: LCCOMB_X9_Y12_N8
\LCD_Data_unit|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Equal9~0_combout\ = (!\LCD_Data_unit|Add1~0_combout\ & (!\LCD_Data_unit|Add1~18_combout\ & (!\LCD_Data_unit|Add1~10_combout\ & !\LCD_Data_unit|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Add1~0_combout\,
	datab => \LCD_Data_unit|Add1~18_combout\,
	datac => \LCD_Data_unit|Add1~10_combout\,
	datad => \LCD_Data_unit|Add1~2_combout\,
	combout => \LCD_Data_unit|Equal9~0_combout\);

-- Location: LCFF_X9_Y11_N17
\LCD_Data_unit|H_Count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[5]~22_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(5));

-- Location: LCCOMB_X10_Y11_N10
\LCD_Data_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add0~0_combout\ = \LCD_Data_unit|H_Count\(3) $ (VCC)
-- \LCD_Data_unit|Add0~1\ = CARRY(\LCD_Data_unit|H_Count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(3),
	datad => VCC,
	combout => \LCD_Data_unit|Add0~0_combout\,
	cout => \LCD_Data_unit|Add0~1\);

-- Location: LCCOMB_X10_Y11_N12
\LCD_Data_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add0~2_combout\ = (\LCD_Data_unit|H_Count\(4) & (!\LCD_Data_unit|Add0~1\)) # (!\LCD_Data_unit|H_Count\(4) & ((\LCD_Data_unit|Add0~1\) # (GND)))
-- \LCD_Data_unit|Add0~3\ = CARRY((!\LCD_Data_unit|Add0~1\) # (!\LCD_Data_unit|H_Count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(4),
	datad => VCC,
	cin => \LCD_Data_unit|Add0~1\,
	combout => \LCD_Data_unit|Add0~2_combout\,
	cout => \LCD_Data_unit|Add0~3\);

-- Location: LCCOMB_X10_Y11_N14
\LCD_Data_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add0~4_combout\ = (\LCD_Data_unit|H_Count\(5) & ((GND) # (!\LCD_Data_unit|Add0~3\))) # (!\LCD_Data_unit|H_Count\(5) & (\LCD_Data_unit|Add0~3\ $ (GND)))
-- \LCD_Data_unit|Add0~5\ = CARRY((\LCD_Data_unit|H_Count\(5)) # (!\LCD_Data_unit|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|H_Count\(5),
	datad => VCC,
	cin => \LCD_Data_unit|Add0~3\,
	combout => \LCD_Data_unit|Add0~4_combout\,
	cout => \LCD_Data_unit|Add0~5\);

-- Location: LCCOMB_X10_Y11_N16
\LCD_Data_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add0~6_combout\ = (\LCD_Data_unit|H_Count\(6) & (!\LCD_Data_unit|Add0~5\)) # (!\LCD_Data_unit|H_Count\(6) & ((\LCD_Data_unit|Add0~5\) # (GND)))
-- \LCD_Data_unit|Add0~7\ = CARRY((!\LCD_Data_unit|Add0~5\) # (!\LCD_Data_unit|H_Count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|H_Count\(6),
	datad => VCC,
	cin => \LCD_Data_unit|Add0~5\,
	combout => \LCD_Data_unit|Add0~6_combout\,
	cout => \LCD_Data_unit|Add0~7\);

-- Location: LCCOMB_X10_Y13_N28
\LCD_Data_unit|H_den~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_den~3_combout\ = ((!\LCD_Data_unit|H_Count\(8)) # (!\LCD_Data_unit|H_Count\(9))) # (!\LCD_Data_unit|H_Count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(5),
	datac => \LCD_Data_unit|H_Count\(9),
	datad => \LCD_Data_unit|H_Count\(8),
	combout => \LCD_Data_unit|H_den~3_combout\);

-- Location: LCCOMB_X10_Y13_N24
\LCD_Data_unit|H_den~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_den~4_combout\ = (\LCD_Data_unit|H_den~2_combout\ & ((\LCD_Data_unit|H_den~0_combout\) # ((\LCD_Data_unit|H_den~regout\ & \LCD_Data_unit|H_den~3_combout\)))) # (!\LCD_Data_unit|H_den~2_combout\ & (((\LCD_Data_unit|H_den~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_den~2_combout\,
	datab => \LCD_Data_unit|H_den~0_combout\,
	datac => \LCD_Data_unit|H_den~regout\,
	datad => \LCD_Data_unit|H_den~3_combout\,
	combout => \LCD_Data_unit|H_den~4_combout\);

-- Location: LCFF_X10_Y13_N25
\LCD_Data_unit|H_den\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_den~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_LCD_unit_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_den~regout\);

-- Location: LCCOMB_X11_Y12_N28
\LCD_Data_unit|LTM_R[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|LTM_R[2]~0_combout\ = (\LCD_Data_unit|V_den~regout\ & (\LCD_unit_enable~regout\ & \LCD_Data_unit|H_den~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|V_den~regout\,
	datab => \LCD_unit_enable~regout\,
	datac => \LCD_Data_unit|H_den~regout\,
	combout => \LCD_Data_unit|LTM_R[2]~0_combout\);

-- Location: LCCOMB_X10_Y11_N18
\LCD_Data_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add0~8_combout\ = (\LCD_Data_unit|H_Count\(7) & (\LCD_Data_unit|Add0~7\ $ (GND))) # (!\LCD_Data_unit|H_Count\(7) & (!\LCD_Data_unit|Add0~7\ & VCC))
-- \LCD_Data_unit|Add0~9\ = CARRY((\LCD_Data_unit|H_Count\(7) & !\LCD_Data_unit|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(7),
	datad => VCC,
	cin => \LCD_Data_unit|Add0~7\,
	combout => \LCD_Data_unit|Add0~8_combout\,
	cout => \LCD_Data_unit|Add0~9\);

-- Location: LCFF_X9_Y11_N7
\LCD_Data_unit|H_Count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[0]~11_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \LCD_Data_unit|H_Count[2]~21_combout\,
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Count\(0));

-- Location: LCCOMB_X10_Y11_N0
\Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = (\LCD_Data_unit|H_Count\(1) & (\LCD_Data_unit|H_Count\(2) & (\LCD_Data_unit|H_Count\(0) & \LCD_Data_unit|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(1),
	datab => \LCD_Data_unit|H_Count\(2),
	datac => \LCD_Data_unit|H_Count\(0),
	datad => \LCD_Data_unit|Add0~0_combout\,
	combout => \Equal3~0_combout\);

-- Location: LCCOMB_X10_Y11_N20
\LCD_Data_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add0~10_combout\ = (\LCD_Data_unit|H_Count\(8) & (\LCD_Data_unit|Add0~9\ & VCC)) # (!\LCD_Data_unit|H_Count\(8) & (!\LCD_Data_unit|Add0~9\))
-- \LCD_Data_unit|Add0~11\ = CARRY((!\LCD_Data_unit|H_Count\(8) & !\LCD_Data_unit|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|H_Count\(8),
	datad => VCC,
	cin => \LCD_Data_unit|Add0~9\,
	combout => \LCD_Data_unit|Add0~10_combout\,
	cout => \LCD_Data_unit|Add0~11\);

-- Location: LCCOMB_X10_Y11_N22
\LCD_Data_unit|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|Add0~12_combout\ = \LCD_Data_unit|Add0~11\ $ (\LCD_Data_unit|H_Count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \LCD_Data_unit|H_Count\(9),
	cin => \LCD_Data_unit|Add0~11\,
	combout => \LCD_Data_unit|Add0~12_combout\);

-- Location: LCCOMB_X10_Y11_N30
\Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal3~1_combout\ = (\LCD_Data_unit|Add0~2_combout\ & (!\LCD_Data_unit|Add0~8_combout\ & (\Equal3~0_combout\ & \LCD_Data_unit|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Add0~2_combout\,
	datab => \LCD_Data_unit|Add0~8_combout\,
	datac => \Equal3~0_combout\,
	datad => \LCD_Data_unit|Add0~12_combout\,
	combout => \Equal3~1_combout\);

-- Location: LCCOMB_X10_Y11_N28
\LCD_Data_unit|LTM_R[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|LTM_R[2]~1_combout\ = (\LCD_Data_unit|H_Count\(1)) # ((\LCD_Data_unit|H_Count\(2)) # (\LCD_Data_unit|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|H_Count\(1),
	datab => \LCD_Data_unit|H_Count\(2),
	datad => \LCD_Data_unit|Add0~8_combout\,
	combout => \LCD_Data_unit|LTM_R[2]~1_combout\);

-- Location: LCCOMB_X10_Y11_N2
\LCD_Data_unit|LTM_R[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|LTM_R[2]~2_combout\ = (\LCD_Data_unit|Add0~10_combout\ & (((\Equal3~1_combout\)))) # (!\LCD_Data_unit|Add0~10_combout\ & (\LCD_Data_unit|Equal7~0_combout\ & ((!\LCD_Data_unit|LTM_R[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Equal7~0_combout\,
	datab => \Equal3~1_combout\,
	datac => \LCD_Data_unit|Add0~10_combout\,
	datad => \LCD_Data_unit|LTM_R[2]~1_combout\,
	combout => \LCD_Data_unit|LTM_R[2]~2_combout\);

-- Location: LCCOMB_X11_Y11_N0
\LCD_Data_unit|LTM_R[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|LTM_R[2]~3_combout\ = (\LCD_Data_unit|LTM_R[2]~0_combout\ & ((\LCD_Data_unit|Add0~4_combout\) # ((\LCD_Data_unit|Add0~6_combout\) # (!\LCD_Data_unit|LTM_R[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Add0~4_combout\,
	datab => \LCD_Data_unit|Add0~6_combout\,
	datac => \LCD_Data_unit|LTM_R[2]~0_combout\,
	datad => \LCD_Data_unit|LTM_R[2]~2_combout\,
	combout => \LCD_Data_unit|LTM_R[2]~3_combout\);

-- Location: LCCOMB_X9_Y12_N2
\LCD_Data_unit|LTM_R[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|LTM_R[2]~4_combout\ = (!\LCD_Data_unit|Equal10~2_combout\ & (\LCD_Data_unit|LTM_R[2]~3_combout\ & ((!\LCD_Data_unit|Equal9~0_combout\) # (!\LCD_Data_unit|Equal9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Equal9~2_combout\,
	datab => \LCD_Data_unit|Equal10~2_combout\,
	datac => \LCD_Data_unit|Equal9~0_combout\,
	datad => \LCD_Data_unit|LTM_R[2]~3_combout\,
	combout => \LCD_Data_unit|LTM_R[2]~4_combout\);

-- Location: LCCOMB_X10_Y11_N26
\LCD_Data_unit_iRed[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[3]~0_combout\ = ((!\LCD_Data_unit|Add0~10_combout\ & !\LCD_Data_unit|Add0~8_combout\)) # (!\LCD_Data_unit|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|Add0~12_combout\,
	datac => \LCD_Data_unit|Add0~10_combout\,
	datad => \LCD_Data_unit|Add0~8_combout\,
	combout => \LCD_Data_unit_iRed[3]~0_combout\);

-- Location: LCCOMB_X12_Y7_N18
\u7|mDATAOUT[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[6]~feeder_combout\ = \DRAM_DQ[6]~6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[6]~6\,
	combout => \u7|mDATAOUT[6]~feeder_combout\);

-- Location: LCFF_X12_Y7_N19
\u7|mDATAOUT[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(6));

-- Location: LCCOMB_X12_Y7_N24
\u7|mDATAOUT[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[7]~feeder_combout\ = \DRAM_DQ[7]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[7]~7\,
	combout => \u7|mDATAOUT[7]~feeder_combout\);

-- Location: LCFF_X12_Y7_N25
\u7|mDATAOUT[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(7));

-- Location: LCCOMB_X8_Y7_N0
\u7|mDATAOUT[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[8]~feeder_combout\ = \DRAM_DQ[8]~8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[8]~8\,
	combout => \u7|mDATAOUT[8]~feeder_combout\);

-- Location: LCFF_X8_Y7_N1
\u7|mDATAOUT[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(8));

-- Location: LCCOMB_X4_Y9_N0
\u7|mDATAOUT[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[9]~feeder_combout\ = \DRAM_DQ[9]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[9]~9\,
	combout => \u7|mDATAOUT[9]~feeder_combout\);

-- Location: LCFF_X4_Y9_N1
\u7|mDATAOUT[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(9));

-- Location: LCCOMB_X9_Y8_N4
\u7|mDATAOUT[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[10]~feeder_combout\ = \DRAM_DQ[10]~10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[10]~10\,
	combout => \u7|mDATAOUT[10]~feeder_combout\);

-- Location: LCFF_X9_Y8_N5
\u7|mDATAOUT[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(10));

-- Location: LCFF_X10_Y8_N1
\u7|mDATAOUT[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \DRAM_DQ[11]~11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(11));

-- Location: LCFF_X8_Y9_N27
\u7|mDATAOUT[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \DRAM_DQ[12]~12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(12));

-- Location: LCCOMB_X8_Y9_N16
\u7|mDATAOUT[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[13]~feeder_combout\ = \DRAM_DQ[13]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[13]~13\,
	combout => \u7|mDATAOUT[13]~feeder_combout\);

-- Location: LCFF_X8_Y9_N17
\u7|mDATAOUT[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(13));

-- Location: LCCOMB_X8_Y9_N18
\u7|mDATAOUT[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[14]~feeder_combout\ = \DRAM_DQ[14]~14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[14]~14\,
	combout => \u7|mDATAOUT[14]~feeder_combout\);

-- Location: LCFF_X8_Y9_N19
\u7|mDATAOUT[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(14));

-- Location: LCCOMB_X12_Y8_N28
\LCD_Data_unit_iGreen[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iGreen[4]~0_combout\ = (\Equal3~2_combout\ & ((\Equal3~1_combout\) # ((\LCD_Data_unit_iRed[3]~0_combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11))))) # (!\Equal3~2_combout\ & 
-- (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11),
	combout => \LCD_Data_unit_iGreen[4]~0_combout\);

-- Location: LCCOMB_X10_Y11_N8
\Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal3~2_combout\ = (\LCD_Data_unit|Add0~6_combout\ & (\LCD_Data_unit|Add0~4_combout\ & !\LCD_Data_unit|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Add0~6_combout\,
	datab => \LCD_Data_unit|Add0~4_combout\,
	datac => \LCD_Data_unit|Add0~10_combout\,
	combout => \Equal3~2_combout\);

-- Location: LCCOMB_X12_Y8_N2
\LCD_Data_unit_iGreen[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iGreen[3]~1_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10) & ((\LCD_Data_unit_iRed[3]~0_combout\) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10) & (((\Equal3~1_combout\ & \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10),
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \Equal3~2_combout\,
	combout => \LCD_Data_unit_iGreen[3]~1_combout\);

-- Location: LCCOMB_X12_Y8_N0
\LCD_Data_unit_iGreen[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iGreen[2]~2_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) & ((\LCD_Data_unit_iRed[3]~0_combout\) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) & (((\Equal3~1_combout\ & \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14),
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \Equal3~2_combout\,
	combout => \LCD_Data_unit_iGreen[2]~2_combout\);

-- Location: LCCOMB_X12_Y7_N22
\u7|mDATAOUT[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[4]~feeder_combout\ = \DRAM_DQ[4]~4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[4]~4\,
	combout => \u7|mDATAOUT[4]~feeder_combout\);

-- Location: LCFF_X12_Y7_N23
\u7|mDATAOUT[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(4));

-- Location: LCCOMB_X12_Y7_N0
\u7|mDATAOUT[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[5]~feeder_combout\ = \DRAM_DQ[5]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[5]~5\,
	combout => \u7|mDATAOUT[5]~feeder_combout\);

-- Location: LCFF_X12_Y7_N1
\u7|mDATAOUT[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(5));

-- Location: LCCOMB_X12_Y8_N4
\LCD_Data_unit_iGreen[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iGreen[1]~3_combout\ = (\Equal3~2_combout\ & ((\Equal3~1_combout\) # ((\LCD_Data_unit_iRed[3]~0_combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13))))) # (!\Equal3~2_combout\ & 
-- (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13),
	combout => \LCD_Data_unit_iGreen[1]~3_combout\);

-- Location: LCCOMB_X12_Y8_N26
\LCD_Data_unit_iGreen[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iGreen[7]~4_combout\ = (\Equal3~1_combout\ & ((\Equal3~2_combout\) # ((\LCD_Data_unit_iRed[3]~0_combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14))))) # (!\Equal3~1_combout\ & 
-- (\LCD_Data_unit_iRed[3]~0_combout\ & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~1_combout\,
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14),
	datad => \Equal3~2_combout\,
	combout => \LCD_Data_unit_iGreen[7]~4_combout\);

-- Location: LCCOMB_X12_Y8_N10
\Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (\LCD_Data_unit_iGreen[2]~2_combout\ & (\Add0~3\ $ (GND))) # (!\LCD_Data_unit_iGreen[2]~2_combout\ & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((\LCD_Data_unit_iGreen[2]~2_combout\ & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit_iGreen[2]~2_combout\,
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X12_Y8_N14
\Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (\LCD_Data_unit_iGreen[4]~0_combout\ & (\Add0~7\ $ (GND))) # (!\LCD_Data_unit_iGreen[4]~0_combout\ & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((\LCD_Data_unit_iGreen[4]~0_combout\ & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit_iGreen[4]~0_combout\,
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X9_Y10_N26
\Mult0|mult_core|romout[1][10]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][10]~0_combout\ = (\Equal3~2_combout\ & ((\Equal3~1_combout\) # ((\LCD_Data_unit_iRed[3]~0_combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6))))) # (!\Equal3~2_combout\ & 
-- (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	combout => \Mult0|mult_core|romout[1][10]~0_combout\);

-- Location: LCCOMB_X10_Y9_N0
\Mult0|mult_core|romout[0][13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][13]~combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5)) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & 
-- (\Equal3~1_combout\ & ((\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~1_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datad => \Equal3~2_combout\,
	combout => \Mult0|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X9_Y10_N12
\Mult0|mult_core|romout[1][8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][8]~1_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8)) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \Mult0|mult_core|romout[1][8]~1_combout\);

-- Location: LCCOMB_X9_Y10_N6
\Mult0|mult_core|romout[1][8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][8]~combout\ = (\Equal3~2_combout\ & ((\Equal3~1_combout\) # ((\LCD_Data_unit_iRed[3]~0_combout\ & \Mult0|mult_core|romout[1][8]~1_combout\)))) # (!\Equal3~2_combout\ & (((\LCD_Data_unit_iRed[3]~0_combout\ & 
-- \Mult0|mult_core|romout[1][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \Equal3~1_combout\,
	datac => \LCD_Data_unit_iRed[3]~0_combout\,
	datad => \Mult0|mult_core|romout[1][8]~1_combout\,
	combout => \Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X4_Y8_N16
\u7|mDATAOUT[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[2]~feeder_combout\ = \DRAM_DQ[2]~2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[2]~2\,
	combout => \u7|mDATAOUT[2]~feeder_combout\);

-- Location: LCFF_X4_Y8_N17
\u7|mDATAOUT[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(2));

-- Location: LCCOMB_X12_Y7_N12
\u7|mDATAOUT[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAOUT[3]~feeder_combout\ = \DRAM_DQ[3]~3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[3]~3\,
	combout => \u7|mDATAOUT[3]~feeder_combout\);

-- Location: LCFF_X12_Y7_N13
\u7|mDATAOUT[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mDATAOUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mDATAOUT\(3));

-- Location: M4K_X13_Y9
\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|read_fifo2|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	clk1 => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	portadatain => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\,
	portbdatain => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\,
	portaaddr => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\,
	portbaddr => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X10_Y10_N2
\Mult0|mult_core|romout[0][11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][11]~combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & 
-- (\Equal3~1_combout\ & ((\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~1_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datad => \Equal3~2_combout\,
	combout => \Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X10_Y10_N4
\Mult0|mult_core|romout[0][10]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][10]~7_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)) # ((\Equal3~2_combout\ & \Equal3~1_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & 
-- (\Equal3~2_combout\ & (\Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	combout => \Mult0|mult_core|romout[0][10]~7_combout\);

-- Location: LCCOMB_X9_Y10_N4
\Mult0|mult_core|romout[1][5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][5]~8_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8)) # (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \Mult0|mult_core|romout[1][5]~8_combout\);

-- Location: LCCOMB_X9_Y10_N22
\Mult0|mult_core|romout[1][5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][5]~9_combout\ = (\Equal3~2_combout\ & ((\Equal3~1_combout\) # ((\LCD_Data_unit_iRed[3]~0_combout\ & \Mult0|mult_core|romout[1][5]~8_combout\)))) # (!\Equal3~2_combout\ & (((\LCD_Data_unit_iRed[3]~0_combout\ & 
-- \Mult0|mult_core|romout[1][5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \Equal3~1_combout\,
	datac => \LCD_Data_unit_iRed[3]~0_combout\,
	datad => \Mult0|mult_core|romout[1][5]~8_combout\,
	combout => \Mult0|mult_core|romout[1][5]~9_combout\);

-- Location: LCCOMB_X11_Y11_N4
\Mult0|mult_core|romout[0][8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][8]~12_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	combout => \Mult0|mult_core|romout[0][8]~12_combout\);

-- Location: LCCOMB_X10_Y11_N24
\Mult0|mult_core|romout[0][8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][8]~combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\Mult0|mult_core|romout[0][8]~12_combout\) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & (\Equal3~1_combout\ & (\Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~1_combout\,
	datac => \Equal3~2_combout\,
	datad => \Mult0|mult_core|romout[0][8]~12_combout\,
	combout => \Mult0|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X9_Y10_N0
\Mult0|mult_core|romout[1][3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][3]~13_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) $ (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \Mult0|mult_core|romout[1][3]~13_combout\);

-- Location: LCCOMB_X9_Y10_N18
\Mult0|mult_core|romout[1][3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][3]~14_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & (\Mult0|mult_core|romout[1][3]~13_combout\ & ((!\Equal3~1_combout\) # (!\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \Equal3~1_combout\,
	datac => \LCD_Data_unit_iRed[3]~0_combout\,
	datad => \Mult0|mult_core|romout[1][3]~13_combout\,
	combout => \Mult0|mult_core|romout[1][3]~14_combout\);

-- Location: LCCOMB_X10_Y10_N8
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\Mult0|mult_core|romout[0][7]~16_combout\ & ((\Mult0|mult_core|romout[1][3]~14_combout\ & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\Mult0|mult_core|romout[1][3]~14_combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\Mult0|mult_core|romout[0][7]~16_combout\ & ((\Mult0|mult_core|romout[1][3]~14_combout\ & 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\Mult0|mult_core|romout[1][3]~14_combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\Mult0|mult_core|romout[0][7]~16_combout\ & (!\Mult0|mult_core|romout[1][3]~14_combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\Mult0|mult_core|romout[0][7]~16_combout\ & ((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\Mult0|mult_core|romout[1][3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[0][7]~16_combout\,
	datab => \Mult0|mult_core|romout[1][3]~14_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X10_Y10_N16
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\Mult0|mult_core|romout[1][7]~4_combout\ & ((\Mult0|mult_core|romout[0][11]~combout\ & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\Mult0|mult_core|romout[0][11]~combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\Mult0|mult_core|romout[1][7]~4_combout\ & ((\Mult0|mult_core|romout[0][11]~combout\ & 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\Mult0|mult_core|romout[0][11]~combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\Mult0|mult_core|romout[1][7]~4_combout\ & (!\Mult0|mult_core|romout[0][11]~combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\Mult0|mult_core|romout[1][7]~4_combout\ & ((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\Mult0|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[1][7]~4_combout\,
	datab => \Mult0|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X10_Y10_N18
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\Mult0|mult_core|romout[0][12]~2_combout\ $ (\Mult0|mult_core|romout[1][8]~combout\ $ (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\Mult0|mult_core|romout[0][12]~2_combout\ & ((\Mult0|mult_core|romout[1][8]~combout\) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\Mult0|mult_core|romout[0][12]~2_combout\ & (\Mult0|mult_core|romout[1][8]~combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[0][12]~2_combout\,
	datab => \Mult0|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X10_Y10_N22
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\Mult0|mult_core|romout[1][10]~0_combout\ & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\Mult0|mult_core|romout[1][10]~0_combout\ & 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\Mult0|mult_core|romout[1][10]~0_combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|romout[1][10]~0_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X12_Y8_N24
\LCD_Data_unit_iGreen[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iGreen[6]~6_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) & ((\LCD_Data_unit_iRed[3]~0_combout\) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) & (((\Equal3~1_combout\ & \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13),
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \Equal3~2_combout\,
	combout => \LCD_Data_unit_iGreen[6]~6_combout\);

-- Location: LCCOMB_X12_Y8_N30
\LCD_Data_unit_iGreen[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iGreen[5]~7_combout\ = (\Equal3~1_combout\ & ((\Equal3~2_combout\) # ((\LCD_Data_unit_iRed[3]~0_combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12))))) # (!\Equal3~1_combout\ & 
-- (\LCD_Data_unit_iRed[3]~0_combout\ & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~1_combout\,
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12),
	datad => \Equal3~2_combout\,
	combout => \LCD_Data_unit_iGreen[5]~7_combout\);

-- Location: LCCOMB_X10_Y11_N4
\LCD_Data_unit_iRed[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[3]~1_combout\ = (\LCD_Data_unit|Add0~12_combout\ & (!\LCD_Data_unit|Add0~10_combout\ & ((!\LCD_Data_unit|Add0~8_combout\)))) # (!\LCD_Data_unit|Add0~12_combout\ & 
-- (((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|Add0~10_combout\,
	datab => \LCD_Data_unit|Add0~12_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datad => \LCD_Data_unit|Add0~8_combout\,
	combout => \LCD_Data_unit_iRed[3]~1_combout\);

-- Location: LCCOMB_X11_Y11_N2
\LCD_Data_unit_iRed[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[3]~2_combout\ = (\LCD_Data_unit|Add0~6_combout\ & (\LCD_Data_unit|Add0~4_combout\ & \LCD_Data_unit|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|Add0~6_combout\,
	datac => \LCD_Data_unit|Add0~4_combout\,
	datad => \LCD_Data_unit|Add0~2_combout\,
	combout => \LCD_Data_unit_iRed[3]~2_combout\);

-- Location: LCCOMB_X11_Y11_N28
\LCD_Data_unit_iRed[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[3]~3_combout\ = (\LCD_Data_unit_iRed[3]~1_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5)) # ((\Equal3~0_combout\ & \LCD_Data_unit_iRed[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~0_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datac => \LCD_Data_unit_iRed[3]~1_combout\,
	datad => \LCD_Data_unit_iRed[3]~2_combout\,
	combout => \LCD_Data_unit_iRed[3]~3_combout\);

-- Location: LCCOMB_X11_Y11_N20
\LCD_Data_unit_iRed[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[1]~9_combout\ = (\LCD_Data_unit_iRed[1]~8_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)) # ((\LCD_Data_unit_iRed[3]~2_combout\ & \Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[1]~8_combout\,
	datab => \LCD_Data_unit_iRed[3]~2_combout\,
	datac => \Equal3~0_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	combout => \LCD_Data_unit_iRed[1]~9_combout\);

-- Location: LCCOMB_X11_Y11_N22
\LCD_Data_unit_iRed[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[0]~4_combout\ = (\LCD_Data_unit|Add0~12_combout\ & (((!\LCD_Data_unit|Add0~10_combout\ & !\LCD_Data_unit|Add0~8_combout\)))) # (!\LCD_Data_unit|Add0~12_combout\ & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datab => \LCD_Data_unit|Add0~12_combout\,
	datac => \LCD_Data_unit|Add0~10_combout\,
	datad => \LCD_Data_unit|Add0~8_combout\,
	combout => \LCD_Data_unit_iRed[0]~4_combout\);

-- Location: LCCOMB_X11_Y11_N12
\LCD_Data_unit_iRed[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[0]~5_combout\ = (\LCD_Data_unit_iRed[0]~4_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)) # ((\Equal3~0_combout\ & \LCD_Data_unit_iRed[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datab => \LCD_Data_unit_iRed[0]~4_combout\,
	datac => \Equal3~0_combout\,
	datad => \LCD_Data_unit_iRed[3]~2_combout\,
	combout => \LCD_Data_unit_iRed[0]~5_combout\);

-- Location: LCCOMB_X11_Y11_N18
\Mult0|mult_core|romout[0][5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][5]~19_combout\ = \LCD_Data_unit_iRed[3]~3_combout\ $ (((!\LCD_Data_unit_iRed[0]~5_combout\ & ((\LCD_Data_unit_iRed[2]~7_combout\) # (\LCD_Data_unit_iRed[1]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[2]~7_combout\,
	datab => \LCD_Data_unit_iRed[3]~3_combout\,
	datac => \LCD_Data_unit_iRed[1]~9_combout\,
	datad => \LCD_Data_unit_iRed[0]~5_combout\,
	combout => \Mult0|mult_core|romout[0][5]~19_combout\);

-- Location: LCCOMB_X12_Y9_N0
\LCD_Data_unit_iGreen[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iGreen[0]~5_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) & ((\LCD_Data_unit_iRed[3]~0_combout\) # ((\Equal3~2_combout\ & \Equal3~1_combout\)))) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) & (\Equal3~2_combout\ & (\Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12),
	datab => \Equal3~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \LCD_Data_unit_iRed[3]~0_combout\,
	combout => \LCD_Data_unit_iGreen[0]~5_combout\);

-- Location: LCCOMB_X11_Y10_N2
\Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (\LCD_Data_unit_iGreen[1]~3_combout\ & ((\Mult0|mult_core|romout[0][5]~19_combout\ & (\Add1~1\ & VCC)) # (!\Mult0|mult_core|romout[0][5]~19_combout\ & (!\Add1~1\)))) # (!\LCD_Data_unit_iGreen[1]~3_combout\ & 
-- ((\Mult0|mult_core|romout[0][5]~19_combout\ & (!\Add1~1\)) # (!\Mult0|mult_core|romout[0][5]~19_combout\ & ((\Add1~1\) # (GND)))))
-- \Add1~3\ = CARRY((\LCD_Data_unit_iGreen[1]~3_combout\ & (!\Mult0|mult_core|romout[0][5]~19_combout\ & !\Add1~1\)) # (!\LCD_Data_unit_iGreen[1]~3_combout\ & ((!\Add1~1\) # (!\Mult0|mult_core|romout[0][5]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iGreen[1]~3_combout\,
	datab => \Mult0|mult_core|romout[0][5]~19_combout\,
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X11_Y10_N6
\Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (\LCD_Data_unit_iGreen[3]~1_combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (\Add1~5\ & VCC)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\Add1~5\)))) # 
-- (!\LCD_Data_unit_iGreen[3]~1_combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\Add1~5\)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\Add1~5\) # (GND)))))
-- \Add1~7\ = CARRY((\LCD_Data_unit_iGreen[3]~1_combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & !\Add1~5\)) # (!\LCD_Data_unit_iGreen[3]~1_combout\ & ((!\Add1~5\) # 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iGreen[3]~1_combout\,
	datab => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X11_Y10_N8
\Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\LCD_Data_unit_iGreen[4]~0_combout\ $ (!\Add1~7\)))) # (GND)
-- \Add1~9\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & ((\LCD_Data_unit_iGreen[4]~0_combout\) # (!\Add1~7\))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (\LCD_Data_unit_iGreen[4]~0_combout\ & 
-- !\Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datab => \LCD_Data_unit_iGreen[4]~0_combout\,
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: LCCOMB_X11_Y10_N16
\Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = ((\Add0~2_combout\ $ (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (!\Add1~15\)))) # (GND)
-- \Add1~17\ = CARRY((\Add0~2_combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\Add1~15\))) # (!\Add0~2_combout\ & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datab => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \Add1~15\,
	combout => \Add1~16_combout\,
	cout => \Add1~17\);

-- Location: LCCOMB_X11_Y10_N18
\Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~18_combout\ = (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\Add0~4_combout\ & (\Add1~17\ & VCC)) # (!\Add0~4_combout\ & (!\Add1~17\)))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- ((\Add0~4_combout\ & (!\Add1~17\)) # (!\Add0~4_combout\ & ((\Add1~17\) # (GND)))))
-- \Add1~19\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\Add0~4_combout\ & !\Add1~17\)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\Add1~17\) # (!\Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \Add0~4_combout\,
	datad => VCC,
	cin => \Add1~17\,
	combout => \Add1~18_combout\,
	cout => \Add1~19\);

-- Location: LCCOMB_X11_Y10_N22
\Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~22_combout\ = (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\Add0~8_combout\ & (\Add1~21\ & VCC)) # (!\Add0~8_combout\ & (!\Add1~21\)))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- ((\Add0~8_combout\ & (!\Add1~21\)) # (!\Add0~8_combout\ & ((\Add1~21\) # (GND)))))
-- \Add1~23\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\Add0~8_combout\ & !\Add1~21\)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\Add1~21\) # (!\Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Add0~8_combout\,
	datad => VCC,
	cin => \Add1~21\,
	combout => \Add1~22_combout\,
	cout => \Add1~23\);

-- Location: LCCOMB_X10_Y9_N28
\LCD_Data_unit_iBlue[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iBlue[5]~0_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7)) # ((\Equal3~2_combout\ & \Equal3~1_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & 
-- (\Equal3~2_combout\ & (\Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \LCD_Data_unit_iBlue[5]~0_combout\);

-- Location: LCCOMB_X10_Y9_N14
\LCD_Data_unit_iBlue[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iBlue[4]~1_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) & ((\LCD_Data_unit_iRed[3]~0_combout\) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) & (((\Equal3~1_combout\ & \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \Equal3~2_combout\,
	combout => \LCD_Data_unit_iBlue[4]~1_combout\);

-- Location: LCCOMB_X10_Y9_N12
\LCD_Data_unit_iBlue[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iBlue[6]~2_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) & ((\LCD_Data_unit_iRed[3]~0_combout\) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) & (((\Equal3~1_combout\ & \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \Equal3~2_combout\,
	combout => \LCD_Data_unit_iBlue[6]~2_combout\);

-- Location: LCCOMB_X10_Y9_N24
\Mult1|mult_core|romout[1][10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][10]~1_combout\ = (\LCD_Data_unit_iBlue[5]~0_combout\ & (\LCD_Data_unit_iBlue[7]~3_combout\ $ (((\LCD_Data_unit_iBlue[4]~1_combout\ & !\LCD_Data_unit_iBlue[6]~2_combout\))))) # (!\LCD_Data_unit_iBlue[5]~0_combout\ & 
-- ((\LCD_Data_unit_iBlue[7]~3_combout\ & ((\LCD_Data_unit_iBlue[4]~1_combout\) # (!\LCD_Data_unit_iBlue[6]~2_combout\))) # (!\LCD_Data_unit_iBlue[7]~3_combout\ & ((\LCD_Data_unit_iBlue[6]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iBlue[7]~3_combout\,
	datab => \LCD_Data_unit_iBlue[5]~0_combout\,
	datac => \LCD_Data_unit_iBlue[4]~1_combout\,
	datad => \LCD_Data_unit_iBlue[6]~2_combout\,
	combout => \Mult1|mult_core|romout[1][10]~1_combout\);

-- Location: LCCOMB_X10_Y9_N16
\Mult1|mult_core|romout[1][8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][8]~3_combout\ = \LCD_Data_unit_iBlue[5]~0_combout\ $ (((!\LCD_Data_unit_iBlue[7]~3_combout\ & \LCD_Data_unit_iBlue[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iBlue[7]~3_combout\,
	datac => \LCD_Data_unit_iBlue[4]~1_combout\,
	datad => \LCD_Data_unit_iBlue[5]~0_combout\,
	combout => \Mult1|mult_core|romout[1][8]~3_combout\);

-- Location: M4K_X13_Y7
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	clk1 => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \ALT_INV_SDRAM_RD_Load~clkctrl_outclk\,
	portadatain => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\,
	portbdatain => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\,
	portaaddr => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\,
	portbaddr => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y9_N30
\Mult1|mult_core|romout[0][11]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][11]~8_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) & 
-- ((!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5))))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) & 
-- ((!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	combout => \Mult1|mult_core|romout[0][11]~8_combout\);

-- Location: LCCOMB_X12_Y9_N12
\Mult1|mult_core|romout[0][11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][11]~9_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & (\Mult1|mult_core|romout[0][11]~8_combout\ & ((!\Equal3~1_combout\) # (!\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \Mult1|mult_core|romout[0][11]~8_combout\,
	combout => \Mult1|mult_core|romout[0][11]~9_combout\);

-- Location: LCCOMB_X12_Y9_N26
\Mult1|mult_core|romout[0][10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][10]~10_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) $ 
-- (((!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) & \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)))))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5)))) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	combout => \Mult1|mult_core|romout[0][10]~10_combout\);

-- Location: LCCOMB_X12_Y9_N24
\Mult1|mult_core|romout[0][10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][10]~11_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\Mult1|mult_core|romout[0][10]~10_combout\) # ((\Equal3~2_combout\ & \Equal3~1_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & (\Equal3~2_combout\ & 
-- (\Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \Mult1|mult_core|romout[0][10]~10_combout\,
	combout => \Mult1|mult_core|romout[0][10]~11_combout\);

-- Location: LCCOMB_X12_Y9_N14
\Mult1|mult_core|romout[0][8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][8]~14_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	combout => \Mult1|mult_core|romout[0][8]~14_combout\);

-- Location: LCCOMB_X12_Y9_N28
\Mult1|mult_core|romout[0][8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][8]~15_combout\ = (\Equal3~1_combout\ & ((\Equal3~2_combout\) # ((\Mult1|mult_core|romout[0][8]~14_combout\ & \LCD_Data_unit_iRed[3]~0_combout\)))) # (!\Equal3~1_combout\ & (((\Mult1|mult_core|romout[0][8]~14_combout\ & 
-- \LCD_Data_unit_iRed[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~1_combout\,
	datab => \Equal3~2_combout\,
	datac => \Mult1|mult_core|romout[0][8]~14_combout\,
	datad => \LCD_Data_unit_iRed[3]~0_combout\,
	combout => \Mult1|mult_core|romout[0][8]~15_combout\);

-- Location: LCCOMB_X10_Y9_N6
\LCD_Data_unit_iBlue[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iBlue[7]~3_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) & ((\LCD_Data_unit_iRed[3]~0_combout\) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) & (((\Equal3~1_combout\ & \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \Equal3~2_combout\,
	combout => \LCD_Data_unit_iBlue[7]~3_combout\);

-- Location: LCCOMB_X12_Y9_N20
\Mult1|mult_core|romout[0][6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][6]~18_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4)) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & 
-- (\Equal3~1_combout\ & ((\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datad => \Equal3~2_combout\,
	combout => \Mult1|mult_core|romout[0][6]~18_combout\);

-- Location: LCCOMB_X12_Y9_N8
\Mult1|mult_core|romout[0][4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][4]~20_combout\ = (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)) # ((\Equal3~1_combout\ & \Equal3~2_combout\)))) # (!\LCD_Data_unit_iRed[3]~0_combout\ & 
-- (\Equal3~1_combout\ & ((\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[3]~0_combout\,
	datab => \Equal3~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \Equal3~2_combout\,
	combout => \Mult1|mult_core|romout[0][4]~20_combout\);

-- Location: LCCOMB_X11_Y9_N2
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\LCD_Data_unit_iBlue[4]~1_combout\ & (\Mult1|mult_core|romout[0][4]~20_combout\ $ (VCC))) # (!\LCD_Data_unit_iBlue[4]~1_combout\ & (\Mult1|mult_core|romout[0][4]~20_combout\ & VCC))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\LCD_Data_unit_iBlue[4]~1_combout\ & \Mult1|mult_core|romout[0][4]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iBlue[4]~1_combout\,
	datab => \Mult1|mult_core|romout[0][4]~20_combout\,
	datad => VCC,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X11_Y9_N6
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\LCD_Data_unit_iBlue[6]~2_combout\ $ (\Mult1|mult_core|romout[0][6]~18_combout\ $ (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\LCD_Data_unit_iBlue[6]~2_combout\ & ((\Mult1|mult_core|romout[0][6]~18_combout\) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # (!\LCD_Data_unit_iBlue[6]~2_combout\ & 
-- (\Mult1|mult_core|romout[0][6]~18_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iBlue[6]~2_combout\,
	datab => \Mult1|mult_core|romout[0][6]~18_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X11_Y9_N12
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\Mult1|mult_core|romout[0][9]~13_combout\ & ((\LCD_Data_unit_iBlue[5]~0_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\LCD_Data_unit_iBlue[5]~0_combout\ 
-- & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\Mult1|mult_core|romout[0][9]~13_combout\ & ((\LCD_Data_unit_iBlue[5]~0_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\LCD_Data_unit_iBlue[5]~0_combout\ & 
-- ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\Mult1|mult_core|romout[0][9]~13_combout\ & (!\LCD_Data_unit_iBlue[5]~0_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\Mult1|mult_core|romout[0][9]~13_combout\ & 
-- ((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\LCD_Data_unit_iBlue[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][9]~13_combout\,
	datab => \LCD_Data_unit_iBlue[5]~0_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X11_Y9_N14
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\LCD_Data_unit_iBlue[6]~2_combout\ $ (\Mult1|mult_core|romout[0][10]~11_combout\ $ (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\LCD_Data_unit_iBlue[6]~2_combout\ & ((\Mult1|mult_core|romout[0][10]~11_combout\) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\LCD_Data_unit_iBlue[6]~2_combout\ & 
-- (\Mult1|mult_core|romout[0][10]~11_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iBlue[6]~2_combout\,
	datab => \Mult1|mult_core|romout[0][10]~11_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X11_Y9_N16
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\Mult1|mult_core|romout[1][7]~7_combout\ & ((\Mult1|mult_core|romout[0][11]~9_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\Mult1|mult_core|romout[0][11]~9_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\Mult1|mult_core|romout[1][7]~7_combout\ & ((\Mult1|mult_core|romout[0][11]~9_combout\ & 
-- (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\Mult1|mult_core|romout[0][11]~9_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\Mult1|mult_core|romout[1][7]~7_combout\ & (!\Mult1|mult_core|romout[0][11]~9_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\Mult1|mult_core|romout[1][7]~7_combout\ & ((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\Mult1|mult_core|romout[0][11]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][7]~7_combout\,
	datab => \Mult1|mult_core|romout[0][11]~9_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X12_Y9_N2
\LCD_Data_unit_iBlue[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iBlue[3]~4_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) & ((\LCD_Data_unit_iRed[3]~0_combout\) # ((\Equal3~2_combout\ & \Equal3~1_combout\)))) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) & (\Equal3~2_combout\ & (\Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datab => \Equal3~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \LCD_Data_unit_iRed[3]~0_combout\,
	combout => \LCD_Data_unit_iBlue[3]~4_combout\);

-- Location: LCCOMB_X12_Y11_N14
\Add2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~1_cout\ = CARRY((\LCD_Data_unit_iRed[0]~5_combout\ & \Mult1|mult_core|romout[0][6]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit_iRed[0]~5_combout\,
	datab => \Mult1|mult_core|romout[0][6]~18_combout\,
	datad => VCC,
	cout => \Add2~1_cout\);

-- Location: LCCOMB_X12_Y11_N16
\Add2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~3_cout\ = CARRY((\Mult0|mult_core|romout[0][3]~21_combout\ & (!\LCD_Data_unit_iBlue[3]~4_combout\ & !\Add2~1_cout\)) # (!\Mult0|mult_core|romout[0][3]~21_combout\ & ((!\Add2~1_cout\) # (!\LCD_Data_unit_iBlue[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[0][3]~21_combout\,
	datab => \LCD_Data_unit_iBlue[3]~4_combout\,
	datad => VCC,
	cin => \Add2~1_cout\,
	cout => \Add2~3_cout\);

-- Location: LCCOMB_X12_Y11_N18
\Add2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~5_cout\ = CARRY((\Add1~0_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\) # (!\Add2~3_cout\))) # (!\Add1~0_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & !\Add2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~0_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \Add2~3_cout\,
	cout => \Add2~5_cout\);

-- Location: LCCOMB_X12_Y11_N20
\Add2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~7_cout\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\Add1~2_combout\ & !\Add2~5_cout\)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((!\Add2~5_cout\) # (!\Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \Add1~2_combout\,
	datad => VCC,
	cin => \Add2~5_cout\,
	cout => \Add2~7_cout\);

-- Location: LCCOMB_X12_Y11_N22
\Add2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~9_cout\ = CARRY((\Add1~4_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\) # (!\Add2~7_cout\))) # (!\Add1~4_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & !\Add2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~4_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \Add2~7_cout\,
	cout => \Add2~9_cout\);

-- Location: LCCOMB_X12_Y11_N24
\Add2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~11_cout\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\Add1~6_combout\ & !\Add2~9_cout\)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((!\Add2~9_cout\) # (!\Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datab => \Add1~6_combout\,
	datad => VCC,
	cin => \Add2~9_cout\,
	cout => \Add2~11_cout\);

-- Location: LCCOMB_X12_Y11_N26
\Add2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~13_cout\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & ((\Add1~8_combout\) # (!\Add2~11_cout\))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\Add1~8_combout\ & !\Add2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \Add1~8_combout\,
	datad => VCC,
	cin => \Add2~11_cout\,
	cout => \Add2~13_cout\);

-- Location: LCCOMB_X12_Y11_N28
\Add2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~15_cout\ = CARRY((\Add1~10_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\Add2~13_cout\)) # (!\Add1~10_combout\ & ((!\Add2~13_cout\) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~10_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Add2~13_cout\,
	cout => \Add2~15_cout\);

-- Location: LCCOMB_X12_Y11_N30
\Add2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~17_cout\ = CARRY((\Add1~12_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\Add2~15_cout\))) # (!\Add1~12_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\Add2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~12_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \Add2~15_cout\,
	cout => \Add2~17_cout\);

-- Location: LCCOMB_X12_Y10_N0
\Add2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~19_cout\ = CARRY((\Add1~14_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & !\Add2~17_cout\)) # (!\Add1~14_combout\ & ((!\Add2~17_cout\) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~14_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \Add2~17_cout\,
	cout => \Add2~19_cout\);

-- Location: LCCOMB_X12_Y10_N2
\Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~20_combout\ = ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\Add1~16_combout\ $ (!\Add2~19_cout\)))) # (GND)
-- \Add2~21\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\Add1~16_combout\) # (!\Add2~19_cout\))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\Add1~16_combout\ & !\Add2~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \Add1~16_combout\,
	datad => VCC,
	cin => \Add2~19_cout\,
	combout => \Add2~20_combout\,
	cout => \Add2~21\);

-- Location: LCCOMB_X12_Y10_N4
\Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~22_combout\ = (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\Add1~18_combout\ & (\Add2~21\ & VCC)) # (!\Add1~18_combout\ & (!\Add2~21\)))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- ((\Add1~18_combout\ & (!\Add2~21\)) # (!\Add1~18_combout\ & ((\Add2~21\) # (GND)))))
-- \Add2~23\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\Add1~18_combout\ & !\Add2~21\)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\Add2~21\) # (!\Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Add1~18_combout\,
	datad => VCC,
	cin => \Add2~21\,
	combout => \Add2~22_combout\,
	cout => \Add2~23\);

-- Location: LCCOMB_X12_Y10_N6
\Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~24_combout\ = ((\Add1~20_combout\ $ (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (!\Add2~23\)))) # (GND)
-- \Add2~25\ = CARRY((\Add1~20_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # (!\Add2~23\))) # (!\Add1~20_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & !\Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~20_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \Add2~23\,
	combout => \Add2~24_combout\,
	cout => \Add2~25\);

-- Location: LCCOMB_X12_Y10_N8
\Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~26_combout\ = (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\Add1~22_combout\ & (\Add2~25\ & VCC)) # (!\Add1~22_combout\ & (!\Add2~25\)))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- ((\Add1~22_combout\ & (!\Add2~25\)) # (!\Add1~22_combout\ & ((\Add2~25\) # (GND)))))
-- \Add2~27\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\Add1~22_combout\ & !\Add2~25\)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\Add2~25\) # (!\Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \Add1~22_combout\,
	datad => VCC,
	cin => \Add2~25\,
	combout => \Add2~26_combout\,
	cout => \Add2~27\);

-- Location: LCCOMB_X12_Y10_N26
\Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~28_combout\ = (\LCD_Data_unit|LTM_R[2]~4_combout\ & (\Add2~26_combout\)) # (!\LCD_Data_unit|LTM_R[2]~4_combout\ & ((\LCD_Data_unit|LTM_R[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|LTM_R[2]~4_combout\,
	datac => \Add2~26_combout\,
	datad => \LCD_Data_unit|LTM_R[2]~0_combout\,
	combout => \Add2~28_combout\);

-- Location: LCFF_X12_Y10_N27
\LCD_Data_unit|LTM_R[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Add2~28_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_R\(3));

-- Location: LCCOMB_X12_Y10_N28
\Add2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~29_combout\ = (\LCD_Data_unit|LTM_R[2]~4_combout\ & ((\Add2~24_combout\))) # (!\LCD_Data_unit|LTM_R[2]~4_combout\ & (\LCD_Data_unit|LTM_R[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|LTM_R[2]~0_combout\,
	datab => \LCD_Data_unit|LTM_R[2]~4_combout\,
	datad => \Add2~24_combout\,
	combout => \Add2~29_combout\);

-- Location: LCFF_X12_Y10_N29
\LCD_Data_unit|LTM_R[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Add2~29_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_R\(2));

-- Location: LCCOMB_X12_Y10_N18
\Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~30_combout\ = (\LCD_Data_unit|LTM_R[2]~4_combout\ & (\Add2~22_combout\)) # (!\LCD_Data_unit|LTM_R[2]~4_combout\ & ((\LCD_Data_unit|LTM_R[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|LTM_R[2]~4_combout\,
	datac => \Add2~22_combout\,
	datad => \LCD_Data_unit|LTM_R[2]~0_combout\,
	combout => \Add2~30_combout\);

-- Location: LCFF_X12_Y10_N19
\LCD_Data_unit|LTM_R[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Add2~30_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_R\(1));

-- Location: LCCOMB_X12_Y10_N24
\Add2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~31_combout\ = (\LCD_Data_unit|LTM_R[2]~4_combout\ & ((\Add2~20_combout\))) # (!\LCD_Data_unit|LTM_R[2]~4_combout\ & (\LCD_Data_unit|LTM_R[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|LTM_R[2]~0_combout\,
	datab => \LCD_Data_unit|LTM_R[2]~4_combout\,
	datad => \Add2~20_combout\,
	combout => \Add2~31_combout\);

-- Location: LCFF_X12_Y10_N25
\LCD_Data_unit|LTM_R[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Add2~31_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_R\(0));

-- Location: LCCOMB_X11_Y12_N10
\LCD_Data_unit|LTM_DEN~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|LTM_DEN~feeder_combout\ = \LCD_Data_unit|LTM_R[2]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LCD_Data_unit|LTM_R[2]~0_combout\,
	combout => \LCD_Data_unit|LTM_DEN~feeder_combout\);

-- Location: LCFF_X11_Y12_N11
\LCD_Data_unit|LTM_DEN\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|LTM_DEN~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_DEN~regout\);

-- Location: LCCOMB_X10_Y13_N30
\LCD_Data_unit|H_Count[2]~21_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|H_Count[2]~21_wirecell_combout\ = !\LCD_Data_unit|H_Count[2]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LCD_Data_unit|H_Count[2]~21_combout\,
	combout => \LCD_Data_unit|H_Count[2]~21_wirecell_combout\);

-- Location: LCFF_X10_Y13_N31
\LCD_Data_unit|H_Sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|H_Count[2]~21_wirecell_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|H_Sync~regout\);

-- Location: LCCOMB_X10_Y13_N4
\LCD_Data_unit|LTM_HD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit|LTM_HD~0_combout\ = (\LCD_Data_unit|H_Sync~regout\ & \LCD_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|H_Sync~regout\,
	datac => \LCD_unit_enable~regout\,
	combout => \LCD_Data_unit|LTM_HD~0_combout\);

-- Location: LCFF_X10_Y13_N5
\LCD_Data_unit|LTM_HD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Data_unit|LTM_HD~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_HD~regout\);

-- Location: LCCOMB_X12_Y8_N16
\Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (\LCD_Data_unit_iGreen[5]~7_combout\ & (!\Add0~9\)) # (!\LCD_Data_unit_iGreen[5]~7_combout\ & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!\LCD_Data_unit_iGreen[5]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit_iGreen[5]~7_combout\,
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X11_Y10_N24
\Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~24_combout\ = ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\Add0~10_combout\ $ (!\Add1~23\)))) # (GND)
-- \Add1~25\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\Add0~10_combout\) # (!\Add1~23\))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\Add0~10_combout\ & !\Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \Add0~10_combout\,
	datad => VCC,
	cin => \Add1~23\,
	combout => \Add1~24_combout\,
	cout => \Add1~25\);

-- Location: LCCOMB_X12_Y10_N10
\Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~32_combout\ = ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\Add1~24_combout\ $ (!\Add2~27\)))) # (GND)
-- \Add2~33\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\Add1~24_combout\) # (!\Add2~27\))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\Add1~24_combout\ & !\Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \Add1~24_combout\,
	datad => VCC,
	cin => \Add2~27\,
	combout => \Add2~32_combout\,
	cout => \Add2~33\);

-- Location: LCCOMB_X11_Y12_N22
\Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~34_combout\ = (\LCD_Data_unit|LTM_R[2]~4_combout\ & (\Add2~32_combout\)) # (!\LCD_Data_unit|LTM_R[2]~4_combout\ & ((\LCD_Data_unit|LTM_R[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|LTM_R[2]~4_combout\,
	datac => \Add2~32_combout\,
	datad => \LCD_Data_unit|LTM_R[2]~0_combout\,
	combout => \Add2~34_combout\);

-- Location: LCFF_X11_Y12_N23
\LCD_Data_unit|LTM_R[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Add2~34_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_R\(4));

-- Location: LCCOMB_X9_Y10_N24
\LCD_Data_unit_iRed[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Data_unit_iRed[6]~10_combout\ = (\Equal3~2_combout\ & ((\Equal3~1_combout\) # ((\LCD_Data_unit_iRed[3]~0_combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8))))) # (!\Equal3~2_combout\ & 
-- (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	combout => \LCD_Data_unit_iRed[6]~10_combout\);

-- Location: LCCOMB_X9_Y10_N28
\Mult0|mult_core|romout[1][11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][11]~combout\ = (\Equal3~2_combout\ & ((\Equal3~1_combout\) # ((\LCD_Data_unit_iRed[3]~0_combout\ & \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7))))) # (!\Equal3~2_combout\ & 
-- (\LCD_Data_unit_iRed[3]~0_combout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \LCD_Data_unit_iRed[3]~0_combout\,
	datac => \Equal3~1_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X11_Y10_N26
\Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~26_combout\ = (\Add0~12_combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (\Add1~25\ & VCC)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\Add1~25\)))) # (!\Add0~12_combout\ & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\Add1~25\)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\Add1~25\) # (GND)))))
-- \Add1~27\ = CARRY((\Add0~12_combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & !\Add1~25\)) # (!\Add0~12_combout\ & ((!\Add1~25\) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~12_combout\,
	datab => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \Add1~25\,
	combout => \Add1~26_combout\,
	cout => \Add1~27\);

-- Location: LCCOMB_X12_Y10_N12
\Add2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~35_combout\ = (\Add1~26_combout\ & (!\Add2~33\)) # (!\Add1~26_combout\ & ((\Add2~33\) # (GND)))
-- \Add2~36\ = CARRY((!\Add2~33\) # (!\Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add1~26_combout\,
	datad => VCC,
	cin => \Add2~33\,
	combout => \Add2~35_combout\,
	cout => \Add2~36\);

-- Location: LCCOMB_X12_Y10_N30
\Add2~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~37_combout\ = (\LCD_Data_unit|LTM_R[2]~4_combout\ & ((\Add2~35_combout\))) # (!\LCD_Data_unit|LTM_R[2]~4_combout\ & (\LCD_Data_unit|LTM_R[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Data_unit|LTM_R[2]~0_combout\,
	datab => \LCD_Data_unit|LTM_R[2]~4_combout\,
	datad => \Add2~35_combout\,
	combout => \Add2~37_combout\);

-- Location: LCFF_X12_Y10_N31
\LCD_Data_unit|LTM_R[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Add2~37_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_R\(5));

-- Location: LCCOMB_X12_Y10_N14
\Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~38_combout\ = (\Add1~28_combout\ & (\Add2~36\ $ (GND))) # (!\Add1~28_combout\ & (!\Add2~36\ & VCC))
-- \Add2~39\ = CARRY((\Add1~28_combout\ & !\Add2~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add1~28_combout\,
	datad => VCC,
	cin => \Add2~36\,
	combout => \Add2~38_combout\,
	cout => \Add2~39\);

-- Location: LCCOMB_X12_Y10_N20
\Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~40_combout\ = (\LCD_Data_unit|LTM_R[2]~4_combout\ & (\Add2~38_combout\)) # (!\LCD_Data_unit|LTM_R[2]~4_combout\ & ((\LCD_Data_unit|LTM_R[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|LTM_R[2]~4_combout\,
	datac => \Add2~38_combout\,
	datad => \LCD_Data_unit|LTM_R[2]~0_combout\,
	combout => \Add2~40_combout\);

-- Location: LCFF_X12_Y10_N21
\LCD_Data_unit|LTM_R[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Add2~40_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_R\(6));

-- Location: LCCOMB_X12_Y10_N16
\Add2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~41_combout\ = \Add1~30_combout\ $ (\Add2~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~30_combout\,
	cin => \Add2~39\,
	combout => \Add2~41_combout\);

-- Location: LCCOMB_X12_Y10_N22
\Add2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~43_combout\ = (\LCD_Data_unit|LTM_R[2]~4_combout\ & (\Add2~41_combout\)) # (!\LCD_Data_unit|LTM_R[2]~4_combout\ & ((\LCD_Data_unit|LTM_R[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Data_unit|LTM_R[2]~4_combout\,
	datac => \Add2~41_combout\,
	datad => \LCD_Data_unit|LTM_R[2]~0_combout\,
	combout => \Add2~43_combout\);

-- Location: LCFF_X12_Y10_N23
\LCD_Data_unit|LTM_R[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Add2~43_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Data_unit|V_Sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Data_unit|LTM_R\(7));

-- Location: LCCOMB_X36_Y13_N2
\Touch_Panel_unit|TP_SS_N_O~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_SS_N_O~0_combout\ = (!\Touch_Panel_unit|TP_SS_N_O~regout\ & (((\Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\) # (!\Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\)) # (!\Touch_Panel_unit|TP_data_count[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count[3]~1_combout\,
	datab => \Touch_Panel_unit|TP_SS_N_O~regout\,
	datac => \Touch_Panel_unit|TP_state.S_TP_SYNC_1K~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\,
	combout => \Touch_Panel_unit|TP_SS_N_O~0_combout\);

-- Location: LCCOMB_X36_Y13_N26
\Touch_Panel_unit|TP_SS_N_O~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|TP_SS_N_O~1_combout\ = (!\Touch_Panel_unit|TP_SS_N_O~0_combout\ & ((!\Touch_Panel_unit|TP_data_count[3]~1_combout\) # (!\Touch_Panel_unit|Coord_En~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|Coord_En~0_combout\,
	datab => \Touch_Panel_unit|TP_SS_N_O~0_combout\,
	datad => \Touch_Panel_unit|TP_data_count[3]~1_combout\,
	combout => \Touch_Panel_unit|TP_SS_N_O~1_combout\);

-- Location: LCFF_X36_Y13_N27
\Touch_Panel_unit|TP_SS_N_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|TP_SS_N_O~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|TP_SS_N_O~regout\);

-- Location: LCCOMB_X31_Y15_N2
\LTM_SCEN~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LTM_SCEN~0_combout\ = (\LCD_Config_unit|Done~regout\ & (!\LCD_Config_unit|I2C_unit|I2C_scen~regout\)) # (!\LCD_Config_unit|Done~regout\ & ((\Touch_Panel_unit|TP_SS_N_O~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|I2C_scen~regout\,
	datab => \LCD_Config_unit|Done~regout\,
	datac => \Touch_Panel_unit|TP_SS_N_O~regout\,
	combout => \LTM_SCEN~0_combout\);

-- Location: LCCOMB_X21_Y15_N14
\LCD_Config_unit|Lookup_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Lookup_data~0_combout\ = (\LCD_Config_unit|I2C_state\(3) & (\LCD_Config_unit|I2C_state\(1) & (\LCD_Config_unit|I2C_state\(2) & \LCD_Config_unit|I2C_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datab => \LCD_Config_unit|I2C_state\(1),
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|I2C_state\(0),
	combout => \LCD_Config_unit|Lookup_data~0_combout\);

-- Location: LCCOMB_X21_Y15_N12
\LCD_Config_unit|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|WideOr4~0_combout\ = (!\LCD_Config_unit|I2C_state\(3) & (\LCD_Config_unit|I2C_state\(4) & (!\LCD_Config_unit|I2C_state\(2) & !\LCD_Config_unit|I2C_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(3),
	datab => \LCD_Config_unit|I2C_state\(4),
	datac => \LCD_Config_unit|I2C_state\(2),
	datad => \LCD_Config_unit|I2C_state\(1),
	combout => \LCD_Config_unit|WideOr4~0_combout\);

-- Location: LCCOMB_X22_Y15_N16
\LCD_Config_unit|Lookup_data~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|Lookup_data~1_combout\ = (\LCD_Config_unit|I2C_state\(4) & (((!\LCD_Config_unit|I2C_state\(0) & \LCD_Config_unit|WideOr4~0_combout\)))) # (!\LCD_Config_unit|I2C_state\(4) & ((\LCD_Config_unit|Lookup_data~0_combout\) # 
-- ((!\LCD_Config_unit|I2C_state\(0) & \LCD_Config_unit|WideOr4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_state\(4),
	datab => \LCD_Config_unit|Lookup_data~0_combout\,
	datac => \LCD_Config_unit|I2C_state\(0),
	datad => \LCD_Config_unit|WideOr4~0_combout\,
	combout => \LCD_Config_unit|Lookup_data~1_combout\);

-- Location: LCCOMB_X19_Y15_N6
\LCD_Config_unit|I2C_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_data~0_combout\ = (\LCD_Config_unit|always1~0_combout\ & (!\LCD_Config_unit|I2C_unit|Acknowledge~regout\ & ((\LCD_Config_unit|always1~1_combout\) # (!\LCD_Config_unit|I2C_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|always1~1_combout\,
	datab => \LCD_Config_unit|I2C_state\(2),
	datac => \LCD_Config_unit|always1~0_combout\,
	datad => \LCD_Config_unit|I2C_unit|Acknowledge~regout\,
	combout => \LCD_Config_unit|I2C_data~0_combout\);

-- Location: LCCOMB_X20_Y15_N0
\LCD_Config_unit|I2C_data[12]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_data[12]~1_combout\ = (\LCD_Config_unit|Equal0~1_combout\ & ((\LCD_Config_unit_start~regout\))) # (!\LCD_Config_unit|Equal0~1_combout\ & (\LCD_Config_unit|I2C_data~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_Config_unit|Equal0~1_combout\,
	datac => \LCD_Config_unit|I2C_data~0_combout\,
	datad => \LCD_Config_unit_start~regout\,
	combout => \LCD_Config_unit|I2C_data[12]~1_combout\);

-- Location: LCFF_X22_Y15_N17
\LCD_Config_unit|I2C_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|Lookup_data~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_data\(15));

-- Location: LCCOMB_X23_Y15_N30
\LCD_Config_unit|I2C_unit|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Equal3~0_combout\ = (\LCD_Config_unit|I2C_unit|state_counter\(1) & (\LCD_Config_unit|I2C_unit|Equal0~0_combout\ & !\LCD_Config_unit|I2C_unit|state_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(1),
	datab => \LCD_Config_unit|I2C_unit|Equal0~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(4),
	combout => \LCD_Config_unit|I2C_unit|Equal3~0_combout\);

-- Location: LCCOMB_X23_Y15_N6
\LCD_Config_unit|I2C_unit|sdat~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat~0_combout\ = (\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & ((!\LCD_Config_unit|I2C_data\(15)))) # (!\LCD_Config_unit|I2C_unit|Equal3~0_combout\ & (\LCD_Config_unit|I2C_unit|sdat\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|sdat\(14),
	datab => \LCD_Config_unit|I2C_data\(15),
	datad => \LCD_Config_unit|I2C_unit|Equal3~0_combout\,
	combout => \LCD_Config_unit|I2C_unit|sdat~0_combout\);

-- Location: LCFF_X23_Y15_N7
\LCD_Config_unit|I2C_unit|sdat[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat\(15));

-- Location: LCCOMB_X24_Y15_N24
\LCD_Config_unit|I2C_unit|sdat_en~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat_en~1_combout\ = (!\LCD_Config_unit|I2C_unit|state_counter\(4) & (!\LCD_Config_unit|I2C_unit|state_counter\(2) & (\LCD_Config_unit|I2C_unit|state_counter\(3) & \LCD_Config_unit|I2C_unit|state_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(4),
	datab => \LCD_Config_unit|I2C_unit|state_counter\(2),
	datac => \LCD_Config_unit|I2C_unit|state_counter\(3),
	datad => \LCD_Config_unit|I2C_unit|state_counter\(1),
	combout => \LCD_Config_unit|I2C_unit|sdat_en~1_combout\);

-- Location: LCCOMB_X23_Y15_N16
\LCD_Config_unit|I2C_unit|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|Equal4~0_combout\ = (\LCD_Config_unit|I2C_unit|state_counter\(1) & (\LCD_Config_unit|I2C_unit|Equal0~0_combout\ & \LCD_Config_unit|I2C_unit|state_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|state_counter\(1),
	datab => \LCD_Config_unit|I2C_unit|Equal0~0_combout\,
	datac => \LCD_Config_unit|I2C_unit|state_counter\(4),
	combout => \LCD_Config_unit|I2C_unit|Equal4~0_combout\);

-- Location: LCCOMB_X23_Y15_N28
\LCD_Config_unit|I2C_unit|sdat_en~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LCD_Config_unit|I2C_unit|sdat_en~2_combout\ = (!\LCD_Config_unit|I2C_unit|Equal4~0_combout\ & ((\LCD_Config_unit|I2C_unit|sdat_en~0_combout\) # ((\LCD_Config_unit|I2C_unit|sdat_en~1_combout\ & !\LCD_Config_unit|I2C_unit|state_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_Config_unit|I2C_unit|sdat_en~0_combout\,
	datab => \LCD_Config_unit|I2C_unit|sdat_en~1_combout\,
	datac => \LCD_Config_unit|I2C_unit|Equal4~0_combout\,
	datad => \LCD_Config_unit|I2C_unit|state_counter\(0),
	combout => \LCD_Config_unit|I2C_unit|sdat_en~2_combout\);

-- Location: LCFF_X23_Y15_N29
\LCD_Config_unit|I2C_unit|sdat_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \LCD_Config_unit|I2C_unit|sdat_en~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \LCD_Config_unit|I2C_unit|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LCD_Config_unit|I2C_unit|sdat_en~regout\);

-- Location: LCFF_X62_Y17_N5
\Camera_Config_unit|u0|clock_div\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \LCD_Config_unit|I2C_unit|clock_div_count\(10),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|clock_div~regout\);

-- Location: LCFF_X62_Y17_N7
\Camera_Config_unit|u0|clock_div_prev\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Config_unit|u0|clock_div~regout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|clock_div_prev~regout\);

-- Location: LCCOMB_X62_Y17_N6
\Camera_Config_unit|u0|state_counter[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|state_counter[4]~0_combout\ = (\Camera_Config_unit|u0|Equal0~1_combout\ & (!\Camera_Config_unit|I2C_start~regout\)) # (!\Camera_Config_unit|u0|Equal0~1_combout\ & (((\Camera_Config_unit|u0|clock_div_prev~regout\) # 
-- (!\Camera_Config_unit|u0|clock_div~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_start~regout\,
	datab => \Camera_Config_unit|u0|clock_div~regout\,
	datac => \Camera_Config_unit|u0|clock_div_prev~regout\,
	datad => \Camera_Config_unit|u0|Equal0~1_combout\,
	combout => \Camera_Config_unit|u0|state_counter[4]~0_combout\);

-- Location: LCCOMB_X63_Y17_N20
\Camera_Config_unit|u0|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Add1~0_combout\ = \Camera_Config_unit|u0|state_counter\(0) $ (VCC)
-- \Camera_Config_unit|u0|Add1~1\ = CARRY(\Camera_Config_unit|u0|state_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|state_counter\(0),
	datad => VCC,
	combout => \Camera_Config_unit|u0|Add1~0_combout\,
	cout => \Camera_Config_unit|u0|Add1~1\);

-- Location: LCCOMB_X63_Y17_N22
\Camera_Config_unit|u0|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Add1~2_combout\ = (\Camera_Config_unit|u0|state_counter\(1) & (!\Camera_Config_unit|u0|Add1~1\)) # (!\Camera_Config_unit|u0|state_counter\(1) & ((\Camera_Config_unit|u0|Add1~1\) # (GND)))
-- \Camera_Config_unit|u0|Add1~3\ = CARRY((!\Camera_Config_unit|u0|Add1~1\) # (!\Camera_Config_unit|u0|state_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|state_counter\(1),
	datad => VCC,
	cin => \Camera_Config_unit|u0|Add1~1\,
	combout => \Camera_Config_unit|u0|Add1~2_combout\,
	cout => \Camera_Config_unit|u0|Add1~3\);

-- Location: LCCOMB_X63_Y17_N0
\Camera_Config_unit|u0|state_counter[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|state_counter[1]~2_combout\ = (\Camera_Config_unit|u0|state_counter[1]~1_combout\ & ((\Camera_Config_unit|u0|Add1~2_combout\) # ((\Camera_Config_unit|u0|state_counter[4]~0_combout\ & \Camera_Config_unit|u0|state_counter\(1))))) # 
-- (!\Camera_Config_unit|u0|state_counter[1]~1_combout\ & (\Camera_Config_unit|u0|state_counter[4]~0_combout\ & (\Camera_Config_unit|u0|state_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter[1]~1_combout\,
	datab => \Camera_Config_unit|u0|state_counter[4]~0_combout\,
	datac => \Camera_Config_unit|u0|state_counter\(1),
	datad => \Camera_Config_unit|u0|Add1~2_combout\,
	combout => \Camera_Config_unit|u0|state_counter[1]~2_combout\);

-- Location: LCFF_X63_Y17_N1
\Camera_Config_unit|u0|state_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|state_counter[1]~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|state_counter\(1));

-- Location: LCCOMB_X62_Y17_N20
\Camera_Config_unit|u0|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Equal1~0_combout\ = (\Camera_Config_unit|u0|Equal0~0_combout\ & (\Camera_Config_unit|u0|state_counter\(0) & (!\Camera_Config_unit|u0|state_counter\(1) & \Camera_Config_unit|u0|state_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Equal0~0_combout\,
	datab => \Camera_Config_unit|u0|state_counter\(0),
	datac => \Camera_Config_unit|u0|state_counter\(1),
	datad => \Camera_Config_unit|u0|state_counter\(5),
	combout => \Camera_Config_unit|u0|Equal1~0_combout\);

-- Location: LCCOMB_X62_Y17_N2
\Camera_Config_unit|u0|state_counter[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|state_counter[1]~1_combout\ = (!\Camera_Config_unit|u0|Equal0~1_combout\ & (!\Camera_Config_unit|u0|Equal1~0_combout\ & !\Camera_Config_unit|u0|state_counter[4]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal0~1_combout\,
	datac => \Camera_Config_unit|u0|Equal1~0_combout\,
	datad => \Camera_Config_unit|u0|state_counter[4]~0_combout\,
	combout => \Camera_Config_unit|u0|state_counter[1]~1_combout\);

-- Location: LCCOMB_X63_Y17_N26
\Camera_Config_unit|u0|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Add1~6_combout\ = (\Camera_Config_unit|u0|state_counter\(3) & (!\Camera_Config_unit|u0|Add1~5\)) # (!\Camera_Config_unit|u0|state_counter\(3) & ((\Camera_Config_unit|u0|Add1~5\) # (GND)))
-- \Camera_Config_unit|u0|Add1~7\ = CARRY((!\Camera_Config_unit|u0|Add1~5\) # (!\Camera_Config_unit|u0|state_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter\(3),
	datad => VCC,
	cin => \Camera_Config_unit|u0|Add1~5\,
	combout => \Camera_Config_unit|u0|Add1~6_combout\,
	cout => \Camera_Config_unit|u0|Add1~7\);

-- Location: LCCOMB_X63_Y17_N28
\Camera_Config_unit|u0|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Add1~8_combout\ = (\Camera_Config_unit|u0|state_counter\(4) & (\Camera_Config_unit|u0|Add1~7\ $ (GND))) # (!\Camera_Config_unit|u0|state_counter\(4) & (!\Camera_Config_unit|u0|Add1~7\ & VCC))
-- \Camera_Config_unit|u0|Add1~9\ = CARRY((\Camera_Config_unit|u0|state_counter\(4) & !\Camera_Config_unit|u0|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|state_counter\(4),
	datad => VCC,
	cin => \Camera_Config_unit|u0|Add1~7\,
	combout => \Camera_Config_unit|u0|Add1~8_combout\,
	cout => \Camera_Config_unit|u0|Add1~9\);

-- Location: LCCOMB_X63_Y17_N4
\Camera_Config_unit|u0|state_counter[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|state_counter[4]~6_combout\ = (\Camera_Config_unit|u0|state_counter[1]~1_combout\ & ((\Camera_Config_unit|u0|Add1~8_combout\) # ((\Camera_Config_unit|u0|state_counter[4]~0_combout\ & \Camera_Config_unit|u0|state_counter\(4))))) # 
-- (!\Camera_Config_unit|u0|state_counter[1]~1_combout\ & (\Camera_Config_unit|u0|state_counter[4]~0_combout\ & (\Camera_Config_unit|u0|state_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter[1]~1_combout\,
	datab => \Camera_Config_unit|u0|state_counter[4]~0_combout\,
	datac => \Camera_Config_unit|u0|state_counter\(4),
	datad => \Camera_Config_unit|u0|Add1~8_combout\,
	combout => \Camera_Config_unit|u0|state_counter[4]~6_combout\);

-- Location: LCFF_X63_Y17_N5
\Camera_Config_unit|u0|state_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|state_counter[4]~6_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|state_counter\(4));

-- Location: LCCOMB_X63_Y17_N30
\Camera_Config_unit|u0|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Add1~10_combout\ = \Camera_Config_unit|u0|Add1~9\ $ (\Camera_Config_unit|u0|state_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Config_unit|u0|state_counter\(5),
	cin => \Camera_Config_unit|u0|Add1~9\,
	combout => \Camera_Config_unit|u0|Add1~10_combout\);

-- Location: LCCOMB_X62_Y17_N12
\Camera_Config_unit|u0|state_counter[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|state_counter[5]~5_combout\ = (\Camera_Config_unit|u0|state_counter[4]~0_combout\ & ((\Camera_Config_unit|u0|state_counter\(5)) # ((\Camera_Config_unit|u0|state_counter[1]~1_combout\ & \Camera_Config_unit|u0|Add1~10_combout\)))) # 
-- (!\Camera_Config_unit|u0|state_counter[4]~0_combout\ & (\Camera_Config_unit|u0|state_counter[1]~1_combout\ & ((\Camera_Config_unit|u0|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter[4]~0_combout\,
	datab => \Camera_Config_unit|u0|state_counter[1]~1_combout\,
	datac => \Camera_Config_unit|u0|state_counter\(5),
	datad => \Camera_Config_unit|u0|Add1~10_combout\,
	combout => \Camera_Config_unit|u0|state_counter[5]~5_combout\);

-- Location: LCFF_X62_Y17_N13
\Camera_Config_unit|u0|state_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|state_counter[5]~5_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|state_counter\(5));

-- Location: LCCOMB_X62_Y17_N26
\Camera_Config_unit|u0|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Equal0~1_combout\ = (\Camera_Config_unit|u0|Equal0~0_combout\ & (!\Camera_Config_unit|u0|state_counter\(0) & (!\Camera_Config_unit|u0|state_counter\(1) & !\Camera_Config_unit|u0|state_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Equal0~0_combout\,
	datab => \Camera_Config_unit|u0|state_counter\(0),
	datac => \Camera_Config_unit|u0|state_counter\(1),
	datad => \Camera_Config_unit|u0|state_counter\(5),
	combout => \Camera_Config_unit|u0|Equal0~1_combout\);

-- Location: LCCOMB_X62_Y17_N14
\Camera_Config_unit|u0|state_counter[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|state_counter[0]~3_combout\ = (\Camera_Config_unit|u0|Equal0~1_combout\) # ((!\Camera_Config_unit|u0|Equal1~0_combout\ & \Camera_Config_unit|u0|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal0~1_combout\,
	datac => \Camera_Config_unit|u0|Equal1~0_combout\,
	datad => \Camera_Config_unit|u0|Add1~0_combout\,
	combout => \Camera_Config_unit|u0|state_counter[0]~3_combout\);

-- Location: LCCOMB_X62_Y17_N22
\Camera_Config_unit|u0|state_counter[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|state_counter[0]~4_combout\ = (\Camera_Config_unit|u0|state_counter[4]~0_combout\ & ((\Camera_Config_unit|u0|state_counter\(0)))) # (!\Camera_Config_unit|u0|state_counter[4]~0_combout\ & 
-- (\Camera_Config_unit|u0|state_counter[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|state_counter[0]~3_combout\,
	datac => \Camera_Config_unit|u0|state_counter\(0),
	datad => \Camera_Config_unit|u0|state_counter[4]~0_combout\,
	combout => \Camera_Config_unit|u0|state_counter[0]~4_combout\);

-- Location: LCFF_X62_Y17_N23
\Camera_Config_unit|u0|state_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|state_counter[0]~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|state_counter\(0));

-- Location: LCCOMB_X63_Y17_N12
\Camera_Config_unit|u0|state_counter[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|state_counter[2]~8_combout\ = (\Camera_Config_unit|u0|Add1~4_combout\ & ((\Camera_Config_unit|u0|state_counter[1]~1_combout\) # ((\Camera_Config_unit|u0|state_counter[4]~0_combout\ & \Camera_Config_unit|u0|state_counter\(2))))) # 
-- (!\Camera_Config_unit|u0|Add1~4_combout\ & (\Camera_Config_unit|u0|state_counter[4]~0_combout\ & (\Camera_Config_unit|u0|state_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Add1~4_combout\,
	datab => \Camera_Config_unit|u0|state_counter[4]~0_combout\,
	datac => \Camera_Config_unit|u0|state_counter\(2),
	datad => \Camera_Config_unit|u0|state_counter[1]~1_combout\,
	combout => \Camera_Config_unit|u0|state_counter[2]~8_combout\);

-- Location: LCFF_X63_Y17_N13
\Camera_Config_unit|u0|state_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|state_counter[2]~8_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|state_counter\(2));

-- Location: LCCOMB_X63_Y17_N6
\Camera_Config_unit|u0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Equal0~0_combout\ = (!\Camera_Config_unit|u0|state_counter\(3) & (!\Camera_Config_unit|u0|state_counter\(4) & !\Camera_Config_unit|u0|state_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter\(3),
	datac => \Camera_Config_unit|u0|state_counter\(4),
	datad => \Camera_Config_unit|u0|state_counter\(2),
	combout => \Camera_Config_unit|u0|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y17_N8
\Camera_Config_unit|u0|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Equal6~0_combout\ = (\Camera_Config_unit|u0|state_counter\(5) & (!\Camera_Config_unit|u0|state_counter\(0) & (!\Camera_Config_unit|u0|state_counter\(1) & \Camera_Config_unit|u0|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter\(5),
	datab => \Camera_Config_unit|u0|state_counter\(0),
	datac => \Camera_Config_unit|u0|state_counter\(1),
	datad => \Camera_Config_unit|u0|Equal0~0_combout\,
	combout => \Camera_Config_unit|u0|Equal6~0_combout\);

-- Location: LCCOMB_X63_Y17_N18
\Camera_Config_unit|u0|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Equal7~0_combout\ = (!\Camera_Config_unit|u0|state_counter\(5) & (\Camera_Config_unit|u0|state_counter\(1) & \Camera_Config_unit|u0|state_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter\(5),
	datab => \Camera_Config_unit|u0|state_counter\(1),
	datad => \Camera_Config_unit|u0|state_counter\(0),
	combout => \Camera_Config_unit|u0|Equal7~0_combout\);

-- Location: LCCOMB_X63_Y17_N14
\Camera_Config_unit|u0|clk_OR_msk~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|clk_OR_msk~0_combout\ = (!\Camera_Config_unit|u0|Equal6~0_combout\ & ((\Camera_Config_unit|u0|clk_OR_msk~regout\) # ((\Camera_Config_unit|u0|Equal0~0_combout\ & \Camera_Config_unit|u0|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Equal0~0_combout\,
	datab => \Camera_Config_unit|u0|Equal6~0_combout\,
	datac => \Camera_Config_unit|u0|clk_OR_msk~regout\,
	datad => \Camera_Config_unit|u0|Equal7~0_combout\,
	combout => \Camera_Config_unit|u0|clk_OR_msk~0_combout\);

-- Location: LCCOMB_X62_Y17_N16
\Camera_Config_unit|u0|always2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|always2~1_combout\ = (!\Camera_Config_unit|u0|clock_div~regout\ & \Camera_Config_unit|u0|clock_div_prev~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|clock_div~regout\,
	datad => \Camera_Config_unit|u0|clock_div_prev~regout\,
	combout => \Camera_Config_unit|u0|always2~1_combout\);

-- Location: LCFF_X63_Y17_N15
\Camera_Config_unit|u0|clk_OR_msk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|clk_OR_msk~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|clk_OR_msk~regout\);

-- Location: LCCOMB_X63_Y17_N10
\Camera_Config_unit|u0|state_counter[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|state_counter[3]~7_combout\ = (\Camera_Config_unit|u0|state_counter[1]~1_combout\ & ((\Camera_Config_unit|u0|Add1~6_combout\) # ((\Camera_Config_unit|u0|state_counter[4]~0_combout\ & \Camera_Config_unit|u0|state_counter\(3))))) # 
-- (!\Camera_Config_unit|u0|state_counter[1]~1_combout\ & (\Camera_Config_unit|u0|state_counter[4]~0_combout\ & (\Camera_Config_unit|u0|state_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter[1]~1_combout\,
	datab => \Camera_Config_unit|u0|state_counter[4]~0_combout\,
	datac => \Camera_Config_unit|u0|state_counter\(3),
	datad => \Camera_Config_unit|u0|Add1~6_combout\,
	combout => \Camera_Config_unit|u0|state_counter[3]~7_combout\);

-- Location: LCFF_X63_Y17_N11
\Camera_Config_unit|u0|state_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|state_counter[3]~7_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|state_counter\(3));

-- Location: LCCOMB_X63_Y17_N16
\Camera_Config_unit|u0|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|always2~0_combout\ = (\Camera_Config_unit|u0|Equal7~0_combout\ & ((\Camera_Config_unit|u0|state_counter\(2) & (\Camera_Config_unit|u0|state_counter\(4) & \Camera_Config_unit|u0|state_counter\(3))) # 
-- (!\Camera_Config_unit|u0|state_counter\(2) & (!\Camera_Config_unit|u0|state_counter\(4) & !\Camera_Config_unit|u0|state_counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter\(2),
	datab => \Camera_Config_unit|u0|Equal7~0_combout\,
	datac => \Camera_Config_unit|u0|state_counter\(4),
	datad => \Camera_Config_unit|u0|state_counter\(3),
	combout => \Camera_Config_unit|u0|always2~0_combout\);

-- Location: LCFF_X63_Y17_N17
\Camera_Config_unit|u0|clk_AND_msk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|always2~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|clk_AND_msk~regout\);

-- Location: LCCOMB_X64_Y17_N16
\Camera_Config_unit|u0|I2C_sclk\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|I2C_sclk~combout\ = ((\Camera_Config_unit|u0|clock_div~regout\ & !\Camera_Config_unit|u0|clk_AND_msk~regout\)) # (!\Camera_Config_unit|u0|clk_OR_msk~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|clk_OR_msk~regout\,
	datac => \Camera_Config_unit|u0|clock_div~regout\,
	datad => \Camera_Config_unit|u0|clk_AND_msk~regout\,
	combout => \Camera_Config_unit|u0|I2C_sclk~combout\);

-- Location: LCCOMB_X62_Y17_N8
\Camera_Config_unit|u0|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Equal5~0_combout\ = (\Camera_Config_unit|u0|Equal0~0_combout\ & (!\Camera_Config_unit|u0|state_counter\(0) & (\Camera_Config_unit|u0|state_counter\(1) & !\Camera_Config_unit|u0|state_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Equal0~0_combout\,
	datab => \Camera_Config_unit|u0|state_counter\(0),
	datac => \Camera_Config_unit|u0|state_counter\(1),
	datad => \Camera_Config_unit|u0|state_counter\(5),
	combout => \Camera_Config_unit|u0|Equal5~0_combout\);

-- Location: LCCOMB_X63_Y16_N30
\Camera_Config_unit|I2C_data[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data[23]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Camera_Config_unit|I2C_data[23]~feeder_combout\);

-- Location: LCCOMB_X61_Y17_N6
\Camera_Config_unit|I2C_state[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_state[1]~1_combout\ = (\Camera_Config_unit|always1~0_combout\ & (!\Camera_Config_unit|Equal0~1_combout\ & !\Camera_Config_unit|I2C_state[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|always1~0_combout\,
	datac => \Camera_Config_unit|Equal0~1_combout\,
	datad => \Camera_Config_unit|I2C_state[2]~0_combout\,
	combout => \Camera_Config_unit|I2C_state[1]~1_combout\);

-- Location: LCCOMB_X61_Y17_N28
\Camera_Config_unit|I2C_state[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_state[1]~4_combout\ = (\Camera_Config_unit|Add0~2_combout\ & ((\Camera_Config_unit|I2C_state[1]~1_combout\) # ((\Camera_Config_unit|I2C_state[2]~0_combout\ & \Camera_Config_unit|I2C_state\(1))))) # 
-- (!\Camera_Config_unit|Add0~2_combout\ & (\Camera_Config_unit|I2C_state[2]~0_combout\ & (\Camera_Config_unit|I2C_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|Add0~2_combout\,
	datab => \Camera_Config_unit|I2C_state[2]~0_combout\,
	datac => \Camera_Config_unit|I2C_state\(1),
	datad => \Camera_Config_unit|I2C_state[1]~1_combout\,
	combout => \Camera_Config_unit|I2C_state[1]~4_combout\);

-- Location: LCFF_X61_Y17_N29
\Camera_Config_unit|I2C_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_state[1]~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_state\(1));

-- Location: LCCOMB_X62_Y17_N4
\Camera_Config_unit|u0|Error~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Error~1_combout\ = (!\Camera_Config_unit|u0|clock_div_prev~regout\ & (\GPIO_1[15]~35\ & (\Camera_Config_unit|u0|clock_div~regout\ & !\Camera_Config_unit|u0|state_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|clock_div_prev~regout\,
	datab => \GPIO_1[15]~35\,
	datac => \Camera_Config_unit|u0|clock_div~regout\,
	datad => \Camera_Config_unit|u0|state_counter\(5),
	combout => \Camera_Config_unit|u0|Error~1_combout\);

-- Location: LCCOMB_X63_Y17_N2
\Camera_Config_unit|u0|Error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Error~0_combout\ = (\Camera_Config_unit|u0|state_counter\(3) & (!\Camera_Config_unit|u0|state_counter\(0) & (\Camera_Config_unit|u0|state_counter\(1) $ (!\Camera_Config_unit|u0|state_counter\(4))))) # 
-- (!\Camera_Config_unit|u0|state_counter\(3) & (!\Camera_Config_unit|u0|state_counter\(1) & (\Camera_Config_unit|u0|state_counter\(4) & \Camera_Config_unit|u0|state_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|state_counter\(3),
	datab => \Camera_Config_unit|u0|state_counter\(1),
	datac => \Camera_Config_unit|u0|state_counter\(4),
	datad => \Camera_Config_unit|u0|state_counter\(0),
	combout => \Camera_Config_unit|u0|Error~0_combout\);

-- Location: LCCOMB_X62_Y17_N10
\Camera_Config_unit|u0|Error~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Error~2_combout\ = (\Camera_Config_unit|u0|Error~1_combout\ & (\Camera_Config_unit|u0|state_counter\(2) & \Camera_Config_unit|u0|Error~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Error~1_combout\,
	datac => \Camera_Config_unit|u0|state_counter\(2),
	datad => \Camera_Config_unit|u0|Error~0_combout\,
	combout => \Camera_Config_unit|u0|Error~2_combout\);

-- Location: LCCOMB_X62_Y17_N30
\Camera_Config_unit|u0|Error~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|Error~3_combout\ = (\Camera_Config_unit|u0|Error~2_combout\) # ((\Camera_Config_unit|u0|Error~regout\ & ((!\Camera_Config_unit|u0|Equal0~1_combout\) # (!\Camera_Config_unit|I2C_start~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_start~regout\,
	datab => \Camera_Config_unit|u0|Equal0~1_combout\,
	datac => \Camera_Config_unit|u0|Error~regout\,
	datad => \Camera_Config_unit|u0|Error~2_combout\,
	combout => \Camera_Config_unit|u0|Error~3_combout\);

-- Location: LCFF_X62_Y17_N31
\Camera_Config_unit|u0|Error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|Error~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|Error~regout\);

-- Location: LCCOMB_X61_Y17_N14
\Camera_Config_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|Add0~4_combout\ = (\Camera_Config_unit|I2C_state\(2) & (\Camera_Config_unit|Add0~3\ $ (GND))) # (!\Camera_Config_unit|I2C_state\(2) & (!\Camera_Config_unit|Add0~3\ & VCC))
-- \Camera_Config_unit|Add0~5\ = CARRY((\Camera_Config_unit|I2C_state\(2) & !\Camera_Config_unit|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(2),
	datad => VCC,
	cin => \Camera_Config_unit|Add0~3\,
	combout => \Camera_Config_unit|Add0~4_combout\,
	cout => \Camera_Config_unit|Add0~5\);

-- Location: LCCOMB_X61_Y17_N18
\Camera_Config_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|Add0~8_combout\ = \Camera_Config_unit|I2C_state\(4) $ (!\Camera_Config_unit|Add0~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|I2C_state\(4),
	cin => \Camera_Config_unit|Add0~7\,
	combout => \Camera_Config_unit|Add0~8_combout\);

-- Location: LCCOMB_X61_Y17_N4
\Camera_Config_unit|I2C_state[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_state[4]~5_combout\ = (\Camera_Config_unit|I2C_state[1]~1_combout\ & ((\Camera_Config_unit|Add0~8_combout\) # ((\Camera_Config_unit|I2C_state\(4) & \Camera_Config_unit|I2C_state[2]~0_combout\)))) # 
-- (!\Camera_Config_unit|I2C_state[1]~1_combout\ & (((\Camera_Config_unit|I2C_state\(4) & \Camera_Config_unit|I2C_state[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state[1]~1_combout\,
	datab => \Camera_Config_unit|Add0~8_combout\,
	datac => \Camera_Config_unit|I2C_state\(4),
	datad => \Camera_Config_unit|I2C_state[2]~0_combout\,
	combout => \Camera_Config_unit|I2C_state[4]~5_combout\);

-- Location: LCFF_X61_Y17_N5
\Camera_Config_unit|I2C_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_state[4]~5_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_state\(4));

-- Location: LCCOMB_X61_Y17_N24
\Camera_Config_unit|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|WideOr1~0_combout\ = (!\Camera_Config_unit|I2C_state\(2) & (!\Camera_Config_unit|I2C_state\(3) & (\Camera_Config_unit|I2C_state\(4) & !\Camera_Config_unit|I2C_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(2),
	datab => \Camera_Config_unit|I2C_state\(3),
	datac => \Camera_Config_unit|I2C_state\(4),
	datad => \Camera_Config_unit|I2C_state\(1),
	combout => \Camera_Config_unit|WideOr1~0_combout\);

-- Location: LCCOMB_X61_Y17_N2
\Camera_Config_unit|I2C_state[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_state[0]~6_combout\ = (\Camera_Config_unit|Add0~0_combout\ & (((\Camera_Config_unit|u0|Error~regout\) # (!\Camera_Config_unit|WideOr1~0_combout\)) # (!\Camera_Config_unit|I2C_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|Add0~0_combout\,
	datab => \Camera_Config_unit|I2C_state\(0),
	datac => \Camera_Config_unit|WideOr1~0_combout\,
	datad => \Camera_Config_unit|u0|Error~regout\,
	combout => \Camera_Config_unit|I2C_state[0]~6_combout\);

-- Location: LCCOMB_X61_Y17_N8
\Camera_Config_unit|I2C_state[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_state[0]~7_combout\ = (\Camera_Config_unit|I2C_state[2]~0_combout\ & (((\Camera_Config_unit|I2C_state\(0))))) # (!\Camera_Config_unit|I2C_state[2]~0_combout\ & ((\Camera_Config_unit|Equal0~1_combout\) # 
-- ((\Camera_Config_unit|I2C_state[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|Equal0~1_combout\,
	datab => \Camera_Config_unit|I2C_state[0]~6_combout\,
	datac => \Camera_Config_unit|I2C_state\(0),
	datad => \Camera_Config_unit|I2C_state[2]~0_combout\,
	combout => \Camera_Config_unit|I2C_state[0]~7_combout\);

-- Location: LCFF_X61_Y17_N9
\Camera_Config_unit|I2C_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_state[0]~7_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_state\(0));

-- Location: LCCOMB_X61_Y17_N20
\Camera_Config_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|Equal0~1_combout\ = (\Camera_Config_unit|Equal0~0_combout\ & (!\Camera_Config_unit|I2C_state\(4) & !\Camera_Config_unit|I2C_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|Equal0~0_combout\,
	datac => \Camera_Config_unit|I2C_state\(4),
	datad => \Camera_Config_unit|I2C_state\(0),
	combout => \Camera_Config_unit|Equal0~1_combout\);

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(1),
	combout => \PUSH_BUTTON_I~combout\(1));

-- Location: LCCOMB_X62_Y17_N18
\Camera_Config_unit|I2C_state[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_state[2]~0_combout\ = (\Camera_Config_unit|Equal0~1_combout\ & (((\PUSH_BUTTON_I~combout\(1))))) # (!\Camera_Config_unit|Equal0~1_combout\ & ((\Camera_Config_unit|I2C_start~regout\) # ((!\Camera_Config_unit|u0|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_start~regout\,
	datab => \Camera_Config_unit|u0|Equal0~1_combout\,
	datac => \Camera_Config_unit|Equal0~1_combout\,
	datad => \PUSH_BUTTON_I~combout\(1),
	combout => \Camera_Config_unit|I2C_state[2]~0_combout\);

-- Location: LCCOMB_X61_Y17_N26
\Camera_Config_unit|I2C_state[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_state[3]~3_combout\ = (\Camera_Config_unit|Add0~6_combout\ & ((\Camera_Config_unit|I2C_state[1]~1_combout\) # ((\Camera_Config_unit|I2C_state[2]~0_combout\ & \Camera_Config_unit|I2C_state\(3))))) # 
-- (!\Camera_Config_unit|Add0~6_combout\ & (\Camera_Config_unit|I2C_state[2]~0_combout\ & (\Camera_Config_unit|I2C_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|Add0~6_combout\,
	datab => \Camera_Config_unit|I2C_state[2]~0_combout\,
	datac => \Camera_Config_unit|I2C_state\(3),
	datad => \Camera_Config_unit|I2C_state[1]~1_combout\,
	combout => \Camera_Config_unit|I2C_state[3]~3_combout\);

-- Location: LCFF_X61_Y17_N27
\Camera_Config_unit|I2C_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_state[3]~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_state\(3));

-- Location: LCCOMB_X61_Y17_N0
\Camera_Config_unit|I2C_state[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_state[2]~2_combout\ = (\Camera_Config_unit|I2C_state[1]~1_combout\ & ((\Camera_Config_unit|Add0~4_combout\) # ((\Camera_Config_unit|I2C_state\(2) & \Camera_Config_unit|I2C_state[2]~0_combout\)))) # 
-- (!\Camera_Config_unit|I2C_state[1]~1_combout\ & (((\Camera_Config_unit|I2C_state\(2) & \Camera_Config_unit|I2C_state[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state[1]~1_combout\,
	datab => \Camera_Config_unit|Add0~4_combout\,
	datac => \Camera_Config_unit|I2C_state\(2),
	datad => \Camera_Config_unit|I2C_state[2]~0_combout\,
	combout => \Camera_Config_unit|I2C_state[2]~2_combout\);

-- Location: LCFF_X61_Y17_N1
\Camera_Config_unit|I2C_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_state[2]~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_state\(2));

-- Location: LCCOMB_X61_Y17_N30
\Camera_Config_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|Equal0~0_combout\ = (!\Camera_Config_unit|I2C_state\(3) & (!\Camera_Config_unit|I2C_state\(2) & !\Camera_Config_unit|I2C_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|I2C_state\(3),
	datac => \Camera_Config_unit|I2C_state\(2),
	datad => \Camera_Config_unit|I2C_state\(1),
	combout => \Camera_Config_unit|Equal0~0_combout\);

-- Location: LCCOMB_X61_Y17_N22
\Camera_Config_unit|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|always1~0_combout\ = (((\Camera_Config_unit|u0|Error~regout\) # (!\Camera_Config_unit|I2C_state\(4))) # (!\Camera_Config_unit|Equal0~0_combout\)) # (!\Camera_Config_unit|I2C_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|I2C_state\(0),
	datab => \Camera_Config_unit|Equal0~0_combout\,
	datac => \Camera_Config_unit|I2C_state\(4),
	datad => \Camera_Config_unit|u0|Error~regout\,
	combout => \Camera_Config_unit|always1~0_combout\);

-- Location: LCCOMB_X62_Y17_N24
\Camera_Config_unit|I2C_start~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_start~1_combout\ = (\Camera_Config_unit|Equal0~1_combout\ & (((\Camera_Config_unit|I2C_start~regout\) # (!\PUSH_BUTTON_I~combout\(1))))) # (!\Camera_Config_unit|Equal0~1_combout\ & (\Camera_Config_unit|I2C_start~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|Equal0~1_combout\,
	datab => \Camera_Config_unit|I2C_start~0_combout\,
	datac => \Camera_Config_unit|I2C_start~regout\,
	datad => \PUSH_BUTTON_I~combout\(1),
	combout => \Camera_Config_unit|I2C_start~1_combout\);

-- Location: LCFF_X62_Y17_N25
\Camera_Config_unit|I2C_start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_start~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_start~regout\);

-- Location: LCCOMB_X62_Y17_N28
\Camera_Config_unit|I2C_start~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_start~0_combout\ = (\Camera_Config_unit|always1~0_combout\ & (!\Camera_Config_unit|I2C_start~regout\ & \Camera_Config_unit|u0|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|always1~0_combout\,
	datac => \Camera_Config_unit|I2C_start~regout\,
	datad => \Camera_Config_unit|u0|Equal0~1_combout\,
	combout => \Camera_Config_unit|I2C_start~0_combout\);

-- Location: LCCOMB_X62_Y17_N0
\Camera_Config_unit|I2C_data[22]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|I2C_data[22]~4_combout\ = (\Camera_Config_unit|Equal0~1_combout\ & (((!\PUSH_BUTTON_I~combout\(1))))) # (!\Camera_Config_unit|Equal0~1_combout\ & (!\Camera_Config_unit|u0|Error~regout\ & (\Camera_Config_unit|I2C_start~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|Error~regout\,
	datab => \Camera_Config_unit|I2C_start~0_combout\,
	datac => \Camera_Config_unit|Equal0~1_combout\,
	datad => \PUSH_BUTTON_I~combout\(1),
	combout => \Camera_Config_unit|I2C_data[22]~4_combout\);

-- Location: LCFF_X63_Y16_N31
\Camera_Config_unit|I2C_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|I2C_data[23]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|I2C_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|I2C_data\(23));

-- Location: LCCOMB_X63_Y16_N22
\Camera_Config_unit|u0|sdat~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~4_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(23)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Config_unit|u0|sdat\(25),
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|I2C_data\(23),
	combout => \Camera_Config_unit|u0|sdat~4_combout\);

-- Location: LCFF_X63_Y16_N23
\Camera_Config_unit|u0|sdat[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(26));

-- Location: LCCOMB_X63_Y16_N24
\Camera_Config_unit|u0|sdat~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~3_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\) # (\Camera_Config_unit|u0|sdat\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|u0|sdat\(26),
	combout => \Camera_Config_unit|u0|sdat~3_combout\);

-- Location: LCFF_X63_Y16_N25
\Camera_Config_unit|u0|sdat[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(27));

-- Location: LCCOMB_X63_Y16_N4
\Camera_Config_unit|u0|sdat~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~2_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\ & ((!\Camera_Config_unit|I2C_data\(23)))) # (!\Camera_Config_unit|u0|Equal5~0_combout\ & (\Camera_Config_unit|u0|sdat\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datac => \Camera_Config_unit|u0|sdat\(27),
	datad => \Camera_Config_unit|I2C_data\(23),
	combout => \Camera_Config_unit|u0|sdat~2_combout\);

-- Location: LCFF_X63_Y16_N5
\Camera_Config_unit|u0|sdat[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(28));

-- Location: LCCOMB_X63_Y16_N26
\Camera_Config_unit|u0|sdat~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~1_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\) # (\Camera_Config_unit|u0|sdat\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datac => \Camera_Config_unit|u0|sdat\(28),
	combout => \Camera_Config_unit|u0|sdat~1_combout\);

-- Location: LCFF_X63_Y16_N27
\Camera_Config_unit|u0|sdat[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(29));

-- Location: LCCOMB_X63_Y16_N0
\Camera_Config_unit|u0|sdat~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Config_unit|u0|sdat~0_combout\ = (\Camera_Config_unit|u0|Equal5~0_combout\) # (\Camera_Config_unit|u0|sdat\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Config_unit|u0|Equal5~0_combout\,
	datad => \Camera_Config_unit|u0|sdat\(29),
	combout => \Camera_Config_unit|u0|sdat~0_combout\);

-- Location: LCFF_X63_Y16_N1
\Camera_Config_unit|u0|sdat[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Config_unit|u0|sdat~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Camera_Config_unit|u0|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Config_unit|u0|sdat\(30));

-- Location: LCCOMB_X35_Y12_N6
\Touch_Panel_unit|Y_Coord[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[3]~4_combout\ = !\Touch_Panel_unit|TP_data_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(3),
	combout => \Touch_Panel_unit|Y_Coord[3]~4_combout\);

-- Location: LCCOMB_X35_Y13_N16
\Touch_Panel_unit|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Equal5~0_combout\ = (\Touch_Panel_unit|TP_data_count\(2)) # (((\Touch_Panel_unit|TP_data_count\(3)) # (!\Touch_Panel_unit|TP_data_count\(1))) # (!\Touch_Panel_unit|TP_data_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_data_count\(2),
	datab => \Touch_Panel_unit|TP_data_count\(0),
	datac => \Touch_Panel_unit|TP_data_count\(1),
	datad => \Touch_Panel_unit|TP_data_count\(3),
	combout => \Touch_Panel_unit|Equal5~0_combout\);

-- Location: LCCOMB_X36_Y13_N16
\Touch_Panel_unit|Y_Coord[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[0]~0_combout\ = (!\Touch_Panel_unit|TP_SCLK_O~regout\ & (!\Touch_Panel_unit|Equal5~0_combout\ & (\Touch_Panel_unit|En_SPI_Clock~regout\ & \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datab => \Touch_Panel_unit|Equal5~0_combout\,
	datac => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_ZF_X~regout\,
	combout => \Touch_Panel_unit|Y_Coord[0]~0_combout\);

-- Location: LCFF_X35_Y12_N7
\Touch_Panel_unit|Y_Coord[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[3]~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(3));

-- Location: LCCOMB_X33_Y15_N0
\Camera_Data_unit|oFrame_Count[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[0]~32_combout\ = \Camera_Data_unit|oFrame_Count\(0) $ (VCC)
-- \Camera_Data_unit|oFrame_Count[0]~33\ = CARRY(\Camera_Data_unit|oFrame_Count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(0),
	datad => VCC,
	combout => \Camera_Data_unit|oFrame_Count[0]~32_combout\,
	cout => \Camera_Data_unit|oFrame_Count[0]~33\);

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(3),
	combout => \PUSH_BUTTON_I~combout\(3));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(2),
	combout => \PUSH_BUTTON_I~combout\(2));

-- Location: LCCOMB_X32_Y15_N28
\Camera_Data_unit|Capture_active~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|Capture_active~0_combout\ = (\PUSH_BUTTON_I~combout\(2) & ((\Camera_Data_unit|Capture_active~regout\) # (!\PUSH_BUTTON_I~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PUSH_BUTTON_I~combout\(3),
	datac => \Camera_Data_unit|Capture_active~regout\,
	datad => \PUSH_BUTTON_I~combout\(2),
	combout => \Camera_Data_unit|Capture_active~0_combout\);

-- Location: LCFF_X32_Y15_N29
\Camera_Data_unit|Capture_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|Capture_active~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|Capture_active~regout\);

-- Location: LCCOMB_X32_Y15_N6
\Camera_Data_unit|oFrame_Count[22]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[22]~34_combout\ = ((!\Camera_Data_unit|Frame_Valid_edge~regout\ & (\Camera_Data_unit|Data_Valid~0_combout\ & \Camera_Data_unit|Capture_active~regout\))) # (!\Camera_unit_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|Frame_Valid_edge~regout\,
	datab => \Camera_Data_unit|Data_Valid~0_combout\,
	datac => \Camera_unit_enable~regout\,
	datad => \Camera_Data_unit|Capture_active~regout\,
	combout => \Camera_Data_unit|oFrame_Count[22]~34_combout\);

-- Location: LCFF_X33_Y15_N1
\Camera_Data_unit|oFrame_Count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[0]~32_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(0));

-- Location: LCCOMB_X33_Y15_N2
\Camera_Data_unit|oFrame_Count[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[1]~35_combout\ = (\Camera_Data_unit|oFrame_Count\(1) & (!\Camera_Data_unit|oFrame_Count[0]~33\)) # (!\Camera_Data_unit|oFrame_Count\(1) & ((\Camera_Data_unit|oFrame_Count[0]~33\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[1]~36\ = CARRY((!\Camera_Data_unit|oFrame_Count[0]~33\) # (!\Camera_Data_unit|oFrame_Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(1),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[0]~33\,
	combout => \Camera_Data_unit|oFrame_Count[1]~35_combout\,
	cout => \Camera_Data_unit|oFrame_Count[1]~36\);

-- Location: LCFF_X33_Y15_N3
\Camera_Data_unit|oFrame_Count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[1]~35_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(1));

-- Location: LCCOMB_X33_Y15_N4
\Camera_Data_unit|oFrame_Count[2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[2]~37_combout\ = (\Camera_Data_unit|oFrame_Count\(2) & (\Camera_Data_unit|oFrame_Count[1]~36\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(2) & (!\Camera_Data_unit|oFrame_Count[1]~36\ & VCC))
-- \Camera_Data_unit|oFrame_Count[2]~38\ = CARRY((\Camera_Data_unit|oFrame_Count\(2) & !\Camera_Data_unit|oFrame_Count[1]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(2),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[1]~36\,
	combout => \Camera_Data_unit|oFrame_Count[2]~37_combout\,
	cout => \Camera_Data_unit|oFrame_Count[2]~38\);

-- Location: LCFF_X33_Y15_N5
\Camera_Data_unit|oFrame_Count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[2]~37_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(2));

-- Location: LCCOMB_X33_Y15_N6
\Camera_Data_unit|oFrame_Count[3]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[3]~39_combout\ = (\Camera_Data_unit|oFrame_Count\(3) & (!\Camera_Data_unit|oFrame_Count[2]~38\)) # (!\Camera_Data_unit|oFrame_Count\(3) & ((\Camera_Data_unit|oFrame_Count[2]~38\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[3]~40\ = CARRY((!\Camera_Data_unit|oFrame_Count[2]~38\) # (!\Camera_Data_unit|oFrame_Count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(3),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[2]~38\,
	combout => \Camera_Data_unit|oFrame_Count[3]~39_combout\,
	cout => \Camera_Data_unit|oFrame_Count[3]~40\);

-- Location: LCFF_X33_Y15_N7
\Camera_Data_unit|oFrame_Count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[3]~39_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(3));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(0),
	combout => \SWITCH_I~combout\(0));

-- Location: LCCOMB_X32_Y11_N10
\TP_position~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~4_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(3)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|Y_Coord\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|Y_Coord\(3),
	datac => \Camera_Data_unit|oFrame_Count\(3),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~4_combout\);

-- Location: LCCOMB_X37_Y13_N14
\Touch_Panel_unit|Coord_En~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Coord_En~0_combout\ = (\Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\ & (!\Touch_Panel_unit|Equal6~0_combout\ & \Touch_Panel_unit|TP_SCLK_O~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\,
	datab => \Touch_Panel_unit|Equal6~0_combout\,
	datad => \Touch_Panel_unit|TP_SCLK_O~regout\,
	combout => \Touch_Panel_unit|Coord_En~0_combout\);

-- Location: LCCOMB_X36_Y13_N20
\Touch_Panel_unit|Coord_En~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Coord_En~1_combout\ = (\Touch_Panel_unit|Coord_En~regout\) # ((\Touch_Panel_unit|En_SPI_Clock~regout\ & (\Touch_Panel_unit|TP_penirq~regout\ & \Touch_Panel_unit|Coord_En~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datab => \Touch_Panel_unit|TP_penirq~regout\,
	datac => \Touch_Panel_unit|Coord_En~regout\,
	datad => \Touch_Panel_unit|Coord_En~0_combout\,
	combout => \Touch_Panel_unit|Coord_En~1_combout\);

-- Location: LCFF_X36_Y13_N21
\Touch_Panel_unit|Coord_En\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Coord_En~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \Touch_Panel_unit|ALT_INV_TP_state.S_TP_IDLE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Coord_En~regout\);

-- Location: LCCOMB_X33_Y13_N22
\TP_position[1][3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position[1][3]~1_combout\ = (\Touch_Panel_unit|Coord_En~regout\) # (\SWITCH_I~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|Coord_En~regout\,
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position[1][3]~1_combout\);

-- Location: LCFF_X32_Y11_N11
\TP_position[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~4_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[0][3]~regout\);

-- Location: LCCOMB_X35_Y12_N16
\Touch_Panel_unit|Y_Coord[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[0]~1_combout\ = !\Touch_Panel_unit|TP_data_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|TP_data_reg\(0),
	combout => \Touch_Panel_unit|Y_Coord[0]~1_combout\);

-- Location: LCFF_X35_Y12_N17
\Touch_Panel_unit|Y_Coord[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[0]~1_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(0));

-- Location: LCCOMB_X32_Y11_N12
\TP_position~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~0_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(0)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|Y_Coord\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|Y_Coord\(0),
	datac => \Camera_Data_unit|oFrame_Count\(0),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~0_combout\);

-- Location: LCFF_X32_Y11_N13
\TP_position[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~0_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[0][0]~regout\);

-- Location: LCCOMB_X35_Y12_N22
\Touch_Panel_unit|Y_Coord[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[1]~2_combout\ = !\Touch_Panel_unit|TP_data_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(1),
	combout => \Touch_Panel_unit|Y_Coord[1]~2_combout\);

-- Location: LCFF_X35_Y12_N23
\Touch_Panel_unit|Y_Coord[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[1]~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(1));

-- Location: LCCOMB_X32_Y11_N30
\TP_position~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~2_combout\ = (\SWITCH_I~combout\(0) & (\Camera_Data_unit|oFrame_Count\(1))) # (!\SWITCH_I~combout\(0) & ((\Touch_Panel_unit|Y_Coord\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(1),
	datac => \Touch_Panel_unit|Y_Coord\(1),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~2_combout\);

-- Location: LCFF_X32_Y11_N31
\TP_position[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~2_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[0][1]~regout\);

-- Location: LCCOMB_X31_Y11_N12
\display_unit|seg0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg0|WideOr6~0_combout\ = (\TP_position[0][2]~regout\ & (!\TP_position[0][1]~regout\ & (\TP_position[0][3]~regout\ $ (!\TP_position[0][0]~regout\)))) # (!\TP_position[0][2]~regout\ & (\TP_position[0][0]~regout\ & (\TP_position[0][3]~regout\ 
-- $ (!\TP_position[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[0][2]~regout\,
	datab => \TP_position[0][3]~regout\,
	datac => \TP_position[0][0]~regout\,
	datad => \TP_position[0][1]~regout\,
	combout => \display_unit|seg0|WideOr6~0_combout\);

-- Location: LCCOMB_X32_Y11_N0
\TP_position~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~5_combout\ = (\Touch_Panel_unit|Touch_En~regout\) # (\SWITCH_I~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|Touch_En~regout\,
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~5_combout\);

-- Location: LCFF_X32_Y11_N1
\TP_position[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~5_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[6][4]~regout\);

-- Location: LCCOMB_X31_Y11_N22
\display_unit|SEVEN_SEGMENT_N_O[0][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[0][0]~0_combout\ = (\display_unit|seg0|WideOr6~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_unit|seg0|WideOr6~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[0][0]~0_combout\);

-- Location: LCCOMB_X31_Y11_N28
\display_unit|seg0|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg0|WideOr5~0_combout\ = (\TP_position[0][3]~regout\ & ((\TP_position[0][0]~regout\ & ((\TP_position[0][1]~regout\))) # (!\TP_position[0][0]~regout\ & (\TP_position[0][2]~regout\)))) # (!\TP_position[0][3]~regout\ & 
-- (\TP_position[0][2]~regout\ & (\TP_position[0][0]~regout\ $ (\TP_position[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[0][2]~regout\,
	datab => \TP_position[0][3]~regout\,
	datac => \TP_position[0][0]~regout\,
	datad => \TP_position[0][1]~regout\,
	combout => \display_unit|seg0|WideOr5~0_combout\);

-- Location: LCCOMB_X31_Y11_N6
\display_unit|SEVEN_SEGMENT_N_O[0][1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[0][1]~1_combout\ = (\display_unit|seg0|WideOr5~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg0|WideOr5~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[0][1]~1_combout\);

-- Location: LCCOMB_X35_Y12_N4
\Touch_Panel_unit|Y_Coord[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[2]~3_combout\ = !\Touch_Panel_unit|TP_data_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(2),
	combout => \Touch_Panel_unit|Y_Coord[2]~3_combout\);

-- Location: LCFF_X35_Y12_N5
\Touch_Panel_unit|Y_Coord[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[2]~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(2));

-- Location: LCCOMB_X32_Y11_N4
\TP_position~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~3_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(2)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|Y_Coord\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|Y_Coord\(2),
	datac => \Camera_Data_unit|oFrame_Count\(2),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~3_combout\);

-- Location: LCFF_X32_Y11_N5
\TP_position[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~3_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[0][2]~regout\);

-- Location: LCCOMB_X32_Y11_N6
\display_unit|seg0|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg0|WideOr4~0_combout\ = (\TP_position[0][3]~regout\ & (\TP_position[0][2]~regout\ & ((\TP_position[0][1]~regout\) # (!\TP_position[0][0]~regout\)))) # (!\TP_position[0][3]~regout\ & (\TP_position[0][1]~regout\ & 
-- (!\TP_position[0][2]~regout\ & !\TP_position[0][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[0][3]~regout\,
	datab => \TP_position[0][1]~regout\,
	datac => \TP_position[0][2]~regout\,
	datad => \TP_position[0][0]~regout\,
	combout => \display_unit|seg0|WideOr4~0_combout\);

-- Location: LCCOMB_X32_Y11_N16
\display_unit|SEVEN_SEGMENT_N_O[0][2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[0][2]~2_combout\ = (\display_unit|seg0|WideOr4~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_unit|seg0|WideOr4~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[0][2]~2_combout\);

-- Location: LCCOMB_X31_Y11_N0
\display_unit|seg0|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg0|WideOr3~0_combout\ = (\TP_position[0][0]~regout\ & (\TP_position[0][2]~regout\ $ (((!\TP_position[0][1]~regout\))))) # (!\TP_position[0][0]~regout\ & ((\TP_position[0][2]~regout\ & (!\TP_position[0][3]~regout\ & 
-- !\TP_position[0][1]~regout\)) # (!\TP_position[0][2]~regout\ & (\TP_position[0][3]~regout\ & \TP_position[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[0][2]~regout\,
	datab => \TP_position[0][3]~regout\,
	datac => \TP_position[0][0]~regout\,
	datad => \TP_position[0][1]~regout\,
	combout => \display_unit|seg0|WideOr3~0_combout\);

-- Location: LCCOMB_X31_Y11_N10
\display_unit|SEVEN_SEGMENT_N_O[0][3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[0][3]~3_combout\ = (\display_unit|seg0|WideOr3~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg0|WideOr3~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[0][3]~3_combout\);

-- Location: LCCOMB_X31_Y11_N4
\display_unit|seg0|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg0|WideOr2~0_combout\ = (\TP_position[0][1]~regout\ & (((!\TP_position[0][3]~regout\ & \TP_position[0][0]~regout\)))) # (!\TP_position[0][1]~regout\ & ((\TP_position[0][2]~regout\ & (!\TP_position[0][3]~regout\)) # 
-- (!\TP_position[0][2]~regout\ & ((\TP_position[0][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[0][2]~regout\,
	datab => \TP_position[0][3]~regout\,
	datac => \TP_position[0][0]~regout\,
	datad => \TP_position[0][1]~regout\,
	combout => \display_unit|seg0|WideOr2~0_combout\);

-- Location: LCCOMB_X31_Y11_N26
\display_unit|SEVEN_SEGMENT_N_O[0][4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[0][4]~4_combout\ = (\display_unit|seg0|WideOr2~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TP_position[6][4]~regout\,
	datac => \display_unit|seg0|WideOr2~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[0][4]~4_combout\);

-- Location: LCCOMB_X32_Y11_N18
\display_unit|seg0|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg0|WideOr1~0_combout\ = (\TP_position[0][0]~regout\ & (\TP_position[0][3]~regout\ $ (((\TP_position[0][1]~regout\) # (!\TP_position[0][2]~regout\))))) # (!\TP_position[0][0]~regout\ & (!\TP_position[0][2]~regout\ & 
-- (!\TP_position[0][3]~regout\ & \TP_position[0][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[0][0]~regout\,
	datab => \TP_position[0][2]~regout\,
	datac => \TP_position[0][3]~regout\,
	datad => \TP_position[0][1]~regout\,
	combout => \display_unit|seg0|WideOr1~0_combout\);

-- Location: LCCOMB_X32_Y11_N20
\display_unit|SEVEN_SEGMENT_N_O[0][5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[0][5]~5_combout\ = (\display_unit|seg0|WideOr1~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg0|WideOr1~0_combout\,
	datad => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[0][5]~5_combout\);

-- Location: LCCOMB_X32_Y11_N14
\display_unit|seg0|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg0|WideOr0~0_combout\ = (\TP_position[0][0]~regout\ & ((\TP_position[0][3]~regout\) # (\TP_position[0][1]~regout\ $ (\TP_position[0][2]~regout\)))) # (!\TP_position[0][0]~regout\ & ((\TP_position[0][1]~regout\) # 
-- (\TP_position[0][3]~regout\ $ (\TP_position[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[0][3]~regout\,
	datab => \TP_position[0][1]~regout\,
	datac => \TP_position[0][2]~regout\,
	datad => \TP_position[0][0]~regout\,
	combout => \display_unit|seg0|WideOr0~0_combout\);

-- Location: LCCOMB_X32_Y11_N28
\display_unit|SEVEN_SEGMENT_N_O[0][6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[0][6]~6_combout\ = (!\TP_position[6][4]~regout\) # (!\display_unit|seg0|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_unit|seg0|WideOr0~0_combout\,
	datad => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[0][6]~6_combout\);

-- Location: LCCOMB_X35_Y12_N30
\Touch_Panel_unit|Y_Coord[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[5]~6_combout\ = !\Touch_Panel_unit|TP_data_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(5),
	combout => \Touch_Panel_unit|Y_Coord[5]~6_combout\);

-- Location: LCFF_X35_Y12_N31
\Touch_Panel_unit|Y_Coord[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[5]~6_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(5));

-- Location: LCCOMB_X33_Y15_N8
\Camera_Data_unit|oFrame_Count[4]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[4]~41_combout\ = (\Camera_Data_unit|oFrame_Count\(4) & (\Camera_Data_unit|oFrame_Count[3]~40\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(4) & (!\Camera_Data_unit|oFrame_Count[3]~40\ & VCC))
-- \Camera_Data_unit|oFrame_Count[4]~42\ = CARRY((\Camera_Data_unit|oFrame_Count\(4) & !\Camera_Data_unit|oFrame_Count[3]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(4),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[3]~40\,
	combout => \Camera_Data_unit|oFrame_Count[4]~41_combout\,
	cout => \Camera_Data_unit|oFrame_Count[4]~42\);

-- Location: LCFF_X33_Y15_N9
\Camera_Data_unit|oFrame_Count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[4]~41_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(4));

-- Location: LCCOMB_X33_Y15_N10
\Camera_Data_unit|oFrame_Count[5]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[5]~43_combout\ = (\Camera_Data_unit|oFrame_Count\(5) & (!\Camera_Data_unit|oFrame_Count[4]~42\)) # (!\Camera_Data_unit|oFrame_Count\(5) & ((\Camera_Data_unit|oFrame_Count[4]~42\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[5]~44\ = CARRY((!\Camera_Data_unit|oFrame_Count[4]~42\) # (!\Camera_Data_unit|oFrame_Count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(5),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[4]~42\,
	combout => \Camera_Data_unit|oFrame_Count[5]~43_combout\,
	cout => \Camera_Data_unit|oFrame_Count[5]~44\);

-- Location: LCFF_X33_Y15_N11
\Camera_Data_unit|oFrame_Count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[5]~43_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(5));

-- Location: LCCOMB_X34_Y12_N30
\TP_position~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~7_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(5)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|Y_Coord\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|Y_Coord\(5),
	datac => \Camera_Data_unit|oFrame_Count\(5),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~7_combout\);

-- Location: LCFF_X34_Y12_N31
\TP_position[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~7_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[1][1]~regout\);

-- Location: LCCOMB_X35_Y12_N18
\Touch_Panel_unit|Y_Coord[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[7]~8_combout\ = !\Touch_Panel_unit|TP_data_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(7),
	combout => \Touch_Panel_unit|Y_Coord[7]~8_combout\);

-- Location: LCFF_X35_Y12_N19
\Touch_Panel_unit|Y_Coord[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[7]~8_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(7));

-- Location: LCCOMB_X34_Y12_N14
\TP_position~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~9_combout\ = (\SWITCH_I~combout\(0) & (\Camera_Data_unit|oFrame_Count\(7))) # (!\SWITCH_I~combout\(0) & ((\Touch_Panel_unit|Y_Coord\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(7),
	datab => \Touch_Panel_unit|Y_Coord\(7),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~9_combout\);

-- Location: LCFF_X34_Y12_N15
\TP_position[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~9_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[1][3]~regout\);

-- Location: LCCOMB_X35_Y12_N24
\Touch_Panel_unit|Y_Coord[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[4]~5_combout\ = !\Touch_Panel_unit|TP_data_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|TP_data_reg\(4),
	combout => \Touch_Panel_unit|Y_Coord[4]~5_combout\);

-- Location: LCFF_X35_Y12_N25
\Touch_Panel_unit|Y_Coord[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[4]~5_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(4));

-- Location: LCCOMB_X34_Y12_N0
\TP_position~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~6_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(4)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|Y_Coord\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|Y_Coord\(4),
	datac => \Camera_Data_unit|oFrame_Count\(4),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~6_combout\);

-- Location: LCFF_X34_Y12_N1
\TP_position[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~6_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[1][0]~regout\);

-- Location: LCCOMB_X34_Y12_N24
\display_unit|seg1|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg1|WideOr6~0_combout\ = (\TP_position[1][2]~regout\ & (!\TP_position[1][1]~regout\ & (\TP_position[1][3]~regout\ $ (!\TP_position[1][0]~regout\)))) # (!\TP_position[1][2]~regout\ & (\TP_position[1][0]~regout\ & (\TP_position[1][1]~regout\ 
-- $ (!\TP_position[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[1][2]~regout\,
	datab => \TP_position[1][1]~regout\,
	datac => \TP_position[1][3]~regout\,
	datad => \TP_position[1][0]~regout\,
	combout => \display_unit|seg1|WideOr6~0_combout\);

-- Location: LCCOMB_X38_Y9_N24
\display_unit|SEVEN_SEGMENT_N_O[1][0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[1][0]~7_combout\ = (\display_unit|seg1|WideOr6~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg1|WideOr6~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[1][0]~7_combout\);

-- Location: LCCOMB_X34_Y12_N6
\display_unit|seg1|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg1|WideOr5~0_combout\ = (\TP_position[1][1]~regout\ & ((\TP_position[1][0]~regout\ & ((\TP_position[1][3]~regout\))) # (!\TP_position[1][0]~regout\ & (\TP_position[1][2]~regout\)))) # (!\TP_position[1][1]~regout\ & 
-- (\TP_position[1][2]~regout\ & (\TP_position[1][3]~regout\ $ (\TP_position[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[1][2]~regout\,
	datab => \TP_position[1][1]~regout\,
	datac => \TP_position[1][3]~regout\,
	datad => \TP_position[1][0]~regout\,
	combout => \display_unit|seg1|WideOr5~0_combout\);

-- Location: LCCOMB_X38_Y9_N22
\display_unit|SEVEN_SEGMENT_N_O[1][1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[1][1]~8_combout\ = (\display_unit|seg1|WideOr5~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg1|WideOr5~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[1][1]~8_combout\);

-- Location: LCCOMB_X35_Y12_N28
\Touch_Panel_unit|Y_Coord[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[6]~7_combout\ = !\Touch_Panel_unit|TP_data_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(6),
	combout => \Touch_Panel_unit|Y_Coord[6]~7_combout\);

-- Location: LCFF_X35_Y12_N29
\Touch_Panel_unit|Y_Coord[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[6]~7_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(6));

-- Location: LCCOMB_X34_Y12_N12
\TP_position~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~8_combout\ = (\SWITCH_I~combout\(0) & (\Camera_Data_unit|oFrame_Count\(6))) # (!\SWITCH_I~combout\(0) & ((\Touch_Panel_unit|Y_Coord\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(6),
	datab => \Touch_Panel_unit|Y_Coord\(6),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~8_combout\);

-- Location: LCFF_X34_Y12_N13
\TP_position[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~8_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[1][2]~regout\);

-- Location: LCCOMB_X33_Y12_N4
\display_unit|seg1|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg1|WideOr4~0_combout\ = (\TP_position[1][3]~regout\ & (\TP_position[1][2]~regout\ & ((\TP_position[1][1]~regout\) # (!\TP_position[1][0]~regout\)))) # (!\TP_position[1][3]~regout\ & (!\TP_position[1][2]~regout\ & 
-- (!\TP_position[1][0]~regout\ & \TP_position[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[1][3]~regout\,
	datab => \TP_position[1][2]~regout\,
	datac => \TP_position[1][0]~regout\,
	datad => \TP_position[1][1]~regout\,
	combout => \display_unit|seg1|WideOr4~0_combout\);

-- Location: LCCOMB_X32_Y12_N24
\display_unit|SEVEN_SEGMENT_N_O[1][2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[1][2]~9_combout\ = (\display_unit|seg1|WideOr4~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TP_position[6][4]~regout\,
	datad => \display_unit|seg1|WideOr4~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[1][2]~9_combout\);

-- Location: LCCOMB_X34_Y12_N20
\display_unit|seg1|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg1|WideOr3~0_combout\ = (\TP_position[1][0]~regout\ & (\TP_position[1][2]~regout\ $ ((!\TP_position[1][1]~regout\)))) # (!\TP_position[1][0]~regout\ & ((\TP_position[1][2]~regout\ & (!\TP_position[1][1]~regout\ & 
-- !\TP_position[1][3]~regout\)) # (!\TP_position[1][2]~regout\ & (\TP_position[1][1]~regout\ & \TP_position[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[1][2]~regout\,
	datab => \TP_position[1][1]~regout\,
	datac => \TP_position[1][3]~regout\,
	datad => \TP_position[1][0]~regout\,
	combout => \display_unit|seg1|WideOr3~0_combout\);

-- Location: LCCOMB_X61_Y8_N16
\display_unit|SEVEN_SEGMENT_N_O[1][3]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[1][3]~10_combout\ = (\display_unit|seg1|WideOr3~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg1|WideOr3~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[1][3]~10_combout\);

-- Location: LCCOMB_X34_Y12_N26
\display_unit|seg1|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg1|WideOr2~0_combout\ = (\TP_position[1][1]~regout\ & (((!\TP_position[1][3]~regout\ & \TP_position[1][0]~regout\)))) # (!\TP_position[1][1]~regout\ & ((\TP_position[1][2]~regout\ & (!\TP_position[1][3]~regout\)) # 
-- (!\TP_position[1][2]~regout\ & ((\TP_position[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[1][2]~regout\,
	datab => \TP_position[1][3]~regout\,
	datac => \TP_position[1][1]~regout\,
	datad => \TP_position[1][0]~regout\,
	combout => \display_unit|seg1|WideOr2~0_combout\);

-- Location: LCCOMB_X61_Y8_N26
\display_unit|SEVEN_SEGMENT_N_O[1][4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[1][4]~11_combout\ = (\display_unit|seg1|WideOr2~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg1|WideOr2~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[1][4]~11_combout\);

-- Location: LCCOMB_X33_Y12_N30
\display_unit|seg1|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg1|WideOr1~0_combout\ = (\TP_position[1][2]~regout\ & (\TP_position[1][0]~regout\ & (\TP_position[1][3]~regout\ $ (\TP_position[1][1]~regout\)))) # (!\TP_position[1][2]~regout\ & (!\TP_position[1][3]~regout\ & ((\TP_position[1][0]~regout\) 
-- # (\TP_position[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[1][3]~regout\,
	datab => \TP_position[1][2]~regout\,
	datac => \TP_position[1][0]~regout\,
	datad => \TP_position[1][1]~regout\,
	combout => \display_unit|seg1|WideOr1~0_combout\);

-- Location: LCCOMB_X32_Y12_N10
\display_unit|SEVEN_SEGMENT_N_O[1][5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[1][5]~12_combout\ = (\display_unit|seg1|WideOr1~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TP_position[6][4]~regout\,
	datad => \display_unit|seg1|WideOr1~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[1][5]~12_combout\);

-- Location: LCCOMB_X33_Y12_N24
\display_unit|seg1|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg1|WideOr0~0_combout\ = (\TP_position[1][0]~regout\ & ((\TP_position[1][3]~regout\) # (\TP_position[1][2]~regout\ $ (\TP_position[1][1]~regout\)))) # (!\TP_position[1][0]~regout\ & ((\TP_position[1][1]~regout\) # 
-- (\TP_position[1][3]~regout\ $ (\TP_position[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[1][3]~regout\,
	datab => \TP_position[1][2]~regout\,
	datac => \TP_position[1][0]~regout\,
	datad => \TP_position[1][1]~regout\,
	combout => \display_unit|seg1|WideOr0~0_combout\);

-- Location: LCCOMB_X32_Y12_N20
\display_unit|SEVEN_SEGMENT_N_O[1][6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[1][6]~13_combout\ = (!\display_unit|seg1|WideOr0~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TP_position[6][4]~regout\,
	datad => \display_unit|seg1|WideOr0~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[1][6]~13_combout\);

-- Location: LCCOMB_X33_Y15_N14
\Camera_Data_unit|oFrame_Count[7]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[7]~47_combout\ = (\Camera_Data_unit|oFrame_Count\(7) & (!\Camera_Data_unit|oFrame_Count[6]~46\)) # (!\Camera_Data_unit|oFrame_Count\(7) & ((\Camera_Data_unit|oFrame_Count[6]~46\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[7]~48\ = CARRY((!\Camera_Data_unit|oFrame_Count[6]~46\) # (!\Camera_Data_unit|oFrame_Count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(7),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[6]~46\,
	combout => \Camera_Data_unit|oFrame_Count[7]~47_combout\,
	cout => \Camera_Data_unit|oFrame_Count[7]~48\);

-- Location: LCFF_X33_Y15_N15
\Camera_Data_unit|oFrame_Count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[7]~47_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(7));

-- Location: LCCOMB_X33_Y15_N16
\Camera_Data_unit|oFrame_Count[8]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[8]~49_combout\ = (\Camera_Data_unit|oFrame_Count\(8) & (\Camera_Data_unit|oFrame_Count[7]~48\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(8) & (!\Camera_Data_unit|oFrame_Count[7]~48\ & VCC))
-- \Camera_Data_unit|oFrame_Count[8]~50\ = CARRY((\Camera_Data_unit|oFrame_Count\(8) & !\Camera_Data_unit|oFrame_Count[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(8),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[7]~48\,
	combout => \Camera_Data_unit|oFrame_Count[8]~49_combout\,
	cout => \Camera_Data_unit|oFrame_Count[8]~50\);

-- Location: LCCOMB_X33_Y15_N18
\Camera_Data_unit|oFrame_Count[9]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[9]~51_combout\ = (\Camera_Data_unit|oFrame_Count\(9) & (!\Camera_Data_unit|oFrame_Count[8]~50\)) # (!\Camera_Data_unit|oFrame_Count\(9) & ((\Camera_Data_unit|oFrame_Count[8]~50\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[9]~52\ = CARRY((!\Camera_Data_unit|oFrame_Count[8]~50\) # (!\Camera_Data_unit|oFrame_Count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(9),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[8]~50\,
	combout => \Camera_Data_unit|oFrame_Count[9]~51_combout\,
	cout => \Camera_Data_unit|oFrame_Count[9]~52\);

-- Location: LCFF_X33_Y15_N19
\Camera_Data_unit|oFrame_Count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[9]~51_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(9));

-- Location: LCCOMB_X33_Y15_N20
\Camera_Data_unit|oFrame_Count[10]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[10]~53_combout\ = (\Camera_Data_unit|oFrame_Count\(10) & (\Camera_Data_unit|oFrame_Count[9]~52\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(10) & (!\Camera_Data_unit|oFrame_Count[9]~52\ & VCC))
-- \Camera_Data_unit|oFrame_Count[10]~54\ = CARRY((\Camera_Data_unit|oFrame_Count\(10) & !\Camera_Data_unit|oFrame_Count[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(10),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[9]~52\,
	combout => \Camera_Data_unit|oFrame_Count[10]~53_combout\,
	cout => \Camera_Data_unit|oFrame_Count[10]~54\);

-- Location: LCFF_X33_Y15_N21
\Camera_Data_unit|oFrame_Count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[10]~53_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(10));

-- Location: LCCOMB_X35_Y12_N12
\Touch_Panel_unit|Y_Coord[10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[10]~11_combout\ = !\Touch_Panel_unit|TP_data_reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Touch_Panel_unit|TP_data_reg\(10),
	combout => \Touch_Panel_unit|Y_Coord[10]~11_combout\);

-- Location: LCFF_X35_Y12_N13
\Touch_Panel_unit|Y_Coord[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[10]~11_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(10));

-- Location: LCCOMB_X34_Y12_N28
\TP_position~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~12_combout\ = (\SWITCH_I~combout\(0) & (\Camera_Data_unit|oFrame_Count\(10))) # (!\SWITCH_I~combout\(0) & ((\Touch_Panel_unit|Y_Coord\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(10),
	datac => \Touch_Panel_unit|Y_Coord\(10),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~12_combout\);

-- Location: LCFF_X34_Y12_N29
\TP_position[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~12_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[2][2]~regout\);

-- Location: LCCOMB_X35_Y12_N14
\Touch_Panel_unit|Y_Coord[11]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[11]~12_combout\ = !\Touch_Panel_unit|TP_data_reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(11),
	combout => \Touch_Panel_unit|Y_Coord[11]~12_combout\);

-- Location: LCFF_X35_Y12_N15
\Touch_Panel_unit|Y_Coord[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[11]~12_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(11));

-- Location: LCCOMB_X33_Y15_N22
\Camera_Data_unit|oFrame_Count[11]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[11]~55_combout\ = (\Camera_Data_unit|oFrame_Count\(11) & (!\Camera_Data_unit|oFrame_Count[10]~54\)) # (!\Camera_Data_unit|oFrame_Count\(11) & ((\Camera_Data_unit|oFrame_Count[10]~54\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[11]~56\ = CARRY((!\Camera_Data_unit|oFrame_Count[10]~54\) # (!\Camera_Data_unit|oFrame_Count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(11),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[10]~54\,
	combout => \Camera_Data_unit|oFrame_Count[11]~55_combout\,
	cout => \Camera_Data_unit|oFrame_Count[11]~56\);

-- Location: LCFF_X33_Y15_N23
\Camera_Data_unit|oFrame_Count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[11]~55_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(11));

-- Location: LCCOMB_X34_Y12_N22
\TP_position~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~13_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(11)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|Y_Coord\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|Y_Coord\(11),
	datac => \Camera_Data_unit|oFrame_Count\(11),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~13_combout\);

-- Location: LCFF_X34_Y12_N23
\TP_position[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~13_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[2][3]~regout\);

-- Location: LCFF_X33_Y15_N17
\Camera_Data_unit|oFrame_Count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[8]~49_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(8));

-- Location: LCCOMB_X35_Y12_N20
\Touch_Panel_unit|Y_Coord[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|Y_Coord[8]~9_combout\ = !\Touch_Panel_unit|TP_data_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(8),
	combout => \Touch_Panel_unit|Y_Coord[8]~9_combout\);

-- Location: LCFF_X35_Y12_N21
\Touch_Panel_unit|Y_Coord[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|Y_Coord[8]~9_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|Y_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|Y_Coord\(8));

-- Location: LCCOMB_X34_Y12_N16
\TP_position~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~10_combout\ = (\SWITCH_I~combout\(0) & (\Camera_Data_unit|oFrame_Count\(8))) # (!\SWITCH_I~combout\(0) & ((\Touch_Panel_unit|Y_Coord\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SWITCH_I~combout\(0),
	datab => \Camera_Data_unit|oFrame_Count\(8),
	datad => \Touch_Panel_unit|Y_Coord\(8),
	combout => \TP_position~10_combout\);

-- Location: LCFF_X34_Y12_N17
\TP_position[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~10_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[2][0]~regout\);

-- Location: LCCOMB_X61_Y8_N12
\display_unit|seg2|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg2|WideOr6~0_combout\ = (\TP_position[2][2]~regout\ & (!\TP_position[2][1]~regout\ & (\TP_position[2][3]~regout\ $ (!\TP_position[2][0]~regout\)))) # (!\TP_position[2][2]~regout\ & (\TP_position[2][0]~regout\ & (\TP_position[2][1]~regout\ 
-- $ (!\TP_position[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[2][1]~regout\,
	datab => \TP_position[2][2]~regout\,
	datac => \TP_position[2][3]~regout\,
	datad => \TP_position[2][0]~regout\,
	combout => \display_unit|seg2|WideOr6~0_combout\);

-- Location: LCCOMB_X61_Y8_N18
\display_unit|SEVEN_SEGMENT_N_O[2][0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[2][0]~14_combout\ = (\display_unit|seg2|WideOr6~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg2|WideOr6~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[2][0]~14_combout\);

-- Location: LCCOMB_X61_Y8_N0
\display_unit|seg2|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg2|WideOr5~0_combout\ = (\TP_position[2][1]~regout\ & ((\TP_position[2][0]~regout\ & ((\TP_position[2][3]~regout\))) # (!\TP_position[2][0]~regout\ & (\TP_position[2][2]~regout\)))) # (!\TP_position[2][1]~regout\ & 
-- (\TP_position[2][2]~regout\ & (\TP_position[2][3]~regout\ $ (\TP_position[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[2][1]~regout\,
	datab => \TP_position[2][2]~regout\,
	datac => \TP_position[2][3]~regout\,
	datad => \TP_position[2][0]~regout\,
	combout => \display_unit|seg2|WideOr5~0_combout\);

-- Location: LCCOMB_X61_Y8_N10
\display_unit|SEVEN_SEGMENT_N_O[2][1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[2][1]~15_combout\ = (\display_unit|seg2|WideOr5~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg2|WideOr5~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[2][1]~15_combout\);

-- Location: LCCOMB_X61_Y8_N28
\display_unit|seg2|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg2|WideOr4~0_combout\ = (\TP_position[2][2]~regout\ & (\TP_position[2][3]~regout\ & ((\TP_position[2][1]~regout\) # (!\TP_position[2][0]~regout\)))) # (!\TP_position[2][2]~regout\ & (\TP_position[2][1]~regout\ & 
-- (!\TP_position[2][3]~regout\ & !\TP_position[2][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[2][1]~regout\,
	datab => \TP_position[2][2]~regout\,
	datac => \TP_position[2][3]~regout\,
	datad => \TP_position[2][0]~regout\,
	combout => \display_unit|seg2|WideOr4~0_combout\);

-- Location: LCCOMB_X61_Y8_N30
\display_unit|SEVEN_SEGMENT_N_O[2][2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[2][2]~16_combout\ = (\display_unit|seg2|WideOr4~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg2|WideOr4~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[2][2]~16_combout\);

-- Location: LCCOMB_X61_Y8_N24
\display_unit|seg2|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg2|WideOr3~0_combout\ = (\TP_position[2][0]~regout\ & (\TP_position[2][1]~regout\ $ ((!\TP_position[2][2]~regout\)))) # (!\TP_position[2][0]~regout\ & ((\TP_position[2][1]~regout\ & (!\TP_position[2][2]~regout\ & 
-- \TP_position[2][3]~regout\)) # (!\TP_position[2][1]~regout\ & (\TP_position[2][2]~regout\ & !\TP_position[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[2][1]~regout\,
	datab => \TP_position[2][2]~regout\,
	datac => \TP_position[2][3]~regout\,
	datad => \TP_position[2][0]~regout\,
	combout => \display_unit|seg2|WideOr3~0_combout\);

-- Location: LCCOMB_X61_Y8_N6
\display_unit|SEVEN_SEGMENT_N_O[2][3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[2][3]~17_combout\ = (\display_unit|seg2|WideOr3~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_unit|seg2|WideOr3~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[2][3]~17_combout\);

-- Location: LCCOMB_X61_Y8_N20
\display_unit|seg2|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg2|WideOr2~0_combout\ = (\TP_position[2][1]~regout\ & (((!\TP_position[2][3]~regout\ & \TP_position[2][0]~regout\)))) # (!\TP_position[2][1]~regout\ & ((\TP_position[2][2]~regout\ & (!\TP_position[2][3]~regout\)) # 
-- (!\TP_position[2][2]~regout\ & ((\TP_position[2][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[2][1]~regout\,
	datab => \TP_position[2][2]~regout\,
	datac => \TP_position[2][3]~regout\,
	datad => \TP_position[2][0]~regout\,
	combout => \display_unit|seg2|WideOr2~0_combout\);

-- Location: LCCOMB_X61_Y8_N22
\display_unit|SEVEN_SEGMENT_N_O[2][4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[2][4]~18_combout\ = (\display_unit|seg2|WideOr2~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_unit|seg2|WideOr2~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[2][4]~18_combout\);

-- Location: LCCOMB_X61_Y8_N4
\display_unit|seg2|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg2|WideOr1~0_combout\ = (\TP_position[2][1]~regout\ & (!\TP_position[2][3]~regout\ & ((\TP_position[2][0]~regout\) # (!\TP_position[2][2]~regout\)))) # (!\TP_position[2][1]~regout\ & (\TP_position[2][0]~regout\ & 
-- (\TP_position[2][2]~regout\ $ (!\TP_position[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[2][1]~regout\,
	datab => \TP_position[2][2]~regout\,
	datac => \TP_position[2][3]~regout\,
	datad => \TP_position[2][0]~regout\,
	combout => \display_unit|seg2|WideOr1~0_combout\);

-- Location: LCCOMB_X61_Y8_N2
\display_unit|SEVEN_SEGMENT_N_O[2][5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[2][5]~19_combout\ = (\display_unit|seg2|WideOr1~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg2|WideOr1~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[2][5]~19_combout\);

-- Location: LCCOMB_X61_Y8_N8
\display_unit|seg2|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg2|WideOr0~0_combout\ = (\TP_position[2][0]~regout\ & ((\TP_position[2][3]~regout\) # (\TP_position[2][1]~regout\ $ (\TP_position[2][2]~regout\)))) # (!\TP_position[2][0]~regout\ & ((\TP_position[2][1]~regout\) # 
-- (\TP_position[2][2]~regout\ $ (\TP_position[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[2][1]~regout\,
	datab => \TP_position[2][2]~regout\,
	datac => \TP_position[2][3]~regout\,
	datad => \TP_position[2][0]~regout\,
	combout => \display_unit|seg2|WideOr0~0_combout\);

-- Location: LCCOMB_X61_Y8_N14
\display_unit|SEVEN_SEGMENT_N_O[2][6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[2][6]~20_combout\ = (!\TP_position[6][4]~regout\) # (!\display_unit|seg2|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg2|WideOr0~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[2][6]~20_combout\);

-- Location: LCCOMB_X29_Y14_N16
\TP_position[7][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position[7][4]~feeder_combout\ = \SWITCH_I~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position[7][4]~feeder_combout\);

-- Location: LCFF_X29_Y14_N17
\TP_position[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position[7][4]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[7][4]~regout\);

-- Location: LCCOMB_X33_Y15_N24
\Camera_Data_unit|oFrame_Count[12]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[12]~57_combout\ = (\Camera_Data_unit|oFrame_Count\(12) & (\Camera_Data_unit|oFrame_Count[11]~56\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(12) & (!\Camera_Data_unit|oFrame_Count[11]~56\ & VCC))
-- \Camera_Data_unit|oFrame_Count[12]~58\ = CARRY((\Camera_Data_unit|oFrame_Count\(12) & !\Camera_Data_unit|oFrame_Count[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(12),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[11]~56\,
	combout => \Camera_Data_unit|oFrame_Count[12]~57_combout\,
	cout => \Camera_Data_unit|oFrame_Count[12]~58\);

-- Location: LCFF_X33_Y15_N25
\Camera_Data_unit|oFrame_Count[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[12]~57_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(12));

-- Location: LCFF_X57_Y11_N29
\TP_position[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|oFrame_Count\(12),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \SWITCH_I~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[3][0]~regout\);

-- Location: LCCOMB_X33_Y15_N26
\Camera_Data_unit|oFrame_Count[13]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[13]~59_combout\ = (\Camera_Data_unit|oFrame_Count\(13) & (!\Camera_Data_unit|oFrame_Count[12]~58\)) # (!\Camera_Data_unit|oFrame_Count\(13) & ((\Camera_Data_unit|oFrame_Count[12]~58\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[13]~60\ = CARRY((!\Camera_Data_unit|oFrame_Count[12]~58\) # (!\Camera_Data_unit|oFrame_Count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(13),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[12]~58\,
	combout => \Camera_Data_unit|oFrame_Count[13]~59_combout\,
	cout => \Camera_Data_unit|oFrame_Count[13]~60\);

-- Location: LCFF_X33_Y15_N27
\Camera_Data_unit|oFrame_Count[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[13]~59_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(13));

-- Location: LCCOMB_X33_Y15_N28
\Camera_Data_unit|oFrame_Count[14]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[14]~61_combout\ = (\Camera_Data_unit|oFrame_Count\(14) & (\Camera_Data_unit|oFrame_Count[13]~60\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(14) & (!\Camera_Data_unit|oFrame_Count[13]~60\ & VCC))
-- \Camera_Data_unit|oFrame_Count[14]~62\ = CARRY((\Camera_Data_unit|oFrame_Count\(14) & !\Camera_Data_unit|oFrame_Count[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(14),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[13]~60\,
	combout => \Camera_Data_unit|oFrame_Count[14]~61_combout\,
	cout => \Camera_Data_unit|oFrame_Count[14]~62\);

-- Location: LCFF_X33_Y15_N29
\Camera_Data_unit|oFrame_Count[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[14]~61_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(14));

-- Location: LCFF_X57_Y11_N5
\TP_position[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|oFrame_Count\(14),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \SWITCH_I~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[3][2]~regout\);

-- Location: LCCOMB_X33_Y15_N30
\Camera_Data_unit|oFrame_Count[15]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[15]~63_combout\ = (\Camera_Data_unit|oFrame_Count\(15) & (!\Camera_Data_unit|oFrame_Count[14]~62\)) # (!\Camera_Data_unit|oFrame_Count\(15) & ((\Camera_Data_unit|oFrame_Count[14]~62\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[15]~64\ = CARRY((!\Camera_Data_unit|oFrame_Count[14]~62\) # (!\Camera_Data_unit|oFrame_Count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(15),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[14]~62\,
	combout => \Camera_Data_unit|oFrame_Count[15]~63_combout\,
	cout => \Camera_Data_unit|oFrame_Count[15]~64\);

-- Location: LCFF_X33_Y15_N31
\Camera_Data_unit|oFrame_Count[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[15]~63_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(15));

-- Location: LCFF_X57_Y11_N31
\TP_position[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|oFrame_Count\(15),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \SWITCH_I~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[3][3]~regout\);

-- Location: LCCOMB_X57_Y11_N12
\display_unit|seg3|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg3|WideOr6~0_combout\ = (\TP_position[3][2]~regout\ & (!\TP_position[3][1]~regout\ & (\TP_position[3][0]~regout\ $ (!\TP_position[3][3]~regout\)))) # (!\TP_position[3][2]~regout\ & (\TP_position[3][0]~regout\ & (\TP_position[3][1]~regout\ 
-- $ (!\TP_position[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[3][1]~regout\,
	datab => \TP_position[3][0]~regout\,
	datac => \TP_position[3][2]~regout\,
	datad => \TP_position[3][3]~regout\,
	combout => \display_unit|seg3|WideOr6~0_combout\);

-- Location: LCCOMB_X57_Y11_N18
\display_unit|SEVEN_SEGMENT_N_O[3][0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[3][0]~21_combout\ = (\display_unit|seg3|WideOr6~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[7][4]~regout\,
	datad => \display_unit|seg3|WideOr6~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[3][0]~21_combout\);

-- Location: LCCOMB_X57_Y11_N0
\display_unit|seg3|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg3|WideOr5~0_combout\ = (\TP_position[3][1]~regout\ & ((\TP_position[3][0]~regout\ & ((\TP_position[3][3]~regout\))) # (!\TP_position[3][0]~regout\ & (\TP_position[3][2]~regout\)))) # (!\TP_position[3][1]~regout\ & 
-- (\TP_position[3][2]~regout\ & (\TP_position[3][0]~regout\ $ (\TP_position[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[3][1]~regout\,
	datab => \TP_position[3][0]~regout\,
	datac => \TP_position[3][2]~regout\,
	datad => \TP_position[3][3]~regout\,
	combout => \display_unit|seg3|WideOr5~0_combout\);

-- Location: LCCOMB_X57_Y11_N14
\display_unit|SEVEN_SEGMENT_N_O[3][1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[3][1]~22_combout\ = (\display_unit|seg3|WideOr5~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[7][4]~regout\,
	datad => \display_unit|seg3|WideOr5~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[3][1]~22_combout\);

-- Location: LCCOMB_X57_Y11_N16
\display_unit|seg3|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg3|WideOr4~0_combout\ = (\TP_position[3][2]~regout\ & (\TP_position[3][3]~regout\ & ((\TP_position[3][1]~regout\) # (!\TP_position[3][0]~regout\)))) # (!\TP_position[3][2]~regout\ & (\TP_position[3][1]~regout\ & 
-- (!\TP_position[3][0]~regout\ & !\TP_position[3][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[3][1]~regout\,
	datab => \TP_position[3][0]~regout\,
	datac => \TP_position[3][2]~regout\,
	datad => \TP_position[3][3]~regout\,
	combout => \display_unit|seg3|WideOr4~0_combout\);

-- Location: LCCOMB_X57_Y11_N26
\display_unit|SEVEN_SEGMENT_N_O[3][2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[3][2]~23_combout\ = (\display_unit|seg3|WideOr4~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_unit|seg3|WideOr4~0_combout\,
	datac => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[3][2]~23_combout\);

-- Location: LCCOMB_X57_Y11_N24
\display_unit|seg3|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg3|WideOr3~0_combout\ = (\TP_position[3][0]~regout\ & (\TP_position[3][1]~regout\ $ ((!\TP_position[3][2]~regout\)))) # (!\TP_position[3][0]~regout\ & ((\TP_position[3][1]~regout\ & (!\TP_position[3][2]~regout\ & 
-- \TP_position[3][3]~regout\)) # (!\TP_position[3][1]~regout\ & (\TP_position[3][2]~regout\ & !\TP_position[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[3][1]~regout\,
	datab => \TP_position[3][0]~regout\,
	datac => \TP_position[3][2]~regout\,
	datad => \TP_position[3][3]~regout\,
	combout => \display_unit|seg3|WideOr3~0_combout\);

-- Location: LCCOMB_X57_Y11_N22
\display_unit|SEVEN_SEGMENT_N_O[3][3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[3][3]~24_combout\ = (\display_unit|seg3|WideOr3~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_unit|seg3|WideOr3~0_combout\,
	datac => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[3][3]~24_combout\);

-- Location: LCCOMB_X57_Y11_N20
\display_unit|seg3|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg3|WideOr2~0_combout\ = (\TP_position[3][1]~regout\ & (\TP_position[3][0]~regout\ & ((!\TP_position[3][3]~regout\)))) # (!\TP_position[3][1]~regout\ & ((\TP_position[3][2]~regout\ & ((!\TP_position[3][3]~regout\))) # 
-- (!\TP_position[3][2]~regout\ & (\TP_position[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[3][1]~regout\,
	datab => \TP_position[3][0]~regout\,
	datac => \TP_position[3][2]~regout\,
	datad => \TP_position[3][3]~regout\,
	combout => \display_unit|seg3|WideOr2~0_combout\);

-- Location: LCCOMB_X57_Y11_N2
\display_unit|SEVEN_SEGMENT_N_O[3][4]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[3][4]~25_combout\ = (\display_unit|seg3|WideOr2~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_unit|seg3|WideOr2~0_combout\,
	datac => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[3][4]~25_combout\);

-- Location: LCCOMB_X57_Y11_N4
\display_unit|seg3|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg3|WideOr1~0_combout\ = (\TP_position[3][1]~regout\ & (!\TP_position[3][3]~regout\ & ((\TP_position[3][0]~regout\) # (!\TP_position[3][2]~regout\)))) # (!\TP_position[3][1]~regout\ & (\TP_position[3][0]~regout\ & 
-- (\TP_position[3][2]~regout\ $ (!\TP_position[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[3][1]~regout\,
	datab => \TP_position[3][0]~regout\,
	datac => \TP_position[3][2]~regout\,
	datad => \TP_position[3][3]~regout\,
	combout => \display_unit|seg3|WideOr1~0_combout\);

-- Location: LCCOMB_X57_Y11_N8
\display_unit|SEVEN_SEGMENT_N_O[3][5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[3][5]~26_combout\ = (\display_unit|seg3|WideOr1~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg3|WideOr1~0_combout\,
	datac => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[3][5]~26_combout\);

-- Location: LCCOMB_X57_Y11_N30
\display_unit|seg3|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg3|WideOr0~0_combout\ = (\TP_position[3][0]~regout\ & ((\TP_position[3][3]~regout\) # (\TP_position[3][1]~regout\ $ (\TP_position[3][2]~regout\)))) # (!\TP_position[3][0]~regout\ & ((\TP_position[3][1]~regout\) # 
-- (\TP_position[3][2]~regout\ $ (\TP_position[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[3][1]~regout\,
	datab => \TP_position[3][2]~regout\,
	datac => \TP_position[3][3]~regout\,
	datad => \TP_position[3][0]~regout\,
	combout => \display_unit|seg3|WideOr0~0_combout\);

-- Location: LCCOMB_X57_Y11_N10
\display_unit|SEVEN_SEGMENT_N_O[3][6]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[3][6]~27_combout\ = (!\display_unit|seg3|WideOr0~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[7][4]~regout\,
	datad => \display_unit|seg3|WideOr0~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[3][6]~27_combout\);

-- Location: LCCOMB_X33_Y12_N18
\Touch_Panel_unit|X_Coord[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[3]~feeder_combout\ = \Touch_Panel_unit|TP_data_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(3),
	combout => \Touch_Panel_unit|X_Coord[3]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N22
\Touch_Panel_unit|X_Coord[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[0]~0_combout\ = (!\Touch_Panel_unit|TP_SCLK_O~regout\ & (!\Touch_Panel_unit|Equal5~0_combout\ & (\Touch_Panel_unit|En_SPI_Clock~regout\ & \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|TP_SCLK_O~regout\,
	datab => \Touch_Panel_unit|Equal5~0_combout\,
	datac => \Touch_Panel_unit|En_SPI_Clock~regout\,
	datad => \Touch_Panel_unit|TP_state.S_TP_ZF_Y~regout\,
	combout => \Touch_Panel_unit|X_Coord[0]~0_combout\);

-- Location: LCFF_X33_Y12_N19
\Touch_Panel_unit|X_Coord[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|X_Coord[3]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(3));

-- Location: LCCOMB_X33_Y14_N0
\Camera_Data_unit|oFrame_Count[16]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[16]~65_combout\ = (\Camera_Data_unit|oFrame_Count\(16) & (\Camera_Data_unit|oFrame_Count[15]~64\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(16) & (!\Camera_Data_unit|oFrame_Count[15]~64\ & VCC))
-- \Camera_Data_unit|oFrame_Count[16]~66\ = CARRY((\Camera_Data_unit|oFrame_Count\(16) & !\Camera_Data_unit|oFrame_Count[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(16),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[15]~64\,
	combout => \Camera_Data_unit|oFrame_Count[16]~65_combout\,
	cout => \Camera_Data_unit|oFrame_Count[16]~66\);

-- Location: LCFF_X33_Y14_N1
\Camera_Data_unit|oFrame_Count[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[16]~65_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(16));

-- Location: LCCOMB_X33_Y14_N2
\Camera_Data_unit|oFrame_Count[17]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[17]~67_combout\ = (\Camera_Data_unit|oFrame_Count\(17) & (!\Camera_Data_unit|oFrame_Count[16]~66\)) # (!\Camera_Data_unit|oFrame_Count\(17) & ((\Camera_Data_unit|oFrame_Count[16]~66\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[17]~68\ = CARRY((!\Camera_Data_unit|oFrame_Count[16]~66\) # (!\Camera_Data_unit|oFrame_Count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(17),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[16]~66\,
	combout => \Camera_Data_unit|oFrame_Count[17]~67_combout\,
	cout => \Camera_Data_unit|oFrame_Count[17]~68\);

-- Location: LCFF_X33_Y14_N3
\Camera_Data_unit|oFrame_Count[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[17]~67_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(17));

-- Location: LCCOMB_X33_Y14_N4
\Camera_Data_unit|oFrame_Count[18]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[18]~69_combout\ = (\Camera_Data_unit|oFrame_Count\(18) & (\Camera_Data_unit|oFrame_Count[17]~68\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(18) & (!\Camera_Data_unit|oFrame_Count[17]~68\ & VCC))
-- \Camera_Data_unit|oFrame_Count[18]~70\ = CARRY((\Camera_Data_unit|oFrame_Count\(18) & !\Camera_Data_unit|oFrame_Count[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(18),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[17]~68\,
	combout => \Camera_Data_unit|oFrame_Count[18]~69_combout\,
	cout => \Camera_Data_unit|oFrame_Count[18]~70\);

-- Location: LCFF_X33_Y14_N5
\Camera_Data_unit|oFrame_Count[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[18]~69_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(18));

-- Location: LCCOMB_X33_Y14_N6
\Camera_Data_unit|oFrame_Count[19]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[19]~71_combout\ = (\Camera_Data_unit|oFrame_Count\(19) & (!\Camera_Data_unit|oFrame_Count[18]~70\)) # (!\Camera_Data_unit|oFrame_Count\(19) & ((\Camera_Data_unit|oFrame_Count[18]~70\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[19]~72\ = CARRY((!\Camera_Data_unit|oFrame_Count[18]~70\) # (!\Camera_Data_unit|oFrame_Count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(19),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[18]~70\,
	combout => \Camera_Data_unit|oFrame_Count[19]~71_combout\,
	cout => \Camera_Data_unit|oFrame_Count[19]~72\);

-- Location: LCFF_X33_Y14_N7
\Camera_Data_unit|oFrame_Count[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[19]~71_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(19));

-- Location: LCCOMB_X33_Y13_N8
\TP_position~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~17_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(19)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|X_Coord\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SWITCH_I~combout\(0),
	datab => \Touch_Panel_unit|X_Coord\(3),
	datad => \Camera_Data_unit|oFrame_Count\(19),
	combout => \TP_position~17_combout\);

-- Location: LCFF_X33_Y13_N9
\TP_position[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~17_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[4][3]~regout\);

-- Location: LCCOMB_X33_Y13_N0
\Touch_Panel_unit|X_Coord[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[0]~feeder_combout\ = \Touch_Panel_unit|TP_data_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(0),
	combout => \Touch_Panel_unit|X_Coord[0]~feeder_combout\);

-- Location: LCFF_X33_Y13_N1
\Touch_Panel_unit|X_Coord[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|X_Coord[0]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(0));

-- Location: LCCOMB_X33_Y13_N16
\TP_position~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~14_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(16)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|X_Coord\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|X_Coord\(0),
	datac => \Camera_Data_unit|oFrame_Count\(16),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~14_combout\);

-- Location: LCFF_X33_Y13_N17
\TP_position[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~14_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[4][0]~regout\);

-- Location: LCCOMB_X33_Y12_N20
\Touch_Panel_unit|X_Coord[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[2]~feeder_combout\ = \Touch_Panel_unit|TP_data_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(2),
	combout => \Touch_Panel_unit|X_Coord[2]~feeder_combout\);

-- Location: LCFF_X33_Y12_N21
\Touch_Panel_unit|X_Coord[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|X_Coord[2]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(2));

-- Location: LCCOMB_X33_Y12_N10
\TP_position~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~16_combout\ = (\SWITCH_I~combout\(0) & (\Camera_Data_unit|oFrame_Count\(18))) # (!\SWITCH_I~combout\(0) & ((\Touch_Panel_unit|X_Coord\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(18),
	datac => \Touch_Panel_unit|X_Coord\(2),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~16_combout\);

-- Location: LCFF_X33_Y12_N11
\TP_position[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~16_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[4][2]~regout\);

-- Location: LCCOMB_X32_Y13_N24
\display_unit|seg4|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg4|WideOr6~0_combout\ = (\TP_position[4][3]~regout\ & (\TP_position[4][0]~regout\ & (\TP_position[4][1]~regout\ $ (\TP_position[4][2]~regout\)))) # (!\TP_position[4][3]~regout\ & (!\TP_position[4][1]~regout\ & (\TP_position[4][0]~regout\ $ 
-- (\TP_position[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[4][1]~regout\,
	datab => \TP_position[4][3]~regout\,
	datac => \TP_position[4][0]~regout\,
	datad => \TP_position[4][2]~regout\,
	combout => \display_unit|seg4|WideOr6~0_combout\);

-- Location: LCCOMB_X31_Y13_N28
\display_unit|SEVEN_SEGMENT_N_O[4][0]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[4][0]~28_combout\ = (\display_unit|seg4|WideOr6~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TP_position[6][4]~regout\,
	datad => \display_unit|seg4|WideOr6~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[4][0]~28_combout\);

-- Location: LCCOMB_X32_Y13_N30
\display_unit|seg4|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg4|WideOr5~0_combout\ = (\TP_position[4][1]~regout\ & ((\TP_position[4][0]~regout\ & (\TP_position[4][3]~regout\)) # (!\TP_position[4][0]~regout\ & ((\TP_position[4][2]~regout\))))) # (!\TP_position[4][1]~regout\ & 
-- (\TP_position[4][2]~regout\ & (\TP_position[4][3]~regout\ $ (\TP_position[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[4][1]~regout\,
	datab => \TP_position[4][3]~regout\,
	datac => \TP_position[4][0]~regout\,
	datad => \TP_position[4][2]~regout\,
	combout => \display_unit|seg4|WideOr5~0_combout\);

-- Location: LCCOMB_X31_Y13_N18
\display_unit|SEVEN_SEGMENT_N_O[4][1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[4][1]~29_combout\ = (\display_unit|seg4|WideOr5~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TP_position[6][4]~regout\,
	datad => \display_unit|seg4|WideOr5~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[4][1]~29_combout\);

-- Location: LCCOMB_X32_Y13_N20
\display_unit|seg4|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg4|WideOr4~0_combout\ = (\TP_position[4][3]~regout\ & (\TP_position[4][2]~regout\ & ((\TP_position[4][1]~regout\) # (!\TP_position[4][0]~regout\)))) # (!\TP_position[4][3]~regout\ & (\TP_position[4][1]~regout\ & 
-- (!\TP_position[4][0]~regout\ & !\TP_position[4][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[4][1]~regout\,
	datab => \TP_position[4][3]~regout\,
	datac => \TP_position[4][0]~regout\,
	datad => \TP_position[4][2]~regout\,
	combout => \display_unit|seg4|WideOr4~0_combout\);

-- Location: LCCOMB_X31_Y13_N12
\display_unit|SEVEN_SEGMENT_N_O[4][2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[4][2]~30_combout\ = (\display_unit|seg4|WideOr4~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TP_position[6][4]~regout\,
	datad => \display_unit|seg4|WideOr4~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[4][2]~30_combout\);

-- Location: LCCOMB_X32_Y13_N22
\display_unit|seg4|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg4|WideOr3~0_combout\ = (\TP_position[4][0]~regout\ & (\TP_position[4][1]~regout\ $ (((!\TP_position[4][2]~regout\))))) # (!\TP_position[4][0]~regout\ & ((\TP_position[4][1]~regout\ & (\TP_position[4][3]~regout\ & 
-- !\TP_position[4][2]~regout\)) # (!\TP_position[4][1]~regout\ & (!\TP_position[4][3]~regout\ & \TP_position[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[4][1]~regout\,
	datab => \TP_position[4][3]~regout\,
	datac => \TP_position[4][0]~regout\,
	datad => \TP_position[4][2]~regout\,
	combout => \display_unit|seg4|WideOr3~0_combout\);

-- Location: LCCOMB_X32_Y13_N0
\display_unit|SEVEN_SEGMENT_N_O[4][3]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[4][3]~31_combout\ = (\display_unit|seg4|WideOr3~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg4|WideOr3~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[4][3]~31_combout\);

-- Location: LCCOMB_X32_Y13_N14
\display_unit|seg4|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg4|WideOr2~0_combout\ = (\TP_position[4][1]~regout\ & (!\TP_position[4][3]~regout\ & (\TP_position[4][0]~regout\))) # (!\TP_position[4][1]~regout\ & ((\TP_position[4][2]~regout\ & (!\TP_position[4][3]~regout\)) # 
-- (!\TP_position[4][2]~regout\ & ((\TP_position[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[4][1]~regout\,
	datab => \TP_position[4][3]~regout\,
	datac => \TP_position[4][0]~regout\,
	datad => \TP_position[4][2]~regout\,
	combout => \display_unit|seg4|WideOr2~0_combout\);

-- Location: LCCOMB_X31_Y13_N10
\display_unit|SEVEN_SEGMENT_N_O[4][4]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[4][4]~32_combout\ = (\display_unit|seg4|WideOr2~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TP_position[6][4]~regout\,
	datac => \display_unit|seg4|WideOr2~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[4][4]~32_combout\);

-- Location: LCCOMB_X32_Y13_N4
\display_unit|seg4|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg4|WideOr1~0_combout\ = (\TP_position[4][1]~regout\ & (!\TP_position[4][3]~regout\ & ((\TP_position[4][0]~regout\) # (!\TP_position[4][2]~regout\)))) # (!\TP_position[4][1]~regout\ & (\TP_position[4][0]~regout\ & 
-- (\TP_position[4][3]~regout\ $ (!\TP_position[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[4][1]~regout\,
	datab => \TP_position[4][3]~regout\,
	datac => \TP_position[4][0]~regout\,
	datad => \TP_position[4][2]~regout\,
	combout => \display_unit|seg4|WideOr1~0_combout\);

-- Location: LCCOMB_X31_Y13_N0
\display_unit|SEVEN_SEGMENT_N_O[4][5]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[4][5]~33_combout\ = (\display_unit|seg4|WideOr1~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TP_position[6][4]~regout\,
	datad => \display_unit|seg4|WideOr1~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[4][5]~33_combout\);

-- Location: LCCOMB_X32_Y13_N10
\display_unit|seg4|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg4|WideOr0~0_combout\ = (\TP_position[4][0]~regout\ & ((\TP_position[4][3]~regout\) # (\TP_position[4][1]~regout\ $ (\TP_position[4][2]~regout\)))) # (!\TP_position[4][0]~regout\ & ((\TP_position[4][1]~regout\) # 
-- (\TP_position[4][3]~regout\ $ (\TP_position[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[4][1]~regout\,
	datab => \TP_position[4][3]~regout\,
	datac => \TP_position[4][0]~regout\,
	datad => \TP_position[4][2]~regout\,
	combout => \display_unit|seg4|WideOr0~0_combout\);

-- Location: LCCOMB_X32_Y13_N28
\display_unit|SEVEN_SEGMENT_N_O[4][6]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[4][6]~34_combout\ = (!\display_unit|seg4|WideOr0~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg4|WideOr0~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[4][6]~34_combout\);

-- Location: LCFF_X33_Y12_N9
\Touch_Panel_unit|X_Coord[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Touch_Panel_unit|TP_data_reg\(6),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(6));

-- Location: LCCOMB_X33_Y12_N12
\TP_position~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~20_combout\ = (\SWITCH_I~combout\(0) & (\Camera_Data_unit|oFrame_Count\(22))) # (!\SWITCH_I~combout\(0) & ((\Touch_Panel_unit|X_Coord\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(22),
	datac => \Touch_Panel_unit|X_Coord\(6),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~20_combout\);

-- Location: LCFF_X33_Y12_N13
\TP_position[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~20_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[5][2]~regout\);

-- Location: LCCOMB_X33_Y14_N8
\Camera_Data_unit|oFrame_Count[20]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[20]~73_combout\ = (\Camera_Data_unit|oFrame_Count\(20) & (\Camera_Data_unit|oFrame_Count[19]~72\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(20) & (!\Camera_Data_unit|oFrame_Count[19]~72\ & VCC))
-- \Camera_Data_unit|oFrame_Count[20]~74\ = CARRY((\Camera_Data_unit|oFrame_Count\(20) & !\Camera_Data_unit|oFrame_Count[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(20),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[19]~72\,
	combout => \Camera_Data_unit|oFrame_Count[20]~73_combout\,
	cout => \Camera_Data_unit|oFrame_Count[20]~74\);

-- Location: LCFF_X33_Y14_N9
\Camera_Data_unit|oFrame_Count[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[20]~73_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(20));

-- Location: LCCOMB_X33_Y14_N14
\Camera_Data_unit|oFrame_Count[23]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[23]~79_combout\ = (\Camera_Data_unit|oFrame_Count\(23) & (!\Camera_Data_unit|oFrame_Count[22]~78\)) # (!\Camera_Data_unit|oFrame_Count\(23) & ((\Camera_Data_unit|oFrame_Count[22]~78\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[23]~80\ = CARRY((!\Camera_Data_unit|oFrame_Count[22]~78\) # (!\Camera_Data_unit|oFrame_Count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(23),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[22]~78\,
	combout => \Camera_Data_unit|oFrame_Count[23]~79_combout\,
	cout => \Camera_Data_unit|oFrame_Count[23]~80\);

-- Location: LCFF_X33_Y14_N15
\Camera_Data_unit|oFrame_Count[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[23]~79_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(23));

-- Location: LCCOMB_X33_Y12_N6
\TP_position~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~21_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(23)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|X_Coord\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|X_Coord\(7),
	datab => \Camera_Data_unit|oFrame_Count\(23),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~21_combout\);

-- Location: LCFF_X33_Y12_N7
\TP_position[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~21_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[5][3]~regout\);

-- Location: LCCOMB_X33_Y12_N16
\TP_position~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~18_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(20)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|X_Coord\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Touch_Panel_unit|X_Coord\(4),
	datab => \Camera_Data_unit|oFrame_Count\(20),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~18_combout\);

-- Location: LCFF_X33_Y12_N17
\TP_position[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~18_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[5][0]~regout\);

-- Location: LCCOMB_X31_Y12_N28
\display_unit|seg5|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg5|WideOr6~0_combout\ = (\TP_position[5][2]~regout\ & (!\TP_position[5][1]~regout\ & (\TP_position[5][3]~regout\ $ (!\TP_position[5][0]~regout\)))) # (!\TP_position[5][2]~regout\ & (\TP_position[5][0]~regout\ & (\TP_position[5][1]~regout\ 
-- $ (!\TP_position[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[5][1]~regout\,
	datab => \TP_position[5][2]~regout\,
	datac => \TP_position[5][3]~regout\,
	datad => \TP_position[5][0]~regout\,
	combout => \display_unit|seg5|WideOr6~0_combout\);

-- Location: LCCOMB_X31_Y12_N14
\display_unit|SEVEN_SEGMENT_N_O[5][0]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[5][0]~35_combout\ = (\display_unit|seg5|WideOr6~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg5|WideOr6~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[5][0]~35_combout\);

-- Location: LCCOMB_X31_Y12_N0
\display_unit|seg5|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg5|WideOr5~0_combout\ = (\TP_position[5][1]~regout\ & ((\TP_position[5][0]~regout\ & ((\TP_position[5][3]~regout\))) # (!\TP_position[5][0]~regout\ & (\TP_position[5][2]~regout\)))) # (!\TP_position[5][1]~regout\ & 
-- (\TP_position[5][2]~regout\ & (\TP_position[5][3]~regout\ $ (\TP_position[5][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[5][1]~regout\,
	datab => \TP_position[5][2]~regout\,
	datac => \TP_position[5][3]~regout\,
	datad => \TP_position[5][0]~regout\,
	combout => \display_unit|seg5|WideOr5~0_combout\);

-- Location: LCCOMB_X31_Y12_N6
\display_unit|SEVEN_SEGMENT_N_O[5][1]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[5][1]~36_combout\ = (\display_unit|seg5|WideOr5~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg5|WideOr5~0_combout\,
	datac => \TP_position[6][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[5][1]~36_combout\);

-- Location: LCCOMB_X31_Y12_N16
\display_unit|seg5|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg5|WideOr4~0_combout\ = (\TP_position[5][2]~regout\ & (\TP_position[5][3]~regout\ & ((\TP_position[5][1]~regout\) # (!\TP_position[5][0]~regout\)))) # (!\TP_position[5][2]~regout\ & (\TP_position[5][1]~regout\ & 
-- (!\TP_position[5][3]~regout\ & !\TP_position[5][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[5][1]~regout\,
	datab => \TP_position[5][2]~regout\,
	datac => \TP_position[5][3]~regout\,
	datad => \TP_position[5][0]~regout\,
	combout => \display_unit|seg5|WideOr4~0_combout\);

-- Location: LCCOMB_X31_Y12_N30
\display_unit|SEVEN_SEGMENT_N_O[5][2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[5][2]~37_combout\ = (\display_unit|seg5|WideOr4~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][4]~regout\,
	datac => \display_unit|seg5|WideOr4~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[5][2]~37_combout\);

-- Location: LCCOMB_X31_Y12_N4
\display_unit|seg5|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg5|WideOr3~0_combout\ = (\TP_position[5][0]~regout\ & (\TP_position[5][1]~regout\ $ ((!\TP_position[5][2]~regout\)))) # (!\TP_position[5][0]~regout\ & ((\TP_position[5][1]~regout\ & (!\TP_position[5][2]~regout\ & 
-- \TP_position[5][3]~regout\)) # (!\TP_position[5][1]~regout\ & (\TP_position[5][2]~regout\ & !\TP_position[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[5][1]~regout\,
	datab => \TP_position[5][2]~regout\,
	datac => \TP_position[5][3]~regout\,
	datad => \TP_position[5][0]~regout\,
	combout => \display_unit|seg5|WideOr3~0_combout\);

-- Location: LCCOMB_X31_Y12_N10
\display_unit|SEVEN_SEGMENT_N_O[5][3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[5][3]~38_combout\ = (\display_unit|seg5|WideOr3~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][4]~regout\,
	datac => \display_unit|seg5|WideOr3~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[5][3]~38_combout\);

-- Location: LCCOMB_X31_Y12_N24
\display_unit|seg5|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg5|WideOr2~0_combout\ = (\TP_position[5][1]~regout\ & (((!\TP_position[5][3]~regout\ & \TP_position[5][0]~regout\)))) # (!\TP_position[5][1]~regout\ & ((\TP_position[5][2]~regout\ & (!\TP_position[5][3]~regout\)) # 
-- (!\TP_position[5][2]~regout\ & ((\TP_position[5][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[5][1]~regout\,
	datab => \TP_position[5][2]~regout\,
	datac => \TP_position[5][3]~regout\,
	datad => \TP_position[5][0]~regout\,
	combout => \display_unit|seg5|WideOr2~0_combout\);

-- Location: LCCOMB_X31_Y12_N22
\display_unit|SEVEN_SEGMENT_N_O[5][4]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[5][4]~39_combout\ = (\display_unit|seg5|WideOr2~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][4]~regout\,
	datac => \display_unit|seg5|WideOr2~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[5][4]~39_combout\);

-- Location: LCCOMB_X31_Y12_N8
\display_unit|seg5|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg5|WideOr1~0_combout\ = (\TP_position[5][1]~regout\ & (!\TP_position[5][3]~regout\ & ((\TP_position[5][0]~regout\) # (!\TP_position[5][2]~regout\)))) # (!\TP_position[5][1]~regout\ & (\TP_position[5][0]~regout\ & 
-- (\TP_position[5][2]~regout\ $ (!\TP_position[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[5][1]~regout\,
	datab => \TP_position[5][2]~regout\,
	datac => \TP_position[5][3]~regout\,
	datad => \TP_position[5][0]~regout\,
	combout => \display_unit|seg5|WideOr1~0_combout\);

-- Location: LCCOMB_X31_Y12_N18
\display_unit|SEVEN_SEGMENT_N_O[5][5]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[5][5]~40_combout\ = (\display_unit|seg5|WideOr1~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][4]~regout\,
	datac => \display_unit|seg5|WideOr1~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[5][5]~40_combout\);

-- Location: LCCOMB_X31_Y12_N20
\display_unit|seg5|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg5|WideOr0~0_combout\ = (\TP_position[5][0]~regout\ & ((\TP_position[5][3]~regout\) # (\TP_position[5][1]~regout\ $ (\TP_position[5][2]~regout\)))) # (!\TP_position[5][0]~regout\ & ((\TP_position[5][1]~regout\) # 
-- (\TP_position[5][2]~regout\ $ (\TP_position[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[5][1]~regout\,
	datab => \TP_position[5][2]~regout\,
	datac => \TP_position[5][3]~regout\,
	datad => \TP_position[5][0]~regout\,
	combout => \display_unit|seg5|WideOr0~0_combout\);

-- Location: LCCOMB_X31_Y12_N26
\display_unit|SEVEN_SEGMENT_N_O[5][6]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[5][6]~41_combout\ = (!\display_unit|seg5|WideOr0~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][4]~regout\,
	datac => \display_unit|seg5|WideOr0~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[5][6]~41_combout\);

-- Location: LCCOMB_X33_Y14_N16
\Camera_Data_unit|oFrame_Count[24]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[24]~81_combout\ = (\Camera_Data_unit|oFrame_Count\(24) & (\Camera_Data_unit|oFrame_Count[23]~80\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(24) & (!\Camera_Data_unit|oFrame_Count[23]~80\ & VCC))
-- \Camera_Data_unit|oFrame_Count[24]~82\ = CARRY((\Camera_Data_unit|oFrame_Count\(24) & !\Camera_Data_unit|oFrame_Count[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(24),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[23]~80\,
	combout => \Camera_Data_unit|oFrame_Count[24]~81_combout\,
	cout => \Camera_Data_unit|oFrame_Count[24]~82\);

-- Location: LCFF_X33_Y14_N17
\Camera_Data_unit|oFrame_Count[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[24]~81_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(24));

-- Location: LCCOMB_X33_Y12_N14
\Touch_Panel_unit|X_Coord[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[8]~feeder_combout\ = \Touch_Panel_unit|TP_data_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(8),
	combout => \Touch_Panel_unit|X_Coord[8]~feeder_combout\);

-- Location: LCFF_X33_Y12_N15
\Touch_Panel_unit|X_Coord[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|X_Coord[8]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(8));

-- Location: LCCOMB_X33_Y12_N0
\TP_position~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~22_combout\ = (\SWITCH_I~combout\(0) & (\Camera_Data_unit|oFrame_Count\(24))) # (!\SWITCH_I~combout\(0) & ((\Touch_Panel_unit|X_Coord\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(24),
	datac => \Touch_Panel_unit|X_Coord\(8),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~22_combout\);

-- Location: LCFF_X33_Y12_N1
\TP_position[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~22_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[6][0]~regout\);

-- Location: LCCOMB_X34_Y12_N10
\Touch_Panel_unit|X_Coord[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[10]~feeder_combout\ = \Touch_Panel_unit|TP_data_reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(10),
	combout => \Touch_Panel_unit|X_Coord[10]~feeder_combout\);

-- Location: LCFF_X34_Y12_N11
\Touch_Panel_unit|X_Coord[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|X_Coord[10]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(10));

-- Location: LCCOMB_X33_Y14_N18
\Camera_Data_unit|oFrame_Count[25]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[25]~83_combout\ = (\Camera_Data_unit|oFrame_Count\(25) & (!\Camera_Data_unit|oFrame_Count[24]~82\)) # (!\Camera_Data_unit|oFrame_Count\(25) & ((\Camera_Data_unit|oFrame_Count[24]~82\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[25]~84\ = CARRY((!\Camera_Data_unit|oFrame_Count[24]~82\) # (!\Camera_Data_unit|oFrame_Count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(25),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[24]~82\,
	combout => \Camera_Data_unit|oFrame_Count[25]~83_combout\,
	cout => \Camera_Data_unit|oFrame_Count[25]~84\);

-- Location: LCFF_X33_Y14_N19
\Camera_Data_unit|oFrame_Count[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[25]~83_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(25));

-- Location: LCCOMB_X33_Y14_N20
\Camera_Data_unit|oFrame_Count[26]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[26]~85_combout\ = (\Camera_Data_unit|oFrame_Count\(26) & (\Camera_Data_unit|oFrame_Count[25]~84\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(26) & (!\Camera_Data_unit|oFrame_Count[25]~84\ & VCC))
-- \Camera_Data_unit|oFrame_Count[26]~86\ = CARRY((\Camera_Data_unit|oFrame_Count\(26) & !\Camera_Data_unit|oFrame_Count[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(26),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[25]~84\,
	combout => \Camera_Data_unit|oFrame_Count[26]~85_combout\,
	cout => \Camera_Data_unit|oFrame_Count[26]~86\);

-- Location: LCFF_X33_Y14_N21
\Camera_Data_unit|oFrame_Count[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[26]~85_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(26));

-- Location: LCCOMB_X33_Y12_N28
\TP_position~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~24_combout\ = (\SWITCH_I~combout\(0) & ((\Camera_Data_unit|oFrame_Count\(26)))) # (!\SWITCH_I~combout\(0) & (\Touch_Panel_unit|X_Coord\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Touch_Panel_unit|X_Coord\(10),
	datac => \Camera_Data_unit|oFrame_Count\(26),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~24_combout\);

-- Location: LCFF_X33_Y12_N29
\TP_position[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~24_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[6][2]~regout\);

-- Location: LCCOMB_X33_Y13_N14
\Touch_Panel_unit|X_Coord[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Touch_Panel_unit|X_Coord[11]~feeder_combout\ = \Touch_Panel_unit|TP_data_reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Touch_Panel_unit|TP_data_reg\(11),
	combout => \Touch_Panel_unit|X_Coord[11]~feeder_combout\);

-- Location: LCFF_X33_Y13_N15
\Touch_Panel_unit|X_Coord[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Touch_Panel_unit|X_Coord[11]~feeder_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \Touch_Panel_unit|X_Coord[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Touch_Panel_unit|X_Coord\(11));

-- Location: LCCOMB_X33_Y13_N26
\TP_position~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \TP_position~25_combout\ = (\SWITCH_I~combout\(0) & (\Camera_Data_unit|oFrame_Count\(27))) # (!\SWITCH_I~combout\(0) & ((\Touch_Panel_unit|X_Coord\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(27),
	datac => \Touch_Panel_unit|X_Coord\(11),
	datad => \SWITCH_I~combout\(0),
	combout => \TP_position~25_combout\);

-- Location: LCFF_X33_Y13_N27
\TP_position[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \TP_position~25_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	ena => \TP_position[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[6][3]~regout\);

-- Location: LCCOMB_X33_Y13_N4
\display_unit|seg6|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg6|WideOr6~0_combout\ = (\TP_position[6][2]~regout\ & (!\TP_position[6][1]~regout\ & (\TP_position[6][0]~regout\ $ (!\TP_position[6][3]~regout\)))) # (!\TP_position[6][2]~regout\ & (\TP_position[6][0]~regout\ & (\TP_position[6][1]~regout\ 
-- $ (!\TP_position[6][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][1]~regout\,
	datab => \TP_position[6][0]~regout\,
	datac => \TP_position[6][2]~regout\,
	datad => \TP_position[6][3]~regout\,
	combout => \display_unit|seg6|WideOr6~0_combout\);

-- Location: LCCOMB_X32_Y13_N2
\display_unit|SEVEN_SEGMENT_N_O[6][0]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[6][0]~42_combout\ = (\display_unit|seg6|WideOr6~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg6|WideOr6~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[6][0]~42_combout\);

-- Location: LCCOMB_X33_Y13_N10
\display_unit|seg6|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg6|WideOr5~0_combout\ = (\TP_position[6][1]~regout\ & ((\TP_position[6][0]~regout\ & ((\TP_position[6][3]~regout\))) # (!\TP_position[6][0]~regout\ & (\TP_position[6][2]~regout\)))) # (!\TP_position[6][1]~regout\ & 
-- (\TP_position[6][2]~regout\ & (\TP_position[6][0]~regout\ $ (\TP_position[6][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][1]~regout\,
	datab => \TP_position[6][0]~regout\,
	datac => \TP_position[6][2]~regout\,
	datad => \TP_position[6][3]~regout\,
	combout => \display_unit|seg6|WideOr5~0_combout\);

-- Location: LCCOMB_X33_Y13_N20
\display_unit|SEVEN_SEGMENT_N_O[6][1]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[6][1]~43_combout\ = (\display_unit|seg6|WideOr5~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg6|WideOr5~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[6][1]~43_combout\);

-- Location: LCCOMB_X33_Y13_N30
\display_unit|seg6|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg6|WideOr4~0_combout\ = (\TP_position[6][2]~regout\ & (\TP_position[6][3]~regout\ & ((\TP_position[6][1]~regout\) # (!\TP_position[6][0]~regout\)))) # (!\TP_position[6][2]~regout\ & (\TP_position[6][1]~regout\ & 
-- (!\TP_position[6][0]~regout\ & !\TP_position[6][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][1]~regout\,
	datab => \TP_position[6][0]~regout\,
	datac => \TP_position[6][2]~regout\,
	datad => \TP_position[6][3]~regout\,
	combout => \display_unit|seg6|WideOr4~0_combout\);

-- Location: LCCOMB_X32_Y13_N12
\display_unit|SEVEN_SEGMENT_N_O[6][2]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[6][2]~44_combout\ = (\display_unit|seg6|WideOr4~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg6|WideOr4~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[6][2]~44_combout\);

-- Location: LCCOMB_X33_Y13_N24
\display_unit|seg6|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg6|WideOr3~0_combout\ = (\TP_position[6][0]~regout\ & (\TP_position[6][1]~regout\ $ ((!\TP_position[6][2]~regout\)))) # (!\TP_position[6][0]~regout\ & ((\TP_position[6][1]~regout\ & (!\TP_position[6][2]~regout\ & 
-- \TP_position[6][3]~regout\)) # (!\TP_position[6][1]~regout\ & (\TP_position[6][2]~regout\ & !\TP_position[6][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][1]~regout\,
	datab => \TP_position[6][0]~regout\,
	datac => \TP_position[6][2]~regout\,
	datad => \TP_position[6][3]~regout\,
	combout => \display_unit|seg6|WideOr3~0_combout\);

-- Location: LCCOMB_X32_Y13_N18
\display_unit|SEVEN_SEGMENT_N_O[6][3]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[6][3]~45_combout\ = (\display_unit|seg6|WideOr3~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg6|WideOr3~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[6][3]~45_combout\);

-- Location: LCCOMB_X33_Y13_N6
\display_unit|seg6|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg6|WideOr2~0_combout\ = (\TP_position[6][1]~regout\ & (\TP_position[6][0]~regout\ & ((!\TP_position[6][3]~regout\)))) # (!\TP_position[6][1]~regout\ & ((\TP_position[6][2]~regout\ & ((!\TP_position[6][3]~regout\))) # 
-- (!\TP_position[6][2]~regout\ & (\TP_position[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][1]~regout\,
	datab => \TP_position[6][0]~regout\,
	datac => \TP_position[6][2]~regout\,
	datad => \TP_position[6][3]~regout\,
	combout => \display_unit|seg6|WideOr2~0_combout\);

-- Location: LCCOMB_X32_Y13_N8
\display_unit|SEVEN_SEGMENT_N_O[6][4]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[6][4]~46_combout\ = (\display_unit|seg6|WideOr2~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg6|WideOr2~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[6][4]~46_combout\);

-- Location: LCCOMB_X33_Y13_N12
\display_unit|seg6|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg6|WideOr1~0_combout\ = (\TP_position[6][1]~regout\ & (!\TP_position[6][3]~regout\ & ((\TP_position[6][0]~regout\) # (!\TP_position[6][2]~regout\)))) # (!\TP_position[6][1]~regout\ & (\TP_position[6][0]~regout\ & 
-- (\TP_position[6][2]~regout\ $ (!\TP_position[6][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][1]~regout\,
	datab => \TP_position[6][0]~regout\,
	datac => \TP_position[6][2]~regout\,
	datad => \TP_position[6][3]~regout\,
	combout => \display_unit|seg6|WideOr1~0_combout\);

-- Location: LCCOMB_X33_Y13_N18
\display_unit|SEVEN_SEGMENT_N_O[6][5]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[6][5]~47_combout\ = (\display_unit|seg6|WideOr1~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg6|WideOr1~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[6][5]~47_combout\);

-- Location: LCCOMB_X33_Y13_N28
\display_unit|seg6|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg6|WideOr0~0_combout\ = (\TP_position[6][0]~regout\ & ((\TP_position[6][3]~regout\) # (\TP_position[6][1]~regout\ $ (\TP_position[6][2]~regout\)))) # (!\TP_position[6][0]~regout\ & ((\TP_position[6][1]~regout\) # 
-- (\TP_position[6][2]~regout\ $ (\TP_position[6][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[6][1]~regout\,
	datab => \TP_position[6][0]~regout\,
	datac => \TP_position[6][2]~regout\,
	datad => \TP_position[6][3]~regout\,
	combout => \display_unit|seg6|WideOr0~0_combout\);

-- Location: LCCOMB_X32_Y13_N26
\display_unit|SEVEN_SEGMENT_N_O[6][6]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[6][6]~48_combout\ = (!\display_unit|seg6|WideOr0~0_combout\) # (!\TP_position[6][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TP_position[6][4]~regout\,
	datad => \display_unit|seg6|WideOr0~0_combout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[6][6]~48_combout\);

-- Location: LCCOMB_X33_Y14_N22
\Camera_Data_unit|oFrame_Count[27]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[27]~87_combout\ = (\Camera_Data_unit|oFrame_Count\(27) & (!\Camera_Data_unit|oFrame_Count[26]~86\)) # (!\Camera_Data_unit|oFrame_Count\(27) & ((\Camera_Data_unit|oFrame_Count[26]~86\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[27]~88\ = CARRY((!\Camera_Data_unit|oFrame_Count[26]~86\) # (!\Camera_Data_unit|oFrame_Count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(27),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[26]~86\,
	combout => \Camera_Data_unit|oFrame_Count[27]~87_combout\,
	cout => \Camera_Data_unit|oFrame_Count[27]~88\);

-- Location: LCFF_X33_Y14_N23
\Camera_Data_unit|oFrame_Count[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[27]~87_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(27));

-- Location: LCCOMB_X33_Y14_N24
\Camera_Data_unit|oFrame_Count[28]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[28]~89_combout\ = (\Camera_Data_unit|oFrame_Count\(28) & (\Camera_Data_unit|oFrame_Count[27]~88\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(28) & (!\Camera_Data_unit|oFrame_Count[27]~88\ & VCC))
-- \Camera_Data_unit|oFrame_Count[28]~90\ = CARRY((\Camera_Data_unit|oFrame_Count\(28) & !\Camera_Data_unit|oFrame_Count[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Camera_Data_unit|oFrame_Count\(28),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[27]~88\,
	combout => \Camera_Data_unit|oFrame_Count[28]~89_combout\,
	cout => \Camera_Data_unit|oFrame_Count[28]~90\);

-- Location: LCFF_X33_Y14_N25
\Camera_Data_unit|oFrame_Count[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[28]~89_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(28));

-- Location: LCFF_X29_Y14_N19
\TP_position[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|oFrame_Count\(28),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \SWITCH_I~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[7][0]~regout\);

-- Location: LCCOMB_X33_Y14_N26
\Camera_Data_unit|oFrame_Count[29]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[29]~91_combout\ = (\Camera_Data_unit|oFrame_Count\(29) & (!\Camera_Data_unit|oFrame_Count[28]~90\)) # (!\Camera_Data_unit|oFrame_Count\(29) & ((\Camera_Data_unit|oFrame_Count[28]~90\) # (GND)))
-- \Camera_Data_unit|oFrame_Count[29]~92\ = CARRY((!\Camera_Data_unit|oFrame_Count[28]~90\) # (!\Camera_Data_unit|oFrame_Count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(29),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[28]~90\,
	combout => \Camera_Data_unit|oFrame_Count[29]~91_combout\,
	cout => \Camera_Data_unit|oFrame_Count[29]~92\);

-- Location: LCFF_X33_Y14_N27
\Camera_Data_unit|oFrame_Count[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[29]~91_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(29));

-- Location: LCCOMB_X33_Y14_N28
\Camera_Data_unit|oFrame_Count[30]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[30]~93_combout\ = (\Camera_Data_unit|oFrame_Count\(30) & (\Camera_Data_unit|oFrame_Count[29]~92\ $ (GND))) # (!\Camera_Data_unit|oFrame_Count\(30) & (!\Camera_Data_unit|oFrame_Count[29]~92\ & VCC))
-- \Camera_Data_unit|oFrame_Count[30]~94\ = CARRY((\Camera_Data_unit|oFrame_Count\(30) & !\Camera_Data_unit|oFrame_Count[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Camera_Data_unit|oFrame_Count\(30),
	datad => VCC,
	cin => \Camera_Data_unit|oFrame_Count[29]~92\,
	combout => \Camera_Data_unit|oFrame_Count[30]~93_combout\,
	cout => \Camera_Data_unit|oFrame_Count[30]~94\);

-- Location: LCFF_X33_Y14_N29
\Camera_Data_unit|oFrame_Count[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[30]~93_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(30));

-- Location: LCCOMB_X33_Y14_N30
\Camera_Data_unit|oFrame_Count[31]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \Camera_Data_unit|oFrame_Count[31]~95_combout\ = \Camera_Data_unit|oFrame_Count[30]~94\ $ (\Camera_Data_unit|oFrame_Count\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Camera_Data_unit|oFrame_Count\(31),
	cin => \Camera_Data_unit|oFrame_Count[30]~94\,
	combout => \Camera_Data_unit|oFrame_Count[31]~95_combout\);

-- Location: LCFF_X33_Y14_N31
\Camera_Data_unit|oFrame_Count[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Camera_Data_unit|oFrame_Count[31]~95_combout\,
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sclr => \ALT_INV_Camera_unit_enable~regout\,
	ena => \Camera_Data_unit|oFrame_Count[22]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Camera_Data_unit|oFrame_Count\(31));

-- Location: LCFF_X29_Y14_N5
\TP_position[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|oFrame_Count\(31),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \SWITCH_I~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[7][3]~regout\);

-- Location: LCFF_X29_Y14_N15
\TP_position[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|oFrame_Count\(30),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \SWITCH_I~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[7][2]~regout\);

-- Location: LCCOMB_X29_Y14_N30
\display_unit|seg7|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg7|WideOr6~0_combout\ = (\TP_position[7][3]~regout\ & (\TP_position[7][0]~regout\ & (\TP_position[7][1]~regout\ $ (\TP_position[7][2]~regout\)))) # (!\TP_position[7][3]~regout\ & (!\TP_position[7][1]~regout\ & (\TP_position[7][0]~regout\ $ 
-- (\TP_position[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[7][1]~regout\,
	datab => \TP_position[7][0]~regout\,
	datac => \TP_position[7][3]~regout\,
	datad => \TP_position[7][2]~regout\,
	combout => \display_unit|seg7|WideOr6~0_combout\);

-- Location: LCCOMB_X29_Y14_N20
\display_unit|SEVEN_SEGMENT_N_O[7][0]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[7][0]~49_combout\ = (\display_unit|seg7|WideOr6~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg7|WideOr6~0_combout\,
	datad => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[7][0]~49_combout\);

-- Location: LCFF_X29_Y14_N13
\TP_position[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \Camera_Data_unit|oFrame_Count\(29),
	aclr => \ALT_INV_SWITCH_I~combout\(17),
	sload => VCC,
	ena => \SWITCH_I~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TP_position[7][1]~regout\);

-- Location: LCCOMB_X29_Y14_N12
\display_unit|seg7|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg7|WideOr5~0_combout\ = (\TP_position[7][3]~regout\ & ((\TP_position[7][0]~regout\ & ((\TP_position[7][1]~regout\))) # (!\TP_position[7][0]~regout\ & (\TP_position[7][2]~regout\)))) # (!\TP_position[7][3]~regout\ & 
-- (\TP_position[7][2]~regout\ & (\TP_position[7][1]~regout\ $ (\TP_position[7][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[7][2]~regout\,
	datab => \TP_position[7][3]~regout\,
	datac => \TP_position[7][1]~regout\,
	datad => \TP_position[7][0]~regout\,
	combout => \display_unit|seg7|WideOr5~0_combout\);

-- Location: LCCOMB_X29_Y14_N22
\display_unit|SEVEN_SEGMENT_N_O[7][1]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[7][1]~50_combout\ = (\display_unit|seg7|WideOr5~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_unit|seg7|WideOr5~0_combout\,
	datad => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[7][1]~50_combout\);

-- Location: LCCOMB_X29_Y14_N14
\display_unit|seg7|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg7|WideOr4~0_combout\ = (\TP_position[7][3]~regout\ & (\TP_position[7][2]~regout\ & ((\TP_position[7][1]~regout\) # (!\TP_position[7][0]~regout\)))) # (!\TP_position[7][3]~regout\ & (\TP_position[7][1]~regout\ & 
-- (!\TP_position[7][2]~regout\ & !\TP_position[7][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[7][1]~regout\,
	datab => \TP_position[7][3]~regout\,
	datac => \TP_position[7][2]~regout\,
	datad => \TP_position[7][0]~regout\,
	combout => \display_unit|seg7|WideOr4~0_combout\);

-- Location: LCCOMB_X29_Y14_N24
\display_unit|SEVEN_SEGMENT_N_O[7][2]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[7][2]~51_combout\ = (\display_unit|seg7|WideOr4~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_unit|seg7|WideOr4~0_combout\,
	datad => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[7][2]~51_combout\);

-- Location: LCCOMB_X29_Y14_N4
\display_unit|seg7|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg7|WideOr3~0_combout\ = (\TP_position[7][0]~regout\ & (\TP_position[7][1]~regout\ $ (((!\TP_position[7][2]~regout\))))) # (!\TP_position[7][0]~regout\ & ((\TP_position[7][1]~regout\ & (\TP_position[7][3]~regout\ & 
-- !\TP_position[7][2]~regout\)) # (!\TP_position[7][1]~regout\ & (!\TP_position[7][3]~regout\ & \TP_position[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[7][1]~regout\,
	datab => \TP_position[7][0]~regout\,
	datac => \TP_position[7][3]~regout\,
	datad => \TP_position[7][2]~regout\,
	combout => \display_unit|seg7|WideOr3~0_combout\);

-- Location: LCCOMB_X29_Y14_N6
\display_unit|SEVEN_SEGMENT_N_O[7][3]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[7][3]~52_combout\ = (\display_unit|seg7|WideOr3~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_unit|seg7|WideOr3~0_combout\,
	datad => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[7][3]~52_combout\);

-- Location: LCCOMB_X29_Y14_N0
\display_unit|seg7|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg7|WideOr2~0_combout\ = (\TP_position[7][1]~regout\ & (\TP_position[7][0]~regout\ & (!\TP_position[7][3]~regout\))) # (!\TP_position[7][1]~regout\ & ((\TP_position[7][2]~regout\ & ((!\TP_position[7][3]~regout\))) # 
-- (!\TP_position[7][2]~regout\ & (\TP_position[7][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[7][1]~regout\,
	datab => \TP_position[7][0]~regout\,
	datac => \TP_position[7][3]~regout\,
	datad => \TP_position[7][2]~regout\,
	combout => \display_unit|seg7|WideOr2~0_combout\);

-- Location: LCCOMB_X29_Y14_N26
\display_unit|SEVEN_SEGMENT_N_O[7][4]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[7][4]~53_combout\ = (\display_unit|seg7|WideOr2~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg7|WideOr2~0_combout\,
	datad => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[7][4]~53_combout\);

-- Location: LCCOMB_X29_Y14_N8
\display_unit|seg7|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg7|WideOr1~0_combout\ = (\TP_position[7][1]~regout\ & (!\TP_position[7][3]~regout\ & ((\TP_position[7][0]~regout\) # (!\TP_position[7][2]~regout\)))) # (!\TP_position[7][1]~regout\ & (\TP_position[7][0]~regout\ & 
-- (\TP_position[7][3]~regout\ $ (!\TP_position[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[7][1]~regout\,
	datab => \TP_position[7][0]~regout\,
	datac => \TP_position[7][3]~regout\,
	datad => \TP_position[7][2]~regout\,
	combout => \display_unit|seg7|WideOr1~0_combout\);

-- Location: LCCOMB_X29_Y14_N2
\display_unit|SEVEN_SEGMENT_N_O[7][5]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[7][5]~54_combout\ = (\display_unit|seg7|WideOr1~0_combout\) # (!\TP_position[7][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_unit|seg7|WideOr1~0_combout\,
	datad => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[7][5]~54_combout\);

-- Location: LCCOMB_X29_Y14_N28
\display_unit|seg7|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|seg7|WideOr0~0_combout\ = (\TP_position[7][0]~regout\ & ((\TP_position[7][3]~regout\) # (\TP_position[7][1]~regout\ $ (\TP_position[7][2]~regout\)))) # (!\TP_position[7][0]~regout\ & ((\TP_position[7][1]~regout\) # 
-- (\TP_position[7][3]~regout\ $ (\TP_position[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TP_position[7][1]~regout\,
	datab => \TP_position[7][0]~regout\,
	datac => \TP_position[7][3]~regout\,
	datad => \TP_position[7][2]~regout\,
	combout => \display_unit|seg7|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y14_N10
\display_unit|SEVEN_SEGMENT_N_O[7][6]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \display_unit|SEVEN_SEGMENT_N_O[7][6]~55_combout\ = (!\TP_position[7][4]~regout\) # (!\display_unit|seg7|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_unit|seg7|WideOr0~0_combout\,
	datad => \TP_position[7][4]~regout\,
	combout => \display_unit|SEVEN_SEGMENT_N_O[7][6]~55_combout\);

-- Location: LCCOMB_X23_Y9_N0
\u7|rRD1_ADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[8]~15_combout\ = \u7|rRD1_ADDR\(8) $ (VCC)
-- \u7|rRD1_ADDR[8]~16\ = CARRY(\u7|rRD1_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(8),
	datad => VCC,
	combout => \u7|rRD1_ADDR[8]~15_combout\,
	cout => \u7|rRD1_ADDR[8]~16\);

-- Location: LCCOMB_X23_Y9_N2
\u7|rRD1_ADDR[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[9]~21_combout\ = (\u7|rRD1_ADDR\(9) & (!\u7|rRD1_ADDR[8]~16\)) # (!\u7|rRD1_ADDR\(9) & ((\u7|rRD1_ADDR[8]~16\) # (GND)))
-- \u7|rRD1_ADDR[9]~22\ = CARRY((!\u7|rRD1_ADDR[8]~16\) # (!\u7|rRD1_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(9),
	datad => VCC,
	cin => \u7|rRD1_ADDR[8]~16\,
	combout => \u7|rRD1_ADDR[9]~21_combout\,
	cout => \u7|rRD1_ADDR[9]~22\);

-- Location: LCCOMB_X23_Y9_N30
\u7|rRD1_ADDR[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[13]~20_combout\ = ((\u7|mRD_DONE~regout\ & \u7|RD_MASK\(0))) # (!\SDRAM_RD_Load~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mRD_DONE~regout\,
	datac => \SDRAM_RD_Load~regout\,
	datad => \u7|RD_MASK\(0),
	combout => \u7|rRD1_ADDR[13]~20_combout\);

-- Location: LCFF_X23_Y9_N3
\u7|rRD1_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[9]~21_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(9));

-- Location: LCCOMB_X23_Y9_N4
\u7|rRD1_ADDR[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[10]~23_combout\ = (\u7|rRD1_ADDR\(10) & (\u7|rRD1_ADDR[9]~22\ $ (GND))) # (!\u7|rRD1_ADDR\(10) & (!\u7|rRD1_ADDR[9]~22\ & VCC))
-- \u7|rRD1_ADDR[10]~24\ = CARRY((\u7|rRD1_ADDR\(10) & !\u7|rRD1_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(10),
	datad => VCC,
	cin => \u7|rRD1_ADDR[9]~22\,
	combout => \u7|rRD1_ADDR[10]~23_combout\,
	cout => \u7|rRD1_ADDR[10]~24\);

-- Location: LCFF_X23_Y9_N5
\u7|rRD1_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[10]~23_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(10));

-- Location: LCCOMB_X23_Y9_N8
\u7|rRD1_ADDR[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[12]~27_combout\ = (\u7|rRD1_ADDR\(12) & (\u7|rRD1_ADDR[11]~26\ $ (GND))) # (!\u7|rRD1_ADDR\(12) & (!\u7|rRD1_ADDR[11]~26\ & VCC))
-- \u7|rRD1_ADDR[12]~28\ = CARRY((\u7|rRD1_ADDR\(12) & !\u7|rRD1_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(12),
	datad => VCC,
	cin => \u7|rRD1_ADDR[11]~26\,
	combout => \u7|rRD1_ADDR[12]~27_combout\,
	cout => \u7|rRD1_ADDR[12]~28\);

-- Location: LCFF_X23_Y9_N9
\u7|rRD1_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[12]~27_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(12));

-- Location: LCCOMB_X23_Y9_N10
\u7|rRD1_ADDR[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[13]~29_combout\ = (\u7|rRD1_ADDR\(13) & (!\u7|rRD1_ADDR[12]~28\)) # (!\u7|rRD1_ADDR\(13) & ((\u7|rRD1_ADDR[12]~28\) # (GND)))
-- \u7|rRD1_ADDR[13]~30\ = CARRY((!\u7|rRD1_ADDR[12]~28\) # (!\u7|rRD1_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(13),
	datad => VCC,
	cin => \u7|rRD1_ADDR[12]~28\,
	combout => \u7|rRD1_ADDR[13]~29_combout\,
	cout => \u7|rRD1_ADDR[13]~30\);

-- Location: LCCOMB_X23_Y9_N12
\u7|rRD1_ADDR[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[14]~31_combout\ = (\u7|rRD1_ADDR\(14) & (\u7|rRD1_ADDR[13]~30\ $ (GND))) # (!\u7|rRD1_ADDR\(14) & (!\u7|rRD1_ADDR[13]~30\ & VCC))
-- \u7|rRD1_ADDR[14]~32\ = CARRY((\u7|rRD1_ADDR\(14) & !\u7|rRD1_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(14),
	datad => VCC,
	cin => \u7|rRD1_ADDR[13]~30\,
	combout => \u7|rRD1_ADDR[14]~31_combout\,
	cout => \u7|rRD1_ADDR[14]~32\);

-- Location: LCCOMB_X23_Y9_N14
\u7|rRD1_ADDR[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[15]~33_combout\ = (\u7|rRD1_ADDR\(15) & (!\u7|rRD1_ADDR[14]~32\)) # (!\u7|rRD1_ADDR\(15) & ((\u7|rRD1_ADDR[14]~32\) # (GND)))
-- \u7|rRD1_ADDR[15]~34\ = CARRY((!\u7|rRD1_ADDR[14]~32\) # (!\u7|rRD1_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(15),
	datad => VCC,
	cin => \u7|rRD1_ADDR[14]~32\,
	combout => \u7|rRD1_ADDR[15]~33_combout\,
	cout => \u7|rRD1_ADDR[15]~34\);

-- Location: LCFF_X23_Y9_N15
\u7|rRD1_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[15]~33_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(15));

-- Location: LCCOMB_X23_Y9_N16
\u7|rRD1_ADDR[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[16]~35_combout\ = (\u7|rRD1_ADDR\(16) & (\u7|rRD1_ADDR[15]~34\ $ (GND))) # (!\u7|rRD1_ADDR\(16) & (!\u7|rRD1_ADDR[15]~34\ & VCC))
-- \u7|rRD1_ADDR[16]~36\ = CARRY((\u7|rRD1_ADDR\(16) & !\u7|rRD1_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(16),
	datad => VCC,
	cin => \u7|rRD1_ADDR[15]~34\,
	combout => \u7|rRD1_ADDR[16]~35_combout\,
	cout => \u7|rRD1_ADDR[16]~36\);

-- Location: LCCOMB_X23_Y9_N18
\u7|rRD1_ADDR[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[17]~37_combout\ = (\u7|rRD1_ADDR\(17) & (!\u7|rRD1_ADDR[16]~36\)) # (!\u7|rRD1_ADDR\(17) & ((\u7|rRD1_ADDR[16]~36\) # (GND)))
-- \u7|rRD1_ADDR[17]~38\ = CARRY((!\u7|rRD1_ADDR[16]~36\) # (!\u7|rRD1_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(17),
	datad => VCC,
	cin => \u7|rRD1_ADDR[16]~36\,
	combout => \u7|rRD1_ADDR[17]~37_combout\,
	cout => \u7|rRD1_ADDR[17]~38\);

-- Location: LCFF_X23_Y9_N19
\u7|rRD1_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[17]~37_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(17));

-- Location: LCFF_X23_Y9_N17
\u7|rRD1_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[16]~35_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(16));

-- Location: LCFF_X23_Y9_N13
\u7|rRD1_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[14]~31_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(14));

-- Location: LCFF_X23_Y9_N11
\u7|rRD1_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[13]~29_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(13));

-- Location: LCCOMB_X23_Y10_N10
\u7|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan3~1_combout\ = (!\u7|rRD1_ADDR\(14) & (((\u7|LessThan3~0_combout\ & !\u7|rRD1_ADDR\(12))) # (!\u7|rRD1_ADDR\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|LessThan3~0_combout\,
	datab => \u7|rRD1_ADDR\(14),
	datac => \u7|rRD1_ADDR\(13),
	datad => \u7|rRD1_ADDR\(12),
	combout => \u7|LessThan3~1_combout\);

-- Location: LCCOMB_X23_Y11_N14
\u7|rRD1_ADDR[13]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[13]~18_combout\ = (!\u7|rRD1_ADDR\(17) & (!\u7|rRD1_ADDR\(16) & ((\u7|LessThan3~1_combout\) # (!\u7|rRD1_ADDR\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(15),
	datab => \u7|rRD1_ADDR\(17),
	datac => \u7|rRD1_ADDR\(16),
	datad => \u7|LessThan3~1_combout\,
	combout => \u7|rRD1_ADDR[13]~18_combout\);

-- Location: LCCOMB_X23_Y9_N20
\u7|rRD1_ADDR[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[18]~39_combout\ = (\u7|rRD1_ADDR\(18) & (\u7|rRD1_ADDR[17]~38\ $ (GND))) # (!\u7|rRD1_ADDR\(18) & (!\u7|rRD1_ADDR[17]~38\ & VCC))
-- \u7|rRD1_ADDR[18]~40\ = CARRY((\u7|rRD1_ADDR\(18) & !\u7|rRD1_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(18),
	datad => VCC,
	cin => \u7|rRD1_ADDR[17]~38\,
	combout => \u7|rRD1_ADDR[18]~39_combout\,
	cout => \u7|rRD1_ADDR[18]~40\);

-- Location: LCFF_X23_Y9_N21
\u7|rRD1_ADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[18]~39_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(18));

-- Location: LCCOMB_X23_Y9_N22
\u7|rRD1_ADDR[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[19]~41_combout\ = (\u7|rRD1_ADDR\(19) & (!\u7|rRD1_ADDR[18]~40\)) # (!\u7|rRD1_ADDR\(19) & ((\u7|rRD1_ADDR[18]~40\) # (GND)))
-- \u7|rRD1_ADDR[19]~42\ = CARRY((!\u7|rRD1_ADDR[18]~40\) # (!\u7|rRD1_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(19),
	datad => VCC,
	cin => \u7|rRD1_ADDR[18]~40\,
	combout => \u7|rRD1_ADDR[19]~41_combout\,
	cout => \u7|rRD1_ADDR[19]~42\);

-- Location: LCFF_X23_Y9_N23
\u7|rRD1_ADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[19]~41_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(19));

-- Location: LCCOMB_X23_Y9_N24
\u7|rRD1_ADDR[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[20]~43_combout\ = (\u7|rRD1_ADDR\(20) & (\u7|rRD1_ADDR[19]~42\ $ (GND))) # (!\u7|rRD1_ADDR\(20) & (!\u7|rRD1_ADDR[19]~42\ & VCC))
-- \u7|rRD1_ADDR[20]~44\ = CARRY((\u7|rRD1_ADDR\(20) & !\u7|rRD1_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(20),
	datad => VCC,
	cin => \u7|rRD1_ADDR[19]~42\,
	combout => \u7|rRD1_ADDR[20]~43_combout\,
	cout => \u7|rRD1_ADDR[20]~44\);

-- Location: LCFF_X23_Y9_N25
\u7|rRD1_ADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[20]~43_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(20));

-- Location: LCCOMB_X23_Y9_N26
\u7|rRD1_ADDR[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[21]~45_combout\ = (\u7|rRD1_ADDR\(21) & (!\u7|rRD1_ADDR[20]~44\)) # (!\u7|rRD1_ADDR\(21) & ((\u7|rRD1_ADDR[20]~44\) # (GND)))
-- \u7|rRD1_ADDR[21]~46\ = CARRY((!\u7|rRD1_ADDR[20]~44\) # (!\u7|rRD1_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(21),
	datad => VCC,
	cin => \u7|rRD1_ADDR[20]~44\,
	combout => \u7|rRD1_ADDR[21]~45_combout\,
	cout => \u7|rRD1_ADDR[21]~46\);

-- Location: LCFF_X23_Y9_N27
\u7|rRD1_ADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[21]~45_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(21));

-- Location: LCCOMB_X23_Y9_N28
\u7|rRD1_ADDR[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[22]~47_combout\ = \u7|rRD1_ADDR[21]~46\ $ (!\u7|rRD1_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|rRD1_ADDR\(22),
	cin => \u7|rRD1_ADDR[21]~46\,
	combout => \u7|rRD1_ADDR[22]~47_combout\);

-- Location: LCFF_X23_Y9_N29
\u7|rRD1_ADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[22]~47_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(22));

-- Location: LCCOMB_X23_Y11_N0
\u7|rRD1_ADDR[13]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[13]~17_combout\ = (!\u7|rRD1_ADDR\(19) & (!\u7|rRD1_ADDR\(20) & (!\u7|rRD1_ADDR\(22) & \SDRAM_RD_Load~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(19),
	datab => \u7|rRD1_ADDR\(20),
	datac => \u7|rRD1_ADDR\(22),
	datad => \SDRAM_RD_Load~regout\,
	combout => \u7|rRD1_ADDR[13]~17_combout\);

-- Location: LCCOMB_X23_Y11_N12
\u7|rRD1_ADDR[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[13]~19_combout\ = (\u7|rRD1_ADDR\(21)) # (((!\u7|rRD1_ADDR[13]~18_combout\ & \u7|rRD1_ADDR\(18))) # (!\u7|rRD1_ADDR[13]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(21),
	datab => \u7|rRD1_ADDR[13]~18_combout\,
	datac => \u7|rRD1_ADDR\(18),
	datad => \u7|rRD1_ADDR[13]~17_combout\,
	combout => \u7|rRD1_ADDR[13]~19_combout\);

-- Location: LCFF_X23_Y9_N1
\u7|rRD1_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[8]~15_combout\,
	sclr => \u7|rRD1_ADDR[13]~19_combout\,
	ena => \u7|rRD1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(8));

-- Location: LCCOMB_X24_Y11_N26
\u7|mADDR[10]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[10]~0_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\) # ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[10]~0_combout\);

-- Location: LCCOMB_X24_Y9_N2
\u7|rRD2_ADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[8]~15_combout\ = \u7|rRD2_ADDR\(8) $ (VCC)
-- \u7|rRD2_ADDR[8]~16\ = CARRY(\u7|rRD2_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(8),
	datad => VCC,
	combout => \u7|rRD2_ADDR[8]~15_combout\,
	cout => \u7|rRD2_ADDR[8]~16\);

-- Location: LCCOMB_X24_Y9_N4
\u7|rRD2_ADDR[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[9]~21_combout\ = (\u7|rRD2_ADDR\(9) & (!\u7|rRD2_ADDR[8]~16\)) # (!\u7|rRD2_ADDR\(9) & ((\u7|rRD2_ADDR[8]~16\) # (GND)))
-- \u7|rRD2_ADDR[9]~22\ = CARRY((!\u7|rRD2_ADDR[8]~16\) # (!\u7|rRD2_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(9),
	datad => VCC,
	cin => \u7|rRD2_ADDR[8]~16\,
	combout => \u7|rRD2_ADDR[9]~21_combout\,
	cout => \u7|rRD2_ADDR[9]~22\);

-- Location: LCCOMB_X25_Y11_N16
\u7|rRD2_ADDR[15]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[15]~20_combout\ = ((\u7|RD_MASK\(1) & \u7|mRD_DONE~regout\)) # (!\SDRAM_RD_Load~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|RD_MASK\(1),
	datac => \u7|mRD_DONE~regout\,
	datad => \SDRAM_RD_Load~regout\,
	combout => \u7|rRD2_ADDR[15]~20_combout\);

-- Location: LCFF_X24_Y9_N5
\u7|rRD2_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[9]~21_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(9));

-- Location: LCCOMB_X24_Y9_N6
\u7|rRD2_ADDR[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[10]~23_combout\ = (\u7|rRD2_ADDR\(10) & (\u7|rRD2_ADDR[9]~22\ $ (GND))) # (!\u7|rRD2_ADDR\(10) & (!\u7|rRD2_ADDR[9]~22\ & VCC))
-- \u7|rRD2_ADDR[10]~24\ = CARRY((\u7|rRD2_ADDR\(10) & !\u7|rRD2_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(10),
	datad => VCC,
	cin => \u7|rRD2_ADDR[9]~22\,
	combout => \u7|rRD2_ADDR[10]~23_combout\,
	cout => \u7|rRD2_ADDR[10]~24\);

-- Location: LCCOMB_X24_Y9_N8
\u7|rRD2_ADDR[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[11]~25_combout\ = (\u7|rRD2_ADDR\(11) & (!\u7|rRD2_ADDR[10]~24\)) # (!\u7|rRD2_ADDR\(11) & ((\u7|rRD2_ADDR[10]~24\) # (GND)))
-- \u7|rRD2_ADDR[11]~26\ = CARRY((!\u7|rRD2_ADDR[10]~24\) # (!\u7|rRD2_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(11),
	datad => VCC,
	cin => \u7|rRD2_ADDR[10]~24\,
	combout => \u7|rRD2_ADDR[11]~25_combout\,
	cout => \u7|rRD2_ADDR[11]~26\);

-- Location: LCFF_X24_Y9_N9
\u7|rRD2_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[11]~25_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(11));

-- Location: LCCOMB_X24_Y9_N10
\u7|rRD2_ADDR[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[12]~27_combout\ = (\u7|rRD2_ADDR\(12) & (\u7|rRD2_ADDR[11]~26\ $ (GND))) # (!\u7|rRD2_ADDR\(12) & (!\u7|rRD2_ADDR[11]~26\ & VCC))
-- \u7|rRD2_ADDR[12]~28\ = CARRY((\u7|rRD2_ADDR\(12) & !\u7|rRD2_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(12),
	datad => VCC,
	cin => \u7|rRD2_ADDR[11]~26\,
	combout => \u7|rRD2_ADDR[12]~27_combout\,
	cout => \u7|rRD2_ADDR[12]~28\);

-- Location: LCCOMB_X24_Y9_N14
\u7|rRD2_ADDR[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[14]~31_combout\ = (\u7|rRD2_ADDR\(14) & (\u7|rRD2_ADDR[13]~30\ $ (GND))) # (!\u7|rRD2_ADDR\(14) & (!\u7|rRD2_ADDR[13]~30\ & VCC))
-- \u7|rRD2_ADDR[14]~32\ = CARRY((\u7|rRD2_ADDR\(14) & !\u7|rRD2_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(14),
	datad => VCC,
	cin => \u7|rRD2_ADDR[13]~30\,
	combout => \u7|rRD2_ADDR[14]~31_combout\,
	cout => \u7|rRD2_ADDR[14]~32\);

-- Location: LCFF_X24_Y9_N15
\u7|rRD2_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[14]~31_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(14));

-- Location: LCCOMB_X24_Y9_N18
\u7|rRD2_ADDR[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[16]~35_combout\ = (\u7|rRD2_ADDR\(16) & (\u7|rRD2_ADDR[15]~34\ $ (GND))) # (!\u7|rRD2_ADDR\(16) & (!\u7|rRD2_ADDR[15]~34\ & VCC))
-- \u7|rRD2_ADDR[16]~36\ = CARRY((\u7|rRD2_ADDR\(16) & !\u7|rRD2_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(16),
	datad => VCC,
	cin => \u7|rRD2_ADDR[15]~34\,
	combout => \u7|rRD2_ADDR[16]~35_combout\,
	cout => \u7|rRD2_ADDR[16]~36\);

-- Location: LCFF_X24_Y9_N19
\u7|rRD2_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[16]~35_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(16));

-- Location: LCCOMB_X24_Y9_N22
\u7|rRD2_ADDR[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[18]~39_combout\ = (\u7|rRD2_ADDR\(18) & (\u7|rRD2_ADDR[17]~38\ $ (GND))) # (!\u7|rRD2_ADDR\(18) & (!\u7|rRD2_ADDR[17]~38\ & VCC))
-- \u7|rRD2_ADDR[18]~40\ = CARRY((\u7|rRD2_ADDR\(18) & !\u7|rRD2_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(18),
	datad => VCC,
	cin => \u7|rRD2_ADDR[17]~38\,
	combout => \u7|rRD2_ADDR[18]~39_combout\,
	cout => \u7|rRD2_ADDR[18]~40\);

-- Location: LCFF_X24_Y9_N23
\u7|rRD2_ADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[18]~39_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(18));

-- Location: LCCOMB_X24_Y9_N26
\u7|rRD2_ADDR[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[20]~43_combout\ = (\u7|rRD2_ADDR\(20) & (\u7|rRD2_ADDR[19]~42\ $ (GND))) # (!\u7|rRD2_ADDR\(20) & (!\u7|rRD2_ADDR[19]~42\ & VCC))
-- \u7|rRD2_ADDR[20]~44\ = CARRY((\u7|rRD2_ADDR\(20) & !\u7|rRD2_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(20),
	datad => VCC,
	cin => \u7|rRD2_ADDR[19]~42\,
	combout => \u7|rRD2_ADDR[20]~43_combout\,
	cout => \u7|rRD2_ADDR[20]~44\);

-- Location: LCFF_X24_Y9_N27
\u7|rRD2_ADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[20]~43_combout\,
	sdata => VCC,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(20));

-- Location: LCCOMB_X24_Y9_N28
\u7|rRD2_ADDR[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[21]~45_combout\ = (\u7|rRD2_ADDR\(21) & (!\u7|rRD2_ADDR[20]~44\)) # (!\u7|rRD2_ADDR\(21) & ((\u7|rRD2_ADDR[20]~44\) # (GND)))
-- \u7|rRD2_ADDR[21]~46\ = CARRY((!\u7|rRD2_ADDR[20]~44\) # (!\u7|rRD2_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(21),
	datad => VCC,
	cin => \u7|rRD2_ADDR[20]~44\,
	combout => \u7|rRD2_ADDR[21]~45_combout\,
	cout => \u7|rRD2_ADDR[21]~46\);

-- Location: LCFF_X24_Y9_N29
\u7|rRD2_ADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[21]~45_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(21));

-- Location: LCCOMB_X24_Y9_N30
\u7|rRD2_ADDR[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[22]~47_combout\ = \u7|rRD2_ADDR[21]~46\ $ (!\u7|rRD2_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|rRD2_ADDR\(22),
	cin => \u7|rRD2_ADDR[21]~46\,
	combout => \u7|rRD2_ADDR[22]~47_combout\);

-- Location: LCFF_X24_Y9_N31
\u7|rRD2_ADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[22]~47_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(22));

-- Location: LCCOMB_X24_Y9_N0
\u7|rRD2_ADDR[15]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[15]~19_combout\ = (\u7|rRD2_ADDR[15]~18_combout\) # ((\u7|rRD2_ADDR\(21)) # ((\u7|rRD2_ADDR\(22)) # (!\SDRAM_RD_Load~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR[15]~18_combout\,
	datab => \u7|rRD2_ADDR\(21),
	datac => \SDRAM_RD_Load~regout\,
	datad => \u7|rRD2_ADDR\(22),
	combout => \u7|rRD2_ADDR[15]~19_combout\);

-- Location: LCFF_X24_Y9_N3
\u7|rRD2_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[8]~15_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(8));

-- Location: LCCOMB_X25_Y10_N2
\u7|rWR2_ADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[8]~15_combout\ = \u7|rWR2_ADDR\(8) $ (VCC)
-- \u7|rWR2_ADDR[8]~16\ = CARRY(\u7|rWR2_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR2_ADDR\(8),
	datad => VCC,
	combout => \u7|rWR2_ADDR[8]~15_combout\,
	cout => \u7|rWR2_ADDR[8]~16\);

-- Location: LCCOMB_X25_Y10_N4
\u7|rWR2_ADDR[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[9]~21_combout\ = (\u7|rWR2_ADDR\(9) & (!\u7|rWR2_ADDR[8]~16\)) # (!\u7|rWR2_ADDR\(9) & ((\u7|rWR2_ADDR[8]~16\) # (GND)))
-- \u7|rWR2_ADDR[9]~22\ = CARRY((!\u7|rWR2_ADDR[8]~16\) # (!\u7|rWR2_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR2_ADDR\(9),
	datad => VCC,
	cin => \u7|rWR2_ADDR[8]~16\,
	combout => \u7|rWR2_ADDR[9]~21_combout\,
	cout => \u7|rWR2_ADDR[9]~22\);

-- Location: LCCOMB_X25_Y11_N6
\u7|rWR2_ADDR[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[11]~20_combout\ = ((\u7|WR_MASK\(1) & \u7|mWR_DONE~regout\)) # (!\SDRAM_RD_Load~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(1),
	datac => \u7|mWR_DONE~regout\,
	datad => \SDRAM_RD_Load~regout\,
	combout => \u7|rWR2_ADDR[11]~20_combout\);

-- Location: LCFF_X25_Y10_N5
\u7|rWR2_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[9]~21_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(9));

-- Location: LCCOMB_X25_Y10_N8
\u7|rWR2_ADDR[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[11]~25_combout\ = (\u7|rWR2_ADDR\(11) & (!\u7|rWR2_ADDR[10]~24\)) # (!\u7|rWR2_ADDR\(11) & ((\u7|rWR2_ADDR[10]~24\) # (GND)))
-- \u7|rWR2_ADDR[11]~26\ = CARRY((!\u7|rWR2_ADDR[10]~24\) # (!\u7|rWR2_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR2_ADDR\(11),
	datad => VCC,
	cin => \u7|rWR2_ADDR[10]~24\,
	combout => \u7|rWR2_ADDR[11]~25_combout\,
	cout => \u7|rWR2_ADDR[11]~26\);

-- Location: LCFF_X25_Y10_N9
\u7|rWR2_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[11]~25_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(11));

-- Location: LCCOMB_X25_Y10_N10
\u7|rWR2_ADDR[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[12]~27_combout\ = (\u7|rWR2_ADDR\(12) & (\u7|rWR2_ADDR[11]~26\ $ (GND))) # (!\u7|rWR2_ADDR\(12) & (!\u7|rWR2_ADDR[11]~26\ & VCC))
-- \u7|rWR2_ADDR[12]~28\ = CARRY((\u7|rWR2_ADDR\(12) & !\u7|rWR2_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(12),
	datad => VCC,
	cin => \u7|rWR2_ADDR[11]~26\,
	combout => \u7|rWR2_ADDR[12]~27_combout\,
	cout => \u7|rWR2_ADDR[12]~28\);

-- Location: LCCOMB_X25_Y10_N12
\u7|rWR2_ADDR[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[13]~29_combout\ = (\u7|rWR2_ADDR\(13) & (!\u7|rWR2_ADDR[12]~28\)) # (!\u7|rWR2_ADDR\(13) & ((\u7|rWR2_ADDR[12]~28\) # (GND)))
-- \u7|rWR2_ADDR[13]~30\ = CARRY((!\u7|rWR2_ADDR[12]~28\) # (!\u7|rWR2_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(13),
	datad => VCC,
	cin => \u7|rWR2_ADDR[12]~28\,
	combout => \u7|rWR2_ADDR[13]~29_combout\,
	cout => \u7|rWR2_ADDR[13]~30\);

-- Location: LCCOMB_X25_Y10_N14
\u7|rWR2_ADDR[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[14]~31_combout\ = (\u7|rWR2_ADDR\(14) & (\u7|rWR2_ADDR[13]~30\ $ (GND))) # (!\u7|rWR2_ADDR\(14) & (!\u7|rWR2_ADDR[13]~30\ & VCC))
-- \u7|rWR2_ADDR[14]~32\ = CARRY((\u7|rWR2_ADDR\(14) & !\u7|rWR2_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR2_ADDR\(14),
	datad => VCC,
	cin => \u7|rWR2_ADDR[13]~30\,
	combout => \u7|rWR2_ADDR[14]~31_combout\,
	cout => \u7|rWR2_ADDR[14]~32\);

-- Location: LCFF_X25_Y10_N15
\u7|rWR2_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[14]~31_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(14));

-- Location: LCCOMB_X25_Y10_N16
\u7|rWR2_ADDR[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[15]~33_combout\ = (\u7|rWR2_ADDR\(15) & (!\u7|rWR2_ADDR[14]~32\)) # (!\u7|rWR2_ADDR\(15) & ((\u7|rWR2_ADDR[14]~32\) # (GND)))
-- \u7|rWR2_ADDR[15]~34\ = CARRY((!\u7|rWR2_ADDR[14]~32\) # (!\u7|rWR2_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(15),
	datad => VCC,
	cin => \u7|rWR2_ADDR[14]~32\,
	combout => \u7|rWR2_ADDR[15]~33_combout\,
	cout => \u7|rWR2_ADDR[15]~34\);

-- Location: LCCOMB_X25_Y10_N18
\u7|rWR2_ADDR[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[16]~35_combout\ = (\u7|rWR2_ADDR\(16) & (\u7|rWR2_ADDR[15]~34\ $ (GND))) # (!\u7|rWR2_ADDR\(16) & (!\u7|rWR2_ADDR[15]~34\ & VCC))
-- \u7|rWR2_ADDR[16]~36\ = CARRY((\u7|rWR2_ADDR\(16) & !\u7|rWR2_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR2_ADDR\(16),
	datad => VCC,
	cin => \u7|rWR2_ADDR[15]~34\,
	combout => \u7|rWR2_ADDR[16]~35_combout\,
	cout => \u7|rWR2_ADDR[16]~36\);

-- Location: LCFF_X25_Y10_N19
\u7|rWR2_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[16]~35_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(16));

-- Location: LCCOMB_X25_Y10_N20
\u7|rWR2_ADDR[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[17]~37_combout\ = (\u7|rWR2_ADDR\(17) & (!\u7|rWR2_ADDR[16]~36\)) # (!\u7|rWR2_ADDR\(17) & ((\u7|rWR2_ADDR[16]~36\) # (GND)))
-- \u7|rWR2_ADDR[17]~38\ = CARRY((!\u7|rWR2_ADDR[16]~36\) # (!\u7|rWR2_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(17),
	datad => VCC,
	cin => \u7|rWR2_ADDR[16]~36\,
	combout => \u7|rWR2_ADDR[17]~37_combout\,
	cout => \u7|rWR2_ADDR[17]~38\);

-- Location: LCCOMB_X25_Y10_N22
\u7|rWR2_ADDR[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[18]~39_combout\ = (\u7|rWR2_ADDR\(18) & (\u7|rWR2_ADDR[17]~38\ $ (GND))) # (!\u7|rWR2_ADDR\(18) & (!\u7|rWR2_ADDR[17]~38\ & VCC))
-- \u7|rWR2_ADDR[18]~40\ = CARRY((\u7|rWR2_ADDR\(18) & !\u7|rWR2_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR2_ADDR\(18),
	datad => VCC,
	cin => \u7|rWR2_ADDR[17]~38\,
	combout => \u7|rWR2_ADDR[18]~39_combout\,
	cout => \u7|rWR2_ADDR[18]~40\);

-- Location: LCFF_X25_Y10_N23
\u7|rWR2_ADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[18]~39_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(18));

-- Location: LCCOMB_X25_Y10_N24
\u7|rWR2_ADDR[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[19]~41_combout\ = (\u7|rWR2_ADDR\(19) & (!\u7|rWR2_ADDR[18]~40\)) # (!\u7|rWR2_ADDR\(19) & ((\u7|rWR2_ADDR[18]~40\) # (GND)))
-- \u7|rWR2_ADDR[19]~42\ = CARRY((!\u7|rWR2_ADDR[18]~40\) # (!\u7|rWR2_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(19),
	datad => VCC,
	cin => \u7|rWR2_ADDR[18]~40\,
	combout => \u7|rWR2_ADDR[19]~41_combout\,
	cout => \u7|rWR2_ADDR[19]~42\);

-- Location: LCFF_X25_Y10_N25
\u7|rWR2_ADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[19]~41_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(19));

-- Location: LCCOMB_X25_Y10_N26
\u7|rWR2_ADDR[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[20]~43_combout\ = (\u7|rWR2_ADDR\(20) & (\u7|rWR2_ADDR[19]~42\ $ (GND))) # (!\u7|rWR2_ADDR\(20) & (!\u7|rWR2_ADDR[19]~42\ & VCC))
-- \u7|rWR2_ADDR[20]~44\ = CARRY((\u7|rWR2_ADDR\(20) & !\u7|rWR2_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR2_ADDR\(20),
	datad => VCC,
	cin => \u7|rWR2_ADDR[19]~42\,
	combout => \u7|rWR2_ADDR[20]~43_combout\,
	cout => \u7|rWR2_ADDR[20]~44\);

-- Location: LCFF_X25_Y10_N27
\u7|rWR2_ADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[20]~43_combout\,
	sdata => VCC,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(20));

-- Location: LCFF_X25_Y10_N21
\u7|rWR2_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[17]~37_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(17));

-- Location: LCFF_X25_Y10_N13
\u7|rWR2_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[13]~29_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(13));

-- Location: LCFF_X25_Y10_N17
\u7|rWR2_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[15]~33_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(15));

-- Location: LCFF_X25_Y10_N11
\u7|rWR2_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[12]~27_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(12));

-- Location: LCCOMB_X24_Y10_N14
\u7|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan2~1_combout\ = (((!\u7|rWR2_ADDR\(12)) # (!\u7|rWR2_ADDR\(15))) # (!\u7|rWR2_ADDR\(13))) # (!\u7|rWR2_ADDR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(14),
	datab => \u7|rWR2_ADDR\(13),
	datac => \u7|rWR2_ADDR\(15),
	datad => \u7|rWR2_ADDR\(12),
	combout => \u7|LessThan2~1_combout\);

-- Location: LCCOMB_X24_Y10_N28
\u7|rWR2_ADDR[11]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[11]~17_combout\ = (!\u7|rWR2_ADDR\(17) & (!\u7|rWR2_ADDR\(16) & ((\u7|LessThan2~0_combout\) # (\u7|LessThan2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|LessThan2~0_combout\,
	datab => \u7|rWR2_ADDR\(17),
	datac => \u7|LessThan2~1_combout\,
	datad => \u7|rWR2_ADDR\(16),
	combout => \u7|rWR2_ADDR[11]~17_combout\);

-- Location: LCCOMB_X24_Y10_N26
\u7|rWR2_ADDR[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[11]~18_combout\ = ((!\u7|rWR2_ADDR\(19) & ((\u7|rWR2_ADDR[11]~17_combout\) # (!\u7|rWR2_ADDR\(18))))) # (!\u7|rWR2_ADDR\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(18),
	datab => \u7|rWR2_ADDR\(19),
	datac => \u7|rWR2_ADDR\(20),
	datad => \u7|rWR2_ADDR[11]~17_combout\,
	combout => \u7|rWR2_ADDR[11]~18_combout\);

-- Location: LCCOMB_X25_Y10_N28
\u7|rWR2_ADDR[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[21]~45_combout\ = (\u7|rWR2_ADDR\(21) & (!\u7|rWR2_ADDR[20]~44\)) # (!\u7|rWR2_ADDR\(21) & ((\u7|rWR2_ADDR[20]~44\) # (GND)))
-- \u7|rWR2_ADDR[21]~46\ = CARRY((!\u7|rWR2_ADDR[20]~44\) # (!\u7|rWR2_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR2_ADDR\(21),
	datad => VCC,
	cin => \u7|rWR2_ADDR[20]~44\,
	combout => \u7|rWR2_ADDR[21]~45_combout\,
	cout => \u7|rWR2_ADDR[21]~46\);

-- Location: LCFF_X25_Y10_N29
\u7|rWR2_ADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[21]~45_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(21));

-- Location: LCCOMB_X25_Y10_N0
\u7|rWR2_ADDR[11]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[11]~19_combout\ = (\u7|rWR2_ADDR\(22)) # (((\u7|rWR2_ADDR\(21)) # (!\SDRAM_RD_Load~regout\)) # (!\u7|rWR2_ADDR[11]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(22),
	datab => \u7|rWR2_ADDR[11]~18_combout\,
	datac => \SDRAM_RD_Load~regout\,
	datad => \u7|rWR2_ADDR\(21),
	combout => \u7|rWR2_ADDR[11]~19_combout\);

-- Location: LCFF_X25_Y10_N3
\u7|rWR2_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[8]~15_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(8));

-- Location: LCCOMB_X24_Y10_N24
\u7|mADDR~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~1_combout\ = (\u7|mADDR[10]~0_combout\ & (((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|rWR2_ADDR\(8)))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (\u7|rRD2_ADDR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mADDR[10]~0_combout\,
	datab => \u7|rRD2_ADDR\(8),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datad => \u7|rWR2_ADDR\(8),
	combout => \u7|mADDR~1_combout\);

-- Location: LCCOMB_X23_Y10_N18
\u7|mADDR~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~2_combout\ = (\u7|mADDR[10]~0_combout\ & ((\u7|mADDR~1_combout\ & ((\u7|rRD1_ADDR\(8)))) # (!\u7|mADDR~1_combout\ & (\u7|rWR1_ADDR\(8))))) # (!\u7|mADDR[10]~0_combout\ & (((\u7|mADDR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(8),
	datab => \u7|rRD1_ADDR\(8),
	datac => \u7|mADDR[10]~0_combout\,
	datad => \u7|mADDR~1_combout\,
	combout => \u7|mADDR~2_combout\);

-- Location: LCCOMB_X24_Y11_N16
\u7|WR_MASK[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|WR_MASK[1]~6_combout\ = (!\u7|ST\(0) & (\u7|Equal3~2_combout\ & (!\u7|ST\(1) & !\u7|WR_MASK[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(0),
	datab => \u7|Equal3~2_combout\,
	datac => \u7|ST\(1),
	datad => \u7|WR_MASK[1]~3_combout\,
	combout => \u7|WR_MASK[1]~6_combout\);

-- Location: LCFF_X23_Y10_N19
\u7|mADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~2_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(8));

-- Location: LCCOMB_X21_Y10_N10
\u7|control1|SADDR[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[8]~feeder_combout\ = \u7|mADDR\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(8),
	combout => \u7|control1|SADDR[8]~feeder_combout\);

-- Location: LCFF_X21_Y10_N11
\u7|control1|SADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(8));

-- Location: LCCOMB_X21_Y10_N0
\u7|command1|SA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~0_combout\ = (\u7|command1|do_load_mode~regout\) # ((\u7|control1|SADDR\(8) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(8),
	combout => \u7|command1|SA~0_combout\);

-- Location: LCFF_X21_Y10_N1
\u7|command1|SA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(0));

-- Location: LCCOMB_X21_Y11_N20
\u7|SA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~0_combout\ = (\u7|command1|SA\(0) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|SA\(0),
	datac => \u7|Equal0~0_combout\,
	combout => \u7|SA~0_combout\);

-- Location: LCFF_X21_Y11_N21
\u7|SA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(0));

-- Location: LCCOMB_X22_Y10_N2
\u7|rWR1_ADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[8]~15_combout\ = \u7|rWR1_ADDR\(8) $ (VCC)
-- \u7|rWR1_ADDR[8]~16\ = CARRY(\u7|rWR1_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(8),
	datad => VCC,
	combout => \u7|rWR1_ADDR[8]~15_combout\,
	cout => \u7|rWR1_ADDR[8]~16\);

-- Location: LCCOMB_X22_Y10_N4
\u7|rWR1_ADDR[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[9]~21_combout\ = (\u7|rWR1_ADDR\(9) & (!\u7|rWR1_ADDR[8]~16\)) # (!\u7|rWR1_ADDR\(9) & ((\u7|rWR1_ADDR[8]~16\) # (GND)))
-- \u7|rWR1_ADDR[9]~22\ = CARRY((!\u7|rWR1_ADDR[8]~16\) # (!\u7|rWR1_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(9),
	datad => VCC,
	cin => \u7|rWR1_ADDR[8]~16\,
	combout => \u7|rWR1_ADDR[9]~21_combout\,
	cout => \u7|rWR1_ADDR[9]~22\);

-- Location: LCCOMB_X22_Y10_N6
\u7|rWR1_ADDR[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[10]~23_combout\ = (\u7|rWR1_ADDR\(10) & (\u7|rWR1_ADDR[9]~22\ $ (GND))) # (!\u7|rWR1_ADDR\(10) & (!\u7|rWR1_ADDR[9]~22\ & VCC))
-- \u7|rWR1_ADDR[10]~24\ = CARRY((\u7|rWR1_ADDR\(10) & !\u7|rWR1_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(10),
	datad => VCC,
	cin => \u7|rWR1_ADDR[9]~22\,
	combout => \u7|rWR1_ADDR[10]~23_combout\,
	cout => \u7|rWR1_ADDR[10]~24\);

-- Location: LCCOMB_X22_Y10_N8
\u7|rWR1_ADDR[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[11]~25_combout\ = (\u7|rWR1_ADDR\(11) & (!\u7|rWR1_ADDR[10]~24\)) # (!\u7|rWR1_ADDR\(11) & ((\u7|rWR1_ADDR[10]~24\) # (GND)))
-- \u7|rWR1_ADDR[11]~26\ = CARRY((!\u7|rWR1_ADDR[10]~24\) # (!\u7|rWR1_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(11),
	datad => VCC,
	cin => \u7|rWR1_ADDR[10]~24\,
	combout => \u7|rWR1_ADDR[11]~25_combout\,
	cout => \u7|rWR1_ADDR[11]~26\);

-- Location: LCCOMB_X25_Y11_N22
\u7|rWR1_ADDR[14]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[14]~20_combout\ = ((\u7|WR_MASK\(0) & \u7|mWR_DONE~regout\)) # (!\SDRAM_RD_Load~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|WR_MASK\(0),
	datac => \u7|mWR_DONE~regout\,
	datad => \SDRAM_RD_Load~regout\,
	combout => \u7|rWR1_ADDR[14]~20_combout\);

-- Location: LCFF_X22_Y10_N9
\u7|rWR1_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[11]~25_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(11));

-- Location: LCCOMB_X22_Y10_N14
\u7|rWR1_ADDR[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[14]~31_combout\ = (\u7|rWR1_ADDR\(14) & (\u7|rWR1_ADDR[13]~30\ $ (GND))) # (!\u7|rWR1_ADDR\(14) & (!\u7|rWR1_ADDR[13]~30\ & VCC))
-- \u7|rWR1_ADDR[14]~32\ = CARRY((\u7|rWR1_ADDR\(14) & !\u7|rWR1_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(14),
	datad => VCC,
	cin => \u7|rWR1_ADDR[13]~30\,
	combout => \u7|rWR1_ADDR[14]~31_combout\,
	cout => \u7|rWR1_ADDR[14]~32\);

-- Location: LCFF_X22_Y10_N15
\u7|rWR1_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[14]~31_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(14));

-- Location: LCCOMB_X22_Y10_N18
\u7|rWR1_ADDR[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[16]~35_combout\ = (\u7|rWR1_ADDR\(16) & (\u7|rWR1_ADDR[15]~34\ $ (GND))) # (!\u7|rWR1_ADDR\(16) & (!\u7|rWR1_ADDR[15]~34\ & VCC))
-- \u7|rWR1_ADDR[16]~36\ = CARRY((\u7|rWR1_ADDR\(16) & !\u7|rWR1_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(16),
	datad => VCC,
	cin => \u7|rWR1_ADDR[15]~34\,
	combout => \u7|rWR1_ADDR[16]~35_combout\,
	cout => \u7|rWR1_ADDR[16]~36\);

-- Location: LCFF_X22_Y10_N19
\u7|rWR1_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[16]~35_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(16));

-- Location: LCCOMB_X22_Y10_N20
\u7|rWR1_ADDR[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[17]~37_combout\ = (\u7|rWR1_ADDR\(17) & (!\u7|rWR1_ADDR[16]~36\)) # (!\u7|rWR1_ADDR\(17) & ((\u7|rWR1_ADDR[16]~36\) # (GND)))
-- \u7|rWR1_ADDR[17]~38\ = CARRY((!\u7|rWR1_ADDR[16]~36\) # (!\u7|rWR1_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(17),
	datad => VCC,
	cin => \u7|rWR1_ADDR[16]~36\,
	combout => \u7|rWR1_ADDR[17]~37_combout\,
	cout => \u7|rWR1_ADDR[17]~38\);

-- Location: LCCOMB_X22_Y10_N22
\u7|rWR1_ADDR[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[18]~39_combout\ = (\u7|rWR1_ADDR\(18) & (\u7|rWR1_ADDR[17]~38\ $ (GND))) # (!\u7|rWR1_ADDR\(18) & (!\u7|rWR1_ADDR[17]~38\ & VCC))
-- \u7|rWR1_ADDR[18]~40\ = CARRY((\u7|rWR1_ADDR\(18) & !\u7|rWR1_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(18),
	datad => VCC,
	cin => \u7|rWR1_ADDR[17]~38\,
	combout => \u7|rWR1_ADDR[18]~39_combout\,
	cout => \u7|rWR1_ADDR[18]~40\);

-- Location: LCFF_X22_Y10_N23
\u7|rWR1_ADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[18]~39_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(18));

-- Location: LCCOMB_X22_Y10_N26
\u7|rWR1_ADDR[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[20]~43_combout\ = (\u7|rWR1_ADDR\(20) & (\u7|rWR1_ADDR[19]~42\ $ (GND))) # (!\u7|rWR1_ADDR\(20) & (!\u7|rWR1_ADDR[19]~42\ & VCC))
-- \u7|rWR1_ADDR[20]~44\ = CARRY((\u7|rWR1_ADDR\(20) & !\u7|rWR1_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(20),
	datad => VCC,
	cin => \u7|rWR1_ADDR[19]~42\,
	combout => \u7|rWR1_ADDR[20]~43_combout\,
	cout => \u7|rWR1_ADDR[20]~44\);

-- Location: LCFF_X22_Y10_N27
\u7|rWR1_ADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[20]~43_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(20));

-- Location: LCCOMB_X22_Y10_N28
\u7|rWR1_ADDR[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[21]~45_combout\ = (\u7|rWR1_ADDR\(21) & (!\u7|rWR1_ADDR[20]~44\)) # (!\u7|rWR1_ADDR\(21) & ((\u7|rWR1_ADDR[20]~44\) # (GND)))
-- \u7|rWR1_ADDR[21]~46\ = CARRY((!\u7|rWR1_ADDR[20]~44\) # (!\u7|rWR1_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(21),
	datad => VCC,
	cin => \u7|rWR1_ADDR[20]~44\,
	combout => \u7|rWR1_ADDR[21]~45_combout\,
	cout => \u7|rWR1_ADDR[21]~46\);

-- Location: LCFF_X22_Y10_N29
\u7|rWR1_ADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[21]~45_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(21));

-- Location: LCCOMB_X22_Y10_N30
\u7|rWR1_ADDR[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[22]~47_combout\ = \u7|rWR1_ADDR[21]~46\ $ (!\u7|rWR1_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|rWR1_ADDR\(22),
	cin => \u7|rWR1_ADDR[21]~46\,
	combout => \u7|rWR1_ADDR[22]~47_combout\);

-- Location: LCFF_X22_Y10_N31
\u7|rWR1_ADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[22]~47_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(22));

-- Location: LCCOMB_X23_Y11_N6
\u7|rWR1_ADDR[14]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[14]~17_combout\ = (!\u7|rWR1_ADDR\(19) & (!\u7|rWR1_ADDR\(22) & (!\u7|rWR1_ADDR\(20) & \SDRAM_RD_Load~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(19),
	datab => \u7|rWR1_ADDR\(22),
	datac => \u7|rWR1_ADDR\(20),
	datad => \SDRAM_RD_Load~regout\,
	combout => \u7|rWR1_ADDR[14]~17_combout\);

-- Location: LCCOMB_X22_Y10_N0
\u7|rWR1_ADDR[14]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[14]~19_combout\ = (\u7|rWR1_ADDR\(21)) # (((!\u7|rWR1_ADDR[14]~18_combout\ & \u7|rWR1_ADDR\(18))) # (!\u7|rWR1_ADDR[14]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR[14]~18_combout\,
	datab => \u7|rWR1_ADDR\(18),
	datac => \u7|rWR1_ADDR\(21),
	datad => \u7|rWR1_ADDR[14]~17_combout\,
	combout => \u7|rWR1_ADDR[14]~19_combout\);

-- Location: LCFF_X22_Y10_N3
\u7|rWR1_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[8]~15_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(8));

-- Location: LCFF_X22_Y10_N5
\u7|rWR1_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[9]~21_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(9));

-- Location: LCCOMB_X24_Y10_N30
\u7|mADDR~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~3_combout\ = (\u7|mADDR[10]~0_combout\ & (((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|rWR2_ADDR\(9)))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (\u7|rRD2_ADDR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mADDR[10]~0_combout\,
	datab => \u7|rRD2_ADDR\(9),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datad => \u7|rWR2_ADDR\(9),
	combout => \u7|mADDR~3_combout\);

-- Location: LCCOMB_X23_Y10_N24
\u7|mADDR~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~4_combout\ = (\u7|mADDR[10]~0_combout\ & ((\u7|mADDR~3_combout\ & (\u7|rRD1_ADDR\(9))) # (!\u7|mADDR~3_combout\ & ((\u7|rWR1_ADDR\(9)))))) # (!\u7|mADDR[10]~0_combout\ & (((\u7|mADDR~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(9),
	datab => \u7|rWR1_ADDR\(9),
	datac => \u7|mADDR[10]~0_combout\,
	datad => \u7|mADDR~3_combout\,
	combout => \u7|mADDR~4_combout\);

-- Location: LCFF_X23_Y10_N25
\u7|mADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~4_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(9));

-- Location: LCFF_X23_Y10_N5
\u7|control1|SADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|mADDR\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(9));

-- Location: LCCOMB_X20_Y10_N22
\u7|command1|SA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~1_combout\ = (\u7|command1|do_load_mode~regout\) # ((\u7|control1|SADDR\(9) & ((\u7|command1|do_reada~regout\) # (\u7|command1|do_writea~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|control1|SADDR\(9),
	datad => \u7|command1|do_load_mode~regout\,
	combout => \u7|command1|SA~1_combout\);

-- Location: LCFF_X20_Y10_N23
\u7|command1|SA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(1));

-- Location: LCCOMB_X20_Y10_N6
\u7|SA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~1_combout\ = (\u7|command1|SA\(1) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|SA\(1),
	datac => \u7|Equal0~0_combout\,
	combout => \u7|SA~1_combout\);

-- Location: LCFF_X20_Y10_N7
\u7|SA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(1));

-- Location: LCFF_X24_Y9_N7
\u7|rRD2_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[10]~23_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(10));

-- Location: LCFF_X22_Y10_N7
\u7|rWR1_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[10]~23_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(10));

-- Location: LCCOMB_X23_Y10_N14
\u7|mADDR~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~5_combout\ = (\u7|mADDR[10]~0_combout\ & (((\u7|rWR1_ADDR\(10)) # (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & (\u7|rWR2_ADDR\(10) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(10),
	datab => \u7|mADDR[10]~0_combout\,
	datac => \u7|rWR1_ADDR\(10),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~5_combout\);

-- Location: LCCOMB_X23_Y10_N26
\u7|mADDR~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~6_combout\ = (\u7|mADDR~5_combout\ & ((\u7|rRD1_ADDR\(10)) # ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR~5_combout\ & (((\u7|rRD2_ADDR\(10) & 
-- !\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(10),
	datab => \u7|rRD2_ADDR\(10),
	datac => \u7|mADDR~5_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~6_combout\);

-- Location: LCFF_X23_Y10_N27
\u7|mADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~6_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(10));

-- Location: LCCOMB_X23_Y10_N6
\u7|control1|SADDR[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[10]~feeder_combout\ = \u7|mADDR\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(10),
	combout => \u7|control1|SADDR[10]~feeder_combout\);

-- Location: LCFF_X23_Y10_N7
\u7|control1|SADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(10));

-- Location: LCCOMB_X21_Y10_N6
\u7|command1|SA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~2_combout\ = (\u7|command1|do_load_mode~regout\) # ((\u7|control1|SADDR\(10) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(10),
	combout => \u7|command1|SA~2_combout\);

-- Location: LCFF_X21_Y10_N7
\u7|command1|SA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(2));

-- Location: LCCOMB_X21_Y11_N6
\u7|SA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~2_combout\ = (!\u7|Equal0~0_combout\ & \u7|command1|SA\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal0~0_combout\,
	datad => \u7|command1|SA\(2),
	combout => \u7|SA~2_combout\);

-- Location: LCFF_X21_Y11_N7
\u7|SA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(2));

-- Location: LCCOMB_X21_Y10_N12
\u7|SA~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~3_combout\ = (\u7|command1|SA\(3) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|SA\(3),
	datac => \u7|Equal0~0_combout\,
	combout => \u7|SA~3_combout\);

-- Location: LCFF_X21_Y10_N13
\u7|SA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(3));

-- Location: LCFF_X24_Y9_N11
\u7|rRD2_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[12]~27_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rRD2_ADDR[15]~19_combout\,
	ena => \u7|rRD2_ADDR[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(12));

-- Location: LCCOMB_X24_Y10_N2
\u7|mADDR~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~9_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|mADDR[10]~0_combout\ & (\u7|rWR1_ADDR\(12))) # (!\u7|mADDR[10]~0_combout\ & ((\u7|rWR2_ADDR\(12)))))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (((\u7|mADDR[10]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(12),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datac => \u7|mADDR[10]~0_combout\,
	datad => \u7|rWR2_ADDR\(12),
	combout => \u7|mADDR~9_combout\);

-- Location: LCCOMB_X24_Y11_N18
\u7|mADDR~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~10_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (((\u7|mADDR~9_combout\)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|mADDR~9_combout\ & (\u7|rRD1_ADDR\(12))) # 
-- (!\u7|mADDR~9_combout\ & ((\u7|rRD2_ADDR\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(12),
	datab => \u7|rRD2_ADDR\(12),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datad => \u7|mADDR~9_combout\,
	combout => \u7|mADDR~10_combout\);

-- Location: LCFF_X24_Y11_N19
\u7|mADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~10_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(12));

-- Location: LCCOMB_X21_Y10_N8
\u7|control1|SADDR[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[12]~feeder_combout\ = \u7|mADDR\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(12),
	combout => \u7|control1|SADDR[12]~feeder_combout\);

-- Location: LCFF_X21_Y10_N9
\u7|control1|SADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(12));

-- Location: LCCOMB_X21_Y10_N22
\u7|command1|SA~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~4_combout\ = (\u7|command1|do_load_mode~regout\) # ((\u7|control1|SADDR\(12) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|control1|SADDR\(12),
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|command1|do_load_mode~regout\,
	combout => \u7|command1|SA~4_combout\);

-- Location: LCFF_X21_Y10_N23
\u7|command1|SA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(4));

-- Location: LCCOMB_X21_Y10_N30
\u7|SA~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~4_combout\ = (!\u7|Equal0~0_combout\ & \u7|command1|SA\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|Equal0~0_combout\,
	datad => \u7|command1|SA\(4),
	combout => \u7|SA~4_combout\);

-- Location: LCFF_X21_Y10_N31
\u7|SA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(4));

-- Location: LCCOMB_X21_Y10_N28
\u7|SA~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~5_combout\ = (\u7|command1|SA\(5) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|SA\(5),
	datac => \u7|Equal0~0_combout\,
	combout => \u7|SA~5_combout\);

-- Location: LCFF_X21_Y10_N29
\u7|SA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(5));

-- Location: LCCOMB_X23_Y10_N16
\u7|mADDR~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~13_combout\ = (\u7|mADDR[10]~0_combout\ & ((\u7|rWR1_ADDR\(14)) # ((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & (((\u7|rWR2_ADDR\(14) & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(14),
	datab => \u7|rWR2_ADDR\(14),
	datac => \u7|mADDR[10]~0_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~13_combout\);

-- Location: LCCOMB_X23_Y10_N20
\u7|mADDR~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~14_combout\ = (\u7|mADDR~13_combout\ & (((\u7|rRD1_ADDR\(14)) # (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR~13_combout\ & (\u7|rRD2_ADDR\(14) & 
-- ((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(14),
	datab => \u7|rRD1_ADDR\(14),
	datac => \u7|mADDR~13_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~14_combout\);

-- Location: LCFF_X23_Y10_N21
\u7|mADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~14_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(14));

-- Location: LCFF_X23_Y10_N29
\u7|control1|SADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|mADDR\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(14));

-- Location: LCCOMB_X21_Y10_N18
\u7|command1|SA~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~6_combout\ = (!\u7|command1|do_load_mode~regout\ & (\u7|control1|SADDR\(14) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(14),
	combout => \u7|command1|SA~6_combout\);

-- Location: LCFF_X21_Y10_N19
\u7|command1|SA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(6));

-- Location: LCCOMB_X21_Y10_N14
\u7|SA~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~6_combout\ = (!\u7|Equal0~0_combout\ & \u7|command1|SA\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|Equal0~0_combout\,
	datad => \u7|command1|SA\(6),
	combout => \u7|SA~6_combout\);

-- Location: LCFF_X21_Y10_N15
\u7|SA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(6));

-- Location: LCCOMB_X20_Y10_N16
\u7|SA~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~7_combout\ = (\u7|command1|SA\(7) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|SA\(7),
	datac => \u7|Equal0~0_combout\,
	combout => \u7|SA~7_combout\);

-- Location: LCFF_X20_Y10_N17
\u7|SA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(7));

-- Location: LCCOMB_X23_Y10_N30
\u7|mADDR~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~17_combout\ = (\u7|mADDR[10]~0_combout\ & (((\u7|rWR1_ADDR\(16)) # (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & (\u7|rWR2_ADDR\(16) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(16),
	datab => \u7|rWR1_ADDR\(16),
	datac => \u7|mADDR[10]~0_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~17_combout\);

-- Location: LCCOMB_X23_Y11_N28
\u7|mADDR~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~18_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (((\u7|mADDR~17_combout\)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|mADDR~17_combout\ & ((\u7|rRD1_ADDR\(16)))) # 
-- (!\u7|mADDR~17_combout\ & (\u7|rRD2_ADDR\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(16),
	datab => \u7|rRD1_ADDR\(16),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datad => \u7|mADDR~17_combout\,
	combout => \u7|mADDR~18_combout\);

-- Location: LCFF_X23_Y11_N29
\u7|mADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~18_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(16));

-- Location: LCCOMB_X19_Y9_N8
\u7|control1|SADDR[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[16]~feeder_combout\ = \u7|mADDR\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(16),
	combout => \u7|control1|SADDR[16]~feeder_combout\);

-- Location: LCFF_X19_Y9_N9
\u7|control1|SADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(16));

-- Location: LCCOMB_X19_Y9_N18
\u7|command1|SA~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~8_combout\ = (\u7|control1|SADDR\(16) & (!\u7|command1|do_load_mode~regout\ & ((\u7|command1|do_reada~regout\) # (\u7|command1|do_writea~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|control1|SADDR\(16),
	datac => \u7|command1|do_writea~regout\,
	datad => \u7|command1|do_load_mode~regout\,
	combout => \u7|command1|SA~8_combout\);

-- Location: LCFF_X19_Y9_N19
\u7|command1|SA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(8));

-- Location: LCCOMB_X19_Y9_N28
\u7|SA~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~8_combout\ = (\u7|command1|SA\(8) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|SA\(8),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~8_combout\);

-- Location: LCFF_X19_Y9_N29
\u7|SA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(8));

-- Location: LCCOMB_X24_Y10_N10
\u7|mADDR~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~19_combout\ = (\u7|mADDR[10]~0_combout\ & (((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|rWR2_ADDR\(17)))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (\u7|rRD2_ADDR\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(17),
	datab => \u7|rWR2_ADDR\(17),
	datac => \u7|mADDR[10]~0_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~19_combout\);

-- Location: LCFF_X22_Y10_N21
\u7|rWR1_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[17]~37_combout\,
	sclr => \u7|rWR1_ADDR[14]~19_combout\,
	ena => \u7|rWR1_ADDR[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(17));

-- Location: LCCOMB_X23_Y11_N2
\u7|mADDR~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~20_combout\ = (\u7|mADDR[10]~0_combout\ & ((\u7|mADDR~19_combout\ & (\u7|rRD1_ADDR\(17))) # (!\u7|mADDR~19_combout\ & ((\u7|rWR1_ADDR\(17)))))) # (!\u7|mADDR[10]~0_combout\ & (((\u7|mADDR~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mADDR[10]~0_combout\,
	datab => \u7|rRD1_ADDR\(17),
	datac => \u7|mADDR~19_combout\,
	datad => \u7|rWR1_ADDR\(17),
	combout => \u7|mADDR~20_combout\);

-- Location: LCFF_X23_Y11_N3
\u7|mADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~20_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(17));

-- Location: LCCOMB_X19_Y9_N30
\u7|control1|SADDR[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[17]~feeder_combout\ = \u7|mADDR\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(17),
	combout => \u7|control1|SADDR[17]~feeder_combout\);

-- Location: LCFF_X19_Y9_N31
\u7|control1|SADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(17));

-- Location: LCCOMB_X19_Y9_N16
\u7|command1|SA~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~9_combout\ = (!\u7|command1|do_load_mode~regout\ & (\u7|control1|SADDR\(17) & ((\u7|command1|do_reada~regout\) # (\u7|command1|do_writea~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_writea~regout\,
	datad => \u7|control1|SADDR\(17),
	combout => \u7|command1|SA~9_combout\);

-- Location: LCFF_X19_Y9_N17
\u7|command1|SA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(9));

-- Location: LCCOMB_X19_Y9_N6
\u7|SA~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~9_combout\ = (\u7|command1|SA\(9)) # (\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|SA\(9),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~9_combout\);

-- Location: LCFF_X19_Y9_N7
\u7|SA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(9));

-- Location: LCCOMB_X24_Y11_N8
\u7|mADDR~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~21_combout\ = (\u7|mADDR[10]~0_combout\ & (((\u7|rWR1_ADDR\(18)) # (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & (\u7|rWR2_ADDR\(18) & 
-- ((\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(18),
	datab => \u7|mADDR[10]~0_combout\,
	datac => \u7|rWR1_ADDR\(18),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~21_combout\);

-- Location: LCCOMB_X24_Y11_N10
\u7|mADDR~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~22_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (((\u7|mADDR~21_combout\)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|mADDR~21_combout\ & ((\u7|rRD1_ADDR\(18)))) # 
-- (!\u7|mADDR~21_combout\ & (\u7|rRD2_ADDR\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(18),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datac => \u7|mADDR~21_combout\,
	datad => \u7|rRD1_ADDR\(18),
	combout => \u7|mADDR~22_combout\);

-- Location: LCFF_X24_Y11_N11
\u7|mADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~22_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(18));

-- Location: LCCOMB_X21_Y11_N24
\u7|control1|SADDR[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[18]~feeder_combout\ = \u7|mADDR\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(18),
	combout => \u7|control1|SADDR[18]~feeder_combout\);

-- Location: LCFF_X21_Y11_N25
\u7|control1|SADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(18));

-- Location: LCCOMB_X19_Y9_N24
\u7|command1|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always4~0_combout\ = (\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|do_writea~regout\,
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|always4~0_combout\);

-- Location: LCCOMB_X20_Y9_N30
\u7|command1|SA~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~10_combout\ = (!\u7|command1|do_rw~regout\ & (\u7|command1|rw_flag~0_combout\ & (\u7|control1|SADDR\(18) & \u7|command1|always4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_rw~regout\,
	datab => \u7|command1|rw_flag~0_combout\,
	datac => \u7|control1|SADDR\(18),
	datad => \u7|command1|always4~0_combout\,
	combout => \u7|command1|SA~10_combout\);

-- Location: LCFF_X20_Y9_N31
\u7|command1|SA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(10));

-- Location: LCCOMB_X19_Y9_N4
\u7|SA~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~10_combout\ = (\u7|command1|SA\(10) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|SA\(10),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~10_combout\);

-- Location: LCFF_X19_Y9_N5
\u7|SA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(10));

-- Location: LCCOMB_X19_Y9_N26
\u7|command1|SA~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~11_combout\ = (\u7|control1|SADDR\(19) & (!\u7|command1|do_load_mode~regout\ & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|SADDR\(19),
	datab => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_writea~regout\,
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|SA~11_combout\);

-- Location: LCFF_X19_Y9_N27
\u7|command1|SA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(11));

-- Location: LCCOMB_X19_Y9_N14
\u7|SA~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~11_combout\ = (\u7|command1|SA\(11) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|SA\(11),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~11_combout\);

-- Location: LCFF_X19_Y9_N15
\u7|SA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(11));

-- Location: LCCOMB_X21_Y11_N14
\u7|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan0~0_combout\ = (\u7|Equal3~2_combout\ & ((!\u7|ST\(1)) # (!\u7|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(0),
	datac => \u7|Equal3~2_combout\,
	datad => \u7|ST\(1),
	combout => \u7|LessThan0~0_combout\);

-- Location: LCCOMB_X21_Y11_N2
\u7|DQM~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|DQM~0_combout\ = (\u7|LessThan0~0_combout\) # ((\u7|Write~regout\ & (\u7|Equal0~0_combout\)) # (!\u7|Write~regout\ & ((!\u7|Read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal0~0_combout\,
	datab => \u7|Read~regout\,
	datac => \u7|LessThan0~0_combout\,
	datad => \u7|Write~regout\,
	combout => \u7|DQM~0_combout\);

-- Location: LCCOMB_X20_Y11_N12
\u7|DQM[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|DQM[0]~feeder_combout\ = \u7|DQM~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|DQM~0_combout\,
	combout => \u7|DQM[0]~feeder_combout\);

-- Location: LCFF_X20_Y11_N13
\u7|DQM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|DQM[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|DQM\(0));

-- Location: LCCOMB_X20_Y11_N22
\u7|DQM[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|DQM[1]~feeder_combout\ = \u7|DQM~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|DQM~0_combout\,
	combout => \u7|DQM[1]~feeder_combout\);

-- Location: LCFF_X20_Y11_N23
\u7|DQM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|DQM[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|DQM\(1));

-- Location: LCCOMB_X20_Y9_N18
\u7|command1|WE_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|WE_N~0_combout\ = (\u7|command1|do_rw~regout\ & (!\u7|command1|do_writea~regout\ & !\u7|command1|do_reada~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_rw~regout\,
	datac => \u7|command1|do_writea~regout\,
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|WE_N~0_combout\);

-- Location: LCCOMB_X20_Y9_N8
\u7|command1|WE_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|WE_N~1_combout\ = (\u7|command1|do_refresh~regout\) # ((\u7|command1|rw_flag~0_combout\ & ((\u7|command1|rw_flag~regout\) # (!\u7|command1|WE_N~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rw_flag~regout\,
	datab => \u7|command1|WE_N~0_combout\,
	datac => \u7|command1|do_refresh~regout\,
	datad => \u7|command1|rw_flag~0_combout\,
	combout => \u7|command1|WE_N~1_combout\);

-- Location: LCFF_X20_Y9_N9
\u7|command1|WE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|WE_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|WE_N~regout\);

-- Location: LCCOMB_X20_Y9_N10
\u7|WE_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|WE_N~0_combout\ = (\u7|command1|WE_N~regout\ & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|WE_N~regout\,
	datad => \u7|Equal0~0_combout\,
	combout => \u7|WE_N~0_combout\);

-- Location: LCFF_X20_Y9_N11
\u7|WE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|WE_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|WE_N~regout\);

-- Location: LCCOMB_X20_Y9_N14
\u7|command1|CAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|CAS_N~0_combout\ = (!\u7|command1|do_refresh~regout\ & ((\u7|command1|do_precharge~regout\) # ((!\u7|command1|do_load_mode~regout\ & !\u7|command1|WE_N~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_precharge~regout\,
	datab => \u7|command1|do_refresh~regout\,
	datac => \u7|command1|do_load_mode~regout\,
	datad => \u7|command1|WE_N~0_combout\,
	combout => \u7|command1|CAS_N~0_combout\);

-- Location: LCFF_X20_Y9_N15
\u7|command1|CAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|CAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|CAS_N~regout\);

-- Location: LCCOMB_X20_Y9_N12
\u7|CAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|CAS_N~0_combout\ = (\u7|command1|CAS_N~regout\) # (\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|CAS_N~regout\,
	datad => \u7|Equal0~0_combout\,
	combout => \u7|CAS_N~0_combout\);

-- Location: LCFF_X20_Y9_N13
\u7|CAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|CAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|CAS_N~regout\);

-- Location: LCCOMB_X20_Y9_N24
\u7|command1|RAS_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|RAS_N~1_combout\ = (!\u7|command1|do_refresh~regout\ & ((\u7|command1|RAS_N~0_combout\) # ((!\u7|command1|always4~0_combout\ & \u7|command1|rw_flag~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|RAS_N~0_combout\,
	datab => \u7|command1|always4~0_combout\,
	datac => \u7|command1|do_refresh~regout\,
	datad => \u7|command1|rw_flag~0_combout\,
	combout => \u7|command1|RAS_N~1_combout\);

-- Location: LCFF_X20_Y9_N25
\u7|command1|RAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|RAS_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|RAS_N~regout\);

-- Location: LCCOMB_X19_Y9_N12
\u7|RAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|RAS_N~0_combout\ = (\u7|command1|RAS_N~regout\ & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|RAS_N~regout\,
	datad => \u7|Equal0~0_combout\,
	combout => \u7|RAS_N~0_combout\);

-- Location: LCFF_X19_Y9_N13
\u7|RAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|RAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|RAS_N~regout\);

-- Location: LCCOMB_X20_Y9_N0
\u7|command1|CS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|CS_N~0_combout\ = (!\u7|command1|do_precharge~regout\ & (!\u7|command1|do_refresh~regout\ & !\u7|command1|do_load_mode~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_precharge~regout\,
	datab => \u7|command1|do_refresh~regout\,
	datac => \u7|command1|do_load_mode~regout\,
	combout => \u7|command1|CS_N~0_combout\);

-- Location: LCCOMB_X25_Y10_N30
\u7|rWR2_ADDR[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR2_ADDR[22]~47_combout\ = \u7|rWR2_ADDR[21]~46\ $ (!\u7|rWR2_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|rWR2_ADDR\(22),
	cin => \u7|rWR2_ADDR[21]~46\,
	combout => \u7|rWR2_ADDR[22]~47_combout\);

-- Location: LCFF_X25_Y10_N31
\u7|rWR2_ADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR2_ADDR[22]~47_combout\,
	sdata => \~GND~combout\,
	sload => \u7|rWR2_ADDR[11]~19_combout\,
	ena => \u7|rWR2_ADDR[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR2_ADDR\(22));

-- Location: LCCOMB_X24_Y11_N22
\u7|mADDR~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~25_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|mADDR[10]~0_combout\ & (\u7|rWR1_ADDR\(22))) # (!\u7|mADDR[10]~0_combout\ & ((\u7|rWR2_ADDR\(22)))))) # 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (((\u7|mADDR[10]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(22),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datac => \u7|rWR2_ADDR\(22),
	datad => \u7|mADDR[10]~0_combout\,
	combout => \u7|mADDR~25_combout\);

-- Location: LCCOMB_X24_Y11_N24
\u7|mADDR~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~26_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (((\u7|mADDR~25_combout\)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|mADDR~25_combout\ & (\u7|rRD1_ADDR\(22))) # 
-- (!\u7|mADDR~25_combout\ & ((\u7|rRD2_ADDR\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(22),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datac => \u7|rRD2_ADDR\(22),
	datad => \u7|mADDR~25_combout\,
	combout => \u7|mADDR~26_combout\);

-- Location: LCFF_X24_Y11_N25
\u7|mADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~26_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(22));

-- Location: LCCOMB_X21_Y9_N10
\u7|control1|SADDR[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[22]~feeder_combout\ = \u7|mADDR\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(22),
	combout => \u7|control1|SADDR[22]~feeder_combout\);

-- Location: LCFF_X21_Y9_N11
\u7|control1|SADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(22));

-- Location: LCCOMB_X20_Y9_N26
\u7|command1|CS_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|CS_N~1_combout\ = (\u7|command1|CS_N~0_combout\ & (\u7|control1|SADDR\(22) & !\u7|command1|do_initial~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|CS_N~0_combout\,
	datac => \u7|control1|SADDR\(22),
	datad => \u7|command1|do_initial~regout\,
	combout => \u7|command1|CS_N~1_combout\);

-- Location: LCFF_X20_Y9_N27
\u7|command1|CS_N[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|CS_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|CS_N\(0));

-- Location: LCFF_X19_Y9_N11
\u7|CS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|command1|CS_N\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|CS_N~regout\);

-- Location: LCCOMB_X24_Y10_N6
\u7|mADDR~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~27_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (\u7|rWR2_ADDR\(20) & (!\u7|mADDR[10]~0_combout\))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (((\u7|mADDR[10]~0_combout\) # 
-- (\u7|rRD2_ADDR\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR2_ADDR\(20),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datac => \u7|mADDR[10]~0_combout\,
	datad => \u7|rRD2_ADDR\(20),
	combout => \u7|mADDR~27_combout\);

-- Location: LCCOMB_X23_Y11_N22
\u7|mADDR~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~28_combout\ = (\u7|mADDR[10]~0_combout\ & ((\u7|mADDR~27_combout\ & ((\u7|rRD1_ADDR\(20)))) # (!\u7|mADDR~27_combout\ & (\u7|rWR1_ADDR\(20))))) # (!\u7|mADDR[10]~0_combout\ & (((\u7|mADDR~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(20),
	datab => \u7|rRD1_ADDR\(20),
	datac => \u7|mADDR[10]~0_combout\,
	datad => \u7|mADDR~27_combout\,
	combout => \u7|mADDR~28_combout\);

-- Location: LCFF_X23_Y11_N23
\u7|mADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~28_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(20));

-- Location: LCCOMB_X22_Y9_N20
\u7|control1|SADDR[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[20]~feeder_combout\ = \u7|mADDR\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(20),
	combout => \u7|control1|SADDR[20]~feeder_combout\);

-- Location: LCFF_X22_Y9_N21
\u7|control1|SADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(20));

-- Location: LCCOMB_X20_Y9_N20
\u7|command1|BA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|BA~0_combout\ = (!\u7|command1|do_load_mode~regout\ & (!\u7|command1|do_precharge~regout\ & \u7|control1|SADDR\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_precharge~regout\,
	datad => \u7|control1|SADDR\(20),
	combout => \u7|command1|BA~0_combout\);

-- Location: LCFF_X20_Y9_N21
\u7|command1|BA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|BA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|BA\(0));

-- Location: LCCOMB_X19_Y9_N0
\u7|BA[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|BA[0]~feeder_combout\ = \u7|command1|BA\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|command1|BA\(0),
	combout => \u7|BA[0]~feeder_combout\);

-- Location: LCFF_X19_Y9_N1
\u7|BA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|BA[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|BA\(0));

-- Location: LCCOMB_X23_Y10_N0
\u7|mADDR~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~29_combout\ = (\u7|mADDR[10]~0_combout\ & ((\u7|rWR1_ADDR\(21)) # ((!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\)))) # (!\u7|mADDR[10]~0_combout\ & (((\u7|rWR2_ADDR\(21) & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(21),
	datab => \u7|mADDR[10]~0_combout\,
	datac => \u7|rWR2_ADDR\(21),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	combout => \u7|mADDR~29_combout\);

-- Location: LCCOMB_X23_Y11_N24
\u7|mADDR~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR~30_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & (((\u7|mADDR~29_combout\)))) # (!\u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\ & ((\u7|mADDR~29_combout\ & (\u7|rRD1_ADDR\(21))) # 
-- (!\u7|mADDR~29_combout\ & ((\u7|rRD2_ADDR\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(21),
	datab => \u7|rRD2_ADDR\(21),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|op_1~0_combout\,
	datad => \u7|mADDR~29_combout\,
	combout => \u7|mADDR~30_combout\);

-- Location: LCFF_X23_Y11_N25
\u7|mADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR~30_combout\,
	ena => \u7|WR_MASK[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(21));

-- Location: LCCOMB_X22_Y11_N20
\u7|control1|SADDR[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[21]~feeder_combout\ = \u7|mADDR\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(21),
	combout => \u7|control1|SADDR[21]~feeder_combout\);

-- Location: LCFF_X22_Y11_N21
\u7|control1|SADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(21));

-- Location: LCCOMB_X20_Y11_N18
\u7|command1|BA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|BA~1_combout\ = (!\u7|command1|do_load_mode~regout\ & (!\u7|command1|do_precharge~regout\ & \u7|control1|SADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_precharge~regout\,
	datad => \u7|control1|SADDR\(21),
	combout => \u7|command1|BA~1_combout\);

-- Location: LCFF_X20_Y11_N19
\u7|command1|BA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|BA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|BA\(1));

-- Location: LCCOMB_X20_Y11_N16
\u7|BA[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|BA[1]~feeder_combout\ = \u7|command1|BA\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|command1|BA\(1),
	combout => \u7|BA[1]~feeder_combout\);

-- Location: LCFF_X20_Y11_N17
\u7|BA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u7|sdram_pll1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|BA[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|BA\(1));

-- Location: CLKCTRL_X0_Y1_N1
\u7|sdram_pll1|altpll_component|_clk1~clkctrl_e_DRAM_CLK\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u7|sdram_pll1|altpll_component|_clk1~clkctrl_e_DRAM_CLK_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u7|sdram_pll1|altpll_component|_clk1~clkctrl_e_DRAM_CLK_outclk\);

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(16));

-- Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(17));

-- Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(18));

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(19));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(20));

-- Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(21));

-- Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(22));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(23));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(24));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(25));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(26));

-- Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(27));

-- Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(28));

-- Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(29));

-- Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(30));

-- Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(31));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[32]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(32));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[33]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(33));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[34]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(34));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[35]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(35));

-- Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[0]~0_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(0));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[1]~1_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(1));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[15]~15_combout\,
	oe => \u7|command1|OE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(15));

-- Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Touch_Panel_unit|TP_MOSI_O~2_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(3));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_TPn_sclk~0_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(4));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(3),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(5));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(2),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(6));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(1),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(7));

-- Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(0),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(8));

-- Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|ALT_INV_LTM_NCLK~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(9));

-- Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_DEN~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(10));

-- Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_HD~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(11));

-- Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|ALT_INV_LTM_VD~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(12));

-- Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(4),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(13));

-- Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(5),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(14));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(6),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(15));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(7),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(16));

-- Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(0),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(17));

-- Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(1),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(18));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(2),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(19));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(3),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(20));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(4),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(21));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(5),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(22));

-- Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(6),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(23));

-- Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(7),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(24));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(0),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(25));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(1),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(26));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(2),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(27));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(3),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(28));

-- Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(4),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(29));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(5),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(30));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(6),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(31));

-- Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[32]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Data_unit|LTM_R\(7),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(32));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[33]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SWITCH_I~combout\(17),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(33));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[34]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LTM_SCEN~0_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(34));

-- Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[35]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LCD_Config_unit|I2C_unit|ALT_INV_sdat\(15),
	oe => \LCD_Config_unit|I2C_unit|sdat_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(35));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Camera_MCLK~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_1(11));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Camera_Config_unit|u0|I2C_sclk~combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_1(14));

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(0));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(1));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(2));

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(3));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(4));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(5));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(6));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(7));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(16));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[0][1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[0][2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[0][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[0][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[0][5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[0][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[1][1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[1][2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[1][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[1][4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[1][5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[1][6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[2][1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[2][2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[2][3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[2][4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[2][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[2][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[3][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[3][2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[3][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[3][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[3][5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[3][6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[4][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[4][1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[4][2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[4][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[4][4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[4][5]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[4][6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[5][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[5][1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[5][3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[5][4]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[5][5]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[5][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[6][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[6][1]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[6][2]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[6][3]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[6][4]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[6][5]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[6][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[7][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[7][1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[7][2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[7][3]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[7][4]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[7][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \display_unit|SEVEN_SEGMENT_N_O[7][6]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(6));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(6));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(7));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(8));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_RED_O[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_RED_O(17));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(0));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(1));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(2));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(3));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(4));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(5));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(6));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(7));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(8));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(9));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(10));

-- Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(11));

-- Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_LDQM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|DQM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_LDQM);

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_UDQM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|DQM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_UDQM);

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|WE_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_WE_N);

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|CAS_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CAS_N);

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_RAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|RAS_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_RAS_N);

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|CS_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CS_N);

-- Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_BA_0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|BA\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_BA_0);

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_BA_1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|BA\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_BA_1);

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|sdram_pll1|altpll_component|_clk1~clkctrl_e_DRAM_CLK_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CLK);

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CKE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CKE);
END structure;


