[["Storage assignment during high-level synthesis for configurable architectures.", ["Wenrui Gong", "Gang Wang", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2005.1560030", 4], ["Performance-driven read-after-write dependencies softening in high-level synthesis.", ["Rafael Ruiz-Sautua", "Maria C. Molina", "Jose Manuel Mendias", "Roman Hermida"], "https://doi.org/10.1109/ICCAD.2005.1560031", 6], ["An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications.", ["Paulo F. Flores", "Jose C. Monteiro", "Eduardo A. C. da Costa"], "https://doi.org/10.1109/ICCAD.2005.1560032", 4], ["FPGA device and architecture evaluation considering process variations.", ["Ho-Yan Wong", "Lerong Cheng", "Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560034", 6], ["Via-configurable routing architectures and fast design mappability estimation for regular fabrics.", ["Yajun Ran", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2005.1560035", 8], ["SPIDER: simultaneous post-layout IR-drop and metal density enhancement with redundant fill.", ["Kwok-Shing Leung"], "https://doi.org/10.1109/ICCAD.2005.1560036", 6], ["Computational geometry based placement migration.", ["Tao Luo", "Haoxing Ren", "Charles J. Alpert", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.2005.1560038", 7], ["An efficient and effective detailed placement algorithm.", ["Min Pan", "Natarajan Viswanathan", "Chris C. N. Chu"], "https://doi.org/10.1109/ICCAD.2005.1560039", 8], ["Post-placement rewiring and rebuffering by exhaustive search for functional symmetries.", ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2005.1560040", 8], ["Wirelength optimization by optimal block orientation.", ["Xin Hao", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560041", 7], ["Parametric test development for RF circuits targeting physical fault locations and using specification-based fault definitions.", ["Erkan Acar", "Sule Ozev"], "https://doi.org/10.1109/ICCAD.2005.1560043", 7], ["Response shaper: a novel technique to enhance unknown tolerance for output response compaction.", ["Mango Chia-Tso Chao", "Seongmoon Wang", "Srimat T. Chakradhar", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2005.1560044", 8], ["Test planning for the effective utilization of port-scalable testers for heterogeneous core-based SOCs.", ["Anuja Sehgal", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2005.1560045", 6], ["A cocktail approach on random access scan toward low power and high efficiency test.", ["Krishnendu Chakrabarty", "J. E. Chen"], "https://doi.org/10.1109/ICCAD.2005.1560046", 6], ["A statistical study of the effectiveness of BIST jitter measurement techniques.", ["David Bordoley", "Hieu Nguyen", "Mani Soma"], "https://doi.org/10.1109/ICCAD.2005.1560047", 8], ["The circuit design of the synergistic processor element of a CELL processor.", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", 7], ["Adaptive designs for power and thermal optimization.", ["Richard McGowen"], "https://doi.org/10.1109/ICCAD.2005.1560050", 4], ["Digital RF processor (DRP/spl trade/) for cellular phones.", ["Robert B. Staszewski", "Khurram Muhammad", "Dirk Leipold"], "https://doi.org/10.1109/ICCAD.2005.1560051", 8], ["A layout dependent full-chip copper electroplating topography model.", ["Jianfeng Luo", "Qing Su", "Charles C. Chiang", "Jamil Kawa"], "https://doi.org/10.1109/ICCAD.2005.1560053", 8], ["Interval-valued statistical modeling of oxide chemical-mechanical polishing.", ["James D. Ma", "Claire Fang Fang", "Rob A. Rutenbar", "Xiaolin Xie", "Duane S. Boning"], "https://doi.org/10.1109/ICCAD.2005.1560054", 8], ["Fast and efficient phase conflict detection and correction in standard-cell layouts.", ["Charles C. Chiang", "Andrew B. Kahng", "Subarna Sinha", "Xu Xu"], "https://doi.org/10.1109/ICCAD.2005.1560055", 8], ["IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs.", ["Tung-Chieh Chen", "Yao-Wen Chang", "Shyh-Chang Lin"], "https://doi.org/10.1109/ICCAD.2005.1560057", 6], ["Robust mixed-size placement under tight white-space constraints.", ["Jason Cong", "Michail Romesis", "Joseph R. Shinnerl"], "https://doi.org/10.1109/ICCAD.2005.1560058", 8], ["Intrinsic shortest path length: a new, accurate a priori wirelength estimator.", ["Andrew B. Kahng", "Sherief Reda"], "https://doi.org/10.1109/ICCAD.2005.1560059", 8], ["Synthesis methodology for built-in at-speed testing.", ["Yinghua Li", "Alex Kondratyev", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2005.1560061", 6], ["Clustering for processing rate optimization.", ["Chuan Lin", "Jia Wang", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560062", 7], ["ConvexFit: an optimal minimum-error convex fitting and smoothing algorithm with application to gate-sizing.", ["Sanghamitra Roy", "Weijen Chen"], "https://doi.org/10.1109/ICCAD.2005.1560063", 8], ["FinFETs for nanoscale CMOS digital integrated circuits.", ["Tsu-Jae King"], "https://doi.org/10.1109/ICCAD.2005.1560065", 4], ["Physics-based compact modeling for nonclassical CMOS.", ["Vishal P. Trivedi", "Jerry G. Fossum", "Leo Mathew", "Murshed M. Chowdhury", "Weimin Zhang", "Glenn O. Workman", "Bich-Yen Nguyen"], "https://doi.org/10.1109/ICCAD.2005.1560066", 6], ["Double-gate SOI devices for low-power and high-performance applications.", ["Kaushik Roy", "Hamid Mahmoodi-Meimand", "Saibal Mukhopadhyay", "Hari Ananthan", "Aditya Bansal", "Tamer Cakici"], "https://doi.org/10.1109/ICCAD.2005.1560067", 8], ["Thermal simulation techniques for nanoscale transistors.", ["Jeremy A. Rowlette", "Eric Pop", "Sanjiv Sinha", "Mathew Panzer", "Kenneth E. Goodson"], "https://doi.org/10.1109/ICCAD.2005.1560068", 4], ["An automated technique for topology and route generation of application specific on-chip interconnection networks.", ["Krishnan Srinivasan", "Karam S. Chatha", "Goran Konjevod"], "https://doi.org/10.1109/ICCAD.2005.1560070", 7], ["Deadlock-free routing and component placement for irregular mesh-based networks-on-chip.", ["Martin K. F. Schafer", "Thomas Hollstein", "Heiko Zimmer", "Manfred Glesner"], "https://doi.org/10.1109/ICCAD.2005.1560071", 8], ["Application-specific network-on-chip architecture customization via long-range link insertion.", ["Umit Y. Ogras", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2005.1560072", 8], ["NoCEE: energy macro-model extraction methodology for network on chip routers.", ["Jeremy Chan", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2005.1560073", 6], ["Architecture and compilation for data bandwidth improvement in configurable embedded processors.", ["Jason Cong", "Guoling Han", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2005.1560075", 8], ["Code restructuring for improving cache performance of MPSoCs.", ["Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560076", 4], ["2D data locality: definition, abstraction, and application.", ["Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560077", 4], ["Integrating loop and data optimizations for locality within a constraint network based framework.", ["Guilin Chen", "Ozcan Ozturk", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2005.1560078", 4], ["System level verification of digital signal processing applications based on the polynomial abstraction technique.", ["Tarvo Raudvere", "Ashish Kumar Singh", "Ingo Sander", "Axel Jantsch"], "https://doi.org/10.1109/ICCAD.2005.1560080", 6], ["Equivalence verification of polynomial datapaths with fixed-size bit-vectors using finite ring algebra.", ["Namrata Shekhar", "Priyank Kalla", "Florian Enescu", "Sivaram Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2005.1560081", 6], ["RTL SAT simplification by Boolean and interval arithmetic reasoning.", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560082", 6], ["Runtime integrity checking for inter-object connections.", ["Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560083", 4], ["Post-placement voltage island generation under performance requirement.", ["Huaizhi Wu", "I-Min Liu", "Martin D. F. Wong", "Yusu Wang"], "https://doi.org/10.1109/ICCAD.2005.1560085", 8], ["Buffer insertion under process variations for delay minimization.", ["Liang Deng", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2005.1560086", 5], ["Efficient algorithms for buffer insertion in general circuits based on network flow.", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560087", 5], ["Trade-off between latch and flop for min-period sequential circuit designs with crosstalk.", ["Chuan Lin", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560089", 6], ["Flip-flop insertion with shifted-phase clocks for FPGA power reduction.", ["Hyeonmin Lim", "Kyungsoo Lee", "Youngjin Cho", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2005.1560090", 8], ["Acyclic modeling of combinational loops.", ["Amit Gupta", "Charles Selvidge"], "https://doi.org/10.1109/ICCAD.2005.1560091", 5], ["Fast algorithms for IR drop analysis in large power grid.", ["Yu Zhong", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2005.1560093", 7], ["Incremental partitioning-based vectorless power grid verification.", ["Dionysios Kouroussis", "Imad A. Ferzli", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2005.1560094", 7], ["Static timing analysis considering power supply variations.", ["Sanjay Pant", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2005.1560095", 7], ["Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation.", ["Andre DeHon", "Konstantin Likharev"], "https://doi.org/10.1109/ICCAD.2005.1560097", 8], ["Performance analysis of carbon nanotube interconnects for VLSI applications.", ["Navin Srivastava", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2005.1560098", 8], ["DiCER: distributed and cost-effective redundancy for variation tolerance.", ["Di Wu", "Ganesh Venkataraman", "Jiang Hu", "Quiyang Li", "Rabi N. Mahapatra"], "https://doi.org/10.1109/ICCAD.2005.1560100", 5], ["Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability.", ["Yasumasa Tsukamoto", "Koji Nii", "Susumu Imaoka", "Yuji Oda", "Shigeki Ohbayashi", "Tomoaki Yoshizawa", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "https://doi.org/10.1109/ICCAD.2005.1560101", 8], ["Noise margin analysis for dynamic logic circuits.", ["Suwen Yang", "Mark R. Greenstreet"], "https://doi.org/10.1109/ICCAD.2005.1560102", 7], ["Efficient analog platform characterization through analog constraint graphs.", ["Fernando De Bernardinis", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2005.1560104", 7], ["Performance-centering optimization for system-level analog design exploration.", ["Xin Li", "Jian Wang", "Lawrence T. Pileggi", "Tun-Shih Chen", "Wanju Chiang"], "https://doi.org/10.1109/ICCAD.2005.1560105", 8], ["Hierarchical performance macromodels of feasible regions for synthesis of analog and RF circuits.", ["Anuradha Agarwal", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2005.1560106", 7], ["Battery optimization vs energy optimization: which to choose and when?", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2005.1560108", 7], ["Dynamic voltage scaling for the schedulability of jitter-constrained real-time embedded systems.", ["Bren Mochocki", "Razvan Racu", "Rolf Ernst"], "https://doi.org/10.1109/ICCAD.2005.1560109", 4], ["Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications.", ["Jaewon Seo", "Taewhan Kim", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.2005.1560110", 6], ["Compiler-directed voltage scaling on communication links for reducing power consumption.", ["Feihui Li", "Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560111", 5], ["Design automation issues for biofluidic microchips.", ["Tamal Mukherjee"], "https://doi.org/10.1109/ICCAD.2005.1560113", 8], ["Design of DNA origami.", ["Paul W. K. Rothemund"], "https://doi.org/10.1109/ICCAD.2005.1560114", 8], ["Kauffman networks: analysis and applications.", ["Elena Dubrova", "Maxim Teslenko", "Andres Martinelli"], "https://doi.org/10.1109/ICCAD.2005.1560115", 6], ["Parameterized model order reduction of nonlinear dynamical systems.", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2005.1560117", 8], ["Fast-yet-accurate PVT simulation by combined direct and iterative methods.", ["Bo Hu", "C.-J. Richard Shi"], "https://doi.org/10.1109/ICCAD.2005.1560118", 7], ["Robust automated synthesis methodology for integrated spiral inductors with variability.", ["Arthur Nieuwoudt", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2005.1560119", 6], ["Statistical technology mapping for parametric yield.", ["Ashish Kumar Singh", "Murari Mani", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2005.1560121", 8], ["Reducing structural bias in technology mapping.", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Xinning Wang", "Timothy Kam"], "https://doi.org/10.1109/ICCAD.2005.1560122", 8], ["Improving the efficiency of static timing analysis with false paths.", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", 5], ["Total power-optimal pipelining and parallel processing under process variations in nanometer technology.", ["Peter Suaris", "Taeho Kgil", "Keith A. Bowman", "Vivek De", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2005.1560125", 6], ["Serial-link bus: a low-power on-chip bus architecture.", ["Maged Ghoneima", "Yehea I. Ismail", "Muhammad M. Khellah", "James Tschanz", "Vivek De"], "https://doi.org/10.1109/ICCAD.2005.1560126", 6], ["New decompilation techniques for binary-level co-processor generation.", ["Greg Stiff", "Frank Vahid"], "https://doi.org/10.1109/ICCAD.2005.1560127", 8], ["Cellular wave computers and CNN technology - a SoC architecture with xK processors and sensor arrays.", ["Tamas Roska"], "https://doi.org/10.1109/ICCAD.2005.1560129", 8], ["Eliminating wire crossings for molecular quantum-dot cellular automata implementation.", ["Amitabh Chaudhary", "Danny Z. Chen", "Kevin Whitton", "Michael T. Niemier", "Ramprasad Ravichandran"], "https://doi.org/10.1109/ICCAD.2005.1560130", 7], ["Statistical timing analysis driven post-silicon-tunable clock-tree synthesis.", ["Jeng-Liang Tsai", "Lizheng Zhang"], "https://doi.org/10.1109/ICCAD.2005.1560132", 7], ["TACO: temperature aware clock-tree optimization.", ["Minsik Cho", "Suhail Ahmed", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2005.1560133", 6], ["Statistical based link insertion for robust clock network design.", ["Wai-Ching Douglas Lam", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2005.1560134", 4], ["Practical techniques to reduce skew and its variations in buffered clock networks.", ["Ganesh Venkataraman", "Nikhil Jayakumar", "Jiang Hu", "Peng Li", "Sunil P. Khatri", "Anand Rajaram", "Patrick McGuinness", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2005.1560135", 5], ["An efficient and robust technique for tracking amplitude and frequency envelopes in oscillators.", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2005.1560137", 5], ["Oscillator-AC: restoring rigour to linearized small-signal analysis of oscillators.", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2005.1560138", 6], ["A multi-harmonic probe technique for computing oscillator steady states.", ["Kapil D. Boianapally", "Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2005.1560139", 4], ["Steady-state analysis of voltage and current controlled oscillators.", ["Amit Mehrotra", "Suihua Lu", "David C. Lee", "Amit Narayan"], "https://doi.org/10.1109/ICCAD.2005.1560141", 6], ["Timing-aware power noise reduction in layout.", ["Chao-Yang Yeh", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2005.1560143", 8], ["A high efficiency full-chip thermal simulation algorithm.", ["Yong Zhan", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2005.1560144", 4], ["Fast thermal simulation for architecture level dynamic thermal management.", ["Pu Liu", "Zhenyu Qi", "Hang Li", "Lingling Jin", "Wei Wu", "Sheldon X.-D. Tan", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2005.1560145", 6], ["Variational analysis of large power grids by exploring statistical sampling sharing and spatial locality.", ["Peng Li"], "https://doi.org/10.1109/ICCAD.2005.1560146", 7], ["The impact of the nanoscale on computing systems.", ["Seth Copen Goldstein"], "https://doi.org/10.1109/ICCAD.2005.1560148", 7], ["Computer-aided design for DNA self-assembly: process and applications.", ["Chris Dwyer"], "https://doi.org/10.1109/ICCAD.2005.1560149", 6], ["A mapping algorithm for defect-tolerance of reconfigurable nano-architectures.", ["Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2005.1560150", 5], ["FastSies: a fast stochastic integral equation solver for modeling the rough surface effect.", ["Zhenhai Zhu", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.2005.1560152", 8], ["Efficient statistical capacitance variability modeling with orthogonal principle factor analysis.", ["Rong Jiang", "Wenyin Fu", "Janet Meiling Wang", "Vince Lin", "Charlie Chung-Ping Chen"], "https://doi.org/10.1109/ICCAD.2005.1560153", 8], ["Reducing pessimism in RLC delay estimation using an accurate analytical frequency dependent model for inductance.", ["Mosin Mondal", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2005.1560154", 6], ["Statistical critical path analysis considering correlations.", ["Yaping Zhan", "Andrzej J. Strojwas", "Mahesh Sharma", "David Newmark"], "https://doi.org/10.1109/ICCAD.2005.1560156", 6], ["Discrete Vt assignment and gate sizing using a self-snapping continuous formulation.", ["Saumil Shah", "Ashish Srivastava", "Dushyant Sharma", "Dennis Sylvester", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560157", 8], ["Formalizing designer's preferences for multiattribute optimization with application to leakage-delay tradeoffs.", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2005.1560158", 6], ["Projection-based performance modeling for inter/intra-die variations.", ["Xin Li", "Jiayong Le", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.2005.1560160", 7], ["System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS).", ["Janet Meiling Wang", "Bharat Srinivas", "Dongsheng Ma", "Charlie Chung-Ping Chen", "Jun Li"], "https://doi.org/10.1109/ICCAD.2005.1560161", 8], ["Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations.", ["Amit Agarwal", "Kunhyuk Kang", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2005.1560162", 6], ["Thermal via planning for 3-D ICs.", ["Jason Cong", "Yan Zhang"], "https://doi.org/10.1109/ICCAD.2005.1560164", 8], ["A routing algorithm for flip-chip design.", ["Jia-Wei Fang", "I-Jye Lin", "Ping-Hung Yuh", "Yao-Wen Chang", "Jyh-Herng Wang"], "https://doi.org/10.1109/ICCAD.2005.1560165", 6], ["An escape routing framework for dense boards with high-speed design constraints.", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong", "Philip S. Honsinger"], "https://doi.org/10.1109/ICCAD.2005.1560166", 8], ["Optimal routing algorithms for pin clusters in high-density multichip modules.", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong", "Philip S. Honsinger"], "https://doi.org/10.1109/ICCAD.2005.1560167", 8], ["Weighted control scheduling.", ["Aravind Vijayakumar", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560169", 7], ["Hardware synthesis from guarded atomic actions with performance specifications.", ["Daniel L. Rosenband"], "https://doi.org/10.1109/ICCAD.2005.1560170", 8], ["Fast timing closure by interconnect criticality driven delay relaxation.", ["Love Singhal", "Elaheh Bozorgzadeh"], "https://doi.org/10.1109/ICCAD.2005.1560171", 6], ["Fast balanced stochastic truncation via a quadratic extension of the alternating direction implicit iteration.", ["Ngai Wong", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2005.1560173", 5], ["Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations.", ["Xin Li", "Peng Li", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2005.1560174", 7], ["A more reliable reduction algorithm for behavioral model extraction.", ["Dmitry Vasilyev", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.2005.1560175", 8], ["An efficient method for terminal reduction of interconnect circuits considering delay variations.", ["Pu Liu", "Sheldon X.-D. Tan", "Hang Li", "Zhenyu Qi", "Jun Kong", "Bruce McGaughy", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560176", 6], ["Statistical timing analysis with two-sided constraints.", ["Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2005.1560178", 8], ["A unified framework for statistical timing analysis with coupling and multiple input switching.", ["Debjit Sinha", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560179", 7], ["Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations.", ["Xin Li", "Jiayong Le", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2005.1560180", 8], ["Verification of executable pipelined machines with bit-level interfaces.", ["Panagiotis Manolios", "Sudarshan K. Srinivasan"], "https://doi.org/10.1109/ICCAD.2005.1560182", 8], ["A complete compositional reasoning framework for the efficient verification of pipelined machines.", ["Panagiotis Manolios", "Sudarshan K. Srinivasan"], "https://doi.org/10.1109/ICCAD.2005.1560183", 8], ["Post-verification debugging of hierarchical designs.", ["Moayad Fahim Ali", "Sean Safarpour", "Andreas G. Veneris", "Magdy S. Abadir", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2005.1560184", 6], ["Efficient LTL compilation for SAT-based model checking.", ["Roy Armoni", "Sergey Egorov", "Ranan Fraer", "Dmitry Korchemny", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2005.1560185", 8], ["SAT based solutions for consistency problems in formal property specifications for open systems.", ["Suchismita Roy", "Sayantan Das", "Prasenjit Basu", "Pallab Dasgupta", "Partha Pratim Chakrabarti"], "https://doi.org/10.1109/ICCAD.2005.1560186", 4], ["Architecture and details of a high quality, large-scale analytical placer.", ["Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1109/ICCAD.2005.1560188", 8], ["Mixed-size placement via line search.", ["Kristofer Vorwerk", "Andrew A. Kennings"], "https://doi.org/10.1109/ICCAD.2005.1560189", 6], ["A hybrid linear equation solver and its application in quadratic placement.", ["Haifeng Qian", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2005.1560190", 5], ["Energy-efficient platform designs for real-world wireless sensing applications.", ["Pai H. Chou", "Chulsung Park"], "https://doi.org/10.1109/ICCAD.2005.1560192", 8], ["Power-aware microsensor design.", ["Brian Schott", "Michael Bajura"], "https://doi.org/10.1109/ICCAD.2005.1560193", 4], ["System software techniques for low-power operation in wireless sensor networks.", ["Prabal Dutta", "David E. Culler"], "https://doi.org/10.1109/ICCAD.2005.1560194", 8], ["Expanding the frequency range of AWE via time shifting.", ["Ahmed M. Shebaita", "Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2005.1560196", 4], ["A sliding window scheme for accurate clock mesh analysis.", ["Hongyu Chen", "Chao-Yang Yeh", "Gustavo R. Wilke", "Subodh M. Reddy", "Hoa-van Nguyen", "William W. Walker", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2005.1560197", 8], ["Accurate delay computation for noisy waveform shapes.", ["Amit Jain", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560198", 7], ["Pessimism reduction in crosstalk noise aware STA.", ["Murat R. Becer", "Vladimir Zolotov", "Rajendran Panda", "Amir Grinshpon", "Ilan Algor", "Rafi Levy", "Chanhee Oh"], "https://doi.org/10.1109/ICCAD.2005.1560199", 8], ["Embedded tutorial: formal equivalence checking between system-level models and RTL.", ["Alfred Kolbl", "Yuan Lu", "Anmol Mathur"], "https://doi.org/10.1109/ICCAD.2005.1560201", 7], ["CDMA/FDMA-interconnects for future ULSI communications.", ["M. Frank Chang"], "https://doi.org/10.1109/ICCAD.2005.1560203", 4], ["The feasibility of on-chip interconnection using antennas.", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", 6], ["Global signaling over lossy transmission lines.", ["Michael P. Flynn", "Joshua Jaeyoung Kang"], "https://doi.org/10.1109/ICCAD.2005.1560205", 8], ["A cache-defect-aware code placement algorithm for improving the performance of processors.", ["Tohru Ishihara", "Farzan Fallah"], "https://doi.org/10.1109/ICCAD.2005.1560207", 7], ["Improving scratch-pad memory reliability through compiler-guided data block duplication.", ["Feihui Li", "Guilin Chen", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2005.1560208", 4], ["An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems.", ["Ankur Agiwal", "Montek Singh"], "https://doi.org/10.1109/ICCAD.2005.1560209", 8], ["Memory access optimization of dynamic binary translation for reconfigurable architectures.", ["Montek Singh"], "https://doi.org/10.1109/ICCAD.2005.1560210", 7], ["Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation.", ["Kaviraj Chopra", "Saumil Shah", "Ashish Srivastava", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2005.1560212", 6], ["Gate sizing using incremental parameterized statistical timing analysis.", ["Matthew R. Guthaus", "Natesan Venkateswaran", "Chandu Visweswariah", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560213", 8], ["Statistical gate sizing for timing yield optimization.", ["Debjit Sinha", "Narendra V. Shenoy", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560214", 5], ["Simulation-based bug trace minimization with BMC-based refinement.", ["Kai-Hui Chang", "Valeria Bertacco", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2005.1560216", 7], ["Complementary use of runtime validation and model checking.", ["Ali Alphan Bayazit", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2005.1560217", 8], ["Scalable compositional minimization via static analysis.", ["Fadi A. Zaraket", "Jason Baumgartner", "Adnan Aziz"], "https://doi.org/10.1109/ICCAD.2005.1560218", 8], ["Transition-by-transition FSM traversal for reachability analysis in bounded model checking.", ["Minh D. Nguyen", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2005.1560219", 8], ["Automatic generalized phase abstraction for formal verification.", ["Per Bjesse", "James H. Kukula"], "https://doi.org/10.1109/ICCAD.2005.1560220", 7]]