TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Fri Jun 14 11:39:24 2013
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ifclk'
 12. Slow Model Setup: 'wen'
 13. Slow Model Setup: 'control_fifo:inst2|EA[0]'
 14. Slow Model Setup: 'control_disparo:inst|EA[1]'
 15. Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'
 16. Slow Model Hold: 'control_disparo:inst|EA[1]'
 17. Slow Model Hold: 'control_fifo:inst2|EA[0]'
 18. Slow Model Hold: 'ifclk'
 19. Slow Model Hold: 'wen'
 20. Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'ifclk'
 22. Slow Model Removal: 'ifclk'
 23. Slow Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'
 24. Slow Model Minimum Pulse Width: 'wen'
 25. Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'
 26. Slow Model Minimum Pulse Width: 'ifclk'
 27. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'ifclk'
 38. Fast Model Setup: 'wen'
 39. Fast Model Setup: 'control_fifo:inst2|EA[0]'
 40. Fast Model Setup: 'control_disparo:inst|EA[1]'
 41. Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'
 42. Fast Model Hold: 'control_fifo:inst2|EA[0]'
 43. Fast Model Hold: 'ifclk'
 44. Fast Model Hold: 'control_disparo:inst|EA[1]'
 45. Fast Model Hold: 'wen'
 46. Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'
 47. Fast Model Recovery: 'ifclk'
 48. Fast Model Removal: 'ifclk'
 49. Fast Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'
 50. Fast Model Minimum Pulse Width: 'wen'
 51. Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'
 52. Fast Model Minimum Pulse Width: 'ifclk'
 53. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; control_disparo:inst|EA[1]        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_disparo:inst|EA[1] }        ;
; control_fifo:inst2|EA[0]          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_fifo:inst2|EA[0] }          ;
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst4|altpll_component|pll|clk[1] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[1] } ;
; wen                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { wen }                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 84.13 MHz  ; 84.13 MHz       ; control_fifo:inst2|EA[0]          ;                                                       ;
; 114.97 MHz ; 114.97 MHz      ; ifclk                             ;                                                       ;
; 197.39 MHz ; 195.01 MHz      ; control_disparo:inst|EA[1]        ; limit due to high minimum pulse width violation (tch) ;
; 197.39 MHz ; 195.01 MHz      ; wen                               ; limit due to high minimum pulse width violation (tch) ;
; 290.53 MHz ; 290.53 MHz      ; inst4|altpll_component|pll|clk[1] ;                                                       ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -9.298 ; -17.856       ;
; wen                               ; -7.051 ; -3269.155     ;
; control_fifo:inst2|EA[0]          ; -5.652 ; -2523.429     ;
; control_disparo:inst|EA[1]        ; -4.066 ; -1674.793     ;
; inst4|altpll_component|pll|clk[1] ; -3.075 ; -34.971       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[1]        ; -4.472 ; -322.004      ;
; control_fifo:inst2|EA[0]          ; -3.763 ; -106.866      ;
; ifclk                             ; -2.649 ; -15.739       ;
; wen                               ; -1.487 ; -2.974        ;
; inst4|altpll_component|pll|clk[1] ; 0.445  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 8.741 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.586 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -2.064 ; -4097.300     ;
; wen                               ; -2.064 ; -2050.119     ;
; control_disparo:inst|EA[1]        ; -2.064 ; -2048.650     ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.888  ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -9.298 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 3.801      ;
; -8.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 3.801      ;
; -8.558 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.535     ; 3.062      ;
; -8.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 2.981      ;
; -8.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.539     ; 2.967      ;
; -8.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.535     ; 2.963      ;
; -8.370 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 2.873      ;
; -8.311 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 2.814      ;
; -8.301 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 2.804      ;
; -8.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 2.716      ;
; -8.196 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 2.699      ;
; -8.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 2.504      ;
; -7.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 2.496      ;
; -7.975 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 2.478      ;
; -7.879 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.536     ; 2.382      ;
; -7.849 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.826     ; 3.062      ;
; -7.769 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 2.981      ;
; -7.758 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.830     ; 2.967      ;
; -7.750 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.826     ; 2.963      ;
; -7.712 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 3.801      ;
; -7.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 2.873      ;
; -7.602 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 2.814      ;
; -7.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 2.804      ;
; -7.504 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 2.716      ;
; -7.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 2.699      ;
; -7.292 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 2.504      ;
; -7.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 2.496      ;
; -7.266 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 2.478      ;
; -7.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -4.827     ; 2.382      ;
; -6.972 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.949     ; 3.062      ;
; -6.892 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 2.981      ;
; -6.881 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.967      ;
; -6.873 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.949     ; 2.963      ;
; -6.784 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 2.873      ;
; -6.725 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 2.814      ;
; -6.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 2.804      ;
; -6.627 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 2.716      ;
; -6.610 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 2.699      ;
; -6.415 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 2.504      ;
; -6.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 2.496      ;
; -6.389 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 2.478      ;
; -6.313 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 3.801      ;
; -6.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.950     ; 2.382      ;
; -5.573 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.550     ; 3.062      ;
; -5.493 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 2.981      ;
; -5.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.554     ; 2.967      ;
; -5.474 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.550     ; 2.963      ;
; -5.385 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 2.873      ;
; -5.326 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 2.814      ;
; -5.316 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 2.804      ;
; -5.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 2.716      ;
; -5.211 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 2.699      ;
; -5.016 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 2.504      ;
; -5.008 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 2.496      ;
; -4.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 2.478      ;
; -4.894 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.551     ; 2.382      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 0.938  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.824      ; 2.202      ;
; 1.532  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.817      ; 1.601      ;
; 1.532  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.817      ; 1.601      ;
; 2.178  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.817      ; 0.955      ;
; 2.178  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.817      ; 0.955      ;
; 2.276  ; Retrasar_entrada:inst3|q4_Entrada                                                                           ; control_disparo:inst|EA[0]                                                                                                                             ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.834        ; 2.754      ; 1.350      ;
; 12.135 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.082      ; 8.740      ;
; 12.197 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 8.668      ;
; 12.339 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg7   ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 8.515      ;
; 12.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.076      ; 8.397      ;
; 12.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 8.376      ;
; 12.501 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.349      ;
; 12.544 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.055      ; 8.304      ;
; 12.563 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.047      ; 8.277      ;
; 12.683 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.076      ; 8.186      ;
; 12.687 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 8.168      ;
; 12.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.053      ; 8.135      ;
; 12.771 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 8.093      ;
; 12.788 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.075      ; 8.080      ;
; 12.819 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.033      ;
; 12.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 8.021      ;
; 12.838 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.051      ; 8.006      ;
; 12.844 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.066      ; 8.015      ;
; 12.850 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 8.008      ;
; 12.906 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 7.943      ;
; 13.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 7.822      ;
; 13.049 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.051      ; 7.795      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.904     ; 5.107      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.125      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.904     ; 5.080      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.886     ; 5.098      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.905     ; 5.070      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.088      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.895     ; 5.079      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -7.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.097      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.905     ; 5.043      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.061      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.895     ; 5.052      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.070      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.888     ; 5.039      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.057      ;
; -6.950 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.875     ; 5.035      ;
; -6.950 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.893     ; 5.017      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.505     ; 5.107      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.125      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.505     ; 5.080      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.487     ; 5.098      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.506     ; 5.070      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.088      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.496     ; 5.079      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.097      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.506     ; 5.043      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.488     ; 5.061      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.496     ; 5.052      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.478     ; 5.070      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.489     ; 5.039      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.471     ; 5.057      ;
; -5.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.476     ; 5.035      ;
; -5.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.494     ; 5.017      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.081      ; 5.107      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.125      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.081      ; 5.080      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.098      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.080      ; 5.070      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.088      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.090      ; 5.079      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.097      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.080      ; 5.043      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.061      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.090      ; 5.052      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -4.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.070      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.097      ; 5.039      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.057      ;
; -3.965 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.035      ;
; -3.965 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.092      ; 5.017      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.075 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.254     ; 0.860      ;
; -3.075 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.254     ; 0.860      ;
; -3.075 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.254     ; 0.860      ;
; -3.075 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.254     ; 0.860      ;
; -3.075 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.254     ; 0.860      ;
; -3.075 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.254     ; 0.860      ;
; -3.075 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.254     ; 0.860      ;
; -3.075 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.254     ; 0.860      ;
; -3.075 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.254     ; 0.860      ;
; -3.075 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.254     ; 0.860      ;
; -2.833 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.012     ; 0.860      ;
; -2.833 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.012     ; 0.860      ;
; -2.833 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.012     ; 0.860      ;
; -2.833 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.012     ; 0.860      ;
; -2.833 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.012     ; 0.860      ;
; -2.833 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.012     ; 0.860      ;
; -2.833 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.012     ; 0.860      ;
; -2.833 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.012     ; 0.860      ;
; -2.833 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.012     ; 0.860      ;
; -2.833 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.012     ; 0.860      ;
; -1.711 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.071      ; 2.098      ;
; -1.711 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.071      ; 2.098      ;
; -1.562 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.940      ;
; -1.562 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.940      ;
; -1.526 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.071      ; 1.913      ;
; -1.526 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.071      ; 1.913      ;
; -1.480 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.858      ;
; -1.480 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.858      ;
; -0.948 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.071      ; 1.335      ;
; -0.948 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.071      ; 1.335      ;
; 16.557 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.480      ;
; 16.703 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.334      ;
; 16.705 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 3.341      ;
; 16.745 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.292      ;
; 16.747 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 3.299      ;
; 16.810 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.227      ;
; 16.812 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 3.234      ;
; 16.853 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.184      ;
; 16.855 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 3.191      ;
; 16.984 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.053      ;
; 16.986 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 3.060      ;
; 17.051 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 2.995      ;
; 17.092 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.945      ;
; 17.093 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 2.953      ;
; 17.094 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 2.952      ;
; 17.099 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.938      ;
; 17.101 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 2.945      ;
; 17.198 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.839      ;
; 17.200 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 2.846      ;
; 17.332 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 2.714      ;
; 17.440 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 2.606      ;
; 17.494 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.543      ;
; 17.572 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.009     ; 2.456      ;
; 17.574 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.463      ;
; 17.625 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.412      ;
; 17.654 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.383      ;
; 17.693 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.344      ;
; 17.705 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.332      ;
; 17.734 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.303      ;
; 17.748 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.289      ;
; 17.773 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.264      ;
; 17.806 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.231      ;
; 17.828 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.209      ;
; 17.856 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.181      ;
; 17.861 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.176      ;
; 17.879 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.158      ;
; 17.886 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.151      ;
; 17.908 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.129      ;
; 17.908 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.129      ;
; 17.941 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.096      ;
; 17.947 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.090      ;
; 17.959 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.078      ;
; 17.965 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.072      ;
; 17.988 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.049      ;
; 17.988 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.049      ;
; 18.004 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 2.042      ;
; 18.027 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.010      ;
; 18.039 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.998      ;
; 18.045 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.992      ;
; 18.047 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.999      ;
; 18.060 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.977      ;
; 18.068 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.969      ;
; 18.068 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.969      ;
; 18.107 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.930      ;
; 18.115 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.922      ;
; 18.119 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.918      ;
; 18.140 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.897      ;
; 18.162 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.875      ;
; 18.187 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.850      ;
; 18.199 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.838      ;
; 18.219 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.818      ;
; 18.220 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.817      ;
; 18.242 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.795      ;
; 18.267 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.770      ;
; 18.279 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.758      ;
; 18.293 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.753      ;
; 18.299 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.738      ;
; 18.300 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.737      ;
; 18.300 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.737      ;
; 18.347 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.690      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                                              ; Launch Clock             ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; -4.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 1.350      ;
; -4.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 1.350      ;
; -4.281 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 1.541      ;
; -4.270 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 1.552      ;
; -4.223 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 1.599      ;
; -3.855 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.534      ; 1.965      ;
; -3.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 2.005      ;
; -3.744 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 2.078      ;
; -3.728 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 2.094      ;
; -3.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 2.234      ;
; -3.582 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 2.240      ;
; -3.528 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.536      ; 2.294      ;
; -3.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.530      ; 2.743      ;
; -2.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.530      ; 2.919      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.731      ;
; -2.359 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.912      ;
; -2.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.922      ;
; -2.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.923      ;
; -2.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.923      ;
; -2.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.923      ;
; -2.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.923      ;
; -2.340 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.931      ;
; -2.335 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 0.936      ;
; -2.208 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.063      ;
; -2.189 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.082      ;
; -2.137 ; control_fifo:inst2|dataOut[12]                                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.465      ; 1.078      ;
; -2.126 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.145      ;
; -2.104 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.167      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.201      ;
; -2.045 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.226      ;
; -2.025 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM65              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.246      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.250      ;
; -2.017 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.254      ;
; -2.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.268      ;
; -2.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.268      ;
; -2.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.270      ;
; -2.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.270      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.272      ;
; -1.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.273      ;
; -1.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.283      ;
; -1.973 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.298      ;
; -1.972 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.299      ;
; -1.969 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.302      ;
; -1.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.305      ;
; -1.956 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.315      ;
; -1.954 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.317      ;
; -1.954 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.317      ;
; -1.954 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.317      ;
; -1.953 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.318      ;
; -1.949 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.322      ;
; -1.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.323      ;
; -1.935 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.984      ; 1.335      ;
; -1.925 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.984      ; 1.345      ;
; -1.909 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.362      ;
; -1.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.367      ;
; -1.901 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.984      ; 1.369      ;
; -1.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.401      ;
; -1.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.405      ;
; -1.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.407      ;
; -1.808 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.986      ; 1.464      ;
; -1.807 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM69              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.988      ; 1.467      ;
; -1.803 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.986      ; 1.469      ;
; -1.788 ; control_fifo:inst2|dataOut[10]                                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.460      ; 1.422      ;
; -1.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.508      ;
; -1.761 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.986      ; 1.511      ;
; -1.761 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.510      ;
; -1.740 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.531      ;
; -1.724 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM65                                        ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.991      ; 1.553      ;
; -1.722 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.549      ;
; -1.718 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.553      ;
; -1.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.984      ; 1.553      ;
; -1.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~8_OTERM59_OTERM71 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.561      ;
; -1.701 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.987      ; 1.572      ;
; -1.697 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.984      ; 1.573      ;
; -1.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.984      ; 1.574      ;
; -1.687 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.986      ; 1.585      ;
; -1.685 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.985      ; 1.586      ;
; -1.682 ; control_fifo:inst2|dataOut[8]                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.374      ; 1.442      ;
; -1.674 ; control_fifo:inst2|dataOut[15]                                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.550      ; 1.626      ;
; -1.673 ; control_fifo:inst2|dataOut[8]                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.379      ; 1.456      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -3.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 1.350      ;
; -3.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 1.350      ;
; -3.572 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 1.541      ;
; -3.561 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 1.552      ;
; -3.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 1.599      ;
; -3.146 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.825      ; 1.965      ;
; -3.108 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 2.005      ;
; -3.107 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 5.089      ; 2.259      ;
; -3.041 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.992      ; 2.228      ;
; -3.035 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 2.078      ;
; -3.019 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 2.094      ;
; -2.981 ; control_fifo:inst2|EA[1]                                                                                      ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.922      ; 1.941      ;
; -2.980 ; control_fifo:inst2|EA[1]                                                                                      ; control_fifo:inst2|dataOut[13]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.920      ; 1.940      ;
; -2.933 ; control_fifo:inst2|EA[1]                                                                                      ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.921      ; 1.988      ;
; -2.886 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 1.350      ;
; -2.886 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 1.350      ;
; -2.879 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 2.234      ;
; -2.873 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 2.240      ;
; -2.819 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.827      ; 2.294      ;
; -2.779 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 5.086      ; 2.584      ;
; -2.749 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.991      ; 2.519      ;
; -2.696 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.993      ; 2.574      ;
; -2.695 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 1.541      ;
; -2.684 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 1.552      ;
; -2.642 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.992      ; 2.627      ;
; -2.637 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 1.599      ;
; -2.609 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.992      ; 2.660      ;
; -2.607 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 5.089      ; 2.259      ;
; -2.541 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.992      ; 2.228      ;
; -2.364 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.821      ; 2.743      ;
; -2.279 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 5.086      ; 2.584      ;
; -2.269 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.948      ; 1.965      ;
; -2.249 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.991      ; 2.519      ;
; -2.231 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 2.005      ;
; -2.196 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.993      ; 2.574      ;
; -2.188 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 4.821      ; 2.919      ;
; -2.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 2.078      ;
; -2.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 2.094      ;
; -2.142 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.992      ; 2.627      ;
; -2.109 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.992      ; 2.660      ;
; -2.031 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.908      ; 3.154      ;
; -2.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 2.234      ;
; -1.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 2.240      ;
; -1.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.950      ; 2.294      ;
; -1.928 ; control_fifo:inst2|dataOut[12]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.756      ; 1.078      ;
; -1.790 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 5.084      ; 3.571      ;
; -1.782 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 5.085      ; 3.580      ;
; -1.662 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.959      ; 3.574      ;
; -1.579 ; control_fifo:inst2|dataOut[10]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.751      ; 1.422      ;
; -1.531 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.908      ; 3.154      ;
; -1.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.944      ; 2.743      ;
; -1.473 ; control_fifo:inst2|dataOut[8]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.665      ; 1.442      ;
; -1.465 ; control_fifo:inst2|dataOut[15]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.841      ; 1.626      ;
; -1.464 ; control_fifo:inst2|dataOut[8]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.670      ; 1.456      ;
; -1.393 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 5.085      ; 3.969      ;
; -1.387 ; control_fifo:inst2|EA[1]                                                                                      ; control_fifo:inst2|dataOut[15]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.837      ; 3.450      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.731      ;
; -1.311 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.944      ; 2.919      ;
; -1.308 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.959      ; 3.928      ;
; -1.306 ; control_fifo:inst2|dataOut[9]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.763      ; 1.707      ;
; -1.303 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.959      ; 3.933      ;
; -1.294 ; control_fifo:inst2|dataOut[12]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.758      ; 1.714      ;
; -1.290 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 5.084      ; 3.571      ;
; -1.282 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 5.085      ; 3.580      ;
; -1.258 ; control_fifo:inst2|dataOut[13]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.755      ; 1.747      ;
; -1.258 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.959      ; 3.978      ;
; -1.258 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.960      ; 3.979      ;
; -1.178 ; control_fifo:inst2|dataOut[10]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.757      ; 1.829      ;
; -1.162 ; control_fifo:inst2|EA[0]                                                                                      ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.959      ; 3.574      ;
; -1.150 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.912      ;
; -1.140 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.922      ;
; -1.139 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.923      ;
; -1.139 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.923      ;
; -1.139 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.923      ;
; -1.139 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.923      ;
; -1.136 ; control_fifo:inst2|dataOut[15]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.848      ; 1.962      ;
; -1.131 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.931      ;
; -1.126 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.936      ;
; -0.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 1.063      ;
; -0.980 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                    ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 1.082      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.649 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.817      ; 0.731      ;
; -2.649 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.817      ; 0.731      ;
; -2.425 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.817      ; 0.955      ;
; -2.425 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.817      ; 0.955      ;
; -1.707 ; Retrasar_entrada:inst3|q4_Entrada                                                                                                   ; control_disparo:inst|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.017        ; 2.754      ; 1.350      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; -1.185 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.824      ; 2.202      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.625  ; control_disparo:inst|cuenta_180[8]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.911      ;
; 0.627  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.913      ;
; 0.640  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.926      ;
; 0.775  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.061      ;
; 0.799  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.085      ;
; 0.837  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.123      ;
; 0.860  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.152      ;
; 0.960  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.246      ;
; 0.961  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.247      ;
; 0.970  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.256      ;
; 0.972  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 1.009  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.295      ;
; 1.011  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.016  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.302      ;
; 1.020  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.306      ;
; 1.083  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.369      ;
; 1.146  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.474      ;
; 1.168  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.496      ;
; 1.181  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.466      ;
; 1.204  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.490      ;
; 1.208  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.488      ;
; 1.212  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.492      ;
; 1.222  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg3  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.550      ;
; 1.225  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg2  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.553      ;
; 1.243  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.529      ;
; 1.255  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.547      ;
; 1.255  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.547      ;
; 1.262  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.548      ;
; 1.265  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.551      ;
; 1.266  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                             ; ifclk       ; 0.000        ; -0.002     ; 1.550      ;
; 1.266  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.546      ;
; 1.287  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.573      ;
; 1.291  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.577      ;
; 1.292  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.578      ;
; 1.293  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.573      ;
; 1.300  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.580      ;
; 1.347  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.627      ;
; 1.404  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.690      ;
; 1.404  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.690      ;
; 1.441  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.727      ;
; 1.444  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.730      ;
; 1.444  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.730      ;
; 1.447  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.739      ;
; 1.449  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.735      ;
; 1.461  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.084      ; 1.795      ;
; 1.470  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.750      ;
; 1.484  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.770      ;
; 1.484  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.770      ;
; 1.485  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.765      ;
; 1.497  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.076      ; 1.823      ;
; 1.505  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.791      ;
; 1.516  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.844      ;
; 1.518  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.074      ; 1.842      ;
; 1.521  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.807      ;
; 1.522  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4 ; ifclk                             ; ifclk       ; 0.000        ; 0.076      ; 1.848      ;
; 1.524  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.810      ;
; 1.528  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; -0.004     ; 1.810      ;
; 1.529  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6 ; ifclk                             ; ifclk       ; 0.000        ; 0.074      ; 1.853      ;
; 1.529  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.815      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                                              ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 1.350      ;
; -1.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 1.350      ;
; -1.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 1.541      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 1.552      ;
; -1.238 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 1.599      ;
; -0.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.549      ; 1.965      ;
; -0.832 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 2.005      ;
; -0.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 2.078      ;
; -0.743 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 2.094      ;
; -0.603 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 2.234      ;
; -0.597 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 2.240      ;
; -0.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.551      ; 2.294      ;
; -0.088 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.545      ; 2.743      ;
; 0.088  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 2.545      ; 2.919      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.626  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.912      ;
; 0.636  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.922      ;
; 0.637  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.923      ;
; 0.637  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.923      ;
; 0.637  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.923      ;
; 0.637  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.923      ;
; 0.645  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.931      ;
; 0.650  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.936      ;
; 0.777  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.063      ;
; 0.796  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.082      ;
; 0.848  ; control_fifo:inst2|dataOut[12]                                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.480      ; 1.078      ;
; 0.859  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.145      ;
; 0.881  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.167      ;
; 0.915  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.201      ;
; 0.940  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.226      ;
; 0.960  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM65              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.246      ;
; 0.964  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.250      ;
; 0.968  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.254      ;
; 0.982  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.268      ;
; 0.984  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.270      ;
; 0.986  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.272      ;
; 0.987  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.273      ;
; 0.997  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.283      ;
; 1.012  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.298      ;
; 1.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.299      ;
; 1.016  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.302      ;
; 1.019  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.305      ;
; 1.029  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.315      ;
; 1.031  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.317      ;
; 1.031  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.317      ;
; 1.031  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.317      ;
; 1.032  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.318      ;
; 1.036  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.322      ;
; 1.037  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.323      ;
; 1.050  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                    ; wen                      ; wen         ; 0.000        ; -0.001     ; 1.335      ;
; 1.060  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; wen                      ; wen         ; 0.000        ; -0.001     ; 1.345      ;
; 1.076  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.362      ;
; 1.081  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.367      ;
; 1.084  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                                    ; wen                      ; wen         ; 0.000        ; -0.001     ; 1.369      ;
; 1.115  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.401      ;
; 1.119  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.405      ;
; 1.121  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.407      ;
; 1.177  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; wen         ; 0.000        ; 0.001      ; 1.464      ;
; 1.178  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM69              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; wen         ; 0.000        ; 0.003      ; 1.467      ;
; 1.182  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen                      ; wen         ; 0.000        ; 0.001      ; 1.469      ;
; 1.197  ; control_fifo:inst2|dataOut[10]                                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.475      ; 1.422      ;
; 1.222  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.508      ;
; 1.224  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; wen         ; 0.000        ; 0.001      ; 1.511      ;
; 1.224  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.510      ;
; 1.245  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.531      ;
; 1.261  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM65                                        ; wen                      ; wen         ; 0.000        ; 0.006      ; 1.553      ;
; 1.263  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.549      ;
; 1.267  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.553      ;
; 1.268  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; wen         ; 0.000        ; -0.001     ; 1.553      ;
; 1.275  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~8_OTERM59_OTERM71 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.561      ;
; 1.284  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; wen         ; 0.000        ; 0.002      ; 1.572      ;
; 1.288  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; wen         ; 0.000        ; -0.001     ; 1.573      ;
; 1.289  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                      ; wen         ; 0.000        ; -0.001     ; 1.574      ;
; 1.298  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; wen         ; 0.000        ; 0.001      ; 1.585      ;
; 1.300  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.586      ;
; 1.303  ; control_fifo:inst2|dataOut[8]                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.389      ; 1.442      ;
; 1.311  ; control_fifo:inst2|dataOut[15]                                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.565      ; 1.626      ;
; 1.312  ; control_fifo:inst2|dataOut[8]                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.394      ; 1.456      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.649 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.701 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.335      ;
; 0.701 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.335      ;
; 0.763 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.049      ;
; 0.844 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.130      ;
; 0.960 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[0]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.246      ;
; 0.972 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.258      ;
; 0.976 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 0.993 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.279      ;
; 1.012 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.637      ;
; 1.012 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.637      ;
; 1.018 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.304      ;
; 1.018 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.304      ;
; 1.019 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.305      ;
; 1.204 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.520      ;
; 1.231 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.865      ;
; 1.231 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.865      ;
; 1.249 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.535      ;
; 1.250 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.536      ;
; 1.250 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.536      ;
; 1.279 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.913      ;
; 1.279 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.913      ;
; 1.315 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.940      ;
; 1.315 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.940      ;
; 1.359 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.654      ;
; 1.392 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.678      ;
; 1.404 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.690      ;
; 1.451 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.737      ;
; 1.451 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.737      ;
; 1.452 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.738      ;
; 1.458 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.753      ;
; 1.461 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.747      ;
; 1.472 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.758      ;
; 1.484 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.770      ;
; 1.509 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.795      ;
; 1.531 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.817      ;
; 1.532 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.818      ;
; 1.552 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.838      ;
; 1.564 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.850      ;
; 1.589 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.875      ;
; 1.611 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.897      ;
; 1.632 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.918      ;
; 1.636 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.922      ;
; 1.644 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.930      ;
; 1.656 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.933      ;
; 1.683 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.969      ;
; 1.683 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.969      ;
; 1.691 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.977      ;
; 1.704 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.999      ;
; 1.706 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.992      ;
; 1.712 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.998      ;
; 1.724 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.010      ;
; 1.747 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.042      ;
; 1.763 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.049      ;
; 1.763 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.049      ;
; 1.786 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.072      ;
; 1.792 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.078      ;
; 1.804 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.090      ;
; 1.810 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.096      ;
; 1.843 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.129      ;
; 1.843 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.129      ;
; 1.865 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.151      ;
; 1.872 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.158      ;
; 1.890 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.176      ;
; 1.923 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.209      ;
; 1.945 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.231      ;
; 1.977 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.272      ;
; 1.978 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.264      ;
; 2.003 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.289      ;
; 2.017 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.303      ;
; 2.046 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.332      ;
; 2.054 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.340      ;
; 2.058 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.344      ;
; 2.076 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.371      ;
; 2.097 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.383      ;
; 2.121 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.407      ;
; 2.126 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.412      ;
; 2.177 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.463      ;
; 2.229 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.515      ;
; 2.257 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.543      ;
; 2.296 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.582      ;
; 2.311 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.606      ;
; 2.322 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.617      ;
; 2.365 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.660      ;
; 2.395 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.681      ;
; 2.405 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.700      ;
; 2.419 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.714      ;
; 2.468 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.754      ;
; 2.510 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.796      ;
; 2.513 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.808      ;
; 2.586 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.012     ; 0.860      ;
; 2.586 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.012     ; 0.860      ;
; 2.586 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.012     ; 0.860      ;
; 2.586 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.012     ; 0.860      ;
; 2.586 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.012     ; 0.860      ;
; 2.586 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.012     ; 0.860      ;
; 2.586 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.012     ; 0.860      ;
; 2.586 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.012     ; 0.860      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; -0.006     ; 1.708      ;
; 8.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; -0.006     ; 1.708      ;
; 8.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; -0.006     ; 1.708      ;
; 8.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; -0.006     ; 1.708      ;
; 8.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; -0.006     ; 1.708      ;
; 8.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; -0.006     ; 1.708      ;
; 8.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; -0.006     ; 1.708      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.844 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; -0.006     ; 1.708      ;
; 11.844 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; -0.006     ; 1.708      ;
; 11.844 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; -0.006     ; 1.708      ;
; 11.844 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; -0.006     ; 1.708      ;
; 11.844 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; -0.006     ; 1.708      ;
; 11.844 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; -0.006     ; 1.708      ;
; 11.844 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; -0.006     ; 1.708      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 4.335 ; 4.335 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 3.781 ; 3.781 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 3.902 ; 3.902 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 4.335 ; 4.335 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 3.834 ; 3.834 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 3.666 ; 3.666 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 3.741 ; 3.741 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 3.448 ; 3.448 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 3.513 ; 3.513 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 3.738 ; 3.738 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 3.479 ; 3.479 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 3.790 ; 3.790 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 4.166 ; 4.166 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 4.756 ; 4.756 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 3.621 ; 3.621 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 3.914 ; 3.914 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 4.080 ; 4.080 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 4.004 ; 4.004 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 3.926 ; 3.926 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 4.747 ; 4.747 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 4.573 ; 4.573 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 4.756 ; 4.756 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 3.798 ; 3.798 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 3.673 ; 3.673 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 3.539 ; 3.539 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 3.519 ; 3.519 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 5.809 ; 5.809 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 5.315 ; 5.315 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 5.761 ; 5.761 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 5.658 ; 5.658 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 9.091 ; 9.091 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 7.190 ; 7.190 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -2.650 ; -2.650 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -2.976 ; -2.976 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -3.097 ; -3.097 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -3.537 ; -3.537 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -3.028 ; -3.028 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -2.868 ; -2.868 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -2.936 ; -2.936 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -2.650 ; -2.650 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -2.708 ; -2.708 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -2.940 ; -2.940 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -2.674 ; -2.674 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -2.985 ; -2.985 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -3.373 ; -3.373 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -2.726 ; -2.726 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -2.816 ; -2.816 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -3.109 ; -3.109 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -3.282 ; -3.282 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -3.198 ; -3.198 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -3.128 ; -3.128 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -3.942 ; -3.942 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -3.775 ; -3.775 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -3.951 ; -3.951 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -3.000 ; -3.000 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -2.868 ; -2.868 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -2.734 ; -2.734 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -2.726 ; -2.726 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -5.560 ; -5.560 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -5.066 ; -5.066 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -5.512 ; -5.512 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -5.409 ; -5.409 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -5.454 ; -5.454 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -6.942 ; -6.942 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 14.721 ; 14.721 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 7.501  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 7.184  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 5.796  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 7.501  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 7.184  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 5.796  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 13.135 ; 13.135 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.654  ; 7.310  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 7.025  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 14.012 ; 14.012 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.310  ; 6.654  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 7.025  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 10.251 ; 10.251 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 12.139 ; 12.139 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 9.996  ; 9.996  ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 10.208 ; 10.208 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 11.004 ; 11.004 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 9.809  ; 9.809  ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 9.867  ; 9.867  ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 9.574  ; 9.574  ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 10.744 ; 10.744 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 9.994  ; 9.994  ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 11.837 ; 11.837 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 11.452 ; 11.452 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 12.139 ; 12.139 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 11.453 ; 11.453 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 11.494 ; 11.494 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 12.121 ; 12.121 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 10.814 ; 10.814 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 11.860 ; 11.860 ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 8.032  ; 8.032  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 9.099  ; 9.099  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 11.736 ; 11.736 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 14.089 ; 14.089 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 7.501  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 7.184  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 5.796  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 7.501  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 7.184  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 5.796  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.503 ; 12.503 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.654  ; 7.310  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 7.025  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 13.380 ; 13.380 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.310  ; 6.654  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 7.025  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 10.251 ; 10.251 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 7.845  ; 7.845  ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 8.829  ; 8.829  ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 9.101  ; 9.101  ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 8.714  ; 8.714  ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 8.381  ; 8.381  ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 7.845  ; 7.845  ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 8.173  ; 8.173  ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 8.114  ; 8.114  ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 8.447  ; 8.447  ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 9.470  ; 9.470  ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 9.533  ; 9.533  ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 9.781  ; 9.781  ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 8.422  ; 8.422  ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 8.976  ; 8.976  ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 10.194 ; 10.194 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 9.310  ; 9.310  ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 9.997  ; 9.997  ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 7.156  ; 7.156  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 6.496  ; 6.496  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 11.104 ; 11.104 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -3.470 ; -6.667        ;
; wen                               ; -2.673 ; -1039.618     ;
; control_fifo:inst2|EA[0]          ; -2.288 ; -834.277      ;
; control_disparo:inst|EA[1]        ; -1.671 ; -506.817      ;
; inst4|altpll_component|pll|clk[1] ; -1.533 ; -17.870       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -1.965 ; -40.499       ;
; ifclk                             ; -1.681 ; -13.309       ;
; control_disparo:inst|EA[1]        ; -1.639 ; -73.441       ;
; wen                               ; -0.637 ; -1.270        ;
; inst4|altpll_component|pll|clk[1] ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.614 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 10.997 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -1.880 ; -3719.600     ;
; wen                               ; -1.880 ; -1861.022     ;
; control_disparo:inst|EA[1]        ; -1.880 ; -1859.800     ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.999  ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -3.470 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 1.436      ;
; -3.197 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.066     ; 1.164      ;
; -3.184 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 1.436      ;
; -3.176 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.069     ; 1.140      ;
; -3.164 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 1.130      ;
; -3.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.066     ; 1.121      ;
; -3.125 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 1.091      ;
; -3.113 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 1.079      ;
; -3.113 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 1.079      ;
; -3.094 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 1.060      ;
; -3.057 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 1.023      ;
; -3.026 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 0.992      ;
; -3.012 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 0.978      ;
; -2.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 0.951      ;
; -2.954 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -2.067     ; 0.920      ;
; -2.911 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.780     ; 1.164      ;
; -2.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.783     ; 1.140      ;
; -2.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 1.130      ;
; -2.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.780     ; 1.121      ;
; -2.853 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 1.436      ;
; -2.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 1.091      ;
; -2.827 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 1.079      ;
; -2.827 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 1.079      ;
; -2.808 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 1.060      ;
; -2.771 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 1.023      ;
; -2.740 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 0.992      ;
; -2.726 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 0.978      ;
; -2.699 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 0.951      ;
; -2.668 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.781     ; 0.920      ;
; -2.580 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.449     ; 1.164      ;
; -2.559 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.452     ; 1.140      ;
; -2.547 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 1.130      ;
; -2.537 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.449     ; 1.121      ;
; -2.508 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 1.091      ;
; -2.496 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 1.079      ;
; -2.496 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 1.079      ;
; -2.477 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 1.060      ;
; -2.468 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 1.436      ;
; -2.440 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 1.023      ;
; -2.409 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 0.992      ;
; -2.395 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 0.978      ;
; -2.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 0.951      ;
; -2.337 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.450     ; 0.920      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.064     ; 1.164      ;
; -2.174 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.067     ; 1.140      ;
; -2.162 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 1.130      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.064     ; 1.121      ;
; -2.123 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 1.091      ;
; -2.111 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 1.079      ;
; -2.111 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 1.079      ;
; -2.092 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 1.060      ;
; -2.055 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 1.023      ;
; -2.024 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 0.992      ;
; -2.010 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 0.978      ;
; -1.983 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 0.951      ;
; -1.952 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.065     ; 0.920      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 0.990  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.945      ;
; 1.276  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.755      ; 0.653      ;
; 1.276  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.755      ; 0.653      ;
; 1.514  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.755      ; 0.415      ;
; 1.514  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.755      ; 0.415      ;
; 2.344  ; Retrasar_entrada:inst3|q4_Entrada                                                                           ; control_disparo:inst|EA[0]                                                                                                                             ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.834        ; 2.058      ; 0.580      ;
; 17.311 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg7   ; ifclk                             ; ifclk       ; 20.833       ; 0.053      ; 3.574      ;
; 17.416 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 3.487      ;
; 17.437 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 3.456      ;
; 17.449 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.053      ; 3.436      ;
; 17.463 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.047      ; 3.416      ;
; 17.557 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 3.331      ;
; 17.558 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 3.339      ;
; 17.571 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 3.311      ;
; 17.578 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 3.300      ;
; 17.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.040      ; 3.280      ;
; 17.602 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 3.288      ;
; 17.609 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 3.285      ;
; 17.617 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.064      ; 3.279      ;
; 17.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 3.275      ;
; 17.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 3.227      ;
; 17.683 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 3.214      ;
; 17.687 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.051      ; 3.196      ;
; 17.699 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 3.183      ;
; 17.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 3.184      ;
; 17.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.055      ; 3.183      ;
; 17.713 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.044      ; 3.163      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.734     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -1.020     ; 2.438      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg        ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.660     ; 2.130      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.132      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg        ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.660     ; 2.126      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.658     ; 2.128      ;
; -2.259 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.652     ; 2.106      ;
; -2.259 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.654     ; 2.104      ;
; -2.259 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.652     ; 2.106      ;
; -2.259 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.652     ; 2.106      ;
; -2.259 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.652     ; 2.106      ;
; -2.259 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.652     ; 2.106      ;
; -2.259 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.652     ; 2.106      ;
; -2.259 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.652     ; 2.106      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock               ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.349     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.304     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -2.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.635     ; 2.438      ;
; -1.906 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg       ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.273     ; 2.132      ;
; -1.906 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0  ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.275     ; 2.130      ;
; -1.906 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0 ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.273     ; 2.132      ;
; -1.906 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1 ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.273     ; 2.132      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.268      ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg        ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.342      ; 2.130      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.132      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_we_reg        ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.342      ; 2.126      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.344      ; 2.128      ;
; -1.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.350      ; 2.106      ;
; -1.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.348      ; 2.104      ;
; -1.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.350      ; 2.106      ;
; -1.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.350      ; 2.106      ;
; -1.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.350      ; 2.106      ;
; -1.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.350      ; 2.106      ;
; -1.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.350      ; 2.106      ;
; -1.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.350      ; 2.106      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.533 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.168     ; 0.398      ;
; -1.533 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.168     ; 0.398      ;
; -1.533 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.168     ; 0.398      ;
; -1.533 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.168     ; 0.398      ;
; -1.533 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.168     ; 0.398      ;
; -1.533 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.168     ; 0.398      ;
; -1.533 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.168     ; 0.398      ;
; -1.533 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.168     ; 0.398      ;
; -1.533 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.168     ; 0.398      ;
; -1.533 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.168     ; 0.398      ;
; -1.455 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.090     ; 0.398      ;
; -1.455 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.090     ; 0.398      ;
; -1.455 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.090     ; 0.398      ;
; -1.455 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.090     ; 0.398      ;
; -1.455 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.090     ; 0.398      ;
; -1.455 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.090     ; 0.398      ;
; -1.455 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.090     ; 0.398      ;
; -1.455 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.090     ; 0.398      ;
; -1.455 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.090     ; 0.398      ;
; -1.455 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.090     ; 0.398      ;
; -0.950 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.828      ;
; -0.950 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.828      ;
; -0.919 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.305     ; 0.788      ;
; -0.919 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.305     ; 0.788      ;
; -0.876 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.754      ;
; -0.876 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.754      ;
; -0.867 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.305     ; 0.736      ;
; -0.867 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.305     ; 0.736      ;
; -0.671 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.549      ;
; -0.671 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.549      ;
; 18.636 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.395      ;
; 18.785 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.246      ;
; 18.796 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.235      ;
; 18.797 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.243      ;
; 18.799 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.232      ;
; 18.808 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.232      ;
; 18.811 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.220      ;
; 18.811 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.229      ;
; 18.823 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.217      ;
; 18.865 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.166      ;
; 18.877 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.163      ;
; 18.880 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.151      ;
; 18.892 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.148      ;
; 18.913 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.118      ;
; 18.916 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.124      ;
; 18.925 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.115      ;
; 18.928 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.103      ;
; 18.930 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.110      ;
; 18.940 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.100      ;
; 18.996 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 1.044      ;
; 19.014 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.017      ;
; 19.044 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 0.996      ;
; 19.049 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.982      ;
; 19.049 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.982      ;
; 19.074 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.009     ; 0.948      ;
; 19.078 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.953      ;
; 19.083 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.948      ;
; 19.084 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.947      ;
; 19.113 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.918      ;
; 19.118 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.913      ;
; 19.130 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.901      ;
; 19.143 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.888      ;
; 19.165 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.866      ;
; 19.169 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.862      ;
; 19.178 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.853      ;
; 19.178 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.853      ;
; 19.191 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.840      ;
; 19.200 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.831      ;
; 19.204 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.827      ;
; 19.207 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.824      ;
; 19.212 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.819      ;
; 19.213 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.818      ;
; 19.213 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.818      ;
; 19.226 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 0.814      ;
; 19.235 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.796      ;
; 19.241 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 0.799      ;
; 19.242 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.789      ;
; 19.247 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.784      ;
; 19.248 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.783      ;
; 19.248 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.783      ;
; 19.259 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.772      ;
; 19.277 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.754      ;
; 19.282 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.749      ;
; 19.283 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.748      ;
; 19.283 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.748      ;
; 19.288 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.743      ;
; 19.294 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.737      ;
; 19.298 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.733      ;
; 19.310 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 0.730      ;
; 19.312 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.719      ;
; 19.318 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.713      ;
; 19.323 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.708      ;
; 19.329 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.702      ;
; 19.329 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.702      ;
; 19.347 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.684      ;
; 19.353 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.678      ;
; 19.358 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.009      ; 0.682      ;
; 19.364 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.667      ;
; 19.364 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.667      ;
; 19.364 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.667      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -1.965 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.721      ; 0.756      ;
; -1.965 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.719      ; 0.754      ;
; -1.950 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.721      ; 0.771      ;
; -1.719 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.447      ; 0.869      ;
; -1.701 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.424      ; 0.864      ;
; -1.594 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.444      ; 0.991      ;
; -1.574 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.423      ; 0.990      ;
; -1.573 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.425      ; 0.993      ;
; -1.563 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.424      ; 1.002      ;
; -1.557 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.425      ; 1.009      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.580      ;
; -1.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.584      ;
; -1.303 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.670      ; 1.367      ;
; -1.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.649      ;
; -1.281 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.652      ;
; -1.275 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.374      ; 1.240      ;
; -1.267 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.666      ;
; -1.219 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.447      ; 0.869      ;
; -1.201 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.424      ; 0.864      ;
; -1.171 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.780      ; 0.761      ;
; -1.131 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.443      ; 1.453      ;
; -1.121 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.443      ; 1.463      ;
; -1.102 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.831      ;
; -1.094 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.444      ; 0.991      ;
; -1.088 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.845      ;
; -1.086 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.403      ; 1.458      ;
; -1.074 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.423      ; 0.990      ;
; -1.073 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.425      ; 0.993      ;
; -1.065 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.868      ;
; -1.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.870      ;
; -1.063 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.424      ; 1.002      ;
; -1.057 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.425      ; 1.009      ;
; -1.054 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.879      ;
; -1.052 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.781      ; 0.881      ;
; -1.022 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.580      ;
; -1.018 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.584      ;
; -0.990 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.443      ; 1.594      ;
; -0.974 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.404      ; 1.571      ;
; -0.959 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.404      ; 1.586      ;
; -0.958 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.404      ; 1.587      ;
; -0.953 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.649      ;
; -0.950 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.652      ;
; -0.943 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.403      ; 1.601      ;
; -0.936 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.666      ;
; -0.920 ; control_fifo:inst2|dataOut[12]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.184      ; 0.402      ;
; -0.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.775      ; 1.063      ;
; -0.840 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.449      ; 0.761      ;
; -0.808 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.775      ; 1.119      ;
; -0.788 ; control_fifo:inst2|dataOut[10]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.181      ; 0.531      ;
; -0.775 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.374      ; 1.240      ;
; -0.771 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.831      ;
; -0.771 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.235      ; 0.602      ;
; -0.762 ; control_fifo:inst2|dataOut[8]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.170      ; 0.546      ;
; -0.757 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.845      ;
; -0.751 ; control_fifo:inst2|dataOut[8]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.172      ; 0.559      ;
; -0.734 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.868      ;
; -0.732 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.870      ;
; -0.723 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.879      ;
; -0.721 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.450      ; 0.881      ;
; -0.685 ; control_fifo:inst2|dataOut[12]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.187      ; 0.640      ;
; -0.683 ; control_fifo:inst2|dataOut[9]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.191      ; 0.646      ;
; -0.656 ; control_fifo:inst2|dataOut[13]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.184      ; 0.666      ;
; -0.653 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.242      ; 0.727      ;
; -0.631 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.443      ; 1.453      ;
; -0.621 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.443      ; 1.463      ;
; -0.605 ; control_fifo:inst2|dataOut[10]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.186      ; 0.719      ;
; -0.586 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.403      ; 1.458      ;
; -0.571 ; control_fifo:inst2|dataOut[2]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.169      ; 0.736      ;
; -0.550 ; control_fifo:inst2|dataOut[7]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.214      ; 0.802      ;
; -0.533 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.444      ; 1.063      ;
; -0.490 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.443      ; 1.594      ;
; -0.477 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.444      ; 1.119      ;
; -0.474 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.404      ; 1.571      ;
; -0.459 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.404      ; 1.586      ;
; -0.458 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.404      ; 1.587      ;
; -0.443 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.403      ; 1.601      ;
; -0.417 ; control_fifo:inst2|dataOut[7]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.216      ; 0.937      ;
; -0.359 ; control_fifo:inst2|EA[2]                                                                                   ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.090      ; 0.731      ;
; -0.347 ; control_fifo:inst2|dataOut[2]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.171      ; 0.962      ;
; -0.327 ; control_fifo:inst2|dataOut[5]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.212      ; 1.023      ;
; -0.238 ; control_fifo:inst2|dataOut[9]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.189      ; 1.089      ;
; -0.236 ; control_fifo:inst2|dataOut[13]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.181      ; 1.083      ;
; -0.234 ; control_fifo:inst2|dataOut[11]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.166      ; 1.070      ;
; -0.222 ; control_fifo:inst2|dataOut[6]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.157      ; 1.073      ;
; -0.214 ; control_fifo:inst2|dataOut[14]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.193      ; 1.117      ;
; -0.211 ; control_fifo:inst2|dataOut[14]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.195      ; 1.122      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
; -0.170 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.385      ; 0.367      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.681 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.755      ; 0.367      ;
; -1.681 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.755      ; 0.367      ;
; -1.647 ; Retrasar_entrada:inst3|q4_Entrada                                                                                                   ; control_disparo:inst|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.017        ; 2.058      ; 0.580      ;
; -1.633 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.755      ; 0.415      ;
; -1.633 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.755      ; 0.415      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; -1.109 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.945      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; control_disparo:inst|cuenta_180[8]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.392      ;
; 0.243  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.249  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.401      ;
; 0.293  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.445      ;
; 0.306  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.458      ;
; 0.321  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.480      ;
; 0.335  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.487      ;
; 0.358  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.369  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.376  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.530      ;
; 0.381  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.533      ;
; 0.419  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.623      ;
; 0.434  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.638      ;
; 0.436  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.588      ;
; 0.447  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.599      ;
; 0.455  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.614      ;
; 0.456  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.608      ;
; 0.457  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.616      ;
; 0.458  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.002     ; 0.608      ;
; 0.464  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.616      ;
; 0.467  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.619      ;
; 0.468  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg3  ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.672      ;
; 0.471  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg2  ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.675      ;
; 0.474  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.007     ; 0.619      ;
; 0.476  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.628      ;
; 0.480  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.632      ;
; 0.480  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.632      ;
; 0.483  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.007     ; 0.628      ;
; 0.485  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.007     ; 0.630      ;
; 0.486  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.007     ; 0.631      ;
; 0.493  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.644      ;
; 0.496  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
; 0.500  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.007     ; 0.645      ;
; 0.509  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.661      ;
; 0.512  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.664      ;
; 0.519  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.007     ; 0.664      ;
; 0.531  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.683      ;
; 0.541  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.700      ;
; 0.544  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.696      ;
; 0.547  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.699      ;
; 0.551  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.703      ;
; 0.553  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.064      ; 0.755      ;
; 0.559  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.718      ;
; 0.563  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.767      ;
; 0.564  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.073      ; 0.775      ;
; 0.566  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.718      ;
; 0.572  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.062      ; 0.772      ;
; 0.576  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4 ; ifclk                             ; ifclk       ; 0.000        ; 0.064      ; 0.778      ;
; 0.579  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                                              ; Launch Clock             ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; -1.639 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.580      ;
; -1.635 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.584      ;
; -1.570 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.649      ;
; -1.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.652      ;
; -1.553 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.666      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.066      ; 0.761      ;
; -1.388 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.831      ;
; -1.374 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.845      ;
; -1.351 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.868      ;
; -1.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.870      ;
; -1.340 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.879      ;
; -1.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.067      ; 0.881      ;
; -1.150 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.061      ; 1.063      ;
; -1.094 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 2.061      ; 1.119      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.367      ;
; -0.758 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.396      ;
; -0.754 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.400      ;
; -0.752 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.402      ;
; -0.752 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.402      ;
; -0.752 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.402      ;
; -0.752 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.402      ;
; -0.751 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.403      ;
; -0.750 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.404      ;
; -0.709 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.445      ;
; -0.706 ; control_fifo:inst2|dataOut[12]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.470      ; 0.402      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.477      ;
; -0.659 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.495      ;
; -0.649 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.505      ;
; -0.646 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.508      ;
; -0.646 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.508      ;
; -0.641 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.513      ;
; -0.637 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.517      ;
; -0.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.518      ;
; -0.635 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.519      ;
; -0.635 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.519      ;
; -0.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.520      ;
; -0.632 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.522      ;
; -0.632 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.522      ;
; -0.632 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.522      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.523      ;
; -0.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.524      ;
; -0.629 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.525      ;
; -0.627 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.527      ;
; -0.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.529      ;
; -0.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.532      ;
; -0.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.532      ;
; -0.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.532      ;
; -0.621 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.533      ;
; -0.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.534      ;
; -0.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.534      ;
; -0.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.535      ;
; -0.583 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.571      ;
; -0.579 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.575      ;
; -0.578 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.576      ;
; -0.574 ; control_fifo:inst2|dataOut[10]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.467      ; 0.531      ;
; -0.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.587      ;
; -0.566 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.001      ; 0.587      ;
; -0.565 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.589      ;
; -0.561 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.001      ; 0.592      ;
; -0.561 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM69 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.004      ; 0.595      ;
; -0.557 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.003      ; 0.598      ;
; -0.557 ; control_fifo:inst2|dataOut[15]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.521      ; 0.602      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.001      ; 0.602      ;
; -0.550 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.003      ; 0.605      ;
; -0.550 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.003      ; 0.605      ;
; -0.548 ; control_fifo:inst2|dataOut[8]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.456      ; 0.546      ;
; -0.547 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.607      ;
; -0.546 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.608      ;
; -0.544 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.610      ;
; -0.537 ; control_fifo:inst2|dataOut[8]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.458      ; 0.559      ;
; -0.534 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.001      ; 0.619      ;
; -0.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                          ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.624      ;
; -0.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.004      ; 0.633      ;
; -0.522 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.632      ;
; -0.519 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.003      ; 0.636      ;
; -0.516 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.001      ; 0.637      ;
; -0.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.001      ; 0.638      ;
; -0.510 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.003      ; 0.645      ;
; -0.510 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.002      ; 0.644      ;
; -0.499 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM65                                        ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 1.006      ; 0.659      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                                              ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.637 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.580      ;
; -0.633 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.584      ;
; -0.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.649      ;
; -0.565 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.652      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.666      ;
; -0.455 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.064      ; 0.761      ;
; -0.386 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.831      ;
; -0.372 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.845      ;
; -0.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.868      ;
; -0.347 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.870      ;
; -0.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.879      ;
; -0.336 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.065      ; 0.881      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.059      ; 1.063      ;
; -0.092 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                    ; wen         ; 0.000        ; 1.059      ; 1.119      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.244  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.396      ;
; 0.248  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.400      ;
; 0.250  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.404      ;
; 0.293  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.445      ;
; 0.296  ; control_fifo:inst2|dataOut[12]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.468      ; 0.402      ;
; 0.325  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.477      ;
; 0.343  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.495      ;
; 0.353  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.505      ;
; 0.356  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.508      ;
; 0.361  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.513      ;
; 0.365  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.525      ;
; 0.375  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.527      ;
; 0.377  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.529      ;
; 0.380  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.535      ;
; 0.419  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.571      ;
; 0.423  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.575      ;
; 0.424  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.576      ;
; 0.428  ; control_fifo:inst2|dataOut[10]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.465      ; 0.531      ;
; 0.435  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.587      ;
; 0.436  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                    ; wen                      ; wen         ; 0.000        ; -0.001     ; 0.587      ;
; 0.437  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.589      ;
; 0.441  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; wen                      ; wen         ; 0.000        ; -0.001     ; 0.592      ;
; 0.441  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM69 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM67                                        ; wen                      ; wen         ; 0.000        ; 0.002      ; 0.595      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                      ; wen         ; 0.000        ; 0.001      ; 0.598      ;
; 0.445  ; control_fifo:inst2|dataOut[15]                                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.519      ; 0.602      ;
; 0.451  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                                    ; wen                      ; wen         ; 0.000        ; -0.001     ; 0.602      ;
; 0.452  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; wen         ; 0.000        ; 0.001      ; 0.605      ;
; 0.452  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen                      ; wen         ; 0.000        ; 0.001      ; 0.605      ;
; 0.454  ; control_fifo:inst2|dataOut[8]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.454      ; 0.546      ;
; 0.455  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.607      ;
; 0.456  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.608      ;
; 0.458  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.610      ;
; 0.465  ; control_fifo:inst2|dataOut[8]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.456      ; 0.559      ;
; 0.468  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                      ; wen         ; 0.000        ; -0.001     ; 0.619      ;
; 0.472  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                          ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.624      ;
; 0.479  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                      ; wen         ; 0.000        ; 0.002      ; 0.633      ;
; 0.480  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.632      ;
; 0.483  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                      ; wen         ; 0.000        ; 0.001      ; 0.636      ;
; 0.486  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                      ; wen         ; 0.000        ; -0.001     ; 0.637      ;
; 0.487  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                      ; wen         ; 0.000        ; -0.001     ; 0.638      ;
; 0.492  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                            ; wen                      ; wen         ; 0.000        ; 0.001      ; 0.645      ;
; 0.492  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.644      ;
; 0.503  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6_OTERM65                                        ; wen                      ; wen         ; 0.000        ; 0.004      ; 0.659      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.256 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.408      ;
; 0.319 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.471      ;
; 0.324 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.476      ;
; 0.353 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[0]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.505      ;
; 0.359 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.375 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.408 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.560      ;
; 0.443 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.595      ;
; 0.456 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.608      ;
; 0.457 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.609      ;
; 0.457 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.609      ;
; 0.480 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.641      ;
; 0.491 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.643      ;
; 0.497 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.515 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.667      ;
; 0.521 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.682      ;
; 0.526 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.678      ;
; 0.532 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.684      ;
; 0.550 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.702      ;
; 0.550 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.702      ;
; 0.552 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.549      ;
; 0.552 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.549      ;
; 0.556 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.708      ;
; 0.561 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.713      ;
; 0.564 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.716      ;
; 0.567 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.719      ;
; 0.569 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.730      ;
; 0.581 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.733      ;
; 0.585 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.737      ;
; 0.591 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.743      ;
; 0.596 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.748      ;
; 0.596 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.748      ;
; 0.597 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.749      ;
; 0.602 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.620 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.772      ;
; 0.631 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.783      ;
; 0.631 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.783      ;
; 0.632 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.784      ;
; 0.637 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.789      ;
; 0.638 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.799      ;
; 0.644 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.796      ;
; 0.653 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.814      ;
; 0.656 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 0.799      ;
; 0.666 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.818      ;
; 0.666 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.818      ;
; 0.667 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.819      ;
; 0.672 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.824      ;
; 0.675 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.827      ;
; 0.679 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.831      ;
; 0.683 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.305     ; 0.671      ;
; 0.683 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.305     ; 0.671      ;
; 0.701 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.853      ;
; 0.701 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.853      ;
; 0.710 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.862      ;
; 0.714 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.866      ;
; 0.735 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.896      ;
; 0.736 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.888      ;
; 0.736 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.733      ;
; 0.736 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.733      ;
; 0.749 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.757 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.754      ;
; 0.757 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.754      ;
; 0.758 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.761 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.913      ;
; 0.766 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.770 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.922      ;
; 0.783 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.944      ;
; 0.795 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.947      ;
; 0.796 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.948      ;
; 0.800 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.305     ; 0.788      ;
; 0.800 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.305     ; 0.788      ;
; 0.801 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.953      ;
; 0.818 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.970      ;
; 0.824 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.976      ;
; 0.830 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.982      ;
; 0.830 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.982      ;
; 0.835 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.996      ;
; 0.852 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.013      ;
; 0.865 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.017      ;
; 0.867 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.028      ;
; 0.871 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.032      ;
; 0.872 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.024      ;
; 0.883 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.044      ;
; 0.884 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.036      ;
; 0.898 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.050      ;
; 0.919 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.080      ;
; 0.941 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.093      ;
; 0.949 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.110      ;
; 0.956 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.108      ;
; 0.963 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.124      ;
; 0.985 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.146      ;
; 0.999 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.160      ;
; 1.336 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.090     ; 0.398      ;
; 1.336 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.090     ; 0.398      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; -0.007     ; 0.828      ;
; 9.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; -0.007     ; 0.828      ;
; 9.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; -0.007     ; 0.828      ;
; 9.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; -0.007     ; 0.828      ;
; 9.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; -0.007     ; 0.828      ;
; 9.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; -0.007     ; 0.828      ;
; 9.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; -0.007     ; 0.828      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
; 9.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.733      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 10.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.733      ;
; 11.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; -0.007     ; 0.828      ;
; 11.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; -0.007     ; 0.828      ;
; 11.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; -0.007     ; 0.828      ;
; 11.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; -0.007     ; 0.828      ;
; 11.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; -0.007     ; 0.828      ;
; 11.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; -0.007     ; 0.828      ;
; 11.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; -0.007     ; 0.828      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 2.082 ; 2.082 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 1.886 ; 1.886 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 1.934 ; 1.934 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 2.082 ; 2.082 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 1.896 ; 1.896 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 1.851 ; 1.851 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 1.851 ; 1.851 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 1.711 ; 1.711 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 1.732 ; 1.732 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 1.880 ; 1.880 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 1.731 ; 1.731 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 1.893 ; 1.893 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 2.021 ; 2.021 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 2.282 ; 2.282 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 1.774 ; 1.774 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 1.860 ; 1.860 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 1.978 ; 1.978 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 1.988 ; 1.988 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 1.950 ; 1.950 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 2.281 ; 2.281 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 2.209 ; 2.209 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 2.282 ; 2.282 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 1.926 ; 1.926 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 1.814 ; 1.814 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 1.788 ; 1.788 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 1.752 ; 1.752 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 2.581 ; 2.581 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 2.363 ; 2.363 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 2.556 ; 2.556 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 2.497 ; 2.497 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 4.014 ; 4.014 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 4.112 ; 4.112 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -1.437 ; -1.437 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -1.607 ; -1.607 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -1.656 ; -1.656 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -1.808 ; -1.808 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -1.617 ; -1.617 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -1.577 ; -1.577 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -1.572 ; -1.572 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -1.437 ; -1.437 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -1.453 ; -1.453 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -1.606 ; -1.606 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -1.453 ; -1.453 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -1.614 ; -1.614 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -1.750 ; -1.750 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -1.481 ; -1.481 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -1.495 ; -1.495 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -1.582 ; -1.582 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -1.704 ; -1.704 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -1.709 ; -1.709 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -1.676 ; -1.676 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -2.002 ; -2.002 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -1.935 ; -1.935 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -2.003 ; -2.003 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -1.652 ; -1.652 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -1.536 ; -1.536 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -1.509 ; -1.509 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -1.481 ; -1.481 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -2.460 ; -2.460 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -2.242 ; -2.242 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -2.435 ; -2.435 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -2.376 ; -2.376 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -2.418 ; -2.418 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -3.992 ; -3.992 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.617 ; 6.617 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 3.198 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.085 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.626 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 3.198 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.085 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.626 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 6.000 ; 6.000 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.867 ; 3.127 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 3.024 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 6.331 ; 6.331 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.127 ; 2.867 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 3.024 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 4.978 ; 4.978 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 5.884 ; 5.884 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 4.906 ; 4.906 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 5.052 ; 5.052 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 5.422 ; 5.422 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.904 ; 4.904 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.939 ; 4.939 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.791 ; 4.791 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 5.396 ; 5.396 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.979 ; 4.979 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 5.711 ; 5.711 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 5.652 ; 5.652 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 5.884 ; 5.884 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 5.597 ; 5.597 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 5.594 ; 5.594 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.866 ; 5.866 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 5.329 ; 5.329 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 5.756 ; 5.756 ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 3.056 ; 3.056 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 3.471 ; 3.471 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.615 ; 5.615 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.364 ; 6.364 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 3.198 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.085 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.626 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 3.198 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.085 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.626 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.747 ; 5.747 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.867 ; 3.127 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 3.024 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 6.078 ; 6.078 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.127 ; 2.867 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 3.024 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 4.978 ; 4.978 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 4.142 ; 4.142 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 4.508 ; 4.508 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 4.566 ; 4.566 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 4.440 ; 4.440 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.315 ; 4.315 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.142 ; 4.142 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.245 ; 4.245 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.225 ; 4.225 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.356 ; 4.356 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 4.765 ; 4.765 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 4.815 ; 4.815 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 4.856 ; 4.856 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 4.436 ; 4.436 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 4.606 ; 4.606 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.029 ; 5.029 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 4.723 ; 4.723 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 4.955 ; 4.955 ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 2.768 ; 2.768 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 2.561 ; 2.561 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.362 ; 5.362 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                   ; -9.298    ; -4.472   ; 8.741    ; 10.997  ; -2.064              ;
;  control_disparo:inst|EA[1]        ; -4.066    ; -4.472   ; N/A      ; N/A     ; -2.064              ;
;  control_fifo:inst2|EA[0]          ; -5.652    ; -3.763   ; N/A      ; N/A     ; -2.064              ;
;  ifclk                             ; -9.298    ; -2.649   ; 8.741    ; 10.997  ; 7.852               ;
;  inst4|altpll_component|pll|clk[1] ; -3.075    ; 0.215    ; N/A      ; N/A     ; 8.888               ;
;  wen                               ; -7.051    ; -1.487   ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                    ; -7520.204 ; -447.583 ; 0.0      ; 0.0     ; -8196.069           ;
;  control_disparo:inst|EA[1]        ; -1674.793 ; -322.004 ; N/A      ; N/A     ; -2048.650           ;
;  control_fifo:inst2|EA[0]          ; -2523.429 ; -106.866 ; N/A      ; N/A     ; -4097.300           ;
;  ifclk                             ; -17.856   ; -15.739  ; 0.000    ; 0.000   ; 0.000               ;
;  inst4|altpll_component|pll|clk[1] ; -34.971   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  wen                               ; -3269.155 ; -2.974   ; N/A      ; N/A     ; -2050.119           ;
+------------------------------------+-----------+----------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 4.335 ; 4.335 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 3.781 ; 3.781 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 3.902 ; 3.902 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 4.335 ; 4.335 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 3.834 ; 3.834 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 3.666 ; 3.666 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 3.741 ; 3.741 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 3.448 ; 3.448 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 3.513 ; 3.513 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 3.738 ; 3.738 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 3.479 ; 3.479 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 3.790 ; 3.790 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 4.166 ; 4.166 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 4.756 ; 4.756 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 3.621 ; 3.621 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 3.914 ; 3.914 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 4.080 ; 4.080 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 4.004 ; 4.004 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 3.926 ; 3.926 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 4.747 ; 4.747 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 4.573 ; 4.573 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 4.756 ; 4.756 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 3.798 ; 3.798 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 3.673 ; 3.673 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 3.539 ; 3.539 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 3.519 ; 3.519 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 5.809 ; 5.809 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 5.315 ; 5.315 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 5.761 ; 5.761 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 5.658 ; 5.658 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 9.091 ; 9.091 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 7.190 ; 7.190 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -1.437 ; -1.437 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -1.607 ; -1.607 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -1.656 ; -1.656 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -1.808 ; -1.808 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -1.617 ; -1.617 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -1.577 ; -1.577 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -1.572 ; -1.572 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -1.437 ; -1.437 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -1.453 ; -1.453 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -1.606 ; -1.606 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -1.453 ; -1.453 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -1.614 ; -1.614 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -1.750 ; -1.750 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -1.481 ; -1.481 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -1.495 ; -1.495 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -1.582 ; -1.582 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -1.704 ; -1.704 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -1.709 ; -1.709 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -1.676 ; -1.676 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -2.002 ; -2.002 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -1.935 ; -1.935 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -2.003 ; -2.003 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -1.652 ; -1.652 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -1.536 ; -1.536 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -1.509 ; -1.509 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -1.481 ; -1.481 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -2.460 ; -2.460 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -2.242 ; -2.242 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -2.435 ; -2.435 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -2.376 ; -2.376 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -2.418 ; -2.418 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -3.992 ; -3.992 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 14.721 ; 14.721 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 7.501  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 7.184  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 5.796  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 7.501  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 7.184  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 5.796  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 13.135 ; 13.135 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.654  ; 7.310  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 7.025  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 14.012 ; 14.012 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.310  ; 6.654  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 7.025  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 10.251 ; 10.251 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 12.139 ; 12.139 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 9.996  ; 9.996  ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 10.208 ; 10.208 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 11.004 ; 11.004 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 9.809  ; 9.809  ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 9.867  ; 9.867  ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 9.574  ; 9.574  ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 10.744 ; 10.744 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 9.994  ; 9.994  ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 11.837 ; 11.837 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 11.452 ; 11.452 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 12.139 ; 12.139 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 11.453 ; 11.453 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 11.494 ; 11.494 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 12.121 ; 12.121 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 10.814 ; 10.814 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 11.860 ; 11.860 ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 8.032  ; 8.032  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 9.099  ; 9.099  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 11.736 ; 11.736 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.364 ; 6.364 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 3.198 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.085 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.626 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 3.198 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.085 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.626 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.747 ; 5.747 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.867 ; 3.127 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 3.024 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 6.078 ; 6.078 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.127 ; 2.867 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 3.024 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 4.978 ; 4.978 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 4.142 ; 4.142 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 4.508 ; 4.508 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 4.566 ; 4.566 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 4.440 ; 4.440 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.315 ; 4.315 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.142 ; 4.142 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.245 ; 4.245 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.225 ; 4.225 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.356 ; 4.356 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 4.765 ; 4.765 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 4.815 ; 4.815 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 4.856 ; 4.856 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 4.436 ; 4.436 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 4.606 ; 4.606 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.029 ; 5.029 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 4.723 ; 4.723 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 4.955 ; 4.955 ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 2.768 ; 2.768 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 2.561 ; 2.561 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.362 ; 5.362 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1]        ; 6060     ; 1        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; 6060     ; 6092     ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|EA[1]        ; 28       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1]        ; 18       ; 0        ; 0        ; 0        ;
; wen                               ; control_disparo:inst|EA[1]        ; 6059     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; 12118    ; 0        ; 12119    ; 1        ;
; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; 12118    ; 12182    ; 12135    ; 12199    ;
; ifclk                             ; control_fifo:inst2|EA[0]          ; 56       ; 0        ; 56       ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0]          ; 0        ; 0        ; 22       ; 0        ;
; wen                               ; control_fifo:inst2|EA[0]          ; 12118    ; 0        ; 12118    ; 0        ;
; control_disparo:inst|EA[1]        ; ifclk                             ; 40       ; 12       ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; ifclk                             ; 28       ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 3071     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 12       ; 2        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 6        ; 16       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; wen                               ; 6059     ; 0        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; wen                               ; 6059     ; 6091     ; 0        ; 0        ;
; ifclk                             ; wen                               ; 28       ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 6059     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1]        ; 6060     ; 1        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; 6060     ; 6092     ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|EA[1]        ; 28       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1]        ; 18       ; 0        ; 0        ; 0        ;
; wen                               ; control_disparo:inst|EA[1]        ; 6059     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; 12118    ; 0        ; 12119    ; 1        ;
; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; 12118    ; 12182    ; 12135    ; 12199    ;
; ifclk                             ; control_fifo:inst2|EA[0]          ; 56       ; 0        ; 56       ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0]          ; 0        ; 0        ; 22       ; 0        ;
; wen                               ; control_fifo:inst2|EA[0]          ; 12118    ; 0        ; 12118    ; 0        ;
; control_disparo:inst|EA[1]        ; ifclk                             ; 40       ; 12       ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; ifclk                             ; 28       ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 3071     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 12       ; 2        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 6        ; 16       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; wen                               ; 6059     ; 0        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; wen                               ; 6059     ; 6091     ; 0        ; 0        ;
; ifclk                             ; wen                               ; 28       ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 6059     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 483   ; 483  ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Fri Jun 14 11:39:14 2013
Info: Command: quartus_sta daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst2|leyendo|combout" is a latch
    Warning (335094): Node "inst2|dataOut[15]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[14]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[13]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[12]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[11]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[10]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[9]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[8]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[7]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[6]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[5]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[4]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[3]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[2]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[1]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[0]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[1]} {inst4|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name wen wen
    Info (332105): create_clock -period 1.000 -name control_disparo:inst|EA[1] control_disparo:inst|EA[1]
    Info (332105): create_clock -period 1.000 -name control_fifo:inst2|EA[0] control_fifo:inst2|EA[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.298
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.298       -17.856 ifclk 
    Info (332119):    -7.051     -3269.155 wen 
    Info (332119):    -5.652     -2523.429 control_fifo:inst2|EA[0] 
    Info (332119):    -4.066     -1674.793 control_disparo:inst|EA[1] 
    Info (332119):    -3.075       -34.971 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -4.472
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.472      -322.004 control_disparo:inst|EA[1] 
    Info (332119):    -3.763      -106.866 control_fifo:inst2|EA[0] 
    Info (332119):    -2.649       -15.739 ifclk 
    Info (332119):    -1.487        -2.974 wen 
    Info (332119):     0.445         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 8.741
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.741         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.586         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -4097.300 control_fifo:inst2|EA[0] 
    Info (332119):    -2.064     -2050.119 wen 
    Info (332119):    -2.064     -2048.650 control_disparo:inst|EA[1] 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 23 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_M2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_G16" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NconvStart" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NGate" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.470
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.470        -6.667 ifclk 
    Info (332119):    -2.673     -1039.618 wen 
    Info (332119):    -2.288      -834.277 control_fifo:inst2|EA[0] 
    Info (332119):    -1.671      -506.817 control_disparo:inst|EA[1] 
    Info (332119):    -1.533       -17.870 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -1.965
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.965       -40.499 control_fifo:inst2|EA[0] 
    Info (332119):    -1.681       -13.309 ifclk 
    Info (332119):    -1.639       -73.441 control_disparo:inst|EA[1] 
    Info (332119):    -0.637        -1.270 wen 
    Info (332119):     0.215         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 9.614
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.614         0.000 ifclk 
Info (332146): Worst-case removal slack is 10.997
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.997         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -3719.600 control_fifo:inst2|EA[0] 
    Info (332119):    -1.880     -1861.022 wen 
    Info (332119):    -1.880     -1859.800 control_disparo:inst|EA[1] 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Fri Jun 14 11:39:24 2013
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


