
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 9.04

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: result[2] (input port clocked by clk)
Endpoint: src_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     4    0.05    0.00    0.00    4.00 ^ result[2] (in)
                                         result[2] (net)
                  0.00    0.00    4.00 ^ _488_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.07    0.05    4.05 v _488_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _064_ (net)
                  0.07    0.00    4.05 v _489_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.03    0.03    4.08 ^ _489_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         src_o[10] (net)
                  0.03    0.00    4.08 ^ src_o[10] (out)
                                  4.08   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -4.08   data arrival time
-----------------------------------------------------------------------------
                                  8.08   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_reduct (input port clocked by clk)
Endpoint: src_o[100] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     3    0.04    0.00    0.00    4.00 v is_reduct (in)
                                         is_reduct (net)
                  0.00    0.00    4.00 v _425_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    96    1.16    4.25    2.47    6.47 ^ _425_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _011_ (net)
                  4.25    0.00    6.47 ^ _428_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.88    0.08    6.55 v _428_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _014_ (net)
                  0.88    0.00    6.55 v _432_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.41    6.96 v _432_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         src_o[100] (net)
                  0.06    0.00    6.96 v src_o[100] (out)
                                  6.96   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.96   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_reduct (input port clocked by clk)
Endpoint: src_o[100] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     3    0.04    0.00    0.00    4.00 v is_reduct (in)
                                         is_reduct (net)
                  0.00    0.00    4.00 v _425_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    96    1.16    4.25    2.47    6.47 ^ _425_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _011_ (net)
                  4.25    0.00    6.47 ^ _428_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.88    0.08    6.55 v _428_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _014_ (net)
                  0.88    0.00    6.55 v _432_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.41    6.96 v _432_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         src_o[100] (net)
                  0.06    0.00    6.96 v src_o[100] (out)
                                  6.96   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.96   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          3.37e-03   6.37e-04   1.10e-07   4.01e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.37e-03   6.37e-04   1.10e-07   4.01e-03 100.0%
                          84.1%      15.9%       0.0%
