This repository contains source code for an implementation of a simple
architectural simulator consisting of an extremely simple, memory trace-driven
out-of-order core model attached to a simple DRAM model.
