DECL|BIASCONF|member|__IOM uint32_t BIASCONF; /**< Configurations Related to the Bias */
DECL|BIASTESTCTRL|member|__IOM uint32_t BIASTESTCTRL; /**< Test Control Register for regulator and BIAS */
DECL|CMD|member|__IOM uint32_t CMD; /**< Command Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /**< Control Register */
DECL|DCDCCLIMCTRL|member|__IOM uint32_t DCDCCLIMCTRL; /**< DCDC Power Train PFET Current Limiter Control Register */
DECL|DCDCCTRL|member|__IOM uint32_t DCDCCTRL; /**< DCDC Control */
DECL|DCDCLNCOMPCTRL|member|__IOM uint32_t DCDCLNCOMPCTRL; /**< DCDC Low Noise Compensator Control Register */
DECL|DCDCLNFREQCTRL|member|__IOM uint32_t DCDCLNFREQCTRL; /**< DCDC Low Noise Controller Frequency Control */
DECL|DCDCLNVCTRL|member|__IOM uint32_t DCDCLNVCTRL; /**< DCDC Low Noise Voltage Register */
DECL|DCDCLPCTRL|member|__IOM uint32_t DCDCLPCTRL; /**< DCDC Low Power Control Register */
DECL|DCDCLPVCTRL|member|__IOM uint32_t DCDCLPVCTRL; /**< DCDC Low Power Voltage Register */
DECL|DCDCMISCCTRL|member|__IOM uint32_t DCDCMISCCTRL; /**< DCDC Miscellaneous Control Register */
DECL|DCDCSYNC|member|__IM uint32_t DCDCSYNC; /**< DCDC Read Status Register */
DECL|DCDCTIMING|member|__IOM uint32_t DCDCTIMING; /**< DCDC Controller Timing Value Register */
DECL|DCDCZDETCTRL|member|__IOM uint32_t DCDCZDETCTRL; /**< DCDC Power Train NFET Zero Current Detector Control Register */
DECL|EM4CTRL|member|__IOM uint32_t EM4CTRL; /**< EM4 Control Register */
DECL|EMU_BIASCONF_GMCEM23_DEFAULT|macro|EMU_BIASCONF_GMCEM23_DEFAULT
DECL|EMU_BIASCONF_GMCEM23|macro|EMU_BIASCONF_GMCEM23
DECL|EMU_BIASCONF_LPEM01_DEFAULT|macro|EMU_BIASCONF_LPEM01_DEFAULT
DECL|EMU_BIASCONF_LPEM01|macro|EMU_BIASCONF_LPEM01
DECL|EMU_BIASCONF_LPEM23_DEFAULT|macro|EMU_BIASCONF_LPEM23_DEFAULT
DECL|EMU_BIASCONF_LPEM23|macro|EMU_BIASCONF_LPEM23
DECL|EMU_BIASCONF_NADUTYEM01_DEFAULT|macro|EMU_BIASCONF_NADUTYEM01_DEFAULT
DECL|EMU_BIASCONF_NADUTYEM01|macro|EMU_BIASCONF_NADUTYEM01
DECL|EMU_BIASCONF_NADUTYEM23_DEFAULT|macro|EMU_BIASCONF_NADUTYEM23_DEFAULT
DECL|EMU_BIASCONF_NADUTYEM23|macro|EMU_BIASCONF_NADUTYEM23
DECL|EMU_BIASCONF_UADUTYEM23_DEFAULT|macro|EMU_BIASCONF_UADUTYEM23_DEFAULT
DECL|EMU_BIASCONF_UADUTYEM23|macro|EMU_BIASCONF_UADUTYEM23
DECL|EMU_BIASTESTCTRL_BIAS_RIP_RESET_DEFAULT|macro|EMU_BIASTESTCTRL_BIAS_RIP_RESET_DEFAULT
DECL|EMU_BIASTESTCTRL_BIAS_RIP_RESET|macro|EMU_BIASTESTCTRL_BIAS_RIP_RESET
DECL|EMU_CMD_EM4UNLATCH_DEFAULT|macro|EMU_CMD_EM4UNLATCH_DEFAULT
DECL|EMU_CMD_EM4UNLATCH|macro|EMU_CMD_EM4UNLATCH
DECL|EMU_CTRL_EM2BLOCK_DEFAULT|macro|EMU_CTRL_EM2BLOCK_DEFAULT
DECL|EMU_CTRL_EM2BLOCK|macro|EMU_CTRL_EM2BLOCK
DECL|EMU_DCDCCLIMCTRL_BYPLIMEN_DEFAULT|macro|EMU_DCDCCLIMCTRL_BYPLIMEN_DEFAULT
DECL|EMU_DCDCCLIMCTRL_BYPLIMEN|macro|EMU_DCDCCLIMCTRL_BYPLIMEN
DECL|EMU_DCDCCLIMCTRL_CLIMBLANKDLY_DEFAULT|macro|EMU_DCDCCLIMCTRL_CLIMBLANKDLY_DEFAULT
DECL|EMU_DCDCCTRL_DCDCMODEEM23_DEFAULT|macro|EMU_DCDCCTRL_DCDCMODEEM23_DEFAULT
DECL|EMU_DCDCCTRL_DCDCMODEEM23_EM23LOWPOWER|macro|EMU_DCDCCTRL_DCDCMODEEM23_EM23LOWPOWER
DECL|EMU_DCDCCTRL_DCDCMODEEM23_EM23SW|macro|EMU_DCDCCTRL_DCDCMODEEM23_EM23SW
DECL|EMU_DCDCCTRL_DCDCMODEEM23|macro|EMU_DCDCCTRL_DCDCMODEEM23
DECL|EMU_DCDCCTRL_DCDCMODEEM4_DEFAULT|macro|EMU_DCDCCTRL_DCDCMODEEM4_DEFAULT
DECL|EMU_DCDCCTRL_DCDCMODEEM4_EM4LOWPOWER|macro|EMU_DCDCCTRL_DCDCMODEEM4_EM4LOWPOWER
DECL|EMU_DCDCCTRL_DCDCMODEEM4_EM4SW|macro|EMU_DCDCCTRL_DCDCMODEEM4_EM4SW
DECL|EMU_DCDCCTRL_DCDCMODEEM4|macro|EMU_DCDCCTRL_DCDCMODEEM4
DECL|EMU_DCDCCTRL_DCDCMODE_BYPASS|macro|EMU_DCDCCTRL_DCDCMODE_BYPASS
DECL|EMU_DCDCCTRL_DCDCMODE_DEFAULT|macro|EMU_DCDCCTRL_DCDCMODE_DEFAULT
DECL|EMU_DCDCCTRL_DCDCMODE_LOWNOISE|macro|EMU_DCDCCTRL_DCDCMODE_LOWNOISE
DECL|EMU_DCDCCTRL_DCDCMODE_LOWPOWER|macro|EMU_DCDCCTRL_DCDCMODE_LOWPOWER
DECL|EMU_DCDCCTRL_DCDCMODE_OFF|macro|EMU_DCDCCTRL_DCDCMODE_OFF
DECL|EMU_DCDCLNCOMPCTRL_COMPENC1_DEFAULT|macro|EMU_DCDCLNCOMPCTRL_COMPENC1_DEFAULT
DECL|EMU_DCDCLNCOMPCTRL_COMPENC2_DEFAULT|macro|EMU_DCDCLNCOMPCTRL_COMPENC2_DEFAULT
DECL|EMU_DCDCLNCOMPCTRL_COMPENC3_DEFAULT|macro|EMU_DCDCLNCOMPCTRL_COMPENC3_DEFAULT
DECL|EMU_DCDCLNCOMPCTRL_COMPENR1_DEFAULT|macro|EMU_DCDCLNCOMPCTRL_COMPENR1_DEFAULT
DECL|EMU_DCDCLNCOMPCTRL_COMPENR2_DEFAULT|macro|EMU_DCDCLNCOMPCTRL_COMPENR2_DEFAULT
DECL|EMU_DCDCLNCOMPCTRL_COMPENR3_DEFAULT|macro|EMU_DCDCLNCOMPCTRL_COMPENR3_DEFAULT
DECL|EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT|macro|EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT
DECL|EMU_DCDCLNFREQCTRL_RCOTRIM_DEFAULT|macro|EMU_DCDCLNFREQCTRL_RCOTRIM_DEFAULT
DECL|EMU_DCDCLNVCTRL_LNATT_DEFAULT|macro|EMU_DCDCLNVCTRL_LNATT_DEFAULT
DECL|EMU_DCDCLNVCTRL_LNATT_DIV3|macro|EMU_DCDCLNVCTRL_LNATT_DIV3
DECL|EMU_DCDCLNVCTRL_LNATT_DIV6|macro|EMU_DCDCLNVCTRL_LNATT_DIV6
DECL|EMU_DCDCLNVCTRL_LNATT|macro|EMU_DCDCLNVCTRL_LNATT
DECL|EMU_DCDCLNVCTRL_LNVREF_DEFAULT|macro|EMU_DCDCLNVCTRL_LNVREF_DEFAULT
DECL|EMU_DCDCLPCTRL_LPBLANK_DEFAULT|macro|EMU_DCDCLPCTRL_LPBLANK_DEFAULT
DECL|EMU_DCDCLPCTRL_LPCMPHYSSEL_DEFAULT|macro|EMU_DCDCLPCTRL_LPCMPHYSSEL_DEFAULT
DECL|EMU_DCDCLPCTRL_LPVREFDUTYEN_DEFAULT|macro|EMU_DCDCLPCTRL_LPVREFDUTYEN_DEFAULT
DECL|EMU_DCDCLPCTRL_LPVREFDUTYEN|macro|EMU_DCDCLPCTRL_LPVREFDUTYEN
DECL|EMU_DCDCLPVCTRL_LPATT_DEFAULT|macro|EMU_DCDCLPVCTRL_LPATT_DEFAULT
DECL|EMU_DCDCLPVCTRL_LPATT_DIV4|macro|EMU_DCDCLPVCTRL_LPATT_DIV4
DECL|EMU_DCDCLPVCTRL_LPATT_DIV8|macro|EMU_DCDCLPVCTRL_LPATT_DIV8
DECL|EMU_DCDCLPVCTRL_LPATT|macro|EMU_DCDCLPVCTRL_LPATT
DECL|EMU_DCDCLPVCTRL_LPVREF_DEFAULT|macro|EMU_DCDCLPVCTRL_LPVREF_DEFAULT
DECL|EMU_DCDCMISCCTRL_BYPLIMSEL_DEFAULT|macro|EMU_DCDCMISCCTRL_BYPLIMSEL_DEFAULT
DECL|EMU_DCDCMISCCTRL_LNCLIMILIMSEL_DEFAULT|macro|EMU_DCDCMISCCTRL_LNCLIMILIMSEL_DEFAULT
DECL|EMU_DCDCMISCCTRL_LNFORCECCM_DEFAULT|macro|EMU_DCDCMISCCTRL_LNFORCECCM_DEFAULT
DECL|EMU_DCDCMISCCTRL_LNFORCECCM|macro|EMU_DCDCMISCCTRL_LNFORCECCM
DECL|EMU_DCDCMISCCTRL_LPCLIMILIMSEL_DEFAULT|macro|EMU_DCDCMISCCTRL_LPCLIMILIMSEL_DEFAULT
DECL|EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS0|macro|EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS0
DECL|EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS1|macro|EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS1
DECL|EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS2|macro|EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS2
DECL|EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS3|macro|EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS3
DECL|EMU_DCDCMISCCTRL_LPCMPBIAS_DEFAULT|macro|EMU_DCDCMISCCTRL_LPCMPBIAS_DEFAULT
DECL|EMU_DCDCMISCCTRL_NFETCNT_DEFAULT|macro|EMU_DCDCMISCCTRL_NFETCNT_DEFAULT
DECL|EMU_DCDCMISCCTRL_PFETCNT_DEFAULT|macro|EMU_DCDCMISCCTRL_PFETCNT_DEFAULT
DECL|EMU_DCDCSYNC_DCDCCTRLBUSY_DEFAULT|macro|EMU_DCDCSYNC_DCDCCTRLBUSY_DEFAULT
DECL|EMU_DCDCSYNC_DCDCCTRLBUSY|macro|EMU_DCDCSYNC_DCDCCTRLBUSY
DECL|EMU_DCDCTIMING_BYPWAIT_DEFAULT|macro|EMU_DCDCTIMING_BYPWAIT_DEFAULT
DECL|EMU_DCDCTIMING_COMPENPRCHGEN_DEFAULT|macro|EMU_DCDCTIMING_COMPENPRCHGEN_DEFAULT
DECL|EMU_DCDCTIMING_COMPENPRCHGEN|macro|EMU_DCDCTIMING_COMPENPRCHGEN
DECL|EMU_DCDCTIMING_DUTYSCALE_DEFAULT|macro|EMU_DCDCTIMING_DUTYSCALE_DEFAULT
DECL|EMU_DCDCTIMING_LNWAIT_DEFAULT|macro|EMU_DCDCTIMING_LNWAIT_DEFAULT
DECL|EMU_DCDCTIMING_LPINITWAIT_DEFAULT|macro|EMU_DCDCTIMING_LPINITWAIT_DEFAULT
DECL|EMU_DCDCZDETCTRL_ZDETBLANKDLY_DEFAULT|macro|EMU_DCDCZDETCTRL_ZDETBLANKDLY_DEFAULT
DECL|EMU_DCDCZDETCTRL_ZDETILIMSEL_DEFAULT|macro|EMU_DCDCZDETCTRL_ZDETILIMSEL_DEFAULT
DECL|EMU_EM4CTRL_EM4ENTRY_DEFAULT|macro|EMU_EM4CTRL_EM4ENTRY_DEFAULT
DECL|EMU_EM4CTRL_EM4IORETMODE_DEFAULT|macro|EMU_EM4CTRL_EM4IORETMODE_DEFAULT
DECL|EMU_EM4CTRL_EM4IORETMODE_DISABLE|macro|EMU_EM4CTRL_EM4IORETMODE_DISABLE
DECL|EMU_EM4CTRL_EM4IORETMODE_EM4EXIT|macro|EMU_EM4CTRL_EM4IORETMODE_EM4EXIT
DECL|EMU_EM4CTRL_EM4IORETMODE_SWUNLATCH|macro|EMU_EM4CTRL_EM4IORETMODE_SWUNLATCH
DECL|EMU_EM4CTRL_EM4STATE_DEFAULT|macro|EMU_EM4CTRL_EM4STATE_DEFAULT
DECL|EMU_EM4CTRL_EM4STATE_EM4H|macro|EMU_EM4CTRL_EM4STATE_EM4H
DECL|EMU_EM4CTRL_EM4STATE_EM4S|macro|EMU_EM4CTRL_EM4STATE_EM4S
DECL|EMU_EM4CTRL_EM4STATE|macro|EMU_EM4CTRL_EM4STATE
DECL|EMU_EM4CTRL_RETAINLFRCO_DEFAULT|macro|EMU_EM4CTRL_RETAINLFRCO_DEFAULT
DECL|EMU_EM4CTRL_RETAINLFRCO|macro|EMU_EM4CTRL_RETAINLFRCO
DECL|EMU_EM4CTRL_RETAINLFXO_DEFAULT|macro|EMU_EM4CTRL_RETAINLFXO_DEFAULT
DECL|EMU_EM4CTRL_RETAINLFXO|macro|EMU_EM4CTRL_RETAINLFXO
DECL|EMU_EM4CTRL_RETAINULFRCO_DEFAULT|macro|EMU_EM4CTRL_RETAINULFRCO_DEFAULT
DECL|EMU_EM4CTRL_RETAINULFRCO|macro|EMU_EM4CTRL_RETAINULFRCO
DECL|EMU_IEN_DCDCINBYPASS_DEFAULT|macro|EMU_IEN_DCDCINBYPASS_DEFAULT
DECL|EMU_IEN_DCDCINBYPASS|macro|EMU_IEN_DCDCINBYPASS
DECL|EMU_IEN_DCDCLNRUNNING_DEFAULT|macro|EMU_IEN_DCDCLNRUNNING_DEFAULT
DECL|EMU_IEN_DCDCLNRUNNING|macro|EMU_IEN_DCDCLNRUNNING
DECL|EMU_IEN_DCDCLPRUNNING_DEFAULT|macro|EMU_IEN_DCDCLPRUNNING_DEFAULT
DECL|EMU_IEN_DCDCLPRUNNING|macro|EMU_IEN_DCDCLPRUNNING
DECL|EMU_IEN_EM23WAKEUP_DEFAULT|macro|EMU_IEN_EM23WAKEUP_DEFAULT
DECL|EMU_IEN_EM23WAKEUP|macro|EMU_IEN_EM23WAKEUP
DECL|EMU_IEN_NFETOVERCURRENTLIMIT_DEFAULT|macro|EMU_IEN_NFETOVERCURRENTLIMIT_DEFAULT
DECL|EMU_IEN_NFETOVERCURRENTLIMIT|macro|EMU_IEN_NFETOVERCURRENTLIMIT
DECL|EMU_IEN_PFETOVERCURRENTLIMIT_DEFAULT|macro|EMU_IEN_PFETOVERCURRENTLIMIT_DEFAULT
DECL|EMU_IEN_PFETOVERCURRENTLIMIT|macro|EMU_IEN_PFETOVERCURRENTLIMIT
DECL|EMU_IEN_TEMPHIGH_DEFAULT|macro|EMU_IEN_TEMPHIGH_DEFAULT
DECL|EMU_IEN_TEMPHIGH|macro|EMU_IEN_TEMPHIGH
DECL|EMU_IEN_TEMPLOW_DEFAULT|macro|EMU_IEN_TEMPLOW_DEFAULT
DECL|EMU_IEN_TEMPLOW|macro|EMU_IEN_TEMPLOW
DECL|EMU_IEN_TEMP_DEFAULT|macro|EMU_IEN_TEMP_DEFAULT
DECL|EMU_IEN_TEMP|macro|EMU_IEN_TEMP
DECL|EMU_IEN_VMONALTAVDDFALL_DEFAULT|macro|EMU_IEN_VMONALTAVDDFALL_DEFAULT
DECL|EMU_IEN_VMONALTAVDDFALL|macro|EMU_IEN_VMONALTAVDDFALL
DECL|EMU_IEN_VMONALTAVDDRISE_DEFAULT|macro|EMU_IEN_VMONALTAVDDRISE_DEFAULT
DECL|EMU_IEN_VMONALTAVDDRISE|macro|EMU_IEN_VMONALTAVDDRISE
DECL|EMU_IEN_VMONAVDDFALL_DEFAULT|macro|EMU_IEN_VMONAVDDFALL_DEFAULT
DECL|EMU_IEN_VMONAVDDFALL|macro|EMU_IEN_VMONAVDDFALL
DECL|EMU_IEN_VMONAVDDRISE_DEFAULT|macro|EMU_IEN_VMONAVDDRISE_DEFAULT
DECL|EMU_IEN_VMONAVDDRISE|macro|EMU_IEN_VMONAVDDRISE
DECL|EMU_IEN_VMONDVDDFALL_DEFAULT|macro|EMU_IEN_VMONDVDDFALL_DEFAULT
DECL|EMU_IEN_VMONDVDDFALL|macro|EMU_IEN_VMONDVDDFALL
DECL|EMU_IEN_VMONDVDDRISE_DEFAULT|macro|EMU_IEN_VMONDVDDRISE_DEFAULT
DECL|EMU_IEN_VMONDVDDRISE|macro|EMU_IEN_VMONDVDDRISE
DECL|EMU_IEN_VMONFVDDFALL_DEFAULT|macro|EMU_IEN_VMONFVDDFALL_DEFAULT
DECL|EMU_IEN_VMONFVDDFALL|macro|EMU_IEN_VMONFVDDFALL
DECL|EMU_IEN_VMONFVDDRISE_DEFAULT|macro|EMU_IEN_VMONFVDDRISE_DEFAULT
DECL|EMU_IEN_VMONFVDDRISE|macro|EMU_IEN_VMONFVDDRISE
DECL|EMU_IEN_VMONIO0FALL_DEFAULT|macro|EMU_IEN_VMONIO0FALL_DEFAULT
DECL|EMU_IEN_VMONIO0FALL|macro|EMU_IEN_VMONIO0FALL
DECL|EMU_IEN_VMONIO0RISE_DEFAULT|macro|EMU_IEN_VMONIO0RISE_DEFAULT
DECL|EMU_IEN_VMONIO0RISE|macro|EMU_IEN_VMONIO0RISE
DECL|EMU_IFC_DCDCINBYPASS_DEFAULT|macro|EMU_IFC_DCDCINBYPASS_DEFAULT
DECL|EMU_IFC_DCDCINBYPASS|macro|EMU_IFC_DCDCINBYPASS
DECL|EMU_IFC_DCDCLNRUNNING_DEFAULT|macro|EMU_IFC_DCDCLNRUNNING_DEFAULT
DECL|EMU_IFC_DCDCLNRUNNING|macro|EMU_IFC_DCDCLNRUNNING
DECL|EMU_IFC_DCDCLPRUNNING_DEFAULT|macro|EMU_IFC_DCDCLPRUNNING_DEFAULT
DECL|EMU_IFC_DCDCLPRUNNING|macro|EMU_IFC_DCDCLPRUNNING
DECL|EMU_IFC_EM23WAKEUP_DEFAULT|macro|EMU_IFC_EM23WAKEUP_DEFAULT
DECL|EMU_IFC_EM23WAKEUP|macro|EMU_IFC_EM23WAKEUP
DECL|EMU_IFC_NFETOVERCURRENTLIMIT_DEFAULT|macro|EMU_IFC_NFETOVERCURRENTLIMIT_DEFAULT
DECL|EMU_IFC_NFETOVERCURRENTLIMIT|macro|EMU_IFC_NFETOVERCURRENTLIMIT
DECL|EMU_IFC_PFETOVERCURRENTLIMIT_DEFAULT|macro|EMU_IFC_PFETOVERCURRENTLIMIT_DEFAULT
DECL|EMU_IFC_PFETOVERCURRENTLIMIT|macro|EMU_IFC_PFETOVERCURRENTLIMIT
DECL|EMU_IFC_TEMPHIGH_DEFAULT|macro|EMU_IFC_TEMPHIGH_DEFAULT
DECL|EMU_IFC_TEMPHIGH|macro|EMU_IFC_TEMPHIGH
DECL|EMU_IFC_TEMPLOW_DEFAULT|macro|EMU_IFC_TEMPLOW_DEFAULT
DECL|EMU_IFC_TEMPLOW|macro|EMU_IFC_TEMPLOW
DECL|EMU_IFC_TEMP_DEFAULT|macro|EMU_IFC_TEMP_DEFAULT
DECL|EMU_IFC_TEMP|macro|EMU_IFC_TEMP
DECL|EMU_IFC_VMONALTAVDDFALL_DEFAULT|macro|EMU_IFC_VMONALTAVDDFALL_DEFAULT
DECL|EMU_IFC_VMONALTAVDDFALL|macro|EMU_IFC_VMONALTAVDDFALL
DECL|EMU_IFC_VMONALTAVDDRISE_DEFAULT|macro|EMU_IFC_VMONALTAVDDRISE_DEFAULT
DECL|EMU_IFC_VMONALTAVDDRISE|macro|EMU_IFC_VMONALTAVDDRISE
DECL|EMU_IFC_VMONAVDDFALL_DEFAULT|macro|EMU_IFC_VMONAVDDFALL_DEFAULT
DECL|EMU_IFC_VMONAVDDFALL|macro|EMU_IFC_VMONAVDDFALL
DECL|EMU_IFC_VMONAVDDRISE_DEFAULT|macro|EMU_IFC_VMONAVDDRISE_DEFAULT
DECL|EMU_IFC_VMONAVDDRISE|macro|EMU_IFC_VMONAVDDRISE
DECL|EMU_IFC_VMONDVDDFALL_DEFAULT|macro|EMU_IFC_VMONDVDDFALL_DEFAULT
DECL|EMU_IFC_VMONDVDDFALL|macro|EMU_IFC_VMONDVDDFALL
DECL|EMU_IFC_VMONDVDDRISE_DEFAULT|macro|EMU_IFC_VMONDVDDRISE_DEFAULT
DECL|EMU_IFC_VMONDVDDRISE|macro|EMU_IFC_VMONDVDDRISE
DECL|EMU_IFC_VMONFVDDFALL_DEFAULT|macro|EMU_IFC_VMONFVDDFALL_DEFAULT
DECL|EMU_IFC_VMONFVDDFALL|macro|EMU_IFC_VMONFVDDFALL
DECL|EMU_IFC_VMONFVDDRISE_DEFAULT|macro|EMU_IFC_VMONFVDDRISE_DEFAULT
DECL|EMU_IFC_VMONFVDDRISE|macro|EMU_IFC_VMONFVDDRISE
DECL|EMU_IFC_VMONIO0FALL_DEFAULT|macro|EMU_IFC_VMONIO0FALL_DEFAULT
DECL|EMU_IFC_VMONIO0FALL|macro|EMU_IFC_VMONIO0FALL
DECL|EMU_IFC_VMONIO0RISE_DEFAULT|macro|EMU_IFC_VMONIO0RISE_DEFAULT
DECL|EMU_IFC_VMONIO0RISE|macro|EMU_IFC_VMONIO0RISE
DECL|EMU_IFS_DCDCINBYPASS_DEFAULT|macro|EMU_IFS_DCDCINBYPASS_DEFAULT
DECL|EMU_IFS_DCDCINBYPASS|macro|EMU_IFS_DCDCINBYPASS
DECL|EMU_IFS_DCDCLNRUNNING_DEFAULT|macro|EMU_IFS_DCDCLNRUNNING_DEFAULT
DECL|EMU_IFS_DCDCLNRUNNING|macro|EMU_IFS_DCDCLNRUNNING
DECL|EMU_IFS_DCDCLPRUNNING_DEFAULT|macro|EMU_IFS_DCDCLPRUNNING_DEFAULT
DECL|EMU_IFS_DCDCLPRUNNING|macro|EMU_IFS_DCDCLPRUNNING
DECL|EMU_IFS_EM23WAKEUP_DEFAULT|macro|EMU_IFS_EM23WAKEUP_DEFAULT
DECL|EMU_IFS_EM23WAKEUP|macro|EMU_IFS_EM23WAKEUP
DECL|EMU_IFS_NFETOVERCURRENTLIMIT_DEFAULT|macro|EMU_IFS_NFETOVERCURRENTLIMIT_DEFAULT
DECL|EMU_IFS_NFETOVERCURRENTLIMIT|macro|EMU_IFS_NFETOVERCURRENTLIMIT
DECL|EMU_IFS_PFETOVERCURRENTLIMIT_DEFAULT|macro|EMU_IFS_PFETOVERCURRENTLIMIT_DEFAULT
DECL|EMU_IFS_PFETOVERCURRENTLIMIT|macro|EMU_IFS_PFETOVERCURRENTLIMIT
DECL|EMU_IFS_TEMPHIGH_DEFAULT|macro|EMU_IFS_TEMPHIGH_DEFAULT
DECL|EMU_IFS_TEMPHIGH|macro|EMU_IFS_TEMPHIGH
DECL|EMU_IFS_TEMPLOW_DEFAULT|macro|EMU_IFS_TEMPLOW_DEFAULT
DECL|EMU_IFS_TEMPLOW|macro|EMU_IFS_TEMPLOW
DECL|EMU_IFS_TEMP_DEFAULT|macro|EMU_IFS_TEMP_DEFAULT
DECL|EMU_IFS_TEMP|macro|EMU_IFS_TEMP
DECL|EMU_IFS_VMONALTAVDDFALL_DEFAULT|macro|EMU_IFS_VMONALTAVDDFALL_DEFAULT
DECL|EMU_IFS_VMONALTAVDDFALL|macro|EMU_IFS_VMONALTAVDDFALL
DECL|EMU_IFS_VMONALTAVDDRISE_DEFAULT|macro|EMU_IFS_VMONALTAVDDRISE_DEFAULT
DECL|EMU_IFS_VMONALTAVDDRISE|macro|EMU_IFS_VMONALTAVDDRISE
DECL|EMU_IFS_VMONAVDDFALL_DEFAULT|macro|EMU_IFS_VMONAVDDFALL_DEFAULT
DECL|EMU_IFS_VMONAVDDFALL|macro|EMU_IFS_VMONAVDDFALL
DECL|EMU_IFS_VMONAVDDRISE_DEFAULT|macro|EMU_IFS_VMONAVDDRISE_DEFAULT
DECL|EMU_IFS_VMONAVDDRISE|macro|EMU_IFS_VMONAVDDRISE
DECL|EMU_IFS_VMONDVDDFALL_DEFAULT|macro|EMU_IFS_VMONDVDDFALL_DEFAULT
DECL|EMU_IFS_VMONDVDDFALL|macro|EMU_IFS_VMONDVDDFALL
DECL|EMU_IFS_VMONDVDDRISE_DEFAULT|macro|EMU_IFS_VMONDVDDRISE_DEFAULT
DECL|EMU_IFS_VMONDVDDRISE|macro|EMU_IFS_VMONDVDDRISE
DECL|EMU_IFS_VMONFVDDFALL_DEFAULT|macro|EMU_IFS_VMONFVDDFALL_DEFAULT
DECL|EMU_IFS_VMONFVDDFALL|macro|EMU_IFS_VMONFVDDFALL
DECL|EMU_IFS_VMONFVDDRISE_DEFAULT|macro|EMU_IFS_VMONFVDDRISE_DEFAULT
DECL|EMU_IFS_VMONFVDDRISE|macro|EMU_IFS_VMONFVDDRISE
DECL|EMU_IFS_VMONIO0FALL_DEFAULT|macro|EMU_IFS_VMONIO0FALL_DEFAULT
DECL|EMU_IFS_VMONIO0FALL|macro|EMU_IFS_VMONIO0FALL
DECL|EMU_IFS_VMONIO0RISE_DEFAULT|macro|EMU_IFS_VMONIO0RISE_DEFAULT
DECL|EMU_IFS_VMONIO0RISE|macro|EMU_IFS_VMONIO0RISE
DECL|EMU_IF_DCDCINBYPASS_DEFAULT|macro|EMU_IF_DCDCINBYPASS_DEFAULT
DECL|EMU_IF_DCDCINBYPASS|macro|EMU_IF_DCDCINBYPASS
DECL|EMU_IF_DCDCLNRUNNING_DEFAULT|macro|EMU_IF_DCDCLNRUNNING_DEFAULT
DECL|EMU_IF_DCDCLNRUNNING|macro|EMU_IF_DCDCLNRUNNING
DECL|EMU_IF_DCDCLPRUNNING_DEFAULT|macro|EMU_IF_DCDCLPRUNNING_DEFAULT
DECL|EMU_IF_DCDCLPRUNNING|macro|EMU_IF_DCDCLPRUNNING
DECL|EMU_IF_EM23WAKEUP_DEFAULT|macro|EMU_IF_EM23WAKEUP_DEFAULT
DECL|EMU_IF_EM23WAKEUP|macro|EMU_IF_EM23WAKEUP
DECL|EMU_IF_NFETOVERCURRENTLIMIT_DEFAULT|macro|EMU_IF_NFETOVERCURRENTLIMIT_DEFAULT
DECL|EMU_IF_NFETOVERCURRENTLIMIT|macro|EMU_IF_NFETOVERCURRENTLIMIT
DECL|EMU_IF_PFETOVERCURRENTLIMIT_DEFAULT|macro|EMU_IF_PFETOVERCURRENTLIMIT_DEFAULT
DECL|EMU_IF_PFETOVERCURRENTLIMIT|macro|EMU_IF_PFETOVERCURRENTLIMIT
DECL|EMU_IF_TEMPHIGH_DEFAULT|macro|EMU_IF_TEMPHIGH_DEFAULT
DECL|EMU_IF_TEMPHIGH|macro|EMU_IF_TEMPHIGH
DECL|EMU_IF_TEMPLOW_DEFAULT|macro|EMU_IF_TEMPLOW_DEFAULT
DECL|EMU_IF_TEMPLOW|macro|EMU_IF_TEMPLOW
DECL|EMU_IF_TEMP_DEFAULT|macro|EMU_IF_TEMP_DEFAULT
DECL|EMU_IF_TEMP|macro|EMU_IF_TEMP
DECL|EMU_IF_VMONALTAVDDFALL_DEFAULT|macro|EMU_IF_VMONALTAVDDFALL_DEFAULT
DECL|EMU_IF_VMONALTAVDDFALL|macro|EMU_IF_VMONALTAVDDFALL
DECL|EMU_IF_VMONALTAVDDRISE_DEFAULT|macro|EMU_IF_VMONALTAVDDRISE_DEFAULT
DECL|EMU_IF_VMONALTAVDDRISE|macro|EMU_IF_VMONALTAVDDRISE
DECL|EMU_IF_VMONAVDDFALL_DEFAULT|macro|EMU_IF_VMONAVDDFALL_DEFAULT
DECL|EMU_IF_VMONAVDDFALL|macro|EMU_IF_VMONAVDDFALL
DECL|EMU_IF_VMONAVDDRISE_DEFAULT|macro|EMU_IF_VMONAVDDRISE_DEFAULT
DECL|EMU_IF_VMONAVDDRISE|macro|EMU_IF_VMONAVDDRISE
DECL|EMU_IF_VMONDVDDFALL_DEFAULT|macro|EMU_IF_VMONDVDDFALL_DEFAULT
DECL|EMU_IF_VMONDVDDFALL|macro|EMU_IF_VMONDVDDFALL
DECL|EMU_IF_VMONDVDDRISE_DEFAULT|macro|EMU_IF_VMONDVDDRISE_DEFAULT
DECL|EMU_IF_VMONDVDDRISE|macro|EMU_IF_VMONDVDDRISE
DECL|EMU_IF_VMONFVDDFALL_DEFAULT|macro|EMU_IF_VMONFVDDFALL_DEFAULT
DECL|EMU_IF_VMONFVDDFALL|macro|EMU_IF_VMONFVDDFALL
DECL|EMU_IF_VMONFVDDRISE_DEFAULT|macro|EMU_IF_VMONFVDDRISE_DEFAULT
DECL|EMU_IF_VMONFVDDRISE|macro|EMU_IF_VMONFVDDRISE
DECL|EMU_IF_VMONIO0FALL_DEFAULT|macro|EMU_IF_VMONIO0FALL_DEFAULT
DECL|EMU_IF_VMONIO0FALL|macro|EMU_IF_VMONIO0FALL
DECL|EMU_IF_VMONIO0RISE_DEFAULT|macro|EMU_IF_VMONIO0RISE_DEFAULT
DECL|EMU_IF_VMONIO0RISE|macro|EMU_IF_VMONIO0RISE
DECL|EMU_LOCK_LOCKKEY_DEFAULT|macro|EMU_LOCK_LOCKKEY_DEFAULT
DECL|EMU_LOCK_LOCKKEY_LOCKED|macro|EMU_LOCK_LOCKKEY_LOCKED
DECL|EMU_LOCK_LOCKKEY_LOCK|macro|EMU_LOCK_LOCKKEY_LOCK
DECL|EMU_LOCK_LOCKKEY_UNLOCKED|macro|EMU_LOCK_LOCKKEY_UNLOCKED
DECL|EMU_LOCK_LOCKKEY_UNLOCK|macro|EMU_LOCK_LOCKKEY_UNLOCK
DECL|EMU_PWRCFG_PWRCFG_DCDCTODVDD|macro|EMU_PWRCFG_PWRCFG_DCDCTODVDD
DECL|EMU_PWRCFG_PWRCFG_DEFAULT|macro|EMU_PWRCFG_PWRCFG_DEFAULT
DECL|EMU_PWRCFG_PWRCFG_STARTUP|macro|EMU_PWRCFG_PWRCFG_STARTUP
DECL|EMU_PWRCTRL_ANASW_AVDD|macro|EMU_PWRCTRL_ANASW_AVDD
DECL|EMU_PWRCTRL_ANASW_DEFAULT|macro|EMU_PWRCTRL_ANASW_DEFAULT
DECL|EMU_PWRCTRL_ANASW_DVDD|macro|EMU_PWRCTRL_ANASW_DVDD
DECL|EMU_PWRCTRL_ANASW|macro|EMU_PWRCTRL_ANASW
DECL|EMU_PWRLOCK_LOCKKEY_DEFAULT|macro|EMU_PWRLOCK_LOCKKEY_DEFAULT
DECL|EMU_PWRLOCK_LOCKKEY_LOCKED|macro|EMU_PWRLOCK_LOCKKEY_LOCKED
DECL|EMU_PWRLOCK_LOCKKEY_LOCK|macro|EMU_PWRLOCK_LOCKKEY_LOCK
DECL|EMU_PWRLOCK_LOCKKEY_UNLOCKED|macro|EMU_PWRLOCK_LOCKKEY_UNLOCKED
DECL|EMU_PWRLOCK_LOCKKEY_UNLOCK|macro|EMU_PWRLOCK_LOCKKEY_UNLOCK
DECL|EMU_RAM0CTRL_RAMPOWERDOWN_BLK1TO4|macro|EMU_RAM0CTRL_RAMPOWERDOWN_BLK1TO4
DECL|EMU_RAM0CTRL_RAMPOWERDOWN_BLK2TO4|macro|EMU_RAM0CTRL_RAMPOWERDOWN_BLK2TO4
DECL|EMU_RAM0CTRL_RAMPOWERDOWN_BLK3TO4|macro|EMU_RAM0CTRL_RAMPOWERDOWN_BLK3TO4
DECL|EMU_RAM0CTRL_RAMPOWERDOWN_BLK4|macro|EMU_RAM0CTRL_RAMPOWERDOWN_BLK4
DECL|EMU_RAM0CTRL_RAMPOWERDOWN_DEFAULT|macro|EMU_RAM0CTRL_RAMPOWERDOWN_DEFAULT
DECL|EMU_RAM0CTRL_RAMPOWERDOWN_NONE|macro|EMU_RAM0CTRL_RAMPOWERDOWN_NONE
DECL|EMU_STATUS_EM4IORET_DEFAULT|macro|EMU_STATUS_EM4IORET_DEFAULT
DECL|EMU_STATUS_EM4IORET_DISABLED|macro|EMU_STATUS_EM4IORET_DISABLED
DECL|EMU_STATUS_EM4IORET_ENABLED|macro|EMU_STATUS_EM4IORET_ENABLED
DECL|EMU_STATUS_EM4IORET|macro|EMU_STATUS_EM4IORET
DECL|EMU_STATUS_VMONALTAVDD_DEFAULT|macro|EMU_STATUS_VMONALTAVDD_DEFAULT
DECL|EMU_STATUS_VMONALTAVDD|macro|EMU_STATUS_VMONALTAVDD
DECL|EMU_STATUS_VMONAVDD_DEFAULT|macro|EMU_STATUS_VMONAVDD_DEFAULT
DECL|EMU_STATUS_VMONAVDD|macro|EMU_STATUS_VMONAVDD
DECL|EMU_STATUS_VMONDVDD_DEFAULT|macro|EMU_STATUS_VMONDVDD_DEFAULT
DECL|EMU_STATUS_VMONDVDD|macro|EMU_STATUS_VMONDVDD
DECL|EMU_STATUS_VMONFVDD_DEFAULT|macro|EMU_STATUS_VMONFVDD_DEFAULT
DECL|EMU_STATUS_VMONFVDD|macro|EMU_STATUS_VMONFVDD
DECL|EMU_STATUS_VMONIO0_DEFAULT|macro|EMU_STATUS_VMONIO0_DEFAULT
DECL|EMU_STATUS_VMONIO0|macro|EMU_STATUS_VMONIO0
DECL|EMU_STATUS_VMONRDY_DEFAULT|macro|EMU_STATUS_VMONRDY_DEFAULT
DECL|EMU_STATUS_VMONRDY|macro|EMU_STATUS_VMONRDY
DECL|EMU_TEMPLIMITS_EM4WUEN_DEFAULT|macro|EMU_TEMPLIMITS_EM4WUEN_DEFAULT
DECL|EMU_TEMPLIMITS_EM4WUEN|macro|EMU_TEMPLIMITS_EM4WUEN
DECL|EMU_TEMPLIMITS_TEMPHIGH_DEFAULT|macro|EMU_TEMPLIMITS_TEMPHIGH_DEFAULT
DECL|EMU_TEMPLIMITS_TEMPLOW_DEFAULT|macro|EMU_TEMPLIMITS_TEMPLOW_DEFAULT
DECL|EMU_TEMP_TEMP_DEFAULT|macro|EMU_TEMP_TEMP_DEFAULT
DECL|EMU_TESTLOCK_LOCKKEY_DEFAULT|macro|EMU_TESTLOCK_LOCKKEY_DEFAULT
DECL|EMU_TESTLOCK_LOCKKEY_LOCKED|macro|EMU_TESTLOCK_LOCKKEY_LOCKED
DECL|EMU_TESTLOCK_LOCKKEY_LOCK|macro|EMU_TESTLOCK_LOCKKEY_LOCK
DECL|EMU_TESTLOCK_LOCKKEY_UNLOCKED|macro|EMU_TESTLOCK_LOCKKEY_UNLOCKED
DECL|EMU_TESTLOCK_LOCKKEY_UNLOCK|macro|EMU_TESTLOCK_LOCKKEY_UNLOCK
DECL|EMU_TypeDef|typedef|} EMU_TypeDef; /** @} */
DECL|EMU_VMONALTAVDDCTRL_EN_DEFAULT|macro|EMU_VMONALTAVDDCTRL_EN_DEFAULT
DECL|EMU_VMONALTAVDDCTRL_EN|macro|EMU_VMONALTAVDDCTRL_EN
DECL|EMU_VMONALTAVDDCTRL_FALLWU_DEFAULT|macro|EMU_VMONALTAVDDCTRL_FALLWU_DEFAULT
DECL|EMU_VMONALTAVDDCTRL_FALLWU|macro|EMU_VMONALTAVDDCTRL_FALLWU
DECL|EMU_VMONALTAVDDCTRL_RISEWU_DEFAULT|macro|EMU_VMONALTAVDDCTRL_RISEWU_DEFAULT
DECL|EMU_VMONALTAVDDCTRL_RISEWU|macro|EMU_VMONALTAVDDCTRL_RISEWU
DECL|EMU_VMONALTAVDDCTRL_THRESCOARSE_DEFAULT|macro|EMU_VMONALTAVDDCTRL_THRESCOARSE_DEFAULT
DECL|EMU_VMONALTAVDDCTRL_THRESFINE_DEFAULT|macro|EMU_VMONALTAVDDCTRL_THRESFINE_DEFAULT
DECL|EMU_VMONAVDDCTRL_EN_DEFAULT|macro|EMU_VMONAVDDCTRL_EN_DEFAULT
DECL|EMU_VMONAVDDCTRL_EN|macro|EMU_VMONAVDDCTRL_EN
DECL|EMU_VMONAVDDCTRL_FALLTHRESCOARSE_DEFAULT|macro|EMU_VMONAVDDCTRL_FALLTHRESCOARSE_DEFAULT
DECL|EMU_VMONAVDDCTRL_FALLTHRESFINE_DEFAULT|macro|EMU_VMONAVDDCTRL_FALLTHRESFINE_DEFAULT
DECL|EMU_VMONAVDDCTRL_FALLWU_DEFAULT|macro|EMU_VMONAVDDCTRL_FALLWU_DEFAULT
DECL|EMU_VMONAVDDCTRL_FALLWU|macro|EMU_VMONAVDDCTRL_FALLWU
DECL|EMU_VMONAVDDCTRL_RISETHRESCOARSE_DEFAULT|macro|EMU_VMONAVDDCTRL_RISETHRESCOARSE_DEFAULT
DECL|EMU_VMONAVDDCTRL_RISETHRESFINE_DEFAULT|macro|EMU_VMONAVDDCTRL_RISETHRESFINE_DEFAULT
DECL|EMU_VMONAVDDCTRL_RISEWU_DEFAULT|macro|EMU_VMONAVDDCTRL_RISEWU_DEFAULT
DECL|EMU_VMONAVDDCTRL_RISEWU|macro|EMU_VMONAVDDCTRL_RISEWU
DECL|EMU_VMONDVDDCTRL_EN_DEFAULT|macro|EMU_VMONDVDDCTRL_EN_DEFAULT
DECL|EMU_VMONDVDDCTRL_EN|macro|EMU_VMONDVDDCTRL_EN
DECL|EMU_VMONDVDDCTRL_FALLWU_DEFAULT|macro|EMU_VMONDVDDCTRL_FALLWU_DEFAULT
DECL|EMU_VMONDVDDCTRL_FALLWU|macro|EMU_VMONDVDDCTRL_FALLWU
DECL|EMU_VMONDVDDCTRL_RISEWU_DEFAULT|macro|EMU_VMONDVDDCTRL_RISEWU_DEFAULT
DECL|EMU_VMONDVDDCTRL_RISEWU|macro|EMU_VMONDVDDCTRL_RISEWU
DECL|EMU_VMONDVDDCTRL_THRESCOARSE_DEFAULT|macro|EMU_VMONDVDDCTRL_THRESCOARSE_DEFAULT
DECL|EMU_VMONDVDDCTRL_THRESFINE_DEFAULT|macro|EMU_VMONDVDDCTRL_THRESFINE_DEFAULT
DECL|EMU_VMONIO0CTRL_EN_DEFAULT|macro|EMU_VMONIO0CTRL_EN_DEFAULT
DECL|EMU_VMONIO0CTRL_EN|macro|EMU_VMONIO0CTRL_EN
DECL|EMU_VMONIO0CTRL_FALLWU_DEFAULT|macro|EMU_VMONIO0CTRL_FALLWU_DEFAULT
DECL|EMU_VMONIO0CTRL_FALLWU|macro|EMU_VMONIO0CTRL_FALLWU
DECL|EMU_VMONIO0CTRL_RETDIS_DEFAULT|macro|EMU_VMONIO0CTRL_RETDIS_DEFAULT
DECL|EMU_VMONIO0CTRL_RETDIS|macro|EMU_VMONIO0CTRL_RETDIS
DECL|EMU_VMONIO0CTRL_RISEWU_DEFAULT|macro|EMU_VMONIO0CTRL_RISEWU_DEFAULT
DECL|EMU_VMONIO0CTRL_RISEWU|macro|EMU_VMONIO0CTRL_RISEWU
DECL|EMU_VMONIO0CTRL_THRESCOARSE_DEFAULT|macro|EMU_VMONIO0CTRL_THRESCOARSE_DEFAULT
DECL|EMU_VMONIO0CTRL_THRESFINE_DEFAULT|macro|EMU_VMONIO0CTRL_THRESFINE_DEFAULT
DECL|IEN|member|__IOM uint32_t IEN; /**< Interrupt Enable Register */
DECL|IFC|member|__IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
DECL|IFS|member|__IOM uint32_t IFS; /**< Interrupt Flag Set Register */
DECL|IF|member|__IM uint32_t IF; /**< Interrupt Flag Register */
DECL|LOCK|member|__IOM uint32_t LOCK; /**< Configuration Lock Register */
DECL|PWRCFG|member|__IOM uint32_t PWRCFG; /**< Power Configuration Register */
DECL|PWRCTRL|member|__IOM uint32_t PWRCTRL; /**< Power Control Register. */
DECL|PWRLOCK|member|__IOM uint32_t PWRLOCK; /**< Regulator and Supply Lock Register */
DECL|RAM0CTRL|member|__IOM uint32_t RAM0CTRL; /**< Memory Control Register */
DECL|RESERVED0|member|uint32_t RESERVED0[1]; /**< Reserved for future use **/
DECL|RESERVED1|member|uint32_t RESERVED1[2]; /**< Reserved for future use **/
DECL|RESERVED2|member|uint32_t RESERVED2[1]; /**< Reserved for future use **/
DECL|RESERVED3|member|uint32_t RESERVED3[1]; /**< Reserved for future use **/
DECL|RESERVED4|member|uint32_t RESERVED4[5]; /**< Reserved for future use **/
DECL|RESERVED5|member|uint32_t RESERVED5[49]; /**< Reserved for future use **/
DECL|RESERVED6|member|uint32_t RESERVED6[10]; /**< Reserved for future use **/
DECL|RESERVED7|member|uint32_t RESERVED7[2]; /**< Reserved for future use **/
DECL|STATUS|member|__IM uint32_t STATUS; /**< Status Register */
DECL|TEMPLIMITS|member|__IOM uint32_t TEMPLIMITS; /**< Temperature limits for interrupt generation */
DECL|TEMP|member|__IM uint32_t TEMP; /**< Value of last temperature measurement */
DECL|TESTLOCK|member|__IOM uint32_t TESTLOCK; /**< Test Lock Register */
DECL|VMONALTAVDDCTRL|member|__IOM uint32_t VMONALTAVDDCTRL; /**< Alternate VMON AVDD Channel Control */
DECL|VMONAVDDCTRL|member|__IOM uint32_t VMONAVDDCTRL; /**< VMON AVDD Channel Control */
DECL|VMONDVDDCTRL|member|__IOM uint32_t VMONDVDDCTRL; /**< VMON DVDD Channel Control */
DECL|VMONIO0CTRL|member|__IOM uint32_t VMONIO0CTRL; /**< VMON IOVDD0 Channel Control */
DECL|_EMU_BIASCONF_GMCEM23_DEFAULT|macro|_EMU_BIASCONF_GMCEM23_DEFAULT
DECL|_EMU_BIASCONF_GMCEM23_MASK|macro|_EMU_BIASCONF_GMCEM23_MASK
DECL|_EMU_BIASCONF_GMCEM23_SHIFT|macro|_EMU_BIASCONF_GMCEM23_SHIFT
DECL|_EMU_BIASCONF_LPEM01_DEFAULT|macro|_EMU_BIASCONF_LPEM01_DEFAULT
DECL|_EMU_BIASCONF_LPEM01_MASK|macro|_EMU_BIASCONF_LPEM01_MASK
DECL|_EMU_BIASCONF_LPEM01_SHIFT|macro|_EMU_BIASCONF_LPEM01_SHIFT
DECL|_EMU_BIASCONF_LPEM23_DEFAULT|macro|_EMU_BIASCONF_LPEM23_DEFAULT
DECL|_EMU_BIASCONF_LPEM23_MASK|macro|_EMU_BIASCONF_LPEM23_MASK
DECL|_EMU_BIASCONF_LPEM23_SHIFT|macro|_EMU_BIASCONF_LPEM23_SHIFT
DECL|_EMU_BIASCONF_MASK|macro|_EMU_BIASCONF_MASK
DECL|_EMU_BIASCONF_NADUTYEM01_DEFAULT|macro|_EMU_BIASCONF_NADUTYEM01_DEFAULT
DECL|_EMU_BIASCONF_NADUTYEM01_MASK|macro|_EMU_BIASCONF_NADUTYEM01_MASK
DECL|_EMU_BIASCONF_NADUTYEM01_SHIFT|macro|_EMU_BIASCONF_NADUTYEM01_SHIFT
DECL|_EMU_BIASCONF_NADUTYEM23_DEFAULT|macro|_EMU_BIASCONF_NADUTYEM23_DEFAULT
DECL|_EMU_BIASCONF_NADUTYEM23_MASK|macro|_EMU_BIASCONF_NADUTYEM23_MASK
DECL|_EMU_BIASCONF_NADUTYEM23_SHIFT|macro|_EMU_BIASCONF_NADUTYEM23_SHIFT
DECL|_EMU_BIASCONF_RESETVALUE|macro|_EMU_BIASCONF_RESETVALUE
DECL|_EMU_BIASCONF_UADUTYEM23_DEFAULT|macro|_EMU_BIASCONF_UADUTYEM23_DEFAULT
DECL|_EMU_BIASCONF_UADUTYEM23_MASK|macro|_EMU_BIASCONF_UADUTYEM23_MASK
DECL|_EMU_BIASCONF_UADUTYEM23_SHIFT|macro|_EMU_BIASCONF_UADUTYEM23_SHIFT
DECL|_EMU_BIASTESTCTRL_BIAS_RIP_RESET_DEFAULT|macro|_EMU_BIASTESTCTRL_BIAS_RIP_RESET_DEFAULT
DECL|_EMU_BIASTESTCTRL_BIAS_RIP_RESET_MASK|macro|_EMU_BIASTESTCTRL_BIAS_RIP_RESET_MASK
DECL|_EMU_BIASTESTCTRL_BIAS_RIP_RESET_SHIFT|macro|_EMU_BIASTESTCTRL_BIAS_RIP_RESET_SHIFT
DECL|_EMU_BIASTESTCTRL_MASK|macro|_EMU_BIASTESTCTRL_MASK
DECL|_EMU_BIASTESTCTRL_RESETVALUE|macro|_EMU_BIASTESTCTRL_RESETVALUE
DECL|_EMU_CMD_EM4UNLATCH_DEFAULT|macro|_EMU_CMD_EM4UNLATCH_DEFAULT
DECL|_EMU_CMD_EM4UNLATCH_MASK|macro|_EMU_CMD_EM4UNLATCH_MASK
DECL|_EMU_CMD_EM4UNLATCH_SHIFT|macro|_EMU_CMD_EM4UNLATCH_SHIFT
DECL|_EMU_CMD_MASK|macro|_EMU_CMD_MASK
DECL|_EMU_CMD_RESETVALUE|macro|_EMU_CMD_RESETVALUE
DECL|_EMU_CTRL_EM2BLOCK_DEFAULT|macro|_EMU_CTRL_EM2BLOCK_DEFAULT
DECL|_EMU_CTRL_EM2BLOCK_MASK|macro|_EMU_CTRL_EM2BLOCK_MASK
DECL|_EMU_CTRL_EM2BLOCK_SHIFT|macro|_EMU_CTRL_EM2BLOCK_SHIFT
DECL|_EMU_CTRL_MASK|macro|_EMU_CTRL_MASK
DECL|_EMU_CTRL_RESETVALUE|macro|_EMU_CTRL_RESETVALUE
DECL|_EMU_DCDCCLIMCTRL_BYPLIMEN_DEFAULT|macro|_EMU_DCDCCLIMCTRL_BYPLIMEN_DEFAULT
DECL|_EMU_DCDCCLIMCTRL_BYPLIMEN_MASK|macro|_EMU_DCDCCLIMCTRL_BYPLIMEN_MASK
DECL|_EMU_DCDCCLIMCTRL_BYPLIMEN_SHIFT|macro|_EMU_DCDCCLIMCTRL_BYPLIMEN_SHIFT
DECL|_EMU_DCDCCLIMCTRL_CLIMBLANKDLY_DEFAULT|macro|_EMU_DCDCCLIMCTRL_CLIMBLANKDLY_DEFAULT
DECL|_EMU_DCDCCLIMCTRL_CLIMBLANKDLY_MASK|macro|_EMU_DCDCCLIMCTRL_CLIMBLANKDLY_MASK
DECL|_EMU_DCDCCLIMCTRL_CLIMBLANKDLY_SHIFT|macro|_EMU_DCDCCLIMCTRL_CLIMBLANKDLY_SHIFT
DECL|_EMU_DCDCCLIMCTRL_MASK|macro|_EMU_DCDCCLIMCTRL_MASK
DECL|_EMU_DCDCCLIMCTRL_RESETVALUE|macro|_EMU_DCDCCLIMCTRL_RESETVALUE
DECL|_EMU_DCDCCTRL_DCDCMODEEM23_DEFAULT|macro|_EMU_DCDCCTRL_DCDCMODEEM23_DEFAULT
DECL|_EMU_DCDCCTRL_DCDCMODEEM23_EM23LOWPOWER|macro|_EMU_DCDCCTRL_DCDCMODEEM23_EM23LOWPOWER
DECL|_EMU_DCDCCTRL_DCDCMODEEM23_EM23SW|macro|_EMU_DCDCCTRL_DCDCMODEEM23_EM23SW
DECL|_EMU_DCDCCTRL_DCDCMODEEM23_MASK|macro|_EMU_DCDCCTRL_DCDCMODEEM23_MASK
DECL|_EMU_DCDCCTRL_DCDCMODEEM23_SHIFT|macro|_EMU_DCDCCTRL_DCDCMODEEM23_SHIFT
DECL|_EMU_DCDCCTRL_DCDCMODEEM4_DEFAULT|macro|_EMU_DCDCCTRL_DCDCMODEEM4_DEFAULT
DECL|_EMU_DCDCCTRL_DCDCMODEEM4_EM4LOWPOWER|macro|_EMU_DCDCCTRL_DCDCMODEEM4_EM4LOWPOWER
DECL|_EMU_DCDCCTRL_DCDCMODEEM4_EM4SW|macro|_EMU_DCDCCTRL_DCDCMODEEM4_EM4SW
DECL|_EMU_DCDCCTRL_DCDCMODEEM4_MASK|macro|_EMU_DCDCCTRL_DCDCMODEEM4_MASK
DECL|_EMU_DCDCCTRL_DCDCMODEEM4_SHIFT|macro|_EMU_DCDCCTRL_DCDCMODEEM4_SHIFT
DECL|_EMU_DCDCCTRL_DCDCMODE_BYPASS|macro|_EMU_DCDCCTRL_DCDCMODE_BYPASS
DECL|_EMU_DCDCCTRL_DCDCMODE_DEFAULT|macro|_EMU_DCDCCTRL_DCDCMODE_DEFAULT
DECL|_EMU_DCDCCTRL_DCDCMODE_LOWNOISE|macro|_EMU_DCDCCTRL_DCDCMODE_LOWNOISE
DECL|_EMU_DCDCCTRL_DCDCMODE_LOWPOWER|macro|_EMU_DCDCCTRL_DCDCMODE_LOWPOWER
DECL|_EMU_DCDCCTRL_DCDCMODE_MASK|macro|_EMU_DCDCCTRL_DCDCMODE_MASK
DECL|_EMU_DCDCCTRL_DCDCMODE_OFF|macro|_EMU_DCDCCTRL_DCDCMODE_OFF
DECL|_EMU_DCDCCTRL_DCDCMODE_SHIFT|macro|_EMU_DCDCCTRL_DCDCMODE_SHIFT
DECL|_EMU_DCDCCTRL_MASK|macro|_EMU_DCDCCTRL_MASK
DECL|_EMU_DCDCCTRL_RESETVALUE|macro|_EMU_DCDCCTRL_RESETVALUE
DECL|_EMU_DCDCLNCOMPCTRL_COMPENC1_DEFAULT|macro|_EMU_DCDCLNCOMPCTRL_COMPENC1_DEFAULT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENC1_MASK|macro|_EMU_DCDCLNCOMPCTRL_COMPENC1_MASK
DECL|_EMU_DCDCLNCOMPCTRL_COMPENC1_SHIFT|macro|_EMU_DCDCLNCOMPCTRL_COMPENC1_SHIFT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENC2_DEFAULT|macro|_EMU_DCDCLNCOMPCTRL_COMPENC2_DEFAULT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENC2_MASK|macro|_EMU_DCDCLNCOMPCTRL_COMPENC2_MASK
DECL|_EMU_DCDCLNCOMPCTRL_COMPENC2_SHIFT|macro|_EMU_DCDCLNCOMPCTRL_COMPENC2_SHIFT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENC3_DEFAULT|macro|_EMU_DCDCLNCOMPCTRL_COMPENC3_DEFAULT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENC3_MASK|macro|_EMU_DCDCLNCOMPCTRL_COMPENC3_MASK
DECL|_EMU_DCDCLNCOMPCTRL_COMPENC3_SHIFT|macro|_EMU_DCDCLNCOMPCTRL_COMPENC3_SHIFT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENR1_DEFAULT|macro|_EMU_DCDCLNCOMPCTRL_COMPENR1_DEFAULT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENR1_MASK|macro|_EMU_DCDCLNCOMPCTRL_COMPENR1_MASK
DECL|_EMU_DCDCLNCOMPCTRL_COMPENR1_SHIFT|macro|_EMU_DCDCLNCOMPCTRL_COMPENR1_SHIFT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENR2_DEFAULT|macro|_EMU_DCDCLNCOMPCTRL_COMPENR2_DEFAULT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENR2_MASK|macro|_EMU_DCDCLNCOMPCTRL_COMPENR2_MASK
DECL|_EMU_DCDCLNCOMPCTRL_COMPENR2_SHIFT|macro|_EMU_DCDCLNCOMPCTRL_COMPENR2_SHIFT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENR3_DEFAULT|macro|_EMU_DCDCLNCOMPCTRL_COMPENR3_DEFAULT
DECL|_EMU_DCDCLNCOMPCTRL_COMPENR3_MASK|macro|_EMU_DCDCLNCOMPCTRL_COMPENR3_MASK
DECL|_EMU_DCDCLNCOMPCTRL_COMPENR3_SHIFT|macro|_EMU_DCDCLNCOMPCTRL_COMPENR3_SHIFT
DECL|_EMU_DCDCLNCOMPCTRL_MASK|macro|_EMU_DCDCLNCOMPCTRL_MASK
DECL|_EMU_DCDCLNCOMPCTRL_RESETVALUE|macro|_EMU_DCDCLNCOMPCTRL_RESETVALUE
DECL|_EMU_DCDCLNFREQCTRL_MASK|macro|_EMU_DCDCLNFREQCTRL_MASK
DECL|_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT|macro|_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT
DECL|_EMU_DCDCLNFREQCTRL_RCOBAND_MASK|macro|_EMU_DCDCLNFREQCTRL_RCOBAND_MASK
DECL|_EMU_DCDCLNFREQCTRL_RCOBAND_SHIFT|macro|_EMU_DCDCLNFREQCTRL_RCOBAND_SHIFT
DECL|_EMU_DCDCLNFREQCTRL_RCOTRIM_DEFAULT|macro|_EMU_DCDCLNFREQCTRL_RCOTRIM_DEFAULT
DECL|_EMU_DCDCLNFREQCTRL_RCOTRIM_MASK|macro|_EMU_DCDCLNFREQCTRL_RCOTRIM_MASK
DECL|_EMU_DCDCLNFREQCTRL_RCOTRIM_SHIFT|macro|_EMU_DCDCLNFREQCTRL_RCOTRIM_SHIFT
DECL|_EMU_DCDCLNFREQCTRL_RESETVALUE|macro|_EMU_DCDCLNFREQCTRL_RESETVALUE
DECL|_EMU_DCDCLNVCTRL_LNATT_DEFAULT|macro|_EMU_DCDCLNVCTRL_LNATT_DEFAULT
DECL|_EMU_DCDCLNVCTRL_LNATT_DIV3|macro|_EMU_DCDCLNVCTRL_LNATT_DIV3
DECL|_EMU_DCDCLNVCTRL_LNATT_DIV6|macro|_EMU_DCDCLNVCTRL_LNATT_DIV6
DECL|_EMU_DCDCLNVCTRL_LNATT_MASK|macro|_EMU_DCDCLNVCTRL_LNATT_MASK
DECL|_EMU_DCDCLNVCTRL_LNATT_SHIFT|macro|_EMU_DCDCLNVCTRL_LNATT_SHIFT
DECL|_EMU_DCDCLNVCTRL_LNVREF_DEFAULT|macro|_EMU_DCDCLNVCTRL_LNVREF_DEFAULT
DECL|_EMU_DCDCLNVCTRL_LNVREF_MASK|macro|_EMU_DCDCLNVCTRL_LNVREF_MASK
DECL|_EMU_DCDCLNVCTRL_LNVREF_SHIFT|macro|_EMU_DCDCLNVCTRL_LNVREF_SHIFT
DECL|_EMU_DCDCLNVCTRL_MASK|macro|_EMU_DCDCLNVCTRL_MASK
DECL|_EMU_DCDCLNVCTRL_RESETVALUE|macro|_EMU_DCDCLNVCTRL_RESETVALUE
DECL|_EMU_DCDCLPCTRL_LPBLANK_DEFAULT|macro|_EMU_DCDCLPCTRL_LPBLANK_DEFAULT
DECL|_EMU_DCDCLPCTRL_LPBLANK_MASK|macro|_EMU_DCDCLPCTRL_LPBLANK_MASK
DECL|_EMU_DCDCLPCTRL_LPBLANK_SHIFT|macro|_EMU_DCDCLPCTRL_LPBLANK_SHIFT
DECL|_EMU_DCDCLPCTRL_LPCMPHYSSEL_DEFAULT|macro|_EMU_DCDCLPCTRL_LPCMPHYSSEL_DEFAULT
DECL|_EMU_DCDCLPCTRL_LPCMPHYSSEL_MASK|macro|_EMU_DCDCLPCTRL_LPCMPHYSSEL_MASK
DECL|_EMU_DCDCLPCTRL_LPCMPHYSSEL_SHIFT|macro|_EMU_DCDCLPCTRL_LPCMPHYSSEL_SHIFT
DECL|_EMU_DCDCLPCTRL_LPVREFDUTYEN_DEFAULT|macro|_EMU_DCDCLPCTRL_LPVREFDUTYEN_DEFAULT
DECL|_EMU_DCDCLPCTRL_LPVREFDUTYEN_MASK|macro|_EMU_DCDCLPCTRL_LPVREFDUTYEN_MASK
DECL|_EMU_DCDCLPCTRL_LPVREFDUTYEN_SHIFT|macro|_EMU_DCDCLPCTRL_LPVREFDUTYEN_SHIFT
DECL|_EMU_DCDCLPCTRL_MASK|macro|_EMU_DCDCLPCTRL_MASK
DECL|_EMU_DCDCLPCTRL_RESETVALUE|macro|_EMU_DCDCLPCTRL_RESETVALUE
DECL|_EMU_DCDCLPVCTRL_LPATT_DEFAULT|macro|_EMU_DCDCLPVCTRL_LPATT_DEFAULT
DECL|_EMU_DCDCLPVCTRL_LPATT_DIV4|macro|_EMU_DCDCLPVCTRL_LPATT_DIV4
DECL|_EMU_DCDCLPVCTRL_LPATT_DIV8|macro|_EMU_DCDCLPVCTRL_LPATT_DIV8
DECL|_EMU_DCDCLPVCTRL_LPATT_MASK|macro|_EMU_DCDCLPVCTRL_LPATT_MASK
DECL|_EMU_DCDCLPVCTRL_LPATT_SHIFT|macro|_EMU_DCDCLPVCTRL_LPATT_SHIFT
DECL|_EMU_DCDCLPVCTRL_LPVREF_DEFAULT|macro|_EMU_DCDCLPVCTRL_LPVREF_DEFAULT
DECL|_EMU_DCDCLPVCTRL_LPVREF_MASK|macro|_EMU_DCDCLPVCTRL_LPVREF_MASK
DECL|_EMU_DCDCLPVCTRL_LPVREF_SHIFT|macro|_EMU_DCDCLPVCTRL_LPVREF_SHIFT
DECL|_EMU_DCDCLPVCTRL_MASK|macro|_EMU_DCDCLPVCTRL_MASK
DECL|_EMU_DCDCLPVCTRL_RESETVALUE|macro|_EMU_DCDCLPVCTRL_RESETVALUE
DECL|_EMU_DCDCMISCCTRL_BYPLIMSEL_DEFAULT|macro|_EMU_DCDCMISCCTRL_BYPLIMSEL_DEFAULT
DECL|_EMU_DCDCMISCCTRL_BYPLIMSEL_MASK|macro|_EMU_DCDCMISCCTRL_BYPLIMSEL_MASK
DECL|_EMU_DCDCMISCCTRL_BYPLIMSEL_SHIFT|macro|_EMU_DCDCMISCCTRL_BYPLIMSEL_SHIFT
DECL|_EMU_DCDCMISCCTRL_LNCLIMILIMSEL_DEFAULT|macro|_EMU_DCDCMISCCTRL_LNCLIMILIMSEL_DEFAULT
DECL|_EMU_DCDCMISCCTRL_LNCLIMILIMSEL_MASK|macro|_EMU_DCDCMISCCTRL_LNCLIMILIMSEL_MASK
DECL|_EMU_DCDCMISCCTRL_LNCLIMILIMSEL_SHIFT|macro|_EMU_DCDCMISCCTRL_LNCLIMILIMSEL_SHIFT
DECL|_EMU_DCDCMISCCTRL_LNFORCECCM_DEFAULT|macro|_EMU_DCDCMISCCTRL_LNFORCECCM_DEFAULT
DECL|_EMU_DCDCMISCCTRL_LNFORCECCM_MASK|macro|_EMU_DCDCMISCCTRL_LNFORCECCM_MASK
DECL|_EMU_DCDCMISCCTRL_LNFORCECCM_SHIFT|macro|_EMU_DCDCMISCCTRL_LNFORCECCM_SHIFT
DECL|_EMU_DCDCMISCCTRL_LPCLIMILIMSEL_DEFAULT|macro|_EMU_DCDCMISCCTRL_LPCLIMILIMSEL_DEFAULT
DECL|_EMU_DCDCMISCCTRL_LPCLIMILIMSEL_MASK|macro|_EMU_DCDCMISCCTRL_LPCLIMILIMSEL_MASK
DECL|_EMU_DCDCMISCCTRL_LPCLIMILIMSEL_SHIFT|macro|_EMU_DCDCMISCCTRL_LPCLIMILIMSEL_SHIFT
DECL|_EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS0|macro|_EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS0
DECL|_EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS1|macro|_EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS1
DECL|_EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS2|macro|_EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS2
DECL|_EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS3|macro|_EMU_DCDCMISCCTRL_LPCMPBIAS_BIAS3
DECL|_EMU_DCDCMISCCTRL_LPCMPBIAS_DEFAULT|macro|_EMU_DCDCMISCCTRL_LPCMPBIAS_DEFAULT
DECL|_EMU_DCDCMISCCTRL_LPCMPBIAS_MASK|macro|_EMU_DCDCMISCCTRL_LPCMPBIAS_MASK
DECL|_EMU_DCDCMISCCTRL_LPCMPBIAS_SHIFT|macro|_EMU_DCDCMISCCTRL_LPCMPBIAS_SHIFT
DECL|_EMU_DCDCMISCCTRL_MASK|macro|_EMU_DCDCMISCCTRL_MASK
DECL|_EMU_DCDCMISCCTRL_NFETCNT_DEFAULT|macro|_EMU_DCDCMISCCTRL_NFETCNT_DEFAULT
DECL|_EMU_DCDCMISCCTRL_NFETCNT_MASK|macro|_EMU_DCDCMISCCTRL_NFETCNT_MASK
DECL|_EMU_DCDCMISCCTRL_NFETCNT_SHIFT|macro|_EMU_DCDCMISCCTRL_NFETCNT_SHIFT
DECL|_EMU_DCDCMISCCTRL_PFETCNT_DEFAULT|macro|_EMU_DCDCMISCCTRL_PFETCNT_DEFAULT
DECL|_EMU_DCDCMISCCTRL_PFETCNT_MASK|macro|_EMU_DCDCMISCCTRL_PFETCNT_MASK
DECL|_EMU_DCDCMISCCTRL_PFETCNT_SHIFT|macro|_EMU_DCDCMISCCTRL_PFETCNT_SHIFT
DECL|_EMU_DCDCMISCCTRL_RESETVALUE|macro|_EMU_DCDCMISCCTRL_RESETVALUE
DECL|_EMU_DCDCSYNC_DCDCCTRLBUSY_DEFAULT|macro|_EMU_DCDCSYNC_DCDCCTRLBUSY_DEFAULT
DECL|_EMU_DCDCSYNC_DCDCCTRLBUSY_MASK|macro|_EMU_DCDCSYNC_DCDCCTRLBUSY_MASK
DECL|_EMU_DCDCSYNC_DCDCCTRLBUSY_SHIFT|macro|_EMU_DCDCSYNC_DCDCCTRLBUSY_SHIFT
DECL|_EMU_DCDCSYNC_MASK|macro|_EMU_DCDCSYNC_MASK
DECL|_EMU_DCDCSYNC_RESETVALUE|macro|_EMU_DCDCSYNC_RESETVALUE
DECL|_EMU_DCDCTIMING_BYPWAIT_DEFAULT|macro|_EMU_DCDCTIMING_BYPWAIT_DEFAULT
DECL|_EMU_DCDCTIMING_BYPWAIT_MASK|macro|_EMU_DCDCTIMING_BYPWAIT_MASK
DECL|_EMU_DCDCTIMING_BYPWAIT_SHIFT|macro|_EMU_DCDCTIMING_BYPWAIT_SHIFT
DECL|_EMU_DCDCTIMING_COMPENPRCHGEN_DEFAULT|macro|_EMU_DCDCTIMING_COMPENPRCHGEN_DEFAULT
DECL|_EMU_DCDCTIMING_COMPENPRCHGEN_MASK|macro|_EMU_DCDCTIMING_COMPENPRCHGEN_MASK
DECL|_EMU_DCDCTIMING_COMPENPRCHGEN_SHIFT|macro|_EMU_DCDCTIMING_COMPENPRCHGEN_SHIFT
DECL|_EMU_DCDCTIMING_DUTYSCALE_DEFAULT|macro|_EMU_DCDCTIMING_DUTYSCALE_DEFAULT
DECL|_EMU_DCDCTIMING_DUTYSCALE_MASK|macro|_EMU_DCDCTIMING_DUTYSCALE_MASK
DECL|_EMU_DCDCTIMING_DUTYSCALE_SHIFT|macro|_EMU_DCDCTIMING_DUTYSCALE_SHIFT
DECL|_EMU_DCDCTIMING_LNWAIT_DEFAULT|macro|_EMU_DCDCTIMING_LNWAIT_DEFAULT
DECL|_EMU_DCDCTIMING_LNWAIT_MASK|macro|_EMU_DCDCTIMING_LNWAIT_MASK
DECL|_EMU_DCDCTIMING_LNWAIT_SHIFT|macro|_EMU_DCDCTIMING_LNWAIT_SHIFT
DECL|_EMU_DCDCTIMING_LPINITWAIT_DEFAULT|macro|_EMU_DCDCTIMING_LPINITWAIT_DEFAULT
DECL|_EMU_DCDCTIMING_LPINITWAIT_MASK|macro|_EMU_DCDCTIMING_LPINITWAIT_MASK
DECL|_EMU_DCDCTIMING_LPINITWAIT_SHIFT|macro|_EMU_DCDCTIMING_LPINITWAIT_SHIFT
DECL|_EMU_DCDCTIMING_MASK|macro|_EMU_DCDCTIMING_MASK
DECL|_EMU_DCDCTIMING_RESETVALUE|macro|_EMU_DCDCTIMING_RESETVALUE
DECL|_EMU_DCDCZDETCTRL_MASK|macro|_EMU_DCDCZDETCTRL_MASK
DECL|_EMU_DCDCZDETCTRL_RESETVALUE|macro|_EMU_DCDCZDETCTRL_RESETVALUE
DECL|_EMU_DCDCZDETCTRL_ZDETBLANKDLY_DEFAULT|macro|_EMU_DCDCZDETCTRL_ZDETBLANKDLY_DEFAULT
DECL|_EMU_DCDCZDETCTRL_ZDETBLANKDLY_MASK|macro|_EMU_DCDCZDETCTRL_ZDETBLANKDLY_MASK
DECL|_EMU_DCDCZDETCTRL_ZDETBLANKDLY_SHIFT|macro|_EMU_DCDCZDETCTRL_ZDETBLANKDLY_SHIFT
DECL|_EMU_DCDCZDETCTRL_ZDETILIMSEL_DEFAULT|macro|_EMU_DCDCZDETCTRL_ZDETILIMSEL_DEFAULT
DECL|_EMU_DCDCZDETCTRL_ZDETILIMSEL_MASK|macro|_EMU_DCDCZDETCTRL_ZDETILIMSEL_MASK
DECL|_EMU_DCDCZDETCTRL_ZDETILIMSEL_SHIFT|macro|_EMU_DCDCZDETCTRL_ZDETILIMSEL_SHIFT
DECL|_EMU_EM4CTRL_EM4ENTRY_DEFAULT|macro|_EMU_EM4CTRL_EM4ENTRY_DEFAULT
DECL|_EMU_EM4CTRL_EM4ENTRY_MASK|macro|_EMU_EM4CTRL_EM4ENTRY_MASK
DECL|_EMU_EM4CTRL_EM4ENTRY_SHIFT|macro|_EMU_EM4CTRL_EM4ENTRY_SHIFT
DECL|_EMU_EM4CTRL_EM4IORETMODE_DEFAULT|macro|_EMU_EM4CTRL_EM4IORETMODE_DEFAULT
DECL|_EMU_EM4CTRL_EM4IORETMODE_DISABLE|macro|_EMU_EM4CTRL_EM4IORETMODE_DISABLE
DECL|_EMU_EM4CTRL_EM4IORETMODE_EM4EXIT|macro|_EMU_EM4CTRL_EM4IORETMODE_EM4EXIT
DECL|_EMU_EM4CTRL_EM4IORETMODE_MASK|macro|_EMU_EM4CTRL_EM4IORETMODE_MASK
DECL|_EMU_EM4CTRL_EM4IORETMODE_SHIFT|macro|_EMU_EM4CTRL_EM4IORETMODE_SHIFT
DECL|_EMU_EM4CTRL_EM4IORETMODE_SWUNLATCH|macro|_EMU_EM4CTRL_EM4IORETMODE_SWUNLATCH
DECL|_EMU_EM4CTRL_EM4STATE_DEFAULT|macro|_EMU_EM4CTRL_EM4STATE_DEFAULT
DECL|_EMU_EM4CTRL_EM4STATE_EM4H|macro|_EMU_EM4CTRL_EM4STATE_EM4H
DECL|_EMU_EM4CTRL_EM4STATE_EM4S|macro|_EMU_EM4CTRL_EM4STATE_EM4S
DECL|_EMU_EM4CTRL_EM4STATE_MASK|macro|_EMU_EM4CTRL_EM4STATE_MASK
DECL|_EMU_EM4CTRL_EM4STATE_SHIFT|macro|_EMU_EM4CTRL_EM4STATE_SHIFT
DECL|_EMU_EM4CTRL_MASK|macro|_EMU_EM4CTRL_MASK
DECL|_EMU_EM4CTRL_RESETVALUE|macro|_EMU_EM4CTRL_RESETVALUE
DECL|_EMU_EM4CTRL_RETAINLFRCO_DEFAULT|macro|_EMU_EM4CTRL_RETAINLFRCO_DEFAULT
DECL|_EMU_EM4CTRL_RETAINLFRCO_MASK|macro|_EMU_EM4CTRL_RETAINLFRCO_MASK
DECL|_EMU_EM4CTRL_RETAINLFRCO_SHIFT|macro|_EMU_EM4CTRL_RETAINLFRCO_SHIFT
DECL|_EMU_EM4CTRL_RETAINLFXO_DEFAULT|macro|_EMU_EM4CTRL_RETAINLFXO_DEFAULT
DECL|_EMU_EM4CTRL_RETAINLFXO_MASK|macro|_EMU_EM4CTRL_RETAINLFXO_MASK
DECL|_EMU_EM4CTRL_RETAINLFXO_SHIFT|macro|_EMU_EM4CTRL_RETAINLFXO_SHIFT
DECL|_EMU_EM4CTRL_RETAINULFRCO_DEFAULT|macro|_EMU_EM4CTRL_RETAINULFRCO_DEFAULT
DECL|_EMU_EM4CTRL_RETAINULFRCO_MASK|macro|_EMU_EM4CTRL_RETAINULFRCO_MASK
DECL|_EMU_EM4CTRL_RETAINULFRCO_SHIFT|macro|_EMU_EM4CTRL_RETAINULFRCO_SHIFT
DECL|_EMU_IEN_DCDCINBYPASS_DEFAULT|macro|_EMU_IEN_DCDCINBYPASS_DEFAULT
DECL|_EMU_IEN_DCDCINBYPASS_MASK|macro|_EMU_IEN_DCDCINBYPASS_MASK
DECL|_EMU_IEN_DCDCINBYPASS_SHIFT|macro|_EMU_IEN_DCDCINBYPASS_SHIFT
DECL|_EMU_IEN_DCDCLNRUNNING_DEFAULT|macro|_EMU_IEN_DCDCLNRUNNING_DEFAULT
DECL|_EMU_IEN_DCDCLNRUNNING_MASK|macro|_EMU_IEN_DCDCLNRUNNING_MASK
DECL|_EMU_IEN_DCDCLNRUNNING_SHIFT|macro|_EMU_IEN_DCDCLNRUNNING_SHIFT
DECL|_EMU_IEN_DCDCLPRUNNING_DEFAULT|macro|_EMU_IEN_DCDCLPRUNNING_DEFAULT
DECL|_EMU_IEN_DCDCLPRUNNING_MASK|macro|_EMU_IEN_DCDCLPRUNNING_MASK
DECL|_EMU_IEN_DCDCLPRUNNING_SHIFT|macro|_EMU_IEN_DCDCLPRUNNING_SHIFT
DECL|_EMU_IEN_EM23WAKEUP_DEFAULT|macro|_EMU_IEN_EM23WAKEUP_DEFAULT
DECL|_EMU_IEN_EM23WAKEUP_MASK|macro|_EMU_IEN_EM23WAKEUP_MASK
DECL|_EMU_IEN_EM23WAKEUP_SHIFT|macro|_EMU_IEN_EM23WAKEUP_SHIFT
DECL|_EMU_IEN_MASK|macro|_EMU_IEN_MASK
DECL|_EMU_IEN_NFETOVERCURRENTLIMIT_DEFAULT|macro|_EMU_IEN_NFETOVERCURRENTLIMIT_DEFAULT
DECL|_EMU_IEN_NFETOVERCURRENTLIMIT_MASK|macro|_EMU_IEN_NFETOVERCURRENTLIMIT_MASK
DECL|_EMU_IEN_NFETOVERCURRENTLIMIT_SHIFT|macro|_EMU_IEN_NFETOVERCURRENTLIMIT_SHIFT
DECL|_EMU_IEN_PFETOVERCURRENTLIMIT_DEFAULT|macro|_EMU_IEN_PFETOVERCURRENTLIMIT_DEFAULT
DECL|_EMU_IEN_PFETOVERCURRENTLIMIT_MASK|macro|_EMU_IEN_PFETOVERCURRENTLIMIT_MASK
DECL|_EMU_IEN_PFETOVERCURRENTLIMIT_SHIFT|macro|_EMU_IEN_PFETOVERCURRENTLIMIT_SHIFT
DECL|_EMU_IEN_RESETVALUE|macro|_EMU_IEN_RESETVALUE
DECL|_EMU_IEN_TEMPHIGH_DEFAULT|macro|_EMU_IEN_TEMPHIGH_DEFAULT
DECL|_EMU_IEN_TEMPHIGH_MASK|macro|_EMU_IEN_TEMPHIGH_MASK
DECL|_EMU_IEN_TEMPHIGH_SHIFT|macro|_EMU_IEN_TEMPHIGH_SHIFT
DECL|_EMU_IEN_TEMPLOW_DEFAULT|macro|_EMU_IEN_TEMPLOW_DEFAULT
DECL|_EMU_IEN_TEMPLOW_MASK|macro|_EMU_IEN_TEMPLOW_MASK
DECL|_EMU_IEN_TEMPLOW_SHIFT|macro|_EMU_IEN_TEMPLOW_SHIFT
DECL|_EMU_IEN_TEMP_DEFAULT|macro|_EMU_IEN_TEMP_DEFAULT
DECL|_EMU_IEN_TEMP_MASK|macro|_EMU_IEN_TEMP_MASK
DECL|_EMU_IEN_TEMP_SHIFT|macro|_EMU_IEN_TEMP_SHIFT
DECL|_EMU_IEN_VMONALTAVDDFALL_DEFAULT|macro|_EMU_IEN_VMONALTAVDDFALL_DEFAULT
DECL|_EMU_IEN_VMONALTAVDDFALL_MASK|macro|_EMU_IEN_VMONALTAVDDFALL_MASK
DECL|_EMU_IEN_VMONALTAVDDFALL_SHIFT|macro|_EMU_IEN_VMONALTAVDDFALL_SHIFT
DECL|_EMU_IEN_VMONALTAVDDRISE_DEFAULT|macro|_EMU_IEN_VMONALTAVDDRISE_DEFAULT
DECL|_EMU_IEN_VMONALTAVDDRISE_MASK|macro|_EMU_IEN_VMONALTAVDDRISE_MASK
DECL|_EMU_IEN_VMONALTAVDDRISE_SHIFT|macro|_EMU_IEN_VMONALTAVDDRISE_SHIFT
DECL|_EMU_IEN_VMONAVDDFALL_DEFAULT|macro|_EMU_IEN_VMONAVDDFALL_DEFAULT
DECL|_EMU_IEN_VMONAVDDFALL_MASK|macro|_EMU_IEN_VMONAVDDFALL_MASK
DECL|_EMU_IEN_VMONAVDDFALL_SHIFT|macro|_EMU_IEN_VMONAVDDFALL_SHIFT
DECL|_EMU_IEN_VMONAVDDRISE_DEFAULT|macro|_EMU_IEN_VMONAVDDRISE_DEFAULT
DECL|_EMU_IEN_VMONAVDDRISE_MASK|macro|_EMU_IEN_VMONAVDDRISE_MASK
DECL|_EMU_IEN_VMONAVDDRISE_SHIFT|macro|_EMU_IEN_VMONAVDDRISE_SHIFT
DECL|_EMU_IEN_VMONDVDDFALL_DEFAULT|macro|_EMU_IEN_VMONDVDDFALL_DEFAULT
DECL|_EMU_IEN_VMONDVDDFALL_MASK|macro|_EMU_IEN_VMONDVDDFALL_MASK
DECL|_EMU_IEN_VMONDVDDFALL_SHIFT|macro|_EMU_IEN_VMONDVDDFALL_SHIFT
DECL|_EMU_IEN_VMONDVDDRISE_DEFAULT|macro|_EMU_IEN_VMONDVDDRISE_DEFAULT
DECL|_EMU_IEN_VMONDVDDRISE_MASK|macro|_EMU_IEN_VMONDVDDRISE_MASK
DECL|_EMU_IEN_VMONDVDDRISE_SHIFT|macro|_EMU_IEN_VMONDVDDRISE_SHIFT
DECL|_EMU_IEN_VMONFVDDFALL_DEFAULT|macro|_EMU_IEN_VMONFVDDFALL_DEFAULT
DECL|_EMU_IEN_VMONFVDDFALL_MASK|macro|_EMU_IEN_VMONFVDDFALL_MASK
DECL|_EMU_IEN_VMONFVDDFALL_SHIFT|macro|_EMU_IEN_VMONFVDDFALL_SHIFT
DECL|_EMU_IEN_VMONFVDDRISE_DEFAULT|macro|_EMU_IEN_VMONFVDDRISE_DEFAULT
DECL|_EMU_IEN_VMONFVDDRISE_MASK|macro|_EMU_IEN_VMONFVDDRISE_MASK
DECL|_EMU_IEN_VMONFVDDRISE_SHIFT|macro|_EMU_IEN_VMONFVDDRISE_SHIFT
DECL|_EMU_IEN_VMONIO0FALL_DEFAULT|macro|_EMU_IEN_VMONIO0FALL_DEFAULT
DECL|_EMU_IEN_VMONIO0FALL_MASK|macro|_EMU_IEN_VMONIO0FALL_MASK
DECL|_EMU_IEN_VMONIO0FALL_SHIFT|macro|_EMU_IEN_VMONIO0FALL_SHIFT
DECL|_EMU_IEN_VMONIO0RISE_DEFAULT|macro|_EMU_IEN_VMONIO0RISE_DEFAULT
DECL|_EMU_IEN_VMONIO0RISE_MASK|macro|_EMU_IEN_VMONIO0RISE_MASK
DECL|_EMU_IEN_VMONIO0RISE_SHIFT|macro|_EMU_IEN_VMONIO0RISE_SHIFT
DECL|_EMU_IFC_DCDCINBYPASS_DEFAULT|macro|_EMU_IFC_DCDCINBYPASS_DEFAULT
DECL|_EMU_IFC_DCDCINBYPASS_MASK|macro|_EMU_IFC_DCDCINBYPASS_MASK
DECL|_EMU_IFC_DCDCINBYPASS_SHIFT|macro|_EMU_IFC_DCDCINBYPASS_SHIFT
DECL|_EMU_IFC_DCDCLNRUNNING_DEFAULT|macro|_EMU_IFC_DCDCLNRUNNING_DEFAULT
DECL|_EMU_IFC_DCDCLNRUNNING_MASK|macro|_EMU_IFC_DCDCLNRUNNING_MASK
DECL|_EMU_IFC_DCDCLNRUNNING_SHIFT|macro|_EMU_IFC_DCDCLNRUNNING_SHIFT
DECL|_EMU_IFC_DCDCLPRUNNING_DEFAULT|macro|_EMU_IFC_DCDCLPRUNNING_DEFAULT
DECL|_EMU_IFC_DCDCLPRUNNING_MASK|macro|_EMU_IFC_DCDCLPRUNNING_MASK
DECL|_EMU_IFC_DCDCLPRUNNING_SHIFT|macro|_EMU_IFC_DCDCLPRUNNING_SHIFT
DECL|_EMU_IFC_EM23WAKEUP_DEFAULT|macro|_EMU_IFC_EM23WAKEUP_DEFAULT
DECL|_EMU_IFC_EM23WAKEUP_MASK|macro|_EMU_IFC_EM23WAKEUP_MASK
DECL|_EMU_IFC_EM23WAKEUP_SHIFT|macro|_EMU_IFC_EM23WAKEUP_SHIFT
DECL|_EMU_IFC_MASK|macro|_EMU_IFC_MASK
DECL|_EMU_IFC_NFETOVERCURRENTLIMIT_DEFAULT|macro|_EMU_IFC_NFETOVERCURRENTLIMIT_DEFAULT
DECL|_EMU_IFC_NFETOVERCURRENTLIMIT_MASK|macro|_EMU_IFC_NFETOVERCURRENTLIMIT_MASK
DECL|_EMU_IFC_NFETOVERCURRENTLIMIT_SHIFT|macro|_EMU_IFC_NFETOVERCURRENTLIMIT_SHIFT
DECL|_EMU_IFC_PFETOVERCURRENTLIMIT_DEFAULT|macro|_EMU_IFC_PFETOVERCURRENTLIMIT_DEFAULT
DECL|_EMU_IFC_PFETOVERCURRENTLIMIT_MASK|macro|_EMU_IFC_PFETOVERCURRENTLIMIT_MASK
DECL|_EMU_IFC_PFETOVERCURRENTLIMIT_SHIFT|macro|_EMU_IFC_PFETOVERCURRENTLIMIT_SHIFT
DECL|_EMU_IFC_RESETVALUE|macro|_EMU_IFC_RESETVALUE
DECL|_EMU_IFC_TEMPHIGH_DEFAULT|macro|_EMU_IFC_TEMPHIGH_DEFAULT
DECL|_EMU_IFC_TEMPHIGH_MASK|macro|_EMU_IFC_TEMPHIGH_MASK
DECL|_EMU_IFC_TEMPHIGH_SHIFT|macro|_EMU_IFC_TEMPHIGH_SHIFT
DECL|_EMU_IFC_TEMPLOW_DEFAULT|macro|_EMU_IFC_TEMPLOW_DEFAULT
DECL|_EMU_IFC_TEMPLOW_MASK|macro|_EMU_IFC_TEMPLOW_MASK
DECL|_EMU_IFC_TEMPLOW_SHIFT|macro|_EMU_IFC_TEMPLOW_SHIFT
DECL|_EMU_IFC_TEMP_DEFAULT|macro|_EMU_IFC_TEMP_DEFAULT
DECL|_EMU_IFC_TEMP_MASK|macro|_EMU_IFC_TEMP_MASK
DECL|_EMU_IFC_TEMP_SHIFT|macro|_EMU_IFC_TEMP_SHIFT
DECL|_EMU_IFC_VMONALTAVDDFALL_DEFAULT|macro|_EMU_IFC_VMONALTAVDDFALL_DEFAULT
DECL|_EMU_IFC_VMONALTAVDDFALL_MASK|macro|_EMU_IFC_VMONALTAVDDFALL_MASK
DECL|_EMU_IFC_VMONALTAVDDFALL_SHIFT|macro|_EMU_IFC_VMONALTAVDDFALL_SHIFT
DECL|_EMU_IFC_VMONALTAVDDRISE_DEFAULT|macro|_EMU_IFC_VMONALTAVDDRISE_DEFAULT
DECL|_EMU_IFC_VMONALTAVDDRISE_MASK|macro|_EMU_IFC_VMONALTAVDDRISE_MASK
DECL|_EMU_IFC_VMONALTAVDDRISE_SHIFT|macro|_EMU_IFC_VMONALTAVDDRISE_SHIFT
DECL|_EMU_IFC_VMONAVDDFALL_DEFAULT|macro|_EMU_IFC_VMONAVDDFALL_DEFAULT
DECL|_EMU_IFC_VMONAVDDFALL_MASK|macro|_EMU_IFC_VMONAVDDFALL_MASK
DECL|_EMU_IFC_VMONAVDDFALL_SHIFT|macro|_EMU_IFC_VMONAVDDFALL_SHIFT
DECL|_EMU_IFC_VMONAVDDRISE_DEFAULT|macro|_EMU_IFC_VMONAVDDRISE_DEFAULT
DECL|_EMU_IFC_VMONAVDDRISE_MASK|macro|_EMU_IFC_VMONAVDDRISE_MASK
DECL|_EMU_IFC_VMONAVDDRISE_SHIFT|macro|_EMU_IFC_VMONAVDDRISE_SHIFT
DECL|_EMU_IFC_VMONDVDDFALL_DEFAULT|macro|_EMU_IFC_VMONDVDDFALL_DEFAULT
DECL|_EMU_IFC_VMONDVDDFALL_MASK|macro|_EMU_IFC_VMONDVDDFALL_MASK
DECL|_EMU_IFC_VMONDVDDFALL_SHIFT|macro|_EMU_IFC_VMONDVDDFALL_SHIFT
DECL|_EMU_IFC_VMONDVDDRISE_DEFAULT|macro|_EMU_IFC_VMONDVDDRISE_DEFAULT
DECL|_EMU_IFC_VMONDVDDRISE_MASK|macro|_EMU_IFC_VMONDVDDRISE_MASK
DECL|_EMU_IFC_VMONDVDDRISE_SHIFT|macro|_EMU_IFC_VMONDVDDRISE_SHIFT
DECL|_EMU_IFC_VMONFVDDFALL_DEFAULT|macro|_EMU_IFC_VMONFVDDFALL_DEFAULT
DECL|_EMU_IFC_VMONFVDDFALL_MASK|macro|_EMU_IFC_VMONFVDDFALL_MASK
DECL|_EMU_IFC_VMONFVDDFALL_SHIFT|macro|_EMU_IFC_VMONFVDDFALL_SHIFT
DECL|_EMU_IFC_VMONFVDDRISE_DEFAULT|macro|_EMU_IFC_VMONFVDDRISE_DEFAULT
DECL|_EMU_IFC_VMONFVDDRISE_MASK|macro|_EMU_IFC_VMONFVDDRISE_MASK
DECL|_EMU_IFC_VMONFVDDRISE_SHIFT|macro|_EMU_IFC_VMONFVDDRISE_SHIFT
DECL|_EMU_IFC_VMONIO0FALL_DEFAULT|macro|_EMU_IFC_VMONIO0FALL_DEFAULT
DECL|_EMU_IFC_VMONIO0FALL_MASK|macro|_EMU_IFC_VMONIO0FALL_MASK
DECL|_EMU_IFC_VMONIO0FALL_SHIFT|macro|_EMU_IFC_VMONIO0FALL_SHIFT
DECL|_EMU_IFC_VMONIO0RISE_DEFAULT|macro|_EMU_IFC_VMONIO0RISE_DEFAULT
DECL|_EMU_IFC_VMONIO0RISE_MASK|macro|_EMU_IFC_VMONIO0RISE_MASK
DECL|_EMU_IFC_VMONIO0RISE_SHIFT|macro|_EMU_IFC_VMONIO0RISE_SHIFT
DECL|_EMU_IFS_DCDCINBYPASS_DEFAULT|macro|_EMU_IFS_DCDCINBYPASS_DEFAULT
DECL|_EMU_IFS_DCDCINBYPASS_MASK|macro|_EMU_IFS_DCDCINBYPASS_MASK
DECL|_EMU_IFS_DCDCINBYPASS_SHIFT|macro|_EMU_IFS_DCDCINBYPASS_SHIFT
DECL|_EMU_IFS_DCDCLNRUNNING_DEFAULT|macro|_EMU_IFS_DCDCLNRUNNING_DEFAULT
DECL|_EMU_IFS_DCDCLNRUNNING_MASK|macro|_EMU_IFS_DCDCLNRUNNING_MASK
DECL|_EMU_IFS_DCDCLNRUNNING_SHIFT|macro|_EMU_IFS_DCDCLNRUNNING_SHIFT
DECL|_EMU_IFS_DCDCLPRUNNING_DEFAULT|macro|_EMU_IFS_DCDCLPRUNNING_DEFAULT
DECL|_EMU_IFS_DCDCLPRUNNING_MASK|macro|_EMU_IFS_DCDCLPRUNNING_MASK
DECL|_EMU_IFS_DCDCLPRUNNING_SHIFT|macro|_EMU_IFS_DCDCLPRUNNING_SHIFT
DECL|_EMU_IFS_EM23WAKEUP_DEFAULT|macro|_EMU_IFS_EM23WAKEUP_DEFAULT
DECL|_EMU_IFS_EM23WAKEUP_MASK|macro|_EMU_IFS_EM23WAKEUP_MASK
DECL|_EMU_IFS_EM23WAKEUP_SHIFT|macro|_EMU_IFS_EM23WAKEUP_SHIFT
DECL|_EMU_IFS_MASK|macro|_EMU_IFS_MASK
DECL|_EMU_IFS_NFETOVERCURRENTLIMIT_DEFAULT|macro|_EMU_IFS_NFETOVERCURRENTLIMIT_DEFAULT
DECL|_EMU_IFS_NFETOVERCURRENTLIMIT_MASK|macro|_EMU_IFS_NFETOVERCURRENTLIMIT_MASK
DECL|_EMU_IFS_NFETOVERCURRENTLIMIT_SHIFT|macro|_EMU_IFS_NFETOVERCURRENTLIMIT_SHIFT
DECL|_EMU_IFS_PFETOVERCURRENTLIMIT_DEFAULT|macro|_EMU_IFS_PFETOVERCURRENTLIMIT_DEFAULT
DECL|_EMU_IFS_PFETOVERCURRENTLIMIT_MASK|macro|_EMU_IFS_PFETOVERCURRENTLIMIT_MASK
DECL|_EMU_IFS_PFETOVERCURRENTLIMIT_SHIFT|macro|_EMU_IFS_PFETOVERCURRENTLIMIT_SHIFT
DECL|_EMU_IFS_RESETVALUE|macro|_EMU_IFS_RESETVALUE
DECL|_EMU_IFS_TEMPHIGH_DEFAULT|macro|_EMU_IFS_TEMPHIGH_DEFAULT
DECL|_EMU_IFS_TEMPHIGH_MASK|macro|_EMU_IFS_TEMPHIGH_MASK
DECL|_EMU_IFS_TEMPHIGH_SHIFT|macro|_EMU_IFS_TEMPHIGH_SHIFT
DECL|_EMU_IFS_TEMPLOW_DEFAULT|macro|_EMU_IFS_TEMPLOW_DEFAULT
DECL|_EMU_IFS_TEMPLOW_MASK|macro|_EMU_IFS_TEMPLOW_MASK
DECL|_EMU_IFS_TEMPLOW_SHIFT|macro|_EMU_IFS_TEMPLOW_SHIFT
DECL|_EMU_IFS_TEMP_DEFAULT|macro|_EMU_IFS_TEMP_DEFAULT
DECL|_EMU_IFS_TEMP_MASK|macro|_EMU_IFS_TEMP_MASK
DECL|_EMU_IFS_TEMP_SHIFT|macro|_EMU_IFS_TEMP_SHIFT
DECL|_EMU_IFS_VMONALTAVDDFALL_DEFAULT|macro|_EMU_IFS_VMONALTAVDDFALL_DEFAULT
DECL|_EMU_IFS_VMONALTAVDDFALL_MASK|macro|_EMU_IFS_VMONALTAVDDFALL_MASK
DECL|_EMU_IFS_VMONALTAVDDFALL_SHIFT|macro|_EMU_IFS_VMONALTAVDDFALL_SHIFT
DECL|_EMU_IFS_VMONALTAVDDRISE_DEFAULT|macro|_EMU_IFS_VMONALTAVDDRISE_DEFAULT
DECL|_EMU_IFS_VMONALTAVDDRISE_MASK|macro|_EMU_IFS_VMONALTAVDDRISE_MASK
DECL|_EMU_IFS_VMONALTAVDDRISE_SHIFT|macro|_EMU_IFS_VMONALTAVDDRISE_SHIFT
DECL|_EMU_IFS_VMONAVDDFALL_DEFAULT|macro|_EMU_IFS_VMONAVDDFALL_DEFAULT
DECL|_EMU_IFS_VMONAVDDFALL_MASK|macro|_EMU_IFS_VMONAVDDFALL_MASK
DECL|_EMU_IFS_VMONAVDDFALL_SHIFT|macro|_EMU_IFS_VMONAVDDFALL_SHIFT
DECL|_EMU_IFS_VMONAVDDRISE_DEFAULT|macro|_EMU_IFS_VMONAVDDRISE_DEFAULT
DECL|_EMU_IFS_VMONAVDDRISE_MASK|macro|_EMU_IFS_VMONAVDDRISE_MASK
DECL|_EMU_IFS_VMONAVDDRISE_SHIFT|macro|_EMU_IFS_VMONAVDDRISE_SHIFT
DECL|_EMU_IFS_VMONDVDDFALL_DEFAULT|macro|_EMU_IFS_VMONDVDDFALL_DEFAULT
DECL|_EMU_IFS_VMONDVDDFALL_MASK|macro|_EMU_IFS_VMONDVDDFALL_MASK
DECL|_EMU_IFS_VMONDVDDFALL_SHIFT|macro|_EMU_IFS_VMONDVDDFALL_SHIFT
DECL|_EMU_IFS_VMONDVDDRISE_DEFAULT|macro|_EMU_IFS_VMONDVDDRISE_DEFAULT
DECL|_EMU_IFS_VMONDVDDRISE_MASK|macro|_EMU_IFS_VMONDVDDRISE_MASK
DECL|_EMU_IFS_VMONDVDDRISE_SHIFT|macro|_EMU_IFS_VMONDVDDRISE_SHIFT
DECL|_EMU_IFS_VMONFVDDFALL_DEFAULT|macro|_EMU_IFS_VMONFVDDFALL_DEFAULT
DECL|_EMU_IFS_VMONFVDDFALL_MASK|macro|_EMU_IFS_VMONFVDDFALL_MASK
DECL|_EMU_IFS_VMONFVDDFALL_SHIFT|macro|_EMU_IFS_VMONFVDDFALL_SHIFT
DECL|_EMU_IFS_VMONFVDDRISE_DEFAULT|macro|_EMU_IFS_VMONFVDDRISE_DEFAULT
DECL|_EMU_IFS_VMONFVDDRISE_MASK|macro|_EMU_IFS_VMONFVDDRISE_MASK
DECL|_EMU_IFS_VMONFVDDRISE_SHIFT|macro|_EMU_IFS_VMONFVDDRISE_SHIFT
DECL|_EMU_IFS_VMONIO0FALL_DEFAULT|macro|_EMU_IFS_VMONIO0FALL_DEFAULT
DECL|_EMU_IFS_VMONIO0FALL_MASK|macro|_EMU_IFS_VMONIO0FALL_MASK
DECL|_EMU_IFS_VMONIO0FALL_SHIFT|macro|_EMU_IFS_VMONIO0FALL_SHIFT
DECL|_EMU_IFS_VMONIO0RISE_DEFAULT|macro|_EMU_IFS_VMONIO0RISE_DEFAULT
DECL|_EMU_IFS_VMONIO0RISE_MASK|macro|_EMU_IFS_VMONIO0RISE_MASK
DECL|_EMU_IFS_VMONIO0RISE_SHIFT|macro|_EMU_IFS_VMONIO0RISE_SHIFT
DECL|_EMU_IF_DCDCINBYPASS_DEFAULT|macro|_EMU_IF_DCDCINBYPASS_DEFAULT
DECL|_EMU_IF_DCDCINBYPASS_MASK|macro|_EMU_IF_DCDCINBYPASS_MASK
DECL|_EMU_IF_DCDCINBYPASS_SHIFT|macro|_EMU_IF_DCDCINBYPASS_SHIFT
DECL|_EMU_IF_DCDCLNRUNNING_DEFAULT|macro|_EMU_IF_DCDCLNRUNNING_DEFAULT
DECL|_EMU_IF_DCDCLNRUNNING_MASK|macro|_EMU_IF_DCDCLNRUNNING_MASK
DECL|_EMU_IF_DCDCLNRUNNING_SHIFT|macro|_EMU_IF_DCDCLNRUNNING_SHIFT
DECL|_EMU_IF_DCDCLPRUNNING_DEFAULT|macro|_EMU_IF_DCDCLPRUNNING_DEFAULT
DECL|_EMU_IF_DCDCLPRUNNING_MASK|macro|_EMU_IF_DCDCLPRUNNING_MASK
DECL|_EMU_IF_DCDCLPRUNNING_SHIFT|macro|_EMU_IF_DCDCLPRUNNING_SHIFT
DECL|_EMU_IF_EM23WAKEUP_DEFAULT|macro|_EMU_IF_EM23WAKEUP_DEFAULT
DECL|_EMU_IF_EM23WAKEUP_MASK|macro|_EMU_IF_EM23WAKEUP_MASK
DECL|_EMU_IF_EM23WAKEUP_SHIFT|macro|_EMU_IF_EM23WAKEUP_SHIFT
DECL|_EMU_IF_MASK|macro|_EMU_IF_MASK
DECL|_EMU_IF_NFETOVERCURRENTLIMIT_DEFAULT|macro|_EMU_IF_NFETOVERCURRENTLIMIT_DEFAULT
DECL|_EMU_IF_NFETOVERCURRENTLIMIT_MASK|macro|_EMU_IF_NFETOVERCURRENTLIMIT_MASK
DECL|_EMU_IF_NFETOVERCURRENTLIMIT_SHIFT|macro|_EMU_IF_NFETOVERCURRENTLIMIT_SHIFT
DECL|_EMU_IF_PFETOVERCURRENTLIMIT_DEFAULT|macro|_EMU_IF_PFETOVERCURRENTLIMIT_DEFAULT
DECL|_EMU_IF_PFETOVERCURRENTLIMIT_MASK|macro|_EMU_IF_PFETOVERCURRENTLIMIT_MASK
DECL|_EMU_IF_PFETOVERCURRENTLIMIT_SHIFT|macro|_EMU_IF_PFETOVERCURRENTLIMIT_SHIFT
DECL|_EMU_IF_RESETVALUE|macro|_EMU_IF_RESETVALUE
DECL|_EMU_IF_TEMPHIGH_DEFAULT|macro|_EMU_IF_TEMPHIGH_DEFAULT
DECL|_EMU_IF_TEMPHIGH_MASK|macro|_EMU_IF_TEMPHIGH_MASK
DECL|_EMU_IF_TEMPHIGH_SHIFT|macro|_EMU_IF_TEMPHIGH_SHIFT
DECL|_EMU_IF_TEMPLOW_DEFAULT|macro|_EMU_IF_TEMPLOW_DEFAULT
DECL|_EMU_IF_TEMPLOW_MASK|macro|_EMU_IF_TEMPLOW_MASK
DECL|_EMU_IF_TEMPLOW_SHIFT|macro|_EMU_IF_TEMPLOW_SHIFT
DECL|_EMU_IF_TEMP_DEFAULT|macro|_EMU_IF_TEMP_DEFAULT
DECL|_EMU_IF_TEMP_MASK|macro|_EMU_IF_TEMP_MASK
DECL|_EMU_IF_TEMP_SHIFT|macro|_EMU_IF_TEMP_SHIFT
DECL|_EMU_IF_VMONALTAVDDFALL_DEFAULT|macro|_EMU_IF_VMONALTAVDDFALL_DEFAULT
DECL|_EMU_IF_VMONALTAVDDFALL_MASK|macro|_EMU_IF_VMONALTAVDDFALL_MASK
DECL|_EMU_IF_VMONALTAVDDFALL_SHIFT|macro|_EMU_IF_VMONALTAVDDFALL_SHIFT
DECL|_EMU_IF_VMONALTAVDDRISE_DEFAULT|macro|_EMU_IF_VMONALTAVDDRISE_DEFAULT
DECL|_EMU_IF_VMONALTAVDDRISE_MASK|macro|_EMU_IF_VMONALTAVDDRISE_MASK
DECL|_EMU_IF_VMONALTAVDDRISE_SHIFT|macro|_EMU_IF_VMONALTAVDDRISE_SHIFT
DECL|_EMU_IF_VMONAVDDFALL_DEFAULT|macro|_EMU_IF_VMONAVDDFALL_DEFAULT
DECL|_EMU_IF_VMONAVDDFALL_MASK|macro|_EMU_IF_VMONAVDDFALL_MASK
DECL|_EMU_IF_VMONAVDDFALL_SHIFT|macro|_EMU_IF_VMONAVDDFALL_SHIFT
DECL|_EMU_IF_VMONAVDDRISE_DEFAULT|macro|_EMU_IF_VMONAVDDRISE_DEFAULT
DECL|_EMU_IF_VMONAVDDRISE_MASK|macro|_EMU_IF_VMONAVDDRISE_MASK
DECL|_EMU_IF_VMONAVDDRISE_SHIFT|macro|_EMU_IF_VMONAVDDRISE_SHIFT
DECL|_EMU_IF_VMONDVDDFALL_DEFAULT|macro|_EMU_IF_VMONDVDDFALL_DEFAULT
DECL|_EMU_IF_VMONDVDDFALL_MASK|macro|_EMU_IF_VMONDVDDFALL_MASK
DECL|_EMU_IF_VMONDVDDFALL_SHIFT|macro|_EMU_IF_VMONDVDDFALL_SHIFT
DECL|_EMU_IF_VMONDVDDRISE_DEFAULT|macro|_EMU_IF_VMONDVDDRISE_DEFAULT
DECL|_EMU_IF_VMONDVDDRISE_MASK|macro|_EMU_IF_VMONDVDDRISE_MASK
DECL|_EMU_IF_VMONDVDDRISE_SHIFT|macro|_EMU_IF_VMONDVDDRISE_SHIFT
DECL|_EMU_IF_VMONFVDDFALL_DEFAULT|macro|_EMU_IF_VMONFVDDFALL_DEFAULT
DECL|_EMU_IF_VMONFVDDFALL_MASK|macro|_EMU_IF_VMONFVDDFALL_MASK
DECL|_EMU_IF_VMONFVDDFALL_SHIFT|macro|_EMU_IF_VMONFVDDFALL_SHIFT
DECL|_EMU_IF_VMONFVDDRISE_DEFAULT|macro|_EMU_IF_VMONFVDDRISE_DEFAULT
DECL|_EMU_IF_VMONFVDDRISE_MASK|macro|_EMU_IF_VMONFVDDRISE_MASK
DECL|_EMU_IF_VMONFVDDRISE_SHIFT|macro|_EMU_IF_VMONFVDDRISE_SHIFT
DECL|_EMU_IF_VMONIO0FALL_DEFAULT|macro|_EMU_IF_VMONIO0FALL_DEFAULT
DECL|_EMU_IF_VMONIO0FALL_MASK|macro|_EMU_IF_VMONIO0FALL_MASK
DECL|_EMU_IF_VMONIO0FALL_SHIFT|macro|_EMU_IF_VMONIO0FALL_SHIFT
DECL|_EMU_IF_VMONIO0RISE_DEFAULT|macro|_EMU_IF_VMONIO0RISE_DEFAULT
DECL|_EMU_IF_VMONIO0RISE_MASK|macro|_EMU_IF_VMONIO0RISE_MASK
DECL|_EMU_IF_VMONIO0RISE_SHIFT|macro|_EMU_IF_VMONIO0RISE_SHIFT
DECL|_EMU_LOCK_LOCKKEY_DEFAULT|macro|_EMU_LOCK_LOCKKEY_DEFAULT
DECL|_EMU_LOCK_LOCKKEY_LOCKED|macro|_EMU_LOCK_LOCKKEY_LOCKED
DECL|_EMU_LOCK_LOCKKEY_LOCK|macro|_EMU_LOCK_LOCKKEY_LOCK
DECL|_EMU_LOCK_LOCKKEY_MASK|macro|_EMU_LOCK_LOCKKEY_MASK
DECL|_EMU_LOCK_LOCKKEY_SHIFT|macro|_EMU_LOCK_LOCKKEY_SHIFT
DECL|_EMU_LOCK_LOCKKEY_UNLOCKED|macro|_EMU_LOCK_LOCKKEY_UNLOCKED
DECL|_EMU_LOCK_LOCKKEY_UNLOCK|macro|_EMU_LOCK_LOCKKEY_UNLOCK
DECL|_EMU_LOCK_MASK|macro|_EMU_LOCK_MASK
DECL|_EMU_LOCK_RESETVALUE|macro|_EMU_LOCK_RESETVALUE
DECL|_EMU_PWRCFG_MASK|macro|_EMU_PWRCFG_MASK
DECL|_EMU_PWRCFG_PWRCFG_DCDCTODVDD|macro|_EMU_PWRCFG_PWRCFG_DCDCTODVDD
DECL|_EMU_PWRCFG_PWRCFG_DEFAULT|macro|_EMU_PWRCFG_PWRCFG_DEFAULT
DECL|_EMU_PWRCFG_PWRCFG_MASK|macro|_EMU_PWRCFG_PWRCFG_MASK
DECL|_EMU_PWRCFG_PWRCFG_SHIFT|macro|_EMU_PWRCFG_PWRCFG_SHIFT
DECL|_EMU_PWRCFG_PWRCFG_STARTUP|macro|_EMU_PWRCFG_PWRCFG_STARTUP
DECL|_EMU_PWRCFG_RESETVALUE|macro|_EMU_PWRCFG_RESETVALUE
DECL|_EMU_PWRCTRL_ANASW_AVDD|macro|_EMU_PWRCTRL_ANASW_AVDD
DECL|_EMU_PWRCTRL_ANASW_DEFAULT|macro|_EMU_PWRCTRL_ANASW_DEFAULT
DECL|_EMU_PWRCTRL_ANASW_DVDD|macro|_EMU_PWRCTRL_ANASW_DVDD
DECL|_EMU_PWRCTRL_ANASW_MASK|macro|_EMU_PWRCTRL_ANASW_MASK
DECL|_EMU_PWRCTRL_ANASW_SHIFT|macro|_EMU_PWRCTRL_ANASW_SHIFT
DECL|_EMU_PWRCTRL_MASK|macro|_EMU_PWRCTRL_MASK
DECL|_EMU_PWRCTRL_RESETVALUE|macro|_EMU_PWRCTRL_RESETVALUE
DECL|_EMU_PWRLOCK_LOCKKEY_DEFAULT|macro|_EMU_PWRLOCK_LOCKKEY_DEFAULT
DECL|_EMU_PWRLOCK_LOCKKEY_LOCKED|macro|_EMU_PWRLOCK_LOCKKEY_LOCKED
DECL|_EMU_PWRLOCK_LOCKKEY_LOCK|macro|_EMU_PWRLOCK_LOCKKEY_LOCK
DECL|_EMU_PWRLOCK_LOCKKEY_MASK|macro|_EMU_PWRLOCK_LOCKKEY_MASK
DECL|_EMU_PWRLOCK_LOCKKEY_SHIFT|macro|_EMU_PWRLOCK_LOCKKEY_SHIFT
DECL|_EMU_PWRLOCK_LOCKKEY_UNLOCKED|macro|_EMU_PWRLOCK_LOCKKEY_UNLOCKED
DECL|_EMU_PWRLOCK_LOCKKEY_UNLOCK|macro|_EMU_PWRLOCK_LOCKKEY_UNLOCK
DECL|_EMU_PWRLOCK_MASK|macro|_EMU_PWRLOCK_MASK
DECL|_EMU_PWRLOCK_RESETVALUE|macro|_EMU_PWRLOCK_RESETVALUE
DECL|_EMU_RAM0CTRL_MASK|macro|_EMU_RAM0CTRL_MASK
DECL|_EMU_RAM0CTRL_RAMPOWERDOWN_BLK1TO4|macro|_EMU_RAM0CTRL_RAMPOWERDOWN_BLK1TO4
DECL|_EMU_RAM0CTRL_RAMPOWERDOWN_BLK2TO4|macro|_EMU_RAM0CTRL_RAMPOWERDOWN_BLK2TO4
DECL|_EMU_RAM0CTRL_RAMPOWERDOWN_BLK3TO4|macro|_EMU_RAM0CTRL_RAMPOWERDOWN_BLK3TO4
DECL|_EMU_RAM0CTRL_RAMPOWERDOWN_BLK4|macro|_EMU_RAM0CTRL_RAMPOWERDOWN_BLK4
DECL|_EMU_RAM0CTRL_RAMPOWERDOWN_DEFAULT|macro|_EMU_RAM0CTRL_RAMPOWERDOWN_DEFAULT
DECL|_EMU_RAM0CTRL_RAMPOWERDOWN_MASK|macro|_EMU_RAM0CTRL_RAMPOWERDOWN_MASK
DECL|_EMU_RAM0CTRL_RAMPOWERDOWN_NONE|macro|_EMU_RAM0CTRL_RAMPOWERDOWN_NONE
DECL|_EMU_RAM0CTRL_RAMPOWERDOWN_SHIFT|macro|_EMU_RAM0CTRL_RAMPOWERDOWN_SHIFT
DECL|_EMU_RAM0CTRL_RESETVALUE|macro|_EMU_RAM0CTRL_RESETVALUE
DECL|_EMU_STATUS_EM4IORET_DEFAULT|macro|_EMU_STATUS_EM4IORET_DEFAULT
DECL|_EMU_STATUS_EM4IORET_DISABLED|macro|_EMU_STATUS_EM4IORET_DISABLED
DECL|_EMU_STATUS_EM4IORET_ENABLED|macro|_EMU_STATUS_EM4IORET_ENABLED
DECL|_EMU_STATUS_EM4IORET_MASK|macro|_EMU_STATUS_EM4IORET_MASK
DECL|_EMU_STATUS_EM4IORET_SHIFT|macro|_EMU_STATUS_EM4IORET_SHIFT
DECL|_EMU_STATUS_MASK|macro|_EMU_STATUS_MASK
DECL|_EMU_STATUS_RESETVALUE|macro|_EMU_STATUS_RESETVALUE
DECL|_EMU_STATUS_VMONALTAVDD_DEFAULT|macro|_EMU_STATUS_VMONALTAVDD_DEFAULT
DECL|_EMU_STATUS_VMONALTAVDD_MASK|macro|_EMU_STATUS_VMONALTAVDD_MASK
DECL|_EMU_STATUS_VMONALTAVDD_SHIFT|macro|_EMU_STATUS_VMONALTAVDD_SHIFT
DECL|_EMU_STATUS_VMONAVDD_DEFAULT|macro|_EMU_STATUS_VMONAVDD_DEFAULT
DECL|_EMU_STATUS_VMONAVDD_MASK|macro|_EMU_STATUS_VMONAVDD_MASK
DECL|_EMU_STATUS_VMONAVDD_SHIFT|macro|_EMU_STATUS_VMONAVDD_SHIFT
DECL|_EMU_STATUS_VMONDVDD_DEFAULT|macro|_EMU_STATUS_VMONDVDD_DEFAULT
DECL|_EMU_STATUS_VMONDVDD_MASK|macro|_EMU_STATUS_VMONDVDD_MASK
DECL|_EMU_STATUS_VMONDVDD_SHIFT|macro|_EMU_STATUS_VMONDVDD_SHIFT
DECL|_EMU_STATUS_VMONFVDD_DEFAULT|macro|_EMU_STATUS_VMONFVDD_DEFAULT
DECL|_EMU_STATUS_VMONFVDD_MASK|macro|_EMU_STATUS_VMONFVDD_MASK
DECL|_EMU_STATUS_VMONFVDD_SHIFT|macro|_EMU_STATUS_VMONFVDD_SHIFT
DECL|_EMU_STATUS_VMONIO0_DEFAULT|macro|_EMU_STATUS_VMONIO0_DEFAULT
DECL|_EMU_STATUS_VMONIO0_MASK|macro|_EMU_STATUS_VMONIO0_MASK
DECL|_EMU_STATUS_VMONIO0_SHIFT|macro|_EMU_STATUS_VMONIO0_SHIFT
DECL|_EMU_STATUS_VMONRDY_DEFAULT|macro|_EMU_STATUS_VMONRDY_DEFAULT
DECL|_EMU_STATUS_VMONRDY_MASK|macro|_EMU_STATUS_VMONRDY_MASK
DECL|_EMU_STATUS_VMONRDY_SHIFT|macro|_EMU_STATUS_VMONRDY_SHIFT
DECL|_EMU_TEMPLIMITS_EM4WUEN_DEFAULT|macro|_EMU_TEMPLIMITS_EM4WUEN_DEFAULT
DECL|_EMU_TEMPLIMITS_EM4WUEN_MASK|macro|_EMU_TEMPLIMITS_EM4WUEN_MASK
DECL|_EMU_TEMPLIMITS_EM4WUEN_SHIFT|macro|_EMU_TEMPLIMITS_EM4WUEN_SHIFT
DECL|_EMU_TEMPLIMITS_MASK|macro|_EMU_TEMPLIMITS_MASK
DECL|_EMU_TEMPLIMITS_RESETVALUE|macro|_EMU_TEMPLIMITS_RESETVALUE
DECL|_EMU_TEMPLIMITS_TEMPHIGH_DEFAULT|macro|_EMU_TEMPLIMITS_TEMPHIGH_DEFAULT
DECL|_EMU_TEMPLIMITS_TEMPHIGH_MASK|macro|_EMU_TEMPLIMITS_TEMPHIGH_MASK
DECL|_EMU_TEMPLIMITS_TEMPHIGH_SHIFT|macro|_EMU_TEMPLIMITS_TEMPHIGH_SHIFT
DECL|_EMU_TEMPLIMITS_TEMPLOW_DEFAULT|macro|_EMU_TEMPLIMITS_TEMPLOW_DEFAULT
DECL|_EMU_TEMPLIMITS_TEMPLOW_MASK|macro|_EMU_TEMPLIMITS_TEMPLOW_MASK
DECL|_EMU_TEMPLIMITS_TEMPLOW_SHIFT|macro|_EMU_TEMPLIMITS_TEMPLOW_SHIFT
DECL|_EMU_TEMP_MASK|macro|_EMU_TEMP_MASK
DECL|_EMU_TEMP_RESETVALUE|macro|_EMU_TEMP_RESETVALUE
DECL|_EMU_TEMP_TEMP_DEFAULT|macro|_EMU_TEMP_TEMP_DEFAULT
DECL|_EMU_TEMP_TEMP_MASK|macro|_EMU_TEMP_TEMP_MASK
DECL|_EMU_TEMP_TEMP_SHIFT|macro|_EMU_TEMP_TEMP_SHIFT
DECL|_EMU_TESTLOCK_LOCKKEY_DEFAULT|macro|_EMU_TESTLOCK_LOCKKEY_DEFAULT
DECL|_EMU_TESTLOCK_LOCKKEY_LOCKED|macro|_EMU_TESTLOCK_LOCKKEY_LOCKED
DECL|_EMU_TESTLOCK_LOCKKEY_LOCK|macro|_EMU_TESTLOCK_LOCKKEY_LOCK
DECL|_EMU_TESTLOCK_LOCKKEY_MASK|macro|_EMU_TESTLOCK_LOCKKEY_MASK
DECL|_EMU_TESTLOCK_LOCKKEY_SHIFT|macro|_EMU_TESTLOCK_LOCKKEY_SHIFT
DECL|_EMU_TESTLOCK_LOCKKEY_UNLOCKED|macro|_EMU_TESTLOCK_LOCKKEY_UNLOCKED
DECL|_EMU_TESTLOCK_LOCKKEY_UNLOCK|macro|_EMU_TESTLOCK_LOCKKEY_UNLOCK
DECL|_EMU_TESTLOCK_MASK|macro|_EMU_TESTLOCK_MASK
DECL|_EMU_TESTLOCK_RESETVALUE|macro|_EMU_TESTLOCK_RESETVALUE
DECL|_EMU_VMONALTAVDDCTRL_EN_DEFAULT|macro|_EMU_VMONALTAVDDCTRL_EN_DEFAULT
DECL|_EMU_VMONALTAVDDCTRL_EN_MASK|macro|_EMU_VMONALTAVDDCTRL_EN_MASK
DECL|_EMU_VMONALTAVDDCTRL_EN_SHIFT|macro|_EMU_VMONALTAVDDCTRL_EN_SHIFT
DECL|_EMU_VMONALTAVDDCTRL_FALLWU_DEFAULT|macro|_EMU_VMONALTAVDDCTRL_FALLWU_DEFAULT
DECL|_EMU_VMONALTAVDDCTRL_FALLWU_MASK|macro|_EMU_VMONALTAVDDCTRL_FALLWU_MASK
DECL|_EMU_VMONALTAVDDCTRL_FALLWU_SHIFT|macro|_EMU_VMONALTAVDDCTRL_FALLWU_SHIFT
DECL|_EMU_VMONALTAVDDCTRL_MASK|macro|_EMU_VMONALTAVDDCTRL_MASK
DECL|_EMU_VMONALTAVDDCTRL_RESETVALUE|macro|_EMU_VMONALTAVDDCTRL_RESETVALUE
DECL|_EMU_VMONALTAVDDCTRL_RISEWU_DEFAULT|macro|_EMU_VMONALTAVDDCTRL_RISEWU_DEFAULT
DECL|_EMU_VMONALTAVDDCTRL_RISEWU_MASK|macro|_EMU_VMONALTAVDDCTRL_RISEWU_MASK
DECL|_EMU_VMONALTAVDDCTRL_RISEWU_SHIFT|macro|_EMU_VMONALTAVDDCTRL_RISEWU_SHIFT
DECL|_EMU_VMONALTAVDDCTRL_THRESCOARSE_DEFAULT|macro|_EMU_VMONALTAVDDCTRL_THRESCOARSE_DEFAULT
DECL|_EMU_VMONALTAVDDCTRL_THRESCOARSE_MASK|macro|_EMU_VMONALTAVDDCTRL_THRESCOARSE_MASK
DECL|_EMU_VMONALTAVDDCTRL_THRESCOARSE_SHIFT|macro|_EMU_VMONALTAVDDCTRL_THRESCOARSE_SHIFT
DECL|_EMU_VMONALTAVDDCTRL_THRESFINE_DEFAULT|macro|_EMU_VMONALTAVDDCTRL_THRESFINE_DEFAULT
DECL|_EMU_VMONALTAVDDCTRL_THRESFINE_MASK|macro|_EMU_VMONALTAVDDCTRL_THRESFINE_MASK
DECL|_EMU_VMONALTAVDDCTRL_THRESFINE_SHIFT|macro|_EMU_VMONALTAVDDCTRL_THRESFINE_SHIFT
DECL|_EMU_VMONAVDDCTRL_EN_DEFAULT|macro|_EMU_VMONAVDDCTRL_EN_DEFAULT
DECL|_EMU_VMONAVDDCTRL_EN_MASK|macro|_EMU_VMONAVDDCTRL_EN_MASK
DECL|_EMU_VMONAVDDCTRL_EN_SHIFT|macro|_EMU_VMONAVDDCTRL_EN_SHIFT
DECL|_EMU_VMONAVDDCTRL_FALLTHRESCOARSE_DEFAULT|macro|_EMU_VMONAVDDCTRL_FALLTHRESCOARSE_DEFAULT
DECL|_EMU_VMONAVDDCTRL_FALLTHRESCOARSE_MASK|macro|_EMU_VMONAVDDCTRL_FALLTHRESCOARSE_MASK
DECL|_EMU_VMONAVDDCTRL_FALLTHRESCOARSE_SHIFT|macro|_EMU_VMONAVDDCTRL_FALLTHRESCOARSE_SHIFT
DECL|_EMU_VMONAVDDCTRL_FALLTHRESFINE_DEFAULT|macro|_EMU_VMONAVDDCTRL_FALLTHRESFINE_DEFAULT
DECL|_EMU_VMONAVDDCTRL_FALLTHRESFINE_MASK|macro|_EMU_VMONAVDDCTRL_FALLTHRESFINE_MASK
DECL|_EMU_VMONAVDDCTRL_FALLTHRESFINE_SHIFT|macro|_EMU_VMONAVDDCTRL_FALLTHRESFINE_SHIFT
DECL|_EMU_VMONAVDDCTRL_FALLWU_DEFAULT|macro|_EMU_VMONAVDDCTRL_FALLWU_DEFAULT
DECL|_EMU_VMONAVDDCTRL_FALLWU_MASK|macro|_EMU_VMONAVDDCTRL_FALLWU_MASK
DECL|_EMU_VMONAVDDCTRL_FALLWU_SHIFT|macro|_EMU_VMONAVDDCTRL_FALLWU_SHIFT
DECL|_EMU_VMONAVDDCTRL_MASK|macro|_EMU_VMONAVDDCTRL_MASK
DECL|_EMU_VMONAVDDCTRL_RESETVALUE|macro|_EMU_VMONAVDDCTRL_RESETVALUE
DECL|_EMU_VMONAVDDCTRL_RISETHRESCOARSE_DEFAULT|macro|_EMU_VMONAVDDCTRL_RISETHRESCOARSE_DEFAULT
DECL|_EMU_VMONAVDDCTRL_RISETHRESCOARSE_MASK|macro|_EMU_VMONAVDDCTRL_RISETHRESCOARSE_MASK
DECL|_EMU_VMONAVDDCTRL_RISETHRESCOARSE_SHIFT|macro|_EMU_VMONAVDDCTRL_RISETHRESCOARSE_SHIFT
DECL|_EMU_VMONAVDDCTRL_RISETHRESFINE_DEFAULT|macro|_EMU_VMONAVDDCTRL_RISETHRESFINE_DEFAULT
DECL|_EMU_VMONAVDDCTRL_RISETHRESFINE_MASK|macro|_EMU_VMONAVDDCTRL_RISETHRESFINE_MASK
DECL|_EMU_VMONAVDDCTRL_RISETHRESFINE_SHIFT|macro|_EMU_VMONAVDDCTRL_RISETHRESFINE_SHIFT
DECL|_EMU_VMONAVDDCTRL_RISEWU_DEFAULT|macro|_EMU_VMONAVDDCTRL_RISEWU_DEFAULT
DECL|_EMU_VMONAVDDCTRL_RISEWU_MASK|macro|_EMU_VMONAVDDCTRL_RISEWU_MASK
DECL|_EMU_VMONAVDDCTRL_RISEWU_SHIFT|macro|_EMU_VMONAVDDCTRL_RISEWU_SHIFT
DECL|_EMU_VMONDVDDCTRL_EN_DEFAULT|macro|_EMU_VMONDVDDCTRL_EN_DEFAULT
DECL|_EMU_VMONDVDDCTRL_EN_MASK|macro|_EMU_VMONDVDDCTRL_EN_MASK
DECL|_EMU_VMONDVDDCTRL_EN_SHIFT|macro|_EMU_VMONDVDDCTRL_EN_SHIFT
DECL|_EMU_VMONDVDDCTRL_FALLWU_DEFAULT|macro|_EMU_VMONDVDDCTRL_FALLWU_DEFAULT
DECL|_EMU_VMONDVDDCTRL_FALLWU_MASK|macro|_EMU_VMONDVDDCTRL_FALLWU_MASK
DECL|_EMU_VMONDVDDCTRL_FALLWU_SHIFT|macro|_EMU_VMONDVDDCTRL_FALLWU_SHIFT
DECL|_EMU_VMONDVDDCTRL_MASK|macro|_EMU_VMONDVDDCTRL_MASK
DECL|_EMU_VMONDVDDCTRL_RESETVALUE|macro|_EMU_VMONDVDDCTRL_RESETVALUE
DECL|_EMU_VMONDVDDCTRL_RISEWU_DEFAULT|macro|_EMU_VMONDVDDCTRL_RISEWU_DEFAULT
DECL|_EMU_VMONDVDDCTRL_RISEWU_MASK|macro|_EMU_VMONDVDDCTRL_RISEWU_MASK
DECL|_EMU_VMONDVDDCTRL_RISEWU_SHIFT|macro|_EMU_VMONDVDDCTRL_RISEWU_SHIFT
DECL|_EMU_VMONDVDDCTRL_THRESCOARSE_DEFAULT|macro|_EMU_VMONDVDDCTRL_THRESCOARSE_DEFAULT
DECL|_EMU_VMONDVDDCTRL_THRESCOARSE_MASK|macro|_EMU_VMONDVDDCTRL_THRESCOARSE_MASK
DECL|_EMU_VMONDVDDCTRL_THRESCOARSE_SHIFT|macro|_EMU_VMONDVDDCTRL_THRESCOARSE_SHIFT
DECL|_EMU_VMONDVDDCTRL_THRESFINE_DEFAULT|macro|_EMU_VMONDVDDCTRL_THRESFINE_DEFAULT
DECL|_EMU_VMONDVDDCTRL_THRESFINE_MASK|macro|_EMU_VMONDVDDCTRL_THRESFINE_MASK
DECL|_EMU_VMONDVDDCTRL_THRESFINE_SHIFT|macro|_EMU_VMONDVDDCTRL_THRESFINE_SHIFT
DECL|_EMU_VMONIO0CTRL_EN_DEFAULT|macro|_EMU_VMONIO0CTRL_EN_DEFAULT
DECL|_EMU_VMONIO0CTRL_EN_MASK|macro|_EMU_VMONIO0CTRL_EN_MASK
DECL|_EMU_VMONIO0CTRL_EN_SHIFT|macro|_EMU_VMONIO0CTRL_EN_SHIFT
DECL|_EMU_VMONIO0CTRL_FALLWU_DEFAULT|macro|_EMU_VMONIO0CTRL_FALLWU_DEFAULT
DECL|_EMU_VMONIO0CTRL_FALLWU_MASK|macro|_EMU_VMONIO0CTRL_FALLWU_MASK
DECL|_EMU_VMONIO0CTRL_FALLWU_SHIFT|macro|_EMU_VMONIO0CTRL_FALLWU_SHIFT
DECL|_EMU_VMONIO0CTRL_MASK|macro|_EMU_VMONIO0CTRL_MASK
DECL|_EMU_VMONIO0CTRL_RESETVALUE|macro|_EMU_VMONIO0CTRL_RESETVALUE
DECL|_EMU_VMONIO0CTRL_RETDIS_DEFAULT|macro|_EMU_VMONIO0CTRL_RETDIS_DEFAULT
DECL|_EMU_VMONIO0CTRL_RETDIS_MASK|macro|_EMU_VMONIO0CTRL_RETDIS_MASK
DECL|_EMU_VMONIO0CTRL_RETDIS_SHIFT|macro|_EMU_VMONIO0CTRL_RETDIS_SHIFT
DECL|_EMU_VMONIO0CTRL_RISEWU_DEFAULT|macro|_EMU_VMONIO0CTRL_RISEWU_DEFAULT
DECL|_EMU_VMONIO0CTRL_RISEWU_MASK|macro|_EMU_VMONIO0CTRL_RISEWU_MASK
DECL|_EMU_VMONIO0CTRL_RISEWU_SHIFT|macro|_EMU_VMONIO0CTRL_RISEWU_SHIFT
DECL|_EMU_VMONIO0CTRL_THRESCOARSE_DEFAULT|macro|_EMU_VMONIO0CTRL_THRESCOARSE_DEFAULT
DECL|_EMU_VMONIO0CTRL_THRESCOARSE_MASK|macro|_EMU_VMONIO0CTRL_THRESCOARSE_MASK
DECL|_EMU_VMONIO0CTRL_THRESCOARSE_SHIFT|macro|_EMU_VMONIO0CTRL_THRESCOARSE_SHIFT
DECL|_EMU_VMONIO0CTRL_THRESFINE_DEFAULT|macro|_EMU_VMONIO0CTRL_THRESFINE_DEFAULT
DECL|_EMU_VMONIO0CTRL_THRESFINE_MASK|macro|_EMU_VMONIO0CTRL_THRESFINE_MASK
DECL|_EMU_VMONIO0CTRL_THRESFINE_SHIFT|macro|_EMU_VMONIO0CTRL_THRESFINE_SHIFT
