#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa38bc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa850b0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xa36ef0 .functor NOT 1, L_0xaaf390, C4<0>, C4<0>, C4<0>;
L_0xa50d80 .functor XOR 8, L_0xaaef20, L_0xaaf0e0, C4<00000000>, C4<00000000>;
L_0xa864d0 .functor XOR 8, L_0xa50d80, L_0xaaf220, C4<00000000>, C4<00000000>;
v0xaacb00_0 .net *"_ivl_10", 7 0, L_0xaaf220;  1 drivers
v0xaacc00_0 .net *"_ivl_12", 7 0, L_0xa864d0;  1 drivers
v0xaacce0_0 .net *"_ivl_2", 7 0, L_0xaaee80;  1 drivers
v0xaacda0_0 .net *"_ivl_4", 7 0, L_0xaaef20;  1 drivers
v0xaace80_0 .net *"_ivl_6", 7 0, L_0xaaf0e0;  1 drivers
v0xaacfb0_0 .net *"_ivl_8", 7 0, L_0xa50d80;  1 drivers
v0xaad090_0 .net "areset", 0 0, L_0xa37300;  1 drivers
v0xaad130_0 .var "clk", 0 0;
v0xaad1d0_0 .net "predict_history_dut", 6 0, v0xaabee0_0;  1 drivers
v0xaad320_0 .net "predict_history_ref", 6 0, L_0xaaecf0;  1 drivers
v0xaad3c0_0 .net "predict_pc", 6 0, L_0xaadf80;  1 drivers
v0xaad460_0 .net "predict_taken_dut", 0 0, v0xaac0d0_0;  1 drivers
v0xaad500_0 .net "predict_taken_ref", 0 0, L_0xaaeb30;  1 drivers
v0xaad5a0_0 .net "predict_valid", 0 0, v0xaa9490_0;  1 drivers
v0xaad640_0 .var/2u "stats1", 223 0;
v0xaad6e0_0 .var/2u "strobe", 0 0;
v0xaad7a0_0 .net "tb_match", 0 0, L_0xaaf390;  1 drivers
v0xaad950_0 .net "tb_mismatch", 0 0, L_0xa36ef0;  1 drivers
v0xaad9f0_0 .net "train_history", 6 0, L_0xaae530;  1 drivers
v0xaadab0_0 .net "train_mispredicted", 0 0, L_0xaae3d0;  1 drivers
v0xaadb50_0 .net "train_pc", 6 0, L_0xaae6c0;  1 drivers
v0xaadc10_0 .net "train_taken", 0 0, L_0xaae1b0;  1 drivers
v0xaadcb0_0 .net "train_valid", 0 0, v0xaa9e10_0;  1 drivers
v0xaadd50_0 .net "wavedrom_enable", 0 0, v0xaa9ee0_0;  1 drivers
v0xaaddf0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xaa9f80_0;  1 drivers
v0xaade90_0 .net "wavedrom_title", 511 0, v0xaaa060_0;  1 drivers
L_0xaaee80 .concat [ 7 1 0 0], L_0xaaecf0, L_0xaaeb30;
L_0xaaef20 .concat [ 7 1 0 0], L_0xaaecf0, L_0xaaeb30;
L_0xaaf0e0 .concat [ 7 1 0 0], v0xaabee0_0, v0xaac0d0_0;
L_0xaaf220 .concat [ 7 1 0 0], L_0xaaecf0, L_0xaaeb30;
L_0xaaf390 .cmp/eeq 8, L_0xaaee80, L_0xa864d0;
S_0xa36270 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xa850b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xa3ac30 .param/l "LNT" 0 3 22, C4<01>;
P_0xa3ac70 .param/l "LT" 0 3 22, C4<10>;
P_0xa3acb0 .param/l "SNT" 0 3 22, C4<00>;
P_0xa3acf0 .param/l "ST" 0 3 22, C4<11>;
P_0xa3ad30 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xa377e0 .functor XOR 7, v0xaa7630_0, L_0xaadf80, C4<0000000>, C4<0000000>;
L_0xa62010 .functor XOR 7, L_0xaae530, L_0xaae6c0, C4<0000000>, C4<0000000>;
v0xa745c0_0 .net *"_ivl_11", 0 0, L_0xaaea40;  1 drivers
L_0x7f8d226f91c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa74890_0 .net *"_ivl_12", 0 0, L_0x7f8d226f91c8;  1 drivers
L_0x7f8d226f9210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xa36f60_0 .net *"_ivl_16", 6 0, L_0x7f8d226f9210;  1 drivers
v0xa371a0_0 .net *"_ivl_4", 1 0, L_0xaae850;  1 drivers
v0xa37370_0 .net *"_ivl_6", 8 0, L_0xaae950;  1 drivers
L_0x7f8d226f9180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa378d0_0 .net *"_ivl_9", 1 0, L_0x7f8d226f9180;  1 drivers
v0xaa7310_0 .net "areset", 0 0, L_0xa37300;  alias, 1 drivers
v0xaa73d0_0 .net "clk", 0 0, v0xaad130_0;  1 drivers
v0xaa7490 .array "pht", 0 127, 1 0;
v0xaa7550_0 .net "predict_history", 6 0, L_0xaaecf0;  alias, 1 drivers
v0xaa7630_0 .var "predict_history_r", 6 0;
v0xaa7710_0 .net "predict_index", 6 0, L_0xa377e0;  1 drivers
v0xaa77f0_0 .net "predict_pc", 6 0, L_0xaadf80;  alias, 1 drivers
v0xaa78d0_0 .net "predict_taken", 0 0, L_0xaaeb30;  alias, 1 drivers
v0xaa7990_0 .net "predict_valid", 0 0, v0xaa9490_0;  alias, 1 drivers
v0xaa7a50_0 .net "train_history", 6 0, L_0xaae530;  alias, 1 drivers
v0xaa7b30_0 .net "train_index", 6 0, L_0xa62010;  1 drivers
v0xaa7c10_0 .net "train_mispredicted", 0 0, L_0xaae3d0;  alias, 1 drivers
v0xaa7cd0_0 .net "train_pc", 6 0, L_0xaae6c0;  alias, 1 drivers
v0xaa7db0_0 .net "train_taken", 0 0, L_0xaae1b0;  alias, 1 drivers
v0xaa7e70_0 .net "train_valid", 0 0, v0xaa9e10_0;  alias, 1 drivers
E_0xa47a00 .event posedge, v0xaa7310_0, v0xaa73d0_0;
L_0xaae850 .array/port v0xaa7490, L_0xaae950;
L_0xaae950 .concat [ 7 2 0 0], L_0xa377e0, L_0x7f8d226f9180;
L_0xaaea40 .part L_0xaae850, 1, 1;
L_0xaaeb30 .functor MUXZ 1, L_0x7f8d226f91c8, L_0xaaea40, v0xaa9490_0, C4<>;
L_0xaaecf0 .functor MUXZ 7, L_0x7f8d226f9210, v0xaa7630_0, v0xaa9490_0, C4<>;
S_0xa61340 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xa36270;
 .timescale -12 -12;
v0xa741a0_0 .var/i "i", 31 0;
S_0xaa8090 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xa850b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xaa8240 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xa37300 .functor BUFZ 1, v0xaa9560_0, C4<0>, C4<0>, C4<0>;
L_0x7f8d226f90a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xaa8d20_0 .net *"_ivl_10", 0 0, L_0x7f8d226f90a8;  1 drivers
L_0x7f8d226f90f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaa8e00_0 .net *"_ivl_14", 6 0, L_0x7f8d226f90f0;  1 drivers
L_0x7f8d226f9138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaa8ee0_0 .net *"_ivl_18", 6 0, L_0x7f8d226f9138;  1 drivers
L_0x7f8d226f9018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaa8fa0_0 .net *"_ivl_2", 6 0, L_0x7f8d226f9018;  1 drivers
L_0x7f8d226f9060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xaa9080_0 .net *"_ivl_6", 0 0, L_0x7f8d226f9060;  1 drivers
v0xaa91b0_0 .net "areset", 0 0, L_0xa37300;  alias, 1 drivers
v0xaa9250_0 .net "clk", 0 0, v0xaad130_0;  alias, 1 drivers
v0xaa9320_0 .net "predict_pc", 6 0, L_0xaadf80;  alias, 1 drivers
v0xaa93f0_0 .var "predict_pc_r", 6 0;
v0xaa9490_0 .var "predict_valid", 0 0;
v0xaa9560_0 .var "reset", 0 0;
v0xaa9600_0 .net "tb_match", 0 0, L_0xaaf390;  alias, 1 drivers
v0xaa96c0_0 .net "train_history", 6 0, L_0xaae530;  alias, 1 drivers
v0xaa97b0_0 .var "train_history_r", 6 0;
v0xaa9870_0 .net "train_mispredicted", 0 0, L_0xaae3d0;  alias, 1 drivers
v0xaa9940_0 .var "train_mispredicted_r", 0 0;
v0xaa99e0_0 .net "train_pc", 6 0, L_0xaae6c0;  alias, 1 drivers
v0xaa9be0_0 .var "train_pc_r", 6 0;
v0xaa9ca0_0 .net "train_taken", 0 0, L_0xaae1b0;  alias, 1 drivers
v0xaa9d70_0 .var "train_taken_r", 0 0;
v0xaa9e10_0 .var "train_valid", 0 0;
v0xaa9ee0_0 .var "wavedrom_enable", 0 0;
v0xaa9f80_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xaaa060_0 .var "wavedrom_title", 511 0;
E_0xa46ea0/0 .event negedge, v0xaa73d0_0;
E_0xa46ea0/1 .event posedge, v0xaa73d0_0;
E_0xa46ea0 .event/or E_0xa46ea0/0, E_0xa46ea0/1;
L_0xaadf80 .functor MUXZ 7, L_0x7f8d226f9018, v0xaa93f0_0, v0xaa9490_0, C4<>;
L_0xaae1b0 .functor MUXZ 1, L_0x7f8d226f9060, v0xaa9d70_0, v0xaa9e10_0, C4<>;
L_0xaae3d0 .functor MUXZ 1, L_0x7f8d226f90a8, v0xaa9940_0, v0xaa9e10_0, C4<>;
L_0xaae530 .functor MUXZ 7, L_0x7f8d226f90f0, v0xaa97b0_0, v0xaa9e10_0, C4<>;
L_0xaae6c0 .functor MUXZ 7, L_0x7f8d226f9138, v0xaa9be0_0, v0xaa9e10_0, C4<>;
S_0xaa8300 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xaa8090;
 .timescale -12 -12;
v0xaa8560_0 .var/2u "arfail", 0 0;
v0xaa8640_0 .var "async", 0 0;
v0xaa8700_0 .var/2u "datafail", 0 0;
v0xaa87a0_0 .var/2u "srfail", 0 0;
E_0xa46c50 .event posedge, v0xaa73d0_0;
E_0xa299f0 .event negedge, v0xaa73d0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xa46c50;
    %wait E_0xa46c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9560_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa46c50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xa299f0;
    %load/vec4 v0xaa9600_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xaa8700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9560_0, 0;
    %wait E_0xa46c50;
    %load/vec4 v0xaa9600_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xaa8560_0, 0, 1;
    %wait E_0xa46c50;
    %load/vec4 v0xaa9600_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xaa87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9560_0, 0;
    %load/vec4 v0xaa87a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xaa8560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xaa8640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xaa8700_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xaa8640_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xaa8860 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xaa8090;
 .timescale -12 -12;
v0xaa8a60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xaa8b40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xaa8090;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xaaa2e0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xa850b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xaaaa30 .array "PHT", 127 0, 1 0;
v0xaabb10_0 .net "areset", 0 0, L_0xa37300;  alias, 1 drivers
v0xaabc20_0 .net "clk", 0 0, v0xaad130_0;  alias, 1 drivers
v0xaabd10_0 .var "global_history", 6 0;
v0xaabdb0_0 .var/i "i", 31 0;
v0xaabee0_0 .var "predict_history", 6 0;
v0xaabfc0_0 .net "predict_pc", 6 0, L_0xaadf80;  alias, 1 drivers
v0xaac0d0_0 .var "predict_taken", 0 0;
v0xaac190_0 .net "predict_valid", 0 0, v0xaa9490_0;  alias, 1 drivers
v0xaac230_0 .net "train_history", 6 0, L_0xaae530;  alias, 1 drivers
v0xaac340_0 .net "train_mispredicted", 0 0, L_0xaae3d0;  alias, 1 drivers
v0xaac430_0 .net "train_pc", 6 0, L_0xaae6c0;  alias, 1 drivers
v0xaac540_0 .net "train_taken", 0 0, L_0xaae1b0;  alias, 1 drivers
v0xaac630_0 .net "train_valid", 0 0, v0xaa9e10_0;  alias, 1 drivers
v0xaaaa30_0 .array/port v0xaaaa30, 0;
E_0xa8cf30/0 .event anyedge, v0xaabd10_0, v0xaa7990_0, v0xaa77f0_0, v0xaaaa30_0;
v0xaaaa30_1 .array/port v0xaaaa30, 1;
v0xaaaa30_2 .array/port v0xaaaa30, 2;
v0xaaaa30_3 .array/port v0xaaaa30, 3;
v0xaaaa30_4 .array/port v0xaaaa30, 4;
E_0xa8cf30/1 .event anyedge, v0xaaaa30_1, v0xaaaa30_2, v0xaaaa30_3, v0xaaaa30_4;
v0xaaaa30_5 .array/port v0xaaaa30, 5;
v0xaaaa30_6 .array/port v0xaaaa30, 6;
v0xaaaa30_7 .array/port v0xaaaa30, 7;
v0xaaaa30_8 .array/port v0xaaaa30, 8;
E_0xa8cf30/2 .event anyedge, v0xaaaa30_5, v0xaaaa30_6, v0xaaaa30_7, v0xaaaa30_8;
v0xaaaa30_9 .array/port v0xaaaa30, 9;
v0xaaaa30_10 .array/port v0xaaaa30, 10;
v0xaaaa30_11 .array/port v0xaaaa30, 11;
v0xaaaa30_12 .array/port v0xaaaa30, 12;
E_0xa8cf30/3 .event anyedge, v0xaaaa30_9, v0xaaaa30_10, v0xaaaa30_11, v0xaaaa30_12;
v0xaaaa30_13 .array/port v0xaaaa30, 13;
v0xaaaa30_14 .array/port v0xaaaa30, 14;
v0xaaaa30_15 .array/port v0xaaaa30, 15;
v0xaaaa30_16 .array/port v0xaaaa30, 16;
E_0xa8cf30/4 .event anyedge, v0xaaaa30_13, v0xaaaa30_14, v0xaaaa30_15, v0xaaaa30_16;
v0xaaaa30_17 .array/port v0xaaaa30, 17;
v0xaaaa30_18 .array/port v0xaaaa30, 18;
v0xaaaa30_19 .array/port v0xaaaa30, 19;
v0xaaaa30_20 .array/port v0xaaaa30, 20;
E_0xa8cf30/5 .event anyedge, v0xaaaa30_17, v0xaaaa30_18, v0xaaaa30_19, v0xaaaa30_20;
v0xaaaa30_21 .array/port v0xaaaa30, 21;
v0xaaaa30_22 .array/port v0xaaaa30, 22;
v0xaaaa30_23 .array/port v0xaaaa30, 23;
v0xaaaa30_24 .array/port v0xaaaa30, 24;
E_0xa8cf30/6 .event anyedge, v0xaaaa30_21, v0xaaaa30_22, v0xaaaa30_23, v0xaaaa30_24;
v0xaaaa30_25 .array/port v0xaaaa30, 25;
v0xaaaa30_26 .array/port v0xaaaa30, 26;
v0xaaaa30_27 .array/port v0xaaaa30, 27;
v0xaaaa30_28 .array/port v0xaaaa30, 28;
E_0xa8cf30/7 .event anyedge, v0xaaaa30_25, v0xaaaa30_26, v0xaaaa30_27, v0xaaaa30_28;
v0xaaaa30_29 .array/port v0xaaaa30, 29;
v0xaaaa30_30 .array/port v0xaaaa30, 30;
v0xaaaa30_31 .array/port v0xaaaa30, 31;
v0xaaaa30_32 .array/port v0xaaaa30, 32;
E_0xa8cf30/8 .event anyedge, v0xaaaa30_29, v0xaaaa30_30, v0xaaaa30_31, v0xaaaa30_32;
v0xaaaa30_33 .array/port v0xaaaa30, 33;
v0xaaaa30_34 .array/port v0xaaaa30, 34;
v0xaaaa30_35 .array/port v0xaaaa30, 35;
v0xaaaa30_36 .array/port v0xaaaa30, 36;
E_0xa8cf30/9 .event anyedge, v0xaaaa30_33, v0xaaaa30_34, v0xaaaa30_35, v0xaaaa30_36;
v0xaaaa30_37 .array/port v0xaaaa30, 37;
v0xaaaa30_38 .array/port v0xaaaa30, 38;
v0xaaaa30_39 .array/port v0xaaaa30, 39;
v0xaaaa30_40 .array/port v0xaaaa30, 40;
E_0xa8cf30/10 .event anyedge, v0xaaaa30_37, v0xaaaa30_38, v0xaaaa30_39, v0xaaaa30_40;
v0xaaaa30_41 .array/port v0xaaaa30, 41;
v0xaaaa30_42 .array/port v0xaaaa30, 42;
v0xaaaa30_43 .array/port v0xaaaa30, 43;
v0xaaaa30_44 .array/port v0xaaaa30, 44;
E_0xa8cf30/11 .event anyedge, v0xaaaa30_41, v0xaaaa30_42, v0xaaaa30_43, v0xaaaa30_44;
v0xaaaa30_45 .array/port v0xaaaa30, 45;
v0xaaaa30_46 .array/port v0xaaaa30, 46;
v0xaaaa30_47 .array/port v0xaaaa30, 47;
v0xaaaa30_48 .array/port v0xaaaa30, 48;
E_0xa8cf30/12 .event anyedge, v0xaaaa30_45, v0xaaaa30_46, v0xaaaa30_47, v0xaaaa30_48;
v0xaaaa30_49 .array/port v0xaaaa30, 49;
v0xaaaa30_50 .array/port v0xaaaa30, 50;
v0xaaaa30_51 .array/port v0xaaaa30, 51;
v0xaaaa30_52 .array/port v0xaaaa30, 52;
E_0xa8cf30/13 .event anyedge, v0xaaaa30_49, v0xaaaa30_50, v0xaaaa30_51, v0xaaaa30_52;
v0xaaaa30_53 .array/port v0xaaaa30, 53;
v0xaaaa30_54 .array/port v0xaaaa30, 54;
v0xaaaa30_55 .array/port v0xaaaa30, 55;
v0xaaaa30_56 .array/port v0xaaaa30, 56;
E_0xa8cf30/14 .event anyedge, v0xaaaa30_53, v0xaaaa30_54, v0xaaaa30_55, v0xaaaa30_56;
v0xaaaa30_57 .array/port v0xaaaa30, 57;
v0xaaaa30_58 .array/port v0xaaaa30, 58;
v0xaaaa30_59 .array/port v0xaaaa30, 59;
v0xaaaa30_60 .array/port v0xaaaa30, 60;
E_0xa8cf30/15 .event anyedge, v0xaaaa30_57, v0xaaaa30_58, v0xaaaa30_59, v0xaaaa30_60;
v0xaaaa30_61 .array/port v0xaaaa30, 61;
v0xaaaa30_62 .array/port v0xaaaa30, 62;
v0xaaaa30_63 .array/port v0xaaaa30, 63;
v0xaaaa30_64 .array/port v0xaaaa30, 64;
E_0xa8cf30/16 .event anyedge, v0xaaaa30_61, v0xaaaa30_62, v0xaaaa30_63, v0xaaaa30_64;
v0xaaaa30_65 .array/port v0xaaaa30, 65;
v0xaaaa30_66 .array/port v0xaaaa30, 66;
v0xaaaa30_67 .array/port v0xaaaa30, 67;
v0xaaaa30_68 .array/port v0xaaaa30, 68;
E_0xa8cf30/17 .event anyedge, v0xaaaa30_65, v0xaaaa30_66, v0xaaaa30_67, v0xaaaa30_68;
v0xaaaa30_69 .array/port v0xaaaa30, 69;
v0xaaaa30_70 .array/port v0xaaaa30, 70;
v0xaaaa30_71 .array/port v0xaaaa30, 71;
v0xaaaa30_72 .array/port v0xaaaa30, 72;
E_0xa8cf30/18 .event anyedge, v0xaaaa30_69, v0xaaaa30_70, v0xaaaa30_71, v0xaaaa30_72;
v0xaaaa30_73 .array/port v0xaaaa30, 73;
v0xaaaa30_74 .array/port v0xaaaa30, 74;
v0xaaaa30_75 .array/port v0xaaaa30, 75;
v0xaaaa30_76 .array/port v0xaaaa30, 76;
E_0xa8cf30/19 .event anyedge, v0xaaaa30_73, v0xaaaa30_74, v0xaaaa30_75, v0xaaaa30_76;
v0xaaaa30_77 .array/port v0xaaaa30, 77;
v0xaaaa30_78 .array/port v0xaaaa30, 78;
v0xaaaa30_79 .array/port v0xaaaa30, 79;
v0xaaaa30_80 .array/port v0xaaaa30, 80;
E_0xa8cf30/20 .event anyedge, v0xaaaa30_77, v0xaaaa30_78, v0xaaaa30_79, v0xaaaa30_80;
v0xaaaa30_81 .array/port v0xaaaa30, 81;
v0xaaaa30_82 .array/port v0xaaaa30, 82;
v0xaaaa30_83 .array/port v0xaaaa30, 83;
v0xaaaa30_84 .array/port v0xaaaa30, 84;
E_0xa8cf30/21 .event anyedge, v0xaaaa30_81, v0xaaaa30_82, v0xaaaa30_83, v0xaaaa30_84;
v0xaaaa30_85 .array/port v0xaaaa30, 85;
v0xaaaa30_86 .array/port v0xaaaa30, 86;
v0xaaaa30_87 .array/port v0xaaaa30, 87;
v0xaaaa30_88 .array/port v0xaaaa30, 88;
E_0xa8cf30/22 .event anyedge, v0xaaaa30_85, v0xaaaa30_86, v0xaaaa30_87, v0xaaaa30_88;
v0xaaaa30_89 .array/port v0xaaaa30, 89;
v0xaaaa30_90 .array/port v0xaaaa30, 90;
v0xaaaa30_91 .array/port v0xaaaa30, 91;
v0xaaaa30_92 .array/port v0xaaaa30, 92;
E_0xa8cf30/23 .event anyedge, v0xaaaa30_89, v0xaaaa30_90, v0xaaaa30_91, v0xaaaa30_92;
v0xaaaa30_93 .array/port v0xaaaa30, 93;
v0xaaaa30_94 .array/port v0xaaaa30, 94;
v0xaaaa30_95 .array/port v0xaaaa30, 95;
v0xaaaa30_96 .array/port v0xaaaa30, 96;
E_0xa8cf30/24 .event anyedge, v0xaaaa30_93, v0xaaaa30_94, v0xaaaa30_95, v0xaaaa30_96;
v0xaaaa30_97 .array/port v0xaaaa30, 97;
v0xaaaa30_98 .array/port v0xaaaa30, 98;
v0xaaaa30_99 .array/port v0xaaaa30, 99;
v0xaaaa30_100 .array/port v0xaaaa30, 100;
E_0xa8cf30/25 .event anyedge, v0xaaaa30_97, v0xaaaa30_98, v0xaaaa30_99, v0xaaaa30_100;
v0xaaaa30_101 .array/port v0xaaaa30, 101;
v0xaaaa30_102 .array/port v0xaaaa30, 102;
v0xaaaa30_103 .array/port v0xaaaa30, 103;
v0xaaaa30_104 .array/port v0xaaaa30, 104;
E_0xa8cf30/26 .event anyedge, v0xaaaa30_101, v0xaaaa30_102, v0xaaaa30_103, v0xaaaa30_104;
v0xaaaa30_105 .array/port v0xaaaa30, 105;
v0xaaaa30_106 .array/port v0xaaaa30, 106;
v0xaaaa30_107 .array/port v0xaaaa30, 107;
v0xaaaa30_108 .array/port v0xaaaa30, 108;
E_0xa8cf30/27 .event anyedge, v0xaaaa30_105, v0xaaaa30_106, v0xaaaa30_107, v0xaaaa30_108;
v0xaaaa30_109 .array/port v0xaaaa30, 109;
v0xaaaa30_110 .array/port v0xaaaa30, 110;
v0xaaaa30_111 .array/port v0xaaaa30, 111;
v0xaaaa30_112 .array/port v0xaaaa30, 112;
E_0xa8cf30/28 .event anyedge, v0xaaaa30_109, v0xaaaa30_110, v0xaaaa30_111, v0xaaaa30_112;
v0xaaaa30_113 .array/port v0xaaaa30, 113;
v0xaaaa30_114 .array/port v0xaaaa30, 114;
v0xaaaa30_115 .array/port v0xaaaa30, 115;
v0xaaaa30_116 .array/port v0xaaaa30, 116;
E_0xa8cf30/29 .event anyedge, v0xaaaa30_113, v0xaaaa30_114, v0xaaaa30_115, v0xaaaa30_116;
v0xaaaa30_117 .array/port v0xaaaa30, 117;
v0xaaaa30_118 .array/port v0xaaaa30, 118;
v0xaaaa30_119 .array/port v0xaaaa30, 119;
v0xaaaa30_120 .array/port v0xaaaa30, 120;
E_0xa8cf30/30 .event anyedge, v0xaaaa30_117, v0xaaaa30_118, v0xaaaa30_119, v0xaaaa30_120;
v0xaaaa30_121 .array/port v0xaaaa30, 121;
v0xaaaa30_122 .array/port v0xaaaa30, 122;
v0xaaaa30_123 .array/port v0xaaaa30, 123;
v0xaaaa30_124 .array/port v0xaaaa30, 124;
E_0xa8cf30/31 .event anyedge, v0xaaaa30_121, v0xaaaa30_122, v0xaaaa30_123, v0xaaaa30_124;
v0xaaaa30_125 .array/port v0xaaaa30, 125;
v0xaaaa30_126 .array/port v0xaaaa30, 126;
v0xaaaa30_127 .array/port v0xaaaa30, 127;
E_0xa8cf30/32 .event anyedge, v0xaaaa30_125, v0xaaaa30_126, v0xaaaa30_127;
E_0xa8cf30 .event/or E_0xa8cf30/0, E_0xa8cf30/1, E_0xa8cf30/2, E_0xa8cf30/3, E_0xa8cf30/4, E_0xa8cf30/5, E_0xa8cf30/6, E_0xa8cf30/7, E_0xa8cf30/8, E_0xa8cf30/9, E_0xa8cf30/10, E_0xa8cf30/11, E_0xa8cf30/12, E_0xa8cf30/13, E_0xa8cf30/14, E_0xa8cf30/15, E_0xa8cf30/16, E_0xa8cf30/17, E_0xa8cf30/18, E_0xa8cf30/19, E_0xa8cf30/20, E_0xa8cf30/21, E_0xa8cf30/22, E_0xa8cf30/23, E_0xa8cf30/24, E_0xa8cf30/25, E_0xa8cf30/26, E_0xa8cf30/27, E_0xa8cf30/28, E_0xa8cf30/29, E_0xa8cf30/30, E_0xa8cf30/31, E_0xa8cf30/32;
S_0xaac8e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xa850b0;
 .timescale -12 -12;
E_0xa8d220 .event anyedge, v0xaad6e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xaad6e0_0;
    %nor/r;
    %assign/vec4 v0xaad6e0_0, 0;
    %wait E_0xa8d220;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xaa8090;
T_4 ;
    %wait E_0xa46c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9560_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9940_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xaa97b0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xaa9be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9490_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xaa93f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa8640_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xaa8300;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xaa8b40;
    %join;
    %wait E_0xa46c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9490_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xaa93f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9490_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaa97b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xaa9be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9940_0, 0;
    %wait E_0xa299f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9560_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xaa97b0_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa46c50;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaa97b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa46c50;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xaa8b40;
    %join;
    %wait E_0xa46c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9560_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xaa93f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9490_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaa97b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xaa9be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9940_0, 0;
    %wait E_0xa299f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9560_0, 0;
    %wait E_0xa46c50;
    %wait E_0xa46c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xaa97b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9d70_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa46c50;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaa97b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xaa97b0_0, 0;
    %wait E_0xa46c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa46c50;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xaa8b40;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa46ea0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xaa9e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa9d70_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xaa9be0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xaa93f0_0, 0;
    %assign/vec4 v0xaa9490_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xaa97b0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xaa9940_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xa36270;
T_5 ;
    %wait E_0xa47a00;
    %load/vec4 v0xaa7310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xa61340;
    %jmp t_0;
    .scope S_0xa61340;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa741a0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xa741a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xa741a0_0;
    %store/vec4a v0xaa7490, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xa741a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa741a0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xa36270;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaa7630_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaa7990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xaa7630_0;
    %load/vec4 v0xaa78d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xaa7630_0, 0;
T_5.5 ;
    %load/vec4 v0xaa7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xaa7b30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaa7490, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xaa7db0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xaa7b30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaa7490, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xaa7b30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaa7490, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xaa7b30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaa7490, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xaa7db0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xaa7b30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaa7490, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xaa7b30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaa7490, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xaa7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xaa7a50_0;
    %load/vec4 v0xaa7db0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xaa7630_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaa2e0;
T_6 ;
    %wait E_0xa47a00;
    %load/vec4 v0xaabb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaabdb0_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0xaabdb0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xaabdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaa30, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0xaabdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaabdb0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaabd10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaac630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0xaac430_0;
    %load/vec4 v0xaac230_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaaaa30, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0xaac540_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %load/vec4 v0xaac430_0;
    %load/vec4 v0xaac230_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaa30, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0xaac540_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %load/vec4 v0xaac430_0;
    %load/vec4 v0xaac230_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaa30, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0xaac540_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %load/vec4 v0xaac430_0;
    %load/vec4 v0xaac230_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaa30, 0, 4;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0xaac540_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %load/vec4 v0xaac430_0;
    %load/vec4 v0xaac230_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaa30, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %load/vec4 v0xaac340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0xaabd10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xaac540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaabd10_0, 0;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v0xaac230_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xaac540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaabd10_0, 0;
T_6.21 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0xaac190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %load/vec4 v0xaabd10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xaac0d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaabd10_0, 0;
T_6.22 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaa2e0;
T_7 ;
    %wait E_0xa8cf30;
    %load/vec4 v0xaabd10_0;
    %store/vec4 v0xaabee0_0, 0, 7;
    %load/vec4 v0xaac190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xaabfc0_0;
    %load/vec4 v0xaabd10_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaaaa30, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaac0d0_0, 0, 1;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaac0d0_0, 0, 1;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaac0d0_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaac0d0_0, 0, 1;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaac0d0_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xa850b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaad130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaad6e0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xa850b0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xaad130_0;
    %inv;
    %store/vec4 v0xaad130_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xa850b0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xaa9250_0, v0xaad950_0, v0xaad130_0, v0xaad090_0, v0xaad5a0_0, v0xaad3c0_0, v0xaadcb0_0, v0xaadc10_0, v0xaadab0_0, v0xaad9f0_0, v0xaadb50_0, v0xaad500_0, v0xaad460_0, v0xaad320_0, v0xaad1d0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xa850b0;
T_11 ;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xaad640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xa850b0;
T_12 ;
    %wait E_0xa46ea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaad640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaad640_0, 4, 32;
    %load/vec4 v0xaad7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaad640_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaad640_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaad640_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xaad500_0;
    %load/vec4 v0xaad500_0;
    %load/vec4 v0xaad460_0;
    %xor;
    %load/vec4 v0xaad500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaad640_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaad640_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xaad320_0;
    %load/vec4 v0xaad320_0;
    %load/vec4 v0xaad1d0_0;
    %xor;
    %load/vec4 v0xaad320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaad640_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xaad640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaad640_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/gshare/iter0/response5/top_module.sv";
