{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607035935658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607035935687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 15:52:15 2020 " "Processing started: Thu Dec 03 15:52:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607035935687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035935687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035935687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607035941456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/vga/glyph_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/vga/glyph_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 glyph_rom " "Found entity 1: glyph_rom" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/glyph_rom.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/vga/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/vga/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../vga/vga_control.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/vga/bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/vga/bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitgen " "Found entity 1: bitgen" {  } { { "../vga/bitgen.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/bitgen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/vga/address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/vga/address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_generator " "Found entity 1: address_generator" {  } { { "../vga/address_generator.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/address_generator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/vga/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/vga/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga/vga.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/mobile_controller/mobile_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/mobile_controller/mobile_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 mobile_receiver " "Found entity 1: mobile_receiver" {  } { { "../mobile_controller/mobile_receiver.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/mobile_controller/mobile_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab3/bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab3/bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "../lab3/bram.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_2D_memory " "Found entity 1: regfile_2D_memory" {  } { { "../lab2/regfile_2D_memory.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "../lab2/mux_2_to_1.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux_2_to_1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971706 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../lab2/mux.v " "Entity \"mux\" obtained from \"../lab2/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../lab2/mux.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1607035971772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../lab2/mux.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab1/hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../lab1/hex2seg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/hex2seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab1/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Flags flags lab4.v(17) " "Verilog HDL Declaration information at lab4.v(17): object \"Flags\" differs only in case from object \"flags\" in the same scope" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607035971967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035971987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035971987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/program_counter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035972043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035972043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035972117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035972117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRreg " "Found entity 1: IRreg" {  } { { "IRreg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/IRreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035972191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035972191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_IRreg " "Found entity 1: tb_IRreg" {  } { { "tb_IRreg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/tb_IRreg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035972266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035972266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_tb " "Found entity 1: lab4_tb" {  } { { "lab4_tb.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035972348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035972348 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flags_register.v(7) " "Verilog HDL information at flags_register.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "flags_register.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/flags_register.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607035972406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags_register.v 1 1 " "Found 1 design units, including 1 entities, in source file flags_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 flags_register " "Found entity 1: flags_register" {  } { { "flags_register.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/flags_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035972427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035972427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clk_divider " "Found entity 1: tb_clk_divider" {  } { { "tb_clk_divider.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/tb_clk_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035972491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035972491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607035972566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607035972566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607035973453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_2D_memory regfile_2D_memory:registers " "Elaborating entity \"regfile_2D_memory\" for hierarchy \"regfile_2D_memory:registers\"" {  } { { "lab4.v" "registers" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607035973497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxSrc " "Elaborating entity \"mux\" for hierarchy \"mux:muxSrc\"" {  } { { "lab4.v" "muxSrc" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607035973549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:immMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:immMux\"" {  } { { "lab4.v" "immMux" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607035973604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:logicBox " "Elaborating entity \"alu\" for hierarchy \"alu:logicBox\"" {  } { { "lab4.v" "logicBox" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607035973650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram bram:memory " "Elaborating entity \"bram\" for hierarchy \"bram:memory\"" {  } { { "lab4.v" "memory" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607035973711 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "146 0 65535 bram.v(23) " "Verilog HDL warning at bram.v(23): number of words (146) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "../lab3/bram.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1607035974432 "|lab4|bram:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:prog_count " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:prog_count\"" {  } { { "lab4.v" "prog_count" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRreg IRreg:Instr_Reg " "Elaborating entity \"IRreg\" for hierarchy \"IRreg:Instr_Reg\"" {  } { { "lab4.v" "Instr_Reg" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:state_machine " "Elaborating entity \"fsm\" for hierarchy \"fsm:state_machine\"" {  } { { "lab4.v" "state_machine" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_Ren fsm.v(10) " "Verilog HDL or VHDL warning at fsm.v(10): object \"delay_Ren\" assigned a value but never read" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607036183135 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(91) " "Verilog HDL Always Construct warning at fsm.v(91): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183135 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(92) " "Verilog HDL Always Construct warning at fsm.v(92): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183135 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(93) " "Verilog HDL Always Construct warning at fsm.v(93): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(94) " "Verilog HDL Always Construct warning at fsm.v(94): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(95) " "Verilog HDL Always Construct warning at fsm.v(95): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(96) " "Verilog HDL Always Construct warning at fsm.v(96): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(97) " "Verilog HDL Always Construct warning at fsm.v(97): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(98) " "Verilog HDL Always Construct warning at fsm.v(98): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(99) " "Verilog HDL Always Construct warning at fsm.v(99): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(100) " "Verilog HDL Always Construct warning at fsm.v(100): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(101) " "Verilog HDL Always Construct warning at fsm.v(101): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(103) " "Verilog HDL Always Construct warning at fsm.v(103): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(151) " "Verilog HDL Always Construct warning at fsm.v(151): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(179) " "Verilog HDL Always Construct warning at fsm.v(179): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(203) " "Verilog HDL Always Construct warning at fsm.v(203): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183136 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(205) " "Verilog HDL Always Construct warning at fsm.v(205): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183137 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(208) " "Verilog HDL Always Construct warning at fsm.v(208): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183137 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(211) " "Verilog HDL Always Construct warning at fsm.v(211): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183137 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(214) " "Verilog HDL Always Construct warning at fsm.v(214): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183137 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(217) " "Verilog HDL Always Construct warning at fsm.v(217): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183137 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(220) " "Verilog HDL Always Construct warning at fsm.v(220): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183137 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(223) " "Verilog HDL Always Construct warning at fsm.v(223): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183137 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(226) " "Verilog HDL Always Construct warning at fsm.v(226): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183137 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(229) " "Verilog HDL Always Construct warning at fsm.v(229): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183138 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(232) " "Verilog HDL Always Construct warning at fsm.v(232): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183138 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(235) " "Verilog HDL Always Construct warning at fsm.v(235): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183138 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(238) " "Verilog HDL Always Construct warning at fsm.v(238): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183138 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(241) " "Verilog HDL Always Construct warning at fsm.v(241): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183138 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(244) " "Verilog HDL Always Construct warning at fsm.v(244): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183138 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(266) " "Verilog HDL Always Construct warning at fsm.v(266): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183138 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(268) " "Verilog HDL Always Construct warning at fsm.v(268): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183138 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(271) " "Verilog HDL Always Construct warning at fsm.v(271): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183138 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(274) " "Verilog HDL Always Construct warning at fsm.v(274): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183139 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(277) " "Verilog HDL Always Construct warning at fsm.v(277): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183139 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(280) " "Verilog HDL Always Construct warning at fsm.v(280): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183139 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(283) " "Verilog HDL Always Construct warning at fsm.v(283): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183139 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(286) " "Verilog HDL Always Construct warning at fsm.v(286): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183139 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(289) " "Verilog HDL Always Construct warning at fsm.v(289): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183139 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(292) " "Verilog HDL Always Construct warning at fsm.v(292): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183139 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(295) " "Verilog HDL Always Construct warning at fsm.v(295): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183139 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(298) " "Verilog HDL Always Construct warning at fsm.v(298): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183139 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(301) " "Verilog HDL Always Construct warning at fsm.v(301): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183140 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(304) " "Verilog HDL Always Construct warning at fsm.v(304): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183140 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(307) " "Verilog HDL Always Construct warning at fsm.v(307): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183140 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(336) " "Verilog HDL Always Construct warning at fsm.v(336): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183140 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(368) " "Verilog HDL Always Construct warning at fsm.v(368): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 368 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607036183140 "|lab4|fsm:state_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags_register flags_register:flags " "Elaborating entity \"flags_register\" for hierarchy \"flags_register:flags\"" {  } { { "lab4.v" "flags" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mobile_receiver mobile_receiver:phoneoneon " "Elaborating entity \"mobile_receiver\" for hierarchy \"mobile_receiver:phoneoneon\"" {  } { { "lab4.v" "phoneoneon" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:screener " "Elaborating entity \"vga\" for hierarchy \"vga:screener\"" {  } { { "lab4.v" "screener" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga:screener\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"vga:screener\|vga_control:control\"" {  } { { "../vga/vga.v" "control" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/vga.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator vga:screener\|address_generator:addr_gen " "Elaborating entity \"address_generator\" for hierarchy \"vga:screener\|address_generator:addr_gen\"" {  } { { "../vga/vga.v" "addr_gen" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/vga.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glyph_rom vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs " "Elaborating entity \"glyph_rom\" for hierarchy \"vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\"" {  } { { "../vga/address_generator.v" "glyphs" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/address_generator.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183326 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1280 0 2055 glyph_rom.v(18) " "Verilog HDL warning at glyph_rom.v(18): number of words (1280) in memory file does not match the number of elements in the address range \[0:2055\]" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/glyph_rom.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1607036183335 "|lab4|vga:screener|address_generator:addr_gen|glyph_rom:glyphs"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph_rom.data_a 0 glyph_rom.v(14) " "Net \"glyph_rom.data_a\" at glyph_rom.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/glyph_rom.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607036183335 "|lab4|vga:screener|address_generator:addr_gen|glyph_rom:glyphs"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph_rom.waddr_a 0 glyph_rom.v(14) " "Net \"glyph_rom.waddr_a\" at glyph_rom.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/glyph_rom.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607036183335 "|lab4|vga:screener|address_generator:addr_gen|glyph_rom:glyphs"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph_rom.we_a 0 glyph_rom.v(14) " "Net \"glyph_rom.we_a\" at glyph_rom.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/glyph_rom.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607036183335 "|lab4|vga:screener|address_generator:addr_gen|glyph_rom:glyphs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitgen vga:screener\|bitgen:bgen " "Elaborating entity \"bitgen\" for hierarchy \"vga:screener\|bitgen:bgen\"" {  } { { "../vga/vga.v" "bgen" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/vga.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg hex2seg:seg4 " "Elaborating entity \"hex2seg\" for hierarchy \"hex2seg:seg4\"" {  } { { "lab4.v" "seg4" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036183401 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|glyph_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|glyph_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2056 " "Parameter NUMWORDS_A set to 2056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif " "Parameter INIT_FILE set to db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bram:memory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bram:memory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab4.ram0_bram_337df6.hdl.mif " "Parameter INIT_FILE set to db/lab4.ram0_bram_337df6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607036187639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607036187639 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607036187639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|altsyncram:glyph_rom_rtl_0 " "Elaborated megafunction instantiation \"vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|altsyncram:glyph_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036188379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|altsyncram:glyph_rom_rtl_0 " "Instantiated megafunction \"vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|altsyncram:glyph_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2056 " "Parameter \"NUMWORDS_A\" = \"2056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188379 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607036188379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3d1 " "Found entity 1: altsyncram_v3d1" {  } { { "db/altsyncram_v3d1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_v3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607036188742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607036188742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bram:memory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"bram:memory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036188902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bram:memory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"bram:memory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab4.ram0_bram_337df6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab4.ram0_bram_337df6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607036188902 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607036188902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qq42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qq42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qq42 " "Found entity 1: altsyncram_qq42" {  } { { "db/altsyncram_qq42.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_qq42.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607036189279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607036189279 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036190422 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036190465 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036190897 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036190931 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036191356 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036191382 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036191782 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036191806 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036192280 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036192316 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036192777 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036192801 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036193164 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036193199 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036193642 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607036193665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607036194345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607036194345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607036194674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607036194674 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607036195709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607036199844 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607036207017 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bblea/source/repos/ECE3710Project/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/bblea/source/repos/ECE3710Project/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607036207432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607036208755 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607036208755 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1660 " "Implemented 1660 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607036209766 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607036209766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1441 " "Implemented 1441 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607036209766 ""} { "Info" "ICUT_CUT_TM_RAMS" "152 " "Implemented 152 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607036209766 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1607036209766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607036209766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607036209914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 15:56:49 2020 " "Processing ended: Thu Dec 03 15:56:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607036209914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:34 " "Elapsed time: 00:04:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607036209914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:57 " "Total CPU time (on all processors): 00:04:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607036209914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607036209914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607036214330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607036214356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 15:56:51 2020 " "Processing started: Thu Dec 03 15:56:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607036214356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607036214356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607036214356 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607036215683 ""}
{ "Info" "0" "" "Project  = lab4" {  } {  } 0 0 "Project  = lab4" 0 0 "Fitter" 0 0 1607036215684 ""}
{ "Info" "0" "" "Revision = lab4" {  } {  } 0 0 "Revision = lab4" 0 0 "Fitter" 0 0 1607036215685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607036216542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607036216648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607036216832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607036216832 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607036218332 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607036218496 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607036221624 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607036221773 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1607036257358 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_in~inputCLKENA0 489 global CLKCTRL_G6 " "clk_in~inputCLKENA0 with 489 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1607036257832 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1607036257832 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607036257833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607036257903 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607036257908 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607036257919 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607036257926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607036257926 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607036257928 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab4.sdc " "Synopsys Design Constraints File file not found: 'lab4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607036260997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607036260997 ""}
{ "Warning" "WSTA_SCC_LOOP" "337 " "Found combinational loop of 337 nodes" { { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~1\|datac " "Node \"logicBox\|Add8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~1\|cout " "Node \"logicBox\|Add8~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~5\|cin " "Node \"logicBox\|Add8~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~5\|cout " "Node \"logicBox\|Add8~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~9\|cin " "Node \"logicBox\|Add8~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~9\|cout " "Node \"logicBox\|Add8~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~13\|cin " "Node \"logicBox\|Add8~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~13\|cout " "Node \"logicBox\|Add8~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~65\|cin " "Node \"logicBox\|Add8~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~65\|sumout " "Node \"logicBox\|Add8~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~1\|datad " "Node \"logicBox\|Selector16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~1\|combout " "Node \"logicBox\|Selector16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~49\|datad " "Node \"logicBox\|Add2~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~49\|cout " "Node \"logicBox\|Add2~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~53\|cin " "Node \"logicBox\|Add2~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~53\|cout " "Node \"logicBox\|Add2~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~57\|cin " "Node \"logicBox\|Add2~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~57\|cout " "Node \"logicBox\|Add2~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~61\|cin " "Node \"logicBox\|Add2~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~61\|cout " "Node \"logicBox\|Add2~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~33\|cin " "Node \"logicBox\|Add2~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~33\|cout " "Node \"logicBox\|Add2~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~37\|cin " "Node \"logicBox\|Add2~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~37\|cout " "Node \"logicBox\|Add2~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~41\|cin " "Node \"logicBox\|Add2~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~41\|cout " "Node \"logicBox\|Add2~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~45\|cin " "Node \"logicBox\|Add2~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~45\|cout " "Node \"logicBox\|Add2~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~17\|cin " "Node \"logicBox\|Add2~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~17\|cout " "Node \"logicBox\|Add2~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~21\|cin " "Node \"logicBox\|Add2~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~21\|cout " "Node \"logicBox\|Add2~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~25\|cin " "Node \"logicBox\|Add2~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~25\|cout " "Node \"logicBox\|Add2~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~29\|cin " "Node \"logicBox\|Add2~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~29\|cout " "Node \"logicBox\|Add2~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~1\|cin " "Node \"logicBox\|Add2~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~1\|cout " "Node \"logicBox\|Add2~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~5\|cin " "Node \"logicBox\|Add2~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~5\|cout " "Node \"logicBox\|Add2~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~9\|cin " "Node \"logicBox\|Add2~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~9\|cout " "Node \"logicBox\|Add2~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~13\|cin " "Node \"logicBox\|Add2~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~13\|cout " "Node \"logicBox\|Add2~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~65\|cin " "Node \"logicBox\|Add2~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~65\|sumout " "Node \"logicBox\|Add2~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~3\|datad " "Node \"logicBox\|Selector16~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~3\|combout " "Node \"logicBox\|Selector16~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~1\|datae " "Node \"logicBox\|Selector16~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~49\|dataf " "Node \"logicBox\|Add7~49\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~49\|sumout " "Node \"logicBox\|Add7~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~49\|datac " "Node \"logicBox\|Add8~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~49\|shareout " "Node \"logicBox\|Add8~49\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~53\|sharein " "Node \"logicBox\|Add8~53\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~53\|cout " "Node \"logicBox\|Add8~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~57\|cin " "Node \"logicBox\|Add8~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~57\|cout " "Node \"logicBox\|Add8~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~61\|cin " "Node \"logicBox\|Add8~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~61\|cout " "Node \"logicBox\|Add8~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~33\|cin " "Node \"logicBox\|Add8~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~33\|cout " "Node \"logicBox\|Add8~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~37\|cin " "Node \"logicBox\|Add8~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~37\|cout " "Node \"logicBox\|Add8~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~41\|cin " "Node \"logicBox\|Add8~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~41\|cout " "Node \"logicBox\|Add8~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~45\|cin " "Node \"logicBox\|Add8~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~45\|cout " "Node \"logicBox\|Add8~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~17\|cin " "Node \"logicBox\|Add8~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~17\|cout " "Node \"logicBox\|Add8~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~21\|cin " "Node \"logicBox\|Add8~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~21\|cout " "Node \"logicBox\|Add8~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~25\|cin " "Node \"logicBox\|Add8~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~25\|cout " "Node \"logicBox\|Add8~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~29\|cin " "Node \"logicBox\|Add8~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~29\|cout " "Node \"logicBox\|Add8~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~1\|cin " "Node \"logicBox\|Add8~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~49\|cout " "Node \"logicBox\|Add7~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~53\|cin " "Node \"logicBox\|Add7~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~53\|sumout " "Node \"logicBox\|Add7~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~53\|datac " "Node \"logicBox\|Add8~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~53\|shareout " "Node \"logicBox\|Add8~53\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~57\|sharein " "Node \"logicBox\|Add8~57\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~53\|cout " "Node \"logicBox\|Add7~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~57\|cin " "Node \"logicBox\|Add7~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~57\|sumout " "Node \"logicBox\|Add7~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~57\|datac " "Node \"logicBox\|Add8~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~57\|shareout " "Node \"logicBox\|Add8~57\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~61\|sharein " "Node \"logicBox\|Add8~61\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~57\|cout " "Node \"logicBox\|Add7~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~61\|cin " "Node \"logicBox\|Add7~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~61\|sumout " "Node \"logicBox\|Add7~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~61\|datac " "Node \"logicBox\|Add8~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~61\|shareout " "Node \"logicBox\|Add8~61\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~33\|sharein " "Node \"logicBox\|Add8~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~61\|cout " "Node \"logicBox\|Add7~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~33\|cin " "Node \"logicBox\|Add7~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~33\|sumout " "Node \"logicBox\|Add7~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~33\|datac " "Node \"logicBox\|Add8~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~33\|shareout " "Node \"logicBox\|Add8~33\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~37\|sharein " "Node \"logicBox\|Add8~37\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~33\|cout " "Node \"logicBox\|Add7~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~37\|cin " "Node \"logicBox\|Add7~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~37\|sumout " "Node \"logicBox\|Add7~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~37\|datac " "Node \"logicBox\|Add8~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~37\|shareout " "Node \"logicBox\|Add8~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~41\|sharein " "Node \"logicBox\|Add8~41\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~37\|cout " "Node \"logicBox\|Add7~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~41\|cin " "Node \"logicBox\|Add7~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~41\|sumout " "Node \"logicBox\|Add7~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~41\|datac " "Node \"logicBox\|Add8~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~41\|shareout " "Node \"logicBox\|Add8~41\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~45\|sharein " "Node \"logicBox\|Add8~45\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~41\|cout " "Node \"logicBox\|Add7~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~45\|cin " "Node \"logicBox\|Add7~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~45\|sumout " "Node \"logicBox\|Add7~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~45\|datac " "Node \"logicBox\|Add8~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~45\|shareout " "Node \"logicBox\|Add8~45\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~17\|sharein " "Node \"logicBox\|Add8~17\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~45\|cout " "Node \"logicBox\|Add7~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~17\|cin " "Node \"logicBox\|Add7~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~17\|sumout " "Node \"logicBox\|Add7~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~17\|datac " "Node \"logicBox\|Add8~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~17\|shareout " "Node \"logicBox\|Add8~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~21\|sharein " "Node \"logicBox\|Add8~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~17\|cout " "Node \"logicBox\|Add7~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~21\|cin " "Node \"logicBox\|Add7~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~21\|sumout " "Node \"logicBox\|Add7~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~21\|datac " "Node \"logicBox\|Add8~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~21\|shareout " "Node \"logicBox\|Add8~21\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~25\|sharein " "Node \"logicBox\|Add8~25\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~21\|cout " "Node \"logicBox\|Add7~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~25\|cin " "Node \"logicBox\|Add7~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~25\|sumout " "Node \"logicBox\|Add7~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~25\|datac " "Node \"logicBox\|Add8~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~25\|shareout " "Node \"logicBox\|Add8~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~29\|sharein " "Node \"logicBox\|Add8~29\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~25\|cout " "Node \"logicBox\|Add7~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~29\|cin " "Node \"logicBox\|Add7~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~29\|sumout " "Node \"logicBox\|Add7~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~29\|datac " "Node \"logicBox\|Add8~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~29\|shareout " "Node \"logicBox\|Add8~29\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~1\|sharein " "Node \"logicBox\|Add8~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~29\|cout " "Node \"logicBox\|Add7~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~1\|cin " "Node \"logicBox\|Add7~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~1\|sumout " "Node \"logicBox\|Add7~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~1\|cout " "Node \"logicBox\|Add7~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~5\|cin " "Node \"logicBox\|Add7~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~5\|cout " "Node \"logicBox\|Add7~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~9\|cin " "Node \"logicBox\|Add7~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~9\|cout " "Node \"logicBox\|Add7~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~13\|cin " "Node \"logicBox\|Add7~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~13\|cout " "Node \"logicBox\|Add7~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~65\|cin " "Node \"logicBox\|Add7~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~65\|sumout " "Node \"logicBox\|Add7~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~65\|datac " "Node \"logicBox\|Add8~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~13\|sumout " "Node \"logicBox\|Add7~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~13\|datac " "Node \"logicBox\|Add8~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~13\|shareout " "Node \"logicBox\|Add8~13\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~65\|sharein " "Node \"logicBox\|Add8~65\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~9\|sumout " "Node \"logicBox\|Add7~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~9\|datac " "Node \"logicBox\|Add8~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~9\|shareout " "Node \"logicBox\|Add8~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~13\|sharein " "Node \"logicBox\|Add8~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~5\|sumout " "Node \"logicBox\|Add7~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~5\|datac " "Node \"logicBox\|Add8~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~5\|shareout " "Node \"logicBox\|Add8~5\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~9\|sharein " "Node \"logicBox\|Add8~9\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~49\|dataf " "Node \"logicBox\|Add9~49\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~49\|sumout " "Node \"logicBox\|Add9~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~49\|datac " "Node \"logicBox\|Add10~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~49\|shareout " "Node \"logicBox\|Add10~49\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~53\|sharein " "Node \"logicBox\|Add10~53\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~53\|cout " "Node \"logicBox\|Add10~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~57\|cin " "Node \"logicBox\|Add10~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~57\|cout " "Node \"logicBox\|Add10~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~61\|cin " "Node \"logicBox\|Add10~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~61\|cout " "Node \"logicBox\|Add10~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~33\|cin " "Node \"logicBox\|Add10~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~33\|cout " "Node \"logicBox\|Add10~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~37\|cin " "Node \"logicBox\|Add10~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~37\|cout " "Node \"logicBox\|Add10~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~41\|cin " "Node \"logicBox\|Add10~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~41\|cout " "Node \"logicBox\|Add10~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~45\|cin " "Node \"logicBox\|Add10~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~45\|cout " "Node \"logicBox\|Add10~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~17\|cin " "Node \"logicBox\|Add10~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~17\|cout " "Node \"logicBox\|Add10~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~21\|cin " "Node \"logicBox\|Add10~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~21\|cout " "Node \"logicBox\|Add10~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~25\|cin " "Node \"logicBox\|Add10~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~25\|cout " "Node \"logicBox\|Add10~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~29\|cin " "Node \"logicBox\|Add10~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~29\|cout " "Node \"logicBox\|Add10~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~1\|cin " "Node \"logicBox\|Add10~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~1\|cout " "Node \"logicBox\|Add10~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~5\|cin " "Node \"logicBox\|Add10~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~5\|cout " "Node \"logicBox\|Add10~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~9\|cin " "Node \"logicBox\|Add10~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~9\|cout " "Node \"logicBox\|Add10~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~13\|cin " "Node \"logicBox\|Add10~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~13\|cout " "Node \"logicBox\|Add10~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~65\|cin " "Node \"logicBox\|Add10~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~65\|sumout " "Node \"logicBox\|Add10~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~1\|datab " "Node \"logicBox\|Selector16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~49\|cout " "Node \"logicBox\|Add9~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~53\|cin " "Node \"logicBox\|Add9~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~53\|sumout " "Node \"logicBox\|Add9~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~53\|datac " "Node \"logicBox\|Add10~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~53\|shareout " "Node \"logicBox\|Add10~53\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~57\|sharein " "Node \"logicBox\|Add10~57\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~53\|cout " "Node \"logicBox\|Add9~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~57\|cin " "Node \"logicBox\|Add9~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~57\|sumout " "Node \"logicBox\|Add9~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~57\|datac " "Node \"logicBox\|Add10~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~57\|shareout " "Node \"logicBox\|Add10~57\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~61\|sharein " "Node \"logicBox\|Add10~61\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~57\|cout " "Node \"logicBox\|Add9~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~61\|cin " "Node \"logicBox\|Add9~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~61\|sumout " "Node \"logicBox\|Add9~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~61\|datac " "Node \"logicBox\|Add10~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~61\|shareout " "Node \"logicBox\|Add10~61\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~33\|sharein " "Node \"logicBox\|Add10~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~61\|cout " "Node \"logicBox\|Add9~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~33\|cin " "Node \"logicBox\|Add9~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~33\|sumout " "Node \"logicBox\|Add9~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~33\|datac " "Node \"logicBox\|Add10~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~33\|shareout " "Node \"logicBox\|Add10~33\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~37\|sharein " "Node \"logicBox\|Add10~37\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~33\|cout " "Node \"logicBox\|Add9~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~37\|cin " "Node \"logicBox\|Add9~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~37\|sumout " "Node \"logicBox\|Add9~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~37\|datac " "Node \"logicBox\|Add10~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~37\|shareout " "Node \"logicBox\|Add10~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~41\|sharein " "Node \"logicBox\|Add10~41\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~37\|cout " "Node \"logicBox\|Add9~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~41\|cin " "Node \"logicBox\|Add9~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~41\|sumout " "Node \"logicBox\|Add9~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~41\|datac " "Node \"logicBox\|Add10~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~41\|shareout " "Node \"logicBox\|Add10~41\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~45\|sharein " "Node \"logicBox\|Add10~45\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~41\|cout " "Node \"logicBox\|Add9~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~45\|cin " "Node \"logicBox\|Add9~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~45\|cout " "Node \"logicBox\|Add9~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~17\|cin " "Node \"logicBox\|Add9~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~17\|cout " "Node \"logicBox\|Add9~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~21\|cin " "Node \"logicBox\|Add9~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~21\|sumout " "Node \"logicBox\|Add9~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~21\|datac " "Node \"logicBox\|Add10~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~21\|shareout " "Node \"logicBox\|Add10~21\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~25\|sharein " "Node \"logicBox\|Add10~25\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~21\|cout " "Node \"logicBox\|Add9~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~25\|cin " "Node \"logicBox\|Add9~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~25\|sumout " "Node \"logicBox\|Add9~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~25\|datac " "Node \"logicBox\|Add10~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~25\|shareout " "Node \"logicBox\|Add10~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~29\|sharein " "Node \"logicBox\|Add10~29\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~25\|cout " "Node \"logicBox\|Add9~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~29\|cin " "Node \"logicBox\|Add9~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~29\|sumout " "Node \"logicBox\|Add9~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~29\|datac " "Node \"logicBox\|Add10~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~29\|shareout " "Node \"logicBox\|Add10~29\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~1\|sharein " "Node \"logicBox\|Add10~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~29\|cout " "Node \"logicBox\|Add9~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~1\|cin " "Node \"logicBox\|Add9~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~1\|sumout " "Node \"logicBox\|Add9~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~1\|datac " "Node \"logicBox\|Add10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~1\|shareout " "Node \"logicBox\|Add10~1\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~5\|sharein " "Node \"logicBox\|Add10~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~1\|cout " "Node \"logicBox\|Add9~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~5\|cin " "Node \"logicBox\|Add9~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~5\|cout " "Node \"logicBox\|Add9~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~9\|cin " "Node \"logicBox\|Add9~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~9\|cout " "Node \"logicBox\|Add9~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~13\|cin " "Node \"logicBox\|Add9~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~13\|cout " "Node \"logicBox\|Add9~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~65\|cin " "Node \"logicBox\|Add9~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~65\|sumout " "Node \"logicBox\|Add9~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~65\|datac " "Node \"logicBox\|Add10~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~13\|sumout " "Node \"logicBox\|Add9~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~13\|datac " "Node \"logicBox\|Add10~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~13\|shareout " "Node \"logicBox\|Add10~13\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~65\|sharein " "Node \"logicBox\|Add10~65\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~9\|sumout " "Node \"logicBox\|Add9~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~9\|datac " "Node \"logicBox\|Add10~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~9\|shareout " "Node \"logicBox\|Add10~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~13\|sharein " "Node \"logicBox\|Add10~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~5\|sumout " "Node \"logicBox\|Add9~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~5\|datac " "Node \"logicBox\|Add10~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~5\|shareout " "Node \"logicBox\|Add10~5\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~9\|sharein " "Node \"logicBox\|Add10~9\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~17\|sumout " "Node \"logicBox\|Add9~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~17\|datac " "Node \"logicBox\|Add10~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~17\|shareout " "Node \"logicBox\|Add10~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~21\|sharein " "Node \"logicBox\|Add10~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~45\|sumout " "Node \"logicBox\|Add9~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~45\|datac " "Node \"logicBox\|Add10~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~45\|shareout " "Node \"logicBox\|Add10~45\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~17\|sharein " "Node \"logicBox\|Add10~17\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~49\|datad " "Node \"logicBox\|Add4~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~49\|cout " "Node \"logicBox\|Add4~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~53\|cin " "Node \"logicBox\|Add4~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~53\|cout " "Node \"logicBox\|Add4~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~57\|cin " "Node \"logicBox\|Add4~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~57\|cout " "Node \"logicBox\|Add4~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~61\|cin " "Node \"logicBox\|Add4~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~61\|cout " "Node \"logicBox\|Add4~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~33\|cin " "Node \"logicBox\|Add4~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~33\|cout " "Node \"logicBox\|Add4~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~37\|cin " "Node \"logicBox\|Add4~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~37\|cout " "Node \"logicBox\|Add4~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~41\|cin " "Node \"logicBox\|Add4~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~41\|cout " "Node \"logicBox\|Add4~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~45\|cin " "Node \"logicBox\|Add4~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~45\|cout " "Node \"logicBox\|Add4~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~17\|cin " "Node \"logicBox\|Add4~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~17\|cout " "Node \"logicBox\|Add4~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~21\|cin " "Node \"logicBox\|Add4~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~21\|cout " "Node \"logicBox\|Add4~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~25\|cin " "Node \"logicBox\|Add4~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~25\|cout " "Node \"logicBox\|Add4~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~29\|cin " "Node \"logicBox\|Add4~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~29\|cout " "Node \"logicBox\|Add4~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~1\|cin " "Node \"logicBox\|Add4~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~1\|cout " "Node \"logicBox\|Add4~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~5\|cin " "Node \"logicBox\|Add4~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~5\|cout " "Node \"logicBox\|Add4~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~9\|cin " "Node \"logicBox\|Add4~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~9\|cout " "Node \"logicBox\|Add4~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~13\|cin " "Node \"logicBox\|Add4~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~13\|cout " "Node \"logicBox\|Add4~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~65\|cin " "Node \"logicBox\|Add4~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~65\|sumout " "Node \"logicBox\|Add4~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~5\|datab " "Node \"logicBox\|Selector16~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~5\|combout " "Node \"logicBox\|Selector16~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~1\|datac " "Node \"logicBox\|Selector16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~1\|shareout " "Node \"logicBox\|Add8~1\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~5\|sharein " "Node \"logicBox\|Add8~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036261031 ""}  } { { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 173 -1 0 } } { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 89 -1 0 } } { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 121 -1 0 } } { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 192 -1 0 } } { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 129 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1607036261031 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "337 " "Design contains combinational loop of 337 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1607036261049 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607036261226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1607036261227 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607036261229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607036261355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607036261361 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607036261361 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607036261998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607036274492 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1607036276434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607036294589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607036322664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607036347481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607036347482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607036353182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "C:/Users/bblea/source/repos/ECE3710Project/lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607036379151 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607036379151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607036428249 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607036428249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:04 " "Fitter routing operations ending: elapsed time is 00:01:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607036428262 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.91 " "Total time spent on timing analysis during the Fitter is 23.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607036441689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607036442162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607036448697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607036448700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607036454898 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607036469833 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bblea/source/repos/ECE3710Project/lab4/output_files/lab4.fit.smsg " "Generated suppressed messages file C:/Users/bblea/source/repos/ECE3710Project/lab4/output_files/lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607036471607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 342 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 342 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6569 " "Peak virtual memory: 6569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607036475793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 16:01:15 2020 " "Processing ended: Thu Dec 03 16:01:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607036475793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:24 " "Elapsed time: 00:04:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607036475793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:17 " "Total CPU time (on all processors): 00:08:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607036475793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607036475793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607036478855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607036478895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 16:01:18 2020 " "Processing started: Thu Dec 03 16:01:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607036478895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607036478895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607036478896 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607036506363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607036507823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 16:01:47 2020 " "Processing ended: Thu Dec 03 16:01:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607036507823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607036507823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607036507823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607036507823 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607036508765 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607036512177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607036512210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 16:01:49 2020 " "Processing started: Thu Dec 03 16:01:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607036512210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607036512210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab4 -c lab4 " "Command: quartus_sta lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607036512210 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607036513564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607036520368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036520548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036520548 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab4.sdc " "Synopsys Design Constraints File file not found: 'lab4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607036523255 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036523256 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607036523303 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607036523303 ""}
{ "Warning" "WSTA_SCC_LOOP" "337 " "Found combinational loop of 337 nodes" { { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~1\|cin " "Node \"logicBox\|Add4~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~1\|cout " "Node \"logicBox\|Add4~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~5\|cin " "Node \"logicBox\|Add4~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~5\|cout " "Node \"logicBox\|Add4~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~9\|cin " "Node \"logicBox\|Add4~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~9\|cout " "Node \"logicBox\|Add4~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~13\|cin " "Node \"logicBox\|Add4~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~13\|cout " "Node \"logicBox\|Add4~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~65\|cin " "Node \"logicBox\|Add4~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~65\|sumout " "Node \"logicBox\|Add4~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~5\|dataf " "Node \"logicBox\|Selector16~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~5\|combout " "Node \"logicBox\|Selector16~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~1\|datae " "Node \"logicBox\|Selector16~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~1\|combout " "Node \"logicBox\|Selector16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~49\|dataf " "Node \"logicBox\|Add9~49\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~49\|cout " "Node \"logicBox\|Add9~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~53\|cin " "Node \"logicBox\|Add9~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~53\|cout " "Node \"logicBox\|Add9~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~57\|cin " "Node \"logicBox\|Add9~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~57\|cout " "Node \"logicBox\|Add9~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~61\|cin " "Node \"logicBox\|Add9~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~61\|cout " "Node \"logicBox\|Add9~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~33\|cin " "Node \"logicBox\|Add9~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~33\|cout " "Node \"logicBox\|Add9~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~37\|cin " "Node \"logicBox\|Add9~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~37\|cout " "Node \"logicBox\|Add9~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~41\|cin " "Node \"logicBox\|Add9~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~41\|cout " "Node \"logicBox\|Add9~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~45\|cin " "Node \"logicBox\|Add9~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~45\|cout " "Node \"logicBox\|Add9~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~17\|cin " "Node \"logicBox\|Add9~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~17\|cout " "Node \"logicBox\|Add9~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~21\|cin " "Node \"logicBox\|Add9~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~21\|cout " "Node \"logicBox\|Add9~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~25\|cin " "Node \"logicBox\|Add9~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~25\|cout " "Node \"logicBox\|Add9~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~29\|cin " "Node \"logicBox\|Add9~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~29\|cout " "Node \"logicBox\|Add9~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~1\|cin " "Node \"logicBox\|Add9~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~1\|cout " "Node \"logicBox\|Add9~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~5\|cin " "Node \"logicBox\|Add9~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~5\|cout " "Node \"logicBox\|Add9~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~9\|cin " "Node \"logicBox\|Add9~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~9\|cout " "Node \"logicBox\|Add9~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~13\|cin " "Node \"logicBox\|Add9~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~13\|cout " "Node \"logicBox\|Add9~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~65\|cin " "Node \"logicBox\|Add9~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~65\|sumout " "Node \"logicBox\|Add9~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~65\|datad " "Node \"logicBox\|Add10~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~65\|sumout " "Node \"logicBox\|Add10~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~1\|datac " "Node \"logicBox\|Selector16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~13\|sumout " "Node \"logicBox\|Add9~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~13\|datad " "Node \"logicBox\|Add10~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~13\|cout " "Node \"logicBox\|Add10~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~65\|cin " "Node \"logicBox\|Add10~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~13\|shareout " "Node \"logicBox\|Add10~13\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~65\|sharein " "Node \"logicBox\|Add10~65\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~9\|sumout " "Node \"logicBox\|Add9~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~9\|datac " "Node \"logicBox\|Add10~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~9\|cout " "Node \"logicBox\|Add10~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~13\|cin " "Node \"logicBox\|Add10~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~9\|shareout " "Node \"logicBox\|Add10~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~13\|sharein " "Node \"logicBox\|Add10~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~5\|sumout " "Node \"logicBox\|Add9~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~5\|datad " "Node \"logicBox\|Add10~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~5\|cout " "Node \"logicBox\|Add10~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~9\|cin " "Node \"logicBox\|Add10~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~5\|shareout " "Node \"logicBox\|Add10~5\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~9\|sharein " "Node \"logicBox\|Add10~9\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~1\|sumout " "Node \"logicBox\|Add9~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~1\|datac " "Node \"logicBox\|Add10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~1\|cout " "Node \"logicBox\|Add10~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~5\|cin " "Node \"logicBox\|Add10~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~1\|shareout " "Node \"logicBox\|Add10~1\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~5\|sharein " "Node \"logicBox\|Add10~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~29\|sumout " "Node \"logicBox\|Add9~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~29\|datad " "Node \"logicBox\|Add10~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~29\|cout " "Node \"logicBox\|Add10~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~1\|cin " "Node \"logicBox\|Add10~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~29\|shareout " "Node \"logicBox\|Add10~29\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~1\|sharein " "Node \"logicBox\|Add10~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~25\|sumout " "Node \"logicBox\|Add9~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~25\|datac " "Node \"logicBox\|Add10~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~25\|cout " "Node \"logicBox\|Add10~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~29\|cin " "Node \"logicBox\|Add10~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~25\|shareout " "Node \"logicBox\|Add10~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~29\|sharein " "Node \"logicBox\|Add10~29\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~21\|sumout " "Node \"logicBox\|Add9~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~21\|dataa " "Node \"logicBox\|Add10~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~21\|cout " "Node \"logicBox\|Add10~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~25\|cin " "Node \"logicBox\|Add10~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~21\|shareout " "Node \"logicBox\|Add10~21\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~25\|sharein " "Node \"logicBox\|Add10~25\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~17\|sumout " "Node \"logicBox\|Add9~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~17\|datad " "Node \"logicBox\|Add10~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~17\|cout " "Node \"logicBox\|Add10~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~21\|cin " "Node \"logicBox\|Add10~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~17\|shareout " "Node \"logicBox\|Add10~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~21\|sharein " "Node \"logicBox\|Add10~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~45\|sumout " "Node \"logicBox\|Add9~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~45\|datac " "Node \"logicBox\|Add10~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~45\|cout " "Node \"logicBox\|Add10~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~17\|cin " "Node \"logicBox\|Add10~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~45\|shareout " "Node \"logicBox\|Add10~45\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~17\|sharein " "Node \"logicBox\|Add10~17\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~41\|sumout " "Node \"logicBox\|Add9~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~41\|datac " "Node \"logicBox\|Add10~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~41\|cout " "Node \"logicBox\|Add10~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~45\|cin " "Node \"logicBox\|Add10~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~41\|shareout " "Node \"logicBox\|Add10~41\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~45\|sharein " "Node \"logicBox\|Add10~45\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~37\|sumout " "Node \"logicBox\|Add9~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~37\|datac " "Node \"logicBox\|Add10~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~37\|cout " "Node \"logicBox\|Add10~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~41\|cin " "Node \"logicBox\|Add10~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~37\|shareout " "Node \"logicBox\|Add10~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~41\|sharein " "Node \"logicBox\|Add10~41\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~33\|sumout " "Node \"logicBox\|Add9~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~33\|datad " "Node \"logicBox\|Add10~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~33\|cout " "Node \"logicBox\|Add10~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~37\|cin " "Node \"logicBox\|Add10~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~33\|shareout " "Node \"logicBox\|Add10~33\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~37\|sharein " "Node \"logicBox\|Add10~37\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~61\|sumout " "Node \"logicBox\|Add9~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~61\|datad " "Node \"logicBox\|Add10~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~61\|cout " "Node \"logicBox\|Add10~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~33\|cin " "Node \"logicBox\|Add10~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~61\|shareout " "Node \"logicBox\|Add10~61\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~33\|sharein " "Node \"logicBox\|Add10~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~57\|sumout " "Node \"logicBox\|Add9~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~57\|datab " "Node \"logicBox\|Add10~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~57\|cout " "Node \"logicBox\|Add10~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~61\|cin " "Node \"logicBox\|Add10~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~57\|shareout " "Node \"logicBox\|Add10~57\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~61\|sharein " "Node \"logicBox\|Add10~61\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~53\|sumout " "Node \"logicBox\|Add9~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~53\|datac " "Node \"logicBox\|Add10~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~53\|cout " "Node \"logicBox\|Add10~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~57\|cin " "Node \"logicBox\|Add10~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~53\|shareout " "Node \"logicBox\|Add10~53\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~57\|sharein " "Node \"logicBox\|Add10~57\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add9~49\|sumout " "Node \"logicBox\|Add9~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~49\|datac " "Node \"logicBox\|Add10~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~49\|shareout " "Node \"logicBox\|Add10~49\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add10~53\|sharein " "Node \"logicBox\|Add10~53\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~49\|datab " "Node \"logicBox\|Add4~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~49\|cout " "Node \"logicBox\|Add4~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~53\|cin " "Node \"logicBox\|Add4~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~53\|cout " "Node \"logicBox\|Add4~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~57\|cin " "Node \"logicBox\|Add4~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~57\|cout " "Node \"logicBox\|Add4~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~61\|cin " "Node \"logicBox\|Add4~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~61\|cout " "Node \"logicBox\|Add4~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~33\|cin " "Node \"logicBox\|Add4~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~33\|cout " "Node \"logicBox\|Add4~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~37\|cin " "Node \"logicBox\|Add4~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~37\|cout " "Node \"logicBox\|Add4~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~41\|cin " "Node \"logicBox\|Add4~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~41\|cout " "Node \"logicBox\|Add4~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~45\|cin " "Node \"logicBox\|Add4~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~45\|cout " "Node \"logicBox\|Add4~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~17\|cin " "Node \"logicBox\|Add4~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~17\|cout " "Node \"logicBox\|Add4~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~21\|cin " "Node \"logicBox\|Add4~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~21\|cout " "Node \"logicBox\|Add4~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~25\|cin " "Node \"logicBox\|Add4~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~25\|cout " "Node \"logicBox\|Add4~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~29\|cin " "Node \"logicBox\|Add4~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add4~29\|cout " "Node \"logicBox\|Add4~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~49\|datac " "Node \"logicBox\|Add2~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~49\|cout " "Node \"logicBox\|Add2~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~53\|cin " "Node \"logicBox\|Add2~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~53\|cout " "Node \"logicBox\|Add2~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~57\|cin " "Node \"logicBox\|Add2~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~57\|cout " "Node \"logicBox\|Add2~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~61\|cin " "Node \"logicBox\|Add2~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~61\|cout " "Node \"logicBox\|Add2~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~33\|cin " "Node \"logicBox\|Add2~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~33\|cout " "Node \"logicBox\|Add2~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~37\|cin " "Node \"logicBox\|Add2~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~37\|cout " "Node \"logicBox\|Add2~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~41\|cin " "Node \"logicBox\|Add2~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~41\|cout " "Node \"logicBox\|Add2~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~45\|cin " "Node \"logicBox\|Add2~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~45\|cout " "Node \"logicBox\|Add2~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~17\|cin " "Node \"logicBox\|Add2~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~17\|cout " "Node \"logicBox\|Add2~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~21\|cin " "Node \"logicBox\|Add2~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~21\|cout " "Node \"logicBox\|Add2~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~25\|cin " "Node \"logicBox\|Add2~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~25\|cout " "Node \"logicBox\|Add2~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~29\|cin " "Node \"logicBox\|Add2~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~29\|cout " "Node \"logicBox\|Add2~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~1\|cin " "Node \"logicBox\|Add2~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~1\|cout " "Node \"logicBox\|Add2~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~5\|cin " "Node \"logicBox\|Add2~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~5\|cout " "Node \"logicBox\|Add2~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~9\|cin " "Node \"logicBox\|Add2~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~9\|cout " "Node \"logicBox\|Add2~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~13\|cin " "Node \"logicBox\|Add2~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~13\|cout " "Node \"logicBox\|Add2~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~65\|cin " "Node \"logicBox\|Add2~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add2~65\|sumout " "Node \"logicBox\|Add2~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~3\|datad " "Node \"logicBox\|Selector16~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~3\|combout " "Node \"logicBox\|Selector16~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~1\|datad " "Node \"logicBox\|Selector16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~49\|dataf " "Node \"logicBox\|Add7~49\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~49\|cout " "Node \"logicBox\|Add7~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~53\|cin " "Node \"logicBox\|Add7~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~53\|cout " "Node \"logicBox\|Add7~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~57\|cin " "Node \"logicBox\|Add7~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~57\|cout " "Node \"logicBox\|Add7~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~61\|cin " "Node \"logicBox\|Add7~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~61\|cout " "Node \"logicBox\|Add7~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~33\|cin " "Node \"logicBox\|Add7~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~33\|cout " "Node \"logicBox\|Add7~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~37\|cin " "Node \"logicBox\|Add7~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~37\|cout " "Node \"logicBox\|Add7~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~41\|cin " "Node \"logicBox\|Add7~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~41\|cout " "Node \"logicBox\|Add7~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~45\|cin " "Node \"logicBox\|Add7~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~45\|cout " "Node \"logicBox\|Add7~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~17\|cin " "Node \"logicBox\|Add7~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~17\|cout " "Node \"logicBox\|Add7~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~21\|cin " "Node \"logicBox\|Add7~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~21\|cout " "Node \"logicBox\|Add7~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~25\|cin " "Node \"logicBox\|Add7~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~25\|cout " "Node \"logicBox\|Add7~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~29\|cin " "Node \"logicBox\|Add7~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~29\|cout " "Node \"logicBox\|Add7~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~1\|cin " "Node \"logicBox\|Add7~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~1\|cout " "Node \"logicBox\|Add7~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~5\|cin " "Node \"logicBox\|Add7~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~5\|cout " "Node \"logicBox\|Add7~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~9\|cin " "Node \"logicBox\|Add7~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~9\|cout " "Node \"logicBox\|Add7~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~13\|cin " "Node \"logicBox\|Add7~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~13\|cout " "Node \"logicBox\|Add7~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~65\|cin " "Node \"logicBox\|Add7~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~65\|sumout " "Node \"logicBox\|Add7~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~65\|datac " "Node \"logicBox\|Add8~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~65\|sumout " "Node \"logicBox\|Add8~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Selector16~1\|datab " "Node \"logicBox\|Selector16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~13\|sumout " "Node \"logicBox\|Add7~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~13\|datad " "Node \"logicBox\|Add8~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~13\|cout " "Node \"logicBox\|Add8~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~65\|cin " "Node \"logicBox\|Add8~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~13\|shareout " "Node \"logicBox\|Add8~13\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~65\|sharein " "Node \"logicBox\|Add8~65\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~9\|sumout " "Node \"logicBox\|Add7~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~9\|datab " "Node \"logicBox\|Add8~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~9\|cout " "Node \"logicBox\|Add8~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~13\|cin " "Node \"logicBox\|Add8~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~9\|shareout " "Node \"logicBox\|Add8~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~13\|sharein " "Node \"logicBox\|Add8~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~5\|sumout " "Node \"logicBox\|Add7~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~5\|dataa " "Node \"logicBox\|Add8~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~5\|cout " "Node \"logicBox\|Add8~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~9\|cin " "Node \"logicBox\|Add8~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~5\|shareout " "Node \"logicBox\|Add8~5\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~9\|sharein " "Node \"logicBox\|Add8~9\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~1\|sumout " "Node \"logicBox\|Add7~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~1\|datad " "Node \"logicBox\|Add8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~1\|cout " "Node \"logicBox\|Add8~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~5\|cin " "Node \"logicBox\|Add8~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~1\|shareout " "Node \"logicBox\|Add8~1\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~5\|sharein " "Node \"logicBox\|Add8~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~29\|sumout " "Node \"logicBox\|Add7~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~29\|datad " "Node \"logicBox\|Add8~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~29\|cout " "Node \"logicBox\|Add8~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~1\|cin " "Node \"logicBox\|Add8~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~29\|shareout " "Node \"logicBox\|Add8~29\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~1\|sharein " "Node \"logicBox\|Add8~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~25\|sumout " "Node \"logicBox\|Add7~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~25\|datab " "Node \"logicBox\|Add8~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~25\|cout " "Node \"logicBox\|Add8~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~29\|cin " "Node \"logicBox\|Add8~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~25\|shareout " "Node \"logicBox\|Add8~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~29\|sharein " "Node \"logicBox\|Add8~29\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~21\|sumout " "Node \"logicBox\|Add7~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~21\|datac " "Node \"logicBox\|Add8~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~21\|cout " "Node \"logicBox\|Add8~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~25\|cin " "Node \"logicBox\|Add8~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~21\|shareout " "Node \"logicBox\|Add8~21\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~25\|sharein " "Node \"logicBox\|Add8~25\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~17\|sumout " "Node \"logicBox\|Add7~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~17\|datab " "Node \"logicBox\|Add8~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~17\|cout " "Node \"logicBox\|Add8~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~21\|cin " "Node \"logicBox\|Add8~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~17\|shareout " "Node \"logicBox\|Add8~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~21\|sharein " "Node \"logicBox\|Add8~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~45\|sumout " "Node \"logicBox\|Add7~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~45\|datac " "Node \"logicBox\|Add8~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~45\|cout " "Node \"logicBox\|Add8~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~17\|cin " "Node \"logicBox\|Add8~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~45\|shareout " "Node \"logicBox\|Add8~45\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~17\|sharein " "Node \"logicBox\|Add8~17\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~41\|sumout " "Node \"logicBox\|Add7~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~41\|datac " "Node \"logicBox\|Add8~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~41\|cout " "Node \"logicBox\|Add8~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~45\|cin " "Node \"logicBox\|Add8~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~41\|shareout " "Node \"logicBox\|Add8~41\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~45\|sharein " "Node \"logicBox\|Add8~45\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~37\|sumout " "Node \"logicBox\|Add7~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~37\|datac " "Node \"logicBox\|Add8~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~37\|cout " "Node \"logicBox\|Add8~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~41\|cin " "Node \"logicBox\|Add8~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~37\|shareout " "Node \"logicBox\|Add8~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~41\|sharein " "Node \"logicBox\|Add8~41\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~33\|sumout " "Node \"logicBox\|Add7~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~33\|datad " "Node \"logicBox\|Add8~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~33\|cout " "Node \"logicBox\|Add8~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~37\|cin " "Node \"logicBox\|Add8~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~33\|shareout " "Node \"logicBox\|Add8~33\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~37\|sharein " "Node \"logicBox\|Add8~37\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~61\|sumout " "Node \"logicBox\|Add7~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~61\|dataa " "Node \"logicBox\|Add8~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~61\|cout " "Node \"logicBox\|Add8~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~33\|cin " "Node \"logicBox\|Add8~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~61\|shareout " "Node \"logicBox\|Add8~61\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~33\|sharein " "Node \"logicBox\|Add8~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~57\|sumout " "Node \"logicBox\|Add7~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~57\|datac " "Node \"logicBox\|Add8~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~57\|cout " "Node \"logicBox\|Add8~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~61\|cin " "Node \"logicBox\|Add8~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~57\|shareout " "Node \"logicBox\|Add8~57\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~61\|sharein " "Node \"logicBox\|Add8~61\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~53\|sumout " "Node \"logicBox\|Add7~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~53\|dataa " "Node \"logicBox\|Add8~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~53\|cout " "Node \"logicBox\|Add8~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~57\|cin " "Node \"logicBox\|Add8~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~53\|shareout " "Node \"logicBox\|Add8~53\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~57\|sharein " "Node \"logicBox\|Add8~57\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add7~49\|sumout " "Node \"logicBox\|Add7~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~49\|datad " "Node \"logicBox\|Add8~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~49\|shareout " "Node \"logicBox\|Add8~49\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""} { "Warning" "WSTA_SCC_NODE" "logicBox\|Add8~53\|sharein " "Node \"logicBox\|Add8~53\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607036523333 ""}  } { { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 129 -1 0 } } { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 89 -1 0 } } { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 192 -1 0 } } { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 121 -1 0 } } { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 173 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1607036523333 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "337 " "Design contains combinational loop of 337 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1607036523355 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1607036523513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607036523514 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607036523523 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607036523594 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607036526458 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607036526458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.082 " "Worst-case setup slack is -12.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036526536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036526536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.082          -40947.844 clk_in  " "  -12.082          -40947.844 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036526536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036526536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.230 " "Worst-case hold slack is 0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036526792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036526792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 clk_in  " "    0.230               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036526792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036526792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607036526821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607036526851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036526889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036526889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -29000.332 clk_in  " "   -2.636          -29000.332 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036526889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036526889 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607036527211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607036527330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607036536039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607036536851 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607036537445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607036537445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.947 " "Worst-case setup slack is -11.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036537525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036537525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.947          -40165.538 clk_in  " "  -11.947          -40165.538 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036537525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036537525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036537721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036537721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 clk_in  " "    0.217               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036537721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036537721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607036537746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607036537773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036537814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036537814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28922.961 clk_in  " "   -2.636          -28922.961 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036537814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036537814 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607036538159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607036538682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607036547582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607036548414 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607036548580 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607036548580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.858 " "Worst-case setup slack is -6.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036548662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036548662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.858          -22366.426 clk_in  " "   -6.858          -22366.426 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036548662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036548662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036548905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036548905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 clk_in  " "    0.136               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036548905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036548905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607036548931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607036548962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036549002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036549002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -29284.812 clk_in  " "   -2.636          -29284.812 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036549002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036549002 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607036549339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607036550334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607036550494 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607036550494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.076 " "Worst-case setup slack is -6.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036550569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036550569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.076          -19656.950 clk_in  " "   -6.076          -19656.950 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036550569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036550569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036550789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036550789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 clk_in  " "    0.124               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036550789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036550789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607036550819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607036550847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036550873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036550873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -29718.179 clk_in  " "   -2.636          -29718.179 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607036550873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607036550873 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607036557051 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607036557058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 344 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 344 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5252 " "Peak virtual memory: 5252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607036557557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 16:02:37 2020 " "Processing ended: Thu Dec 03 16:02:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607036557557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607036557557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607036557557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607036557557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1607036560599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607036560622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 16:02:40 2020 " "Processing started: Thu Dec 03 16:02:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607036560622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607036560622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607036560623 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1607036569396 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4.vo C:/Users/bblea/source/repos/ECE3710Project/lab4/simulation/modelsim/ simulation " "Generated file lab4.vo in folder \"C:/Users/bblea/source/repos/ECE3710Project/lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1607036571684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607036572003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 16:02:52 2020 " "Processing ended: Thu Dec 03 16:02:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607036572003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607036572003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607036572003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607036572003 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 757 s " "Quartus Prime Full Compilation was successful. 0 errors, 757 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607036573033 ""}
