In	IN	O
order	NN	O
to	TO	B
achieve	VB	O
an	DT	O
extremely	RB	O
aggressive	JJ	O
schedule	NN	O
while	IN	O
including	VBG	O
substantially	RB	O
new	JJ	O
function	NN	O
(	-LRB-	O
such	JJ	O
as	IN	O
substantial	JJ	O
performance	NN	O
enhancements	NNS	O
,	,	B
new	JJ	O
instructions	NNS	O
and	CC	B
importantly	RB	O
POWER/PowerPC	NNP	O
's	POS	B
first	JJ	O
symmetric	JJ	O
multiprocessing	NN	O
(	-LRB-	O
SMP	NNP	O
)	-RRB-	O
implementation	NN	O
)	-RRB-	O
the	DT	B
design	NN	O
leveraged	VBD	O
a	DT	B
number	NN	I
of	IN	B
key	JJ	O
technologies	NNS	O
and	CC	B
project	NN	O
management	NN	O
strategies	NNS	O
.	.	O

The	DT	B
601	CD	O
team	NN	O
leveraged	VBD	O
much	JJ	B
of	IN	I
the	DT	B
basic	JJ	O
structure	NN	O
and	CC	B
portions	NNS	O
of	IN	B
the	DT	I
IBM	NNP	O
RISC	NNP	O
Single	NNP	O
Chip	NNP	O
(	-LRB-	O
RSC	NNP	O
)	-RRB-	O
processor	NN	O
,	,	B
but	CC	O
also	RB	B
included	VBD	O
support	NN	O
for	IN	O
the	DT	B
vast	JJ	O
majority	NN	B
of	IN	I
the	DT	B
new	JJ	O
PowerPC	NNP	O
instructions	NNS	O
not	RB	B
in	IN	O
the	DT	B
POWER	NN	O
instruction	NN	O
set	VBN	O
.	.	O

While	IN	O
nearly	RB	O
every	DT	O
portion	NN	O
of	IN	B
the	DT	I
RSC	NNP	O
design	NN	O
was	VBD	B
modified	VBN	O
,	,	B
and	CC	I
many	JJ	B
design	NN	O
blocks	NNS	O
were	VBD	B
substantially	RB	O
modified	VBN	O
or	CC	B
completely	RB	O
redesigned	VBN	O
given	VBN	O
the	DT	B
completely	RB	O
different	JJ	B
unified	VBN	O
I/O	NNP	O
bus	NN	O
structure	NN	O
and	CC	B
SMP/memory	JJ	O
coherency	NN	O
support	NN	O
.	.	O

Worth	NN	O
noting	VBG	O
is	VBZ	B
that	IN	O
the	DT	B
601	CD	O
not	RB	B
only	RB	O
implemented	VBD	O
substantial	JJ	O
new	JJ	O
key	JJ	O
functions	NNS	O
such	JJ	O
as	IN	O
SMP	NNP	O
,	,	B
but	CC	O
it	PRP	B
also	RB	I
acted	VBD	O
as	IN	O
a	DT	B
bridge	NN	O
between	IN	O
the	DT	B
POWER	NN	O
and	CC	B
the	DT	I
future	JJ	O
PowerPC	NNP	O
processors	NNS	O
to	TO	B
assist	VB	O
IBM	NNP	O
,	,	B
Apple	NNP	O
,	,	B
and	CC	I
other	JJ	B
system	NN	O
vendors	NNS	O
and	CC	B
software	NN	O
groups	NNS	B
in	IN	O
their	PRP$	O
transitions	NNS	O
to	IN	B
PowerPC.	VB	O

