/*
    Register definition header file for CG module of NA51000.

    This file is the header file that define the address offset
    definition of registers of CG module.

    @file       cg-reg.h

    Copyright   Novatek Microelectronics Corp. 2007.  All rights reserved.
*/

#ifndef _CG_REG_H
#define _CG_REG_H

/* PLL */
#define CG_PLL_EN_REG_OFFSET				0x00
#define CG_PLL_STAT_REG_OFFSET				0x04

/* Clock source control */
#define CG_SYS_CLK_RATE_REG_OFFSET			0x10
#define CG_IPP_CLK_RATE_REG0_OFFSET			0x14
#define CG_IPP_CLK_RATE_REG1_OFFSET			0x18
#define CG_CODEC_CLK_RATE_REG_OFFSET			0x1C
#define CG_PERI_CLK_RATE_REG0_OFFSET			0x20
#define CG_PERI_CLK_RATE_REG1_OFFSET			0x24
#define CG_PERI_CLK_RATE_REG2_OFFSET			0x28
#define CG_PERI_CLK_RATE_REG3_OFFSET			0x2C

/* Clock rate control */
#define CG_IPP_CLK_DIV_REG0_OFFSET			0x30
#define CG_IPP_CLK_DIV_REG1_OFFSET			0x34
#define CG_VIDEO_CLK_DIV_REG_OFFSET			0x38
#define CG_PERI_CLK_DIV_REG0_OFFSET			0x3C
#define CG_SDIO_CLK_DIV_REG_OFFSET			0x40
#define CG_PERI_CLK_DIV_REG1_OFFSET			0x44
#define CG_SPI_CLK_DIV_REG0_OFFSET			0x48
#define CG_SPI_CLK_DIV_REG1_OFFSET			0x4C

/* PWM clock rate control */
#define CG_PWM_CLK_RATE_REG0_OFFSET			0x50
#define CG_PWM_CLK_RATE_REG1_OFFSET			0x54
#define CG_PWM_CLK_RATE_REG2_OFFSET			0x58
#define CG_PWM_CLK_RATE_REG3_OFFSET			0x5C
#define CG_PWM_CLK_RATE_REG4_OFFSET			0x60
#define CG_PWM_CLK_RATE_REG5_OFFSET			0x64

/* IDE clock rate control */
#define CG_IDE_CLK_RATE_REG_OFFSET			0x6C

/* CSI LP clock selection */
#define CG_CSI_LP_CLK_SEL_REG_OFFSET			0x70

/* Clock enable/disable control */
#define CG_CLK_EN_REG0_OFFSET				0x80
#define CG_CLK_EN_REG1_OFFSET				0x84
#define CG_CLK_EN_REG2_OFFSET				0x88
#define CG_CLK_EN_REG3_OFFSET				0x8C
#define CG_CLK_EN_REG4_OFFSET				0x90

/* CPU control */
#define CG_CPU2_EN_REG_OFFSET				0x94

/* Module reset control */
#define CG_SYS_RESET_REG0_OFFSET			0xA0
#define CG_SYS_RESET_REG1_OFFSET			0xA4
#define CG_SYS_RESET_REG2_OFFSET			0xA8
#define CG_SYS_RESET_REG3_OFFSET			0xAC
#define CG_SYS_RESET_REG4_OFFSET			0xB0
#define CG_AXI_BRI_RESET_REG_OFFSET			0xB4
#define CG_CHIP_PART_RESET_REG_OFFSET			0xB8

/* Low power control */
#define CG_SLEEP_MODE_REG_OFFSET			0xC0
#define CG_CLK_AUTO_GATING_REG0_OFFSET			0xE0
#define CG_CLK_AUTO_GATING_REG1_OFFSET			0xE4
#define CG_CLK_AUTO_GATING_REG2_OFFSET			0xE8
#define CG_APB_CLK_AUTO_GATING_REG0_OFFSET		0xF0
#define CG_APB_CLK_AUTO_GATING_REG1_OFFSET		0xF4
#define CG_APB_CLK_AUTO_GATING_REG2_OFFSET		0xF8

/* SRAM control */
#define CG_SYS_SRAM_SHUTDOWN_REG0_OFFSET		0x100
#define CG_SYS_SRAM_RESET_REG1_OFFSET			0x104
#define CG_CPU_SRAM_RESET_REG2_OFFSET			0x108
#define CG_CPU_SRAM_RESET_REG4_OFFSET			0x110
#define CG_CPU_SRAM_RESET_REG0_OFFSET			0x118
#define CG_CPU_SRAM_MARGIN_REG0_OFFSET			0x120
#define CG_CPU_SRAM_MARGIN_REG1_OFFSET			0x124
#define CG_CPU_SRAM_MARGIN_REG2_OFFSET			0x128
#define CG_CPU_SRAM_MARGIN_REG3_OFFSET			0x12C
#define CG_CPU_SRAM_MARGIN_REG4_OFFSET			0x130
#define CG_CPU_SRAM_MARGIN_REG5_OFFSET			0x134
#define CG_CPU_SRAM_MARGIN_REG6_OFFSET			0x138
#define CG_CPU_SRAM_MARGIN_REG7_OFFSET			0x13C
#define CG_CPU_SRAM_MARGIN_REG8_OFFSET			0x140

#define CG_PLL_MCU_FLAG_REG_OFFSET			0x1180

/* PLL clock rate control */
#define CG_PLL8_CLK_RATE0_REG_OFFSET			0x1188
#define CG_PLL8_CLK_RATE1_REG_OFFSET			0x118C
#define CG_PLL8_CLK_RATE2_REG_OFFSET			0x1190
#define CG_PLL4_SPREAD_SPECTRUM_REG0_OFFSET		0x11C8
#define CG_PLL4_SPREAD_SPECTRUM_REG1_OFFSET		0x11CC
#define CG_PLL4_SPREAD_SPECTRUM_REG2_OFFSET		0x11D0
#define CG_PLL4_SPREAD_SPECTRUM_REG3_OFFSET		0x11D4
#define CG_PLL12_SPREAD_SPECTRUM_REG0_OFFSET		0x1204
#define CG_PLL3_CLK_RATE0_REG_OFFSET			0x1208
#define CG_PLL3_CLK_RATE1_REG_OFFSET			0x120C
#define CG_PLL3_CLK_RATE2_REG_OFFSET			0x1210
#define CG_PLL12_SPREAD_SPECTRUM_REG1_OFFSET		0x1214
#define CG_PLL12_SPREAD_SPECTRUM_REG2_OFFSET		0x1218
#define CG_PLL12_SPREAD_SPECTRUM_REG3_OFFSET		0x121C
#define CG_PLL14_CLK_RATE0_REG_OFFSET			0x1228
#define CG_PLL14_CLK_RATE1_REG_OFFSET			0x122C
#define CG_PLL14_CLK_RATE2_REG_OFFSET			0x1230
#define CG_PLL12_CLK_RATE0_REG_OFFSET			0x1248
#define CG_PLL12_CLK_RATE1_REG_OFFSET			0x124C
#define CG_PLL12_CLK_RATE2_REG_OFFSET			0x1250
#define CG_PLL11_CLK_RATE0_REG_OFFSET			0x1268
#define CG_PLL11_CLK_RATE1_REG_OFFSET			0x126C
#define CG_PLL11_CLK_RATE2_REG_OFFSET			0x1270
#define CG_PLL2_CLK_RATE0_REG_OFFSET			0x1288
#define CG_PLL2_CLK_RATE1_REG_OFFSET			0x128C
#define CG_PLL2_CLK_RATE2_REG_OFFSET			0x1290
#define CG_PLL2_SPREAD_SPECTRUM_REG0_OFFSET		0x1294
#define CG_PLL2_SPREAD_SPECTRUM_REG1_OFFSET		0x1298
#define CG_PLL2_SPREAD_SPECTRUM_REG2_OFFSET		0x129C
#define CG_PLL2_SPREAD_SPECTRUM_REG3_OFFSET		0x12A0
#define CG_PLL9_CLK_RATE0_REG_OFFSET			0x12A8
#define CG_PLL9_CLK_RATE1_REG_OFFSET			0x12AC
#define CG_PLL9_CLK_RATE2_REG_OFFSET			0x12B0
#define CG_PLL6_CLK_RATE0_REG_OFFSET			0x12C8
#define CG_PLL6_CLK_RATE1_REG_OFFSET			0x12CC
#define CG_PLL6_CLK_RATE2_REG_OFFSET			0x12D0
#define CG_PLL7_CLK_RATE0_REG_OFFSET			0x12E8
#define CG_PLL7_CLK_RATE1_REG_OFFSET			0x12EC
#define CG_PLL7_CLK_RATE2_REG_OFFSET			0x12F0
#define CG_PLL13_CLK_RATE0_REG_OFFSET			0x1304
#define CG_PLL13_CLK_RATE1_REG_OFFSET			0x1308
#define CG_PLL13_CLK_RATE2_REG_OFFSET			0x130C
#define CG_PLL4_CLK_RATE0_REG_OFFSET			0x1318
#define CG_PLL4_CLK_RATE1_REG_OFFSET			0x131C
#define CG_PLL4_CLK_RATE2_REG_OFFSET			0x1320
#define CG_PLL5_CLK_RATE0_REG_OFFSET			0x13D0
#define CG_PLL5_CLK_RATE1_REG_OFFSET			0x13D4
#define CG_PLL5_CLK_RATE2_REG_OFFSET			0x13D8
#define CG_PLL10_CLK_RATE0_REG_OFFSET			0x13DC
#define CG_PLL10_CLK_RATE1_REG_OFFSET			0x13E0
#define CG_PLL10_CLK_RATE2_REG_OFFSET			0x13E4

#endif
