path_opensta = '/home/avcolgate/OpenSTA/app/sta'

clocks = ['CLK'] # case-sensitive (set empty if no clocks in design)

path_verilog = 'tests/data/source/lib_sample/lib_sample.v'
path_netlist = 'tests/data/source/lib_sample/lib_sample_netlist_mikron.v'
path_input_lib = 'tests/data/source/liberty/nom_1.65V_25C/CORELIB8DLL.lib'
path_lef = 'tests/data/source/lib_sample/lib_sample.lef'

dir_results = 'tests/data/results/lib_sample'


# path_lef = 'tests/data/source/%s/%s.lef' % (design_name, design_name)
# path_verilog = 'tests/data/source/%s/%s.v' % (design_name, design_name)
# path_netlist = 'tests/data/source/%s/%s_netlist_mikron.v' % (design_name, design_name)

# dir_results = 'tests/data/results/%s' % design_name
