

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Tue Sep  3 21:13:56 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        float_iter_10.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.232 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      191|      191| 1.910 us | 1.910 us |  191|  191|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FLOAT_STEP_LOOP  |      190|      190|        19|          -|          -|    10|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %theta) nounwind, !map !14"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %s) nounwind, !map !20"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %c) nounwind, !map !24"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%theta_read = call double @_ssdm_op_Read.ap_auto.double(double %theta) nounwind" [cordic.cpp:17]   --->   Operation 25 'read' 'theta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [cordic.cpp:37]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cur_sin_0 = phi double [ 0.000000e+00, %0 ], [ %cur_sin, %2 ]"   --->   Operation 27 'phi' 'cur_sin_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%old_cos = phi double [ 6.072500e-01, %0 ], [ %cur_cos, %2 ]"   --->   Operation 28 'phi' 'old_cos' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%scale_f_0 = phi double [ 1.000000e+00, %0 ], [ %scale_f, %2 ]"   --->   Operation 29 'phi' 'scale_f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%step_0 = phi i4 [ 0, %0 ], [ %step, %2 ]"   --->   Operation 30 'phi' 'step_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_0 = phi double [ %theta_read, %0 ], [ %theta_assign, %2 ]" [cordic.cpp:17]   --->   Operation 31 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp eq i4 %step_0, -6" [cordic.cpp:37]   --->   Operation 32 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%step = add i4 %step_0, 1" [cordic.cpp:37]   --->   Operation 34 'add' 'step' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %3, label %2" [cordic.cpp:37]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %p_0, 0.000000e+00" [cordic.cpp:41]   --->   Operation 36 'dcmp' 'tmp_3' <Predicate = (!icmp_ln37)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %step_0 to i64" [cordic.cpp:50]   --->   Operation 37 'zext' 'zext_ln50' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%cordic_ctab_addr = getelementptr inbounds [64 x double]* @cordic_ctab, i64 0, i64 %zext_ln50" [cordic.cpp:50]   --->   Operation 38 'getelementptr' 'cordic_ctab_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%cordic_ctab_load = load double* %cordic_ctab_addr, align 8" [cordic.cpp:50]   --->   Operation 39 'load' 'cordic_ctab_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 64> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.doubleP(double* %c, double %old_cos) nounwind" [cordic.cpp:57]   --->   Operation 40 'write' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.doubleP(double* %s, double %cur_sin_0) nounwind" [cordic.cpp:58]   --->   Operation 41 'write' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [cordic.cpp:61]   --->   Operation 42 'ret' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.94>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast double %p_0 to i64" [cordic.cpp:41]   --->   Operation 43 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln41, i32 52, i32 62)" [cordic.cpp:41]   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i64 %bitcast_ln41 to i52" [cordic.cpp:41]   --->   Operation 45 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.88ns)   --->   "%icmp_ln41 = icmp ne i11 %tmp, -1" [cordic.cpp:41]   --->   Operation 46 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.89ns)   --->   "%icmp_ln41_1 = icmp eq i52 %trunc_ln41, 0" [cordic.cpp:41]   --->   Operation 47 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln41 = or i1 %icmp_ln41_1, %icmp_ln41" [cordic.cpp:41]   --->   Operation 48 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %p_0, 0.000000e+00" [cordic.cpp:41]   --->   Operation 49 'dcmp' 'tmp_3' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%and_ln41 = and i1 %or_ln41, %tmp_3" [cordic.cpp:41]   --->   Operation 50 'and' 'and_ln41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %and_ln41, double 1.000000e+00, double -1.000000e+00" [cordic.cpp:46]   --->   Operation 51 'select' 'select_ln46' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%cordic_ctab_load = load double* %cordic_ctab_addr, align 8" [cordic.cpp:50]   --->   Operation 52 'load' 'cordic_ctab_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 7.78>
ST_4 : Operation 53 [6/6] (7.78ns)   --->   "%tmp_1 = fmul double %cur_sin_0, %select_ln46" [cordic.cpp:46]   --->   Operation 53 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [6/6] (7.78ns)   --->   "%tmp_4 = fmul double %old_cos, %select_ln46" [cordic.cpp:47]   --->   Operation 54 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [6/6] (7.78ns)   --->   "%tmp_7 = fmul double %select_ln46, %cordic_ctab_load" [cordic.cpp:50]   --->   Operation 55 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.78>
ST_5 : Operation 56 [5/6] (7.78ns)   --->   "%tmp_1 = fmul double %cur_sin_0, %select_ln46" [cordic.cpp:46]   --->   Operation 56 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [5/6] (7.78ns)   --->   "%tmp_4 = fmul double %old_cos, %select_ln46" [cordic.cpp:47]   --->   Operation 57 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [5/6] (7.78ns)   --->   "%tmp_7 = fmul double %select_ln46, %cordic_ctab_load" [cordic.cpp:50]   --->   Operation 58 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.78>
ST_6 : Operation 59 [4/6] (7.78ns)   --->   "%tmp_1 = fmul double %cur_sin_0, %select_ln46" [cordic.cpp:46]   --->   Operation 59 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [4/6] (7.78ns)   --->   "%tmp_4 = fmul double %old_cos, %select_ln46" [cordic.cpp:47]   --->   Operation 60 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [4/6] (7.78ns)   --->   "%tmp_7 = fmul double %select_ln46, %cordic_ctab_load" [cordic.cpp:50]   --->   Operation 61 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.78>
ST_7 : Operation 62 [3/6] (7.78ns)   --->   "%tmp_1 = fmul double %cur_sin_0, %select_ln46" [cordic.cpp:46]   --->   Operation 62 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [3/6] (7.78ns)   --->   "%tmp_4 = fmul double %old_cos, %select_ln46" [cordic.cpp:47]   --->   Operation 63 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [3/6] (7.78ns)   --->   "%tmp_7 = fmul double %select_ln46, %cordic_ctab_load" [cordic.cpp:50]   --->   Operation 64 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.78>
ST_8 : Operation 65 [2/6] (7.78ns)   --->   "%tmp_1 = fmul double %cur_sin_0, %select_ln46" [cordic.cpp:46]   --->   Operation 65 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [2/6] (7.78ns)   --->   "%tmp_4 = fmul double %old_cos, %select_ln46" [cordic.cpp:47]   --->   Operation 66 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [2/6] (7.78ns)   --->   "%tmp_7 = fmul double %select_ln46, %cordic_ctab_load" [cordic.cpp:50]   --->   Operation 67 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.78>
ST_9 : Operation 68 [1/6] (7.78ns)   --->   "%tmp_1 = fmul double %cur_sin_0, %select_ln46" [cordic.cpp:46]   --->   Operation 68 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/6] (7.78ns)   --->   "%tmp_4 = fmul double %old_cos, %select_ln46" [cordic.cpp:47]   --->   Operation 69 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/6] (7.78ns)   --->   "%tmp_7 = fmul double %select_ln46, %cordic_ctab_load" [cordic.cpp:50]   --->   Operation 70 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.23>
ST_10 : Operation 71 [6/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, %scale_f_0" [cordic.cpp:46]   --->   Operation 71 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [6/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_4, %scale_f_0" [cordic.cpp:47]   --->   Operation 72 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [5/5] (8.23ns)   --->   "%theta_assign = fsub double %p_0, %tmp_7" [cordic.cpp:50]   --->   Operation 73 'dsub' 'theta_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [6/6] (7.78ns)   --->   "%scale_f = fmul double %scale_f_0, 5.000000e-01" [cordic.cpp:53]   --->   Operation 74 'dmul' 'scale_f' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.23>
ST_11 : Operation 75 [5/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, %scale_f_0" [cordic.cpp:46]   --->   Operation 75 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [5/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_4, %scale_f_0" [cordic.cpp:47]   --->   Operation 76 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [4/5] (8.23ns)   --->   "%theta_assign = fsub double %p_0, %tmp_7" [cordic.cpp:50]   --->   Operation 77 'dsub' 'theta_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [5/6] (7.78ns)   --->   "%scale_f = fmul double %scale_f_0, 5.000000e-01" [cordic.cpp:53]   --->   Operation 78 'dmul' 'scale_f' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.23>
ST_12 : Operation 79 [4/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, %scale_f_0" [cordic.cpp:46]   --->   Operation 79 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [4/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_4, %scale_f_0" [cordic.cpp:47]   --->   Operation 80 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [3/5] (8.23ns)   --->   "%theta_assign = fsub double %p_0, %tmp_7" [cordic.cpp:50]   --->   Operation 81 'dsub' 'theta_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [4/6] (7.78ns)   --->   "%scale_f = fmul double %scale_f_0, 5.000000e-01" [cordic.cpp:53]   --->   Operation 82 'dmul' 'scale_f' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.23>
ST_13 : Operation 83 [3/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, %scale_f_0" [cordic.cpp:46]   --->   Operation 83 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [3/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_4, %scale_f_0" [cordic.cpp:47]   --->   Operation 84 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [2/5] (8.23ns)   --->   "%theta_assign = fsub double %p_0, %tmp_7" [cordic.cpp:50]   --->   Operation 85 'dsub' 'theta_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [3/6] (7.78ns)   --->   "%scale_f = fmul double %scale_f_0, 5.000000e-01" [cordic.cpp:53]   --->   Operation 86 'dmul' 'scale_f' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.23>
ST_14 : Operation 87 [2/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, %scale_f_0" [cordic.cpp:46]   --->   Operation 87 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [2/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_4, %scale_f_0" [cordic.cpp:47]   --->   Operation 88 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/5] (8.23ns)   --->   "%theta_assign = fsub double %p_0, %tmp_7" [cordic.cpp:50]   --->   Operation 89 'dsub' 'theta_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [2/6] (7.78ns)   --->   "%scale_f = fmul double %scale_f_0, 5.000000e-01" [cordic.cpp:53]   --->   Operation 90 'dmul' 'scale_f' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 91 [1/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, %scale_f_0" [cordic.cpp:46]   --->   Operation 91 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [1/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_4, %scale_f_0" [cordic.cpp:47]   --->   Operation 92 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [1/6] (7.78ns)   --->   "%scale_f = fmul double %scale_f_0, 5.000000e-01" [cordic.cpp:53]   --->   Operation 93 'dmul' 'scale_f' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.23>
ST_16 : Operation 94 [5/5] (8.23ns)   --->   "%cur_cos = fsub double %old_cos, %tmp_2" [cordic.cpp:46]   --->   Operation 94 'dsub' 'cur_cos' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [5/5] (8.23ns)   --->   "%cur_sin = fadd double %tmp_5, %cur_sin_0" [cordic.cpp:47]   --->   Operation 95 'dadd' 'cur_sin' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 96 [4/5] (8.23ns)   --->   "%cur_cos = fsub double %old_cos, %tmp_2" [cordic.cpp:46]   --->   Operation 96 'dsub' 'cur_cos' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 97 [4/5] (8.23ns)   --->   "%cur_sin = fadd double %tmp_5, %cur_sin_0" [cordic.cpp:47]   --->   Operation 97 'dadd' 'cur_sin' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 98 [3/5] (8.23ns)   --->   "%cur_cos = fsub double %old_cos, %tmp_2" [cordic.cpp:46]   --->   Operation 98 'dsub' 'cur_cos' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 99 [3/5] (8.23ns)   --->   "%cur_sin = fadd double %tmp_5, %cur_sin_0" [cordic.cpp:47]   --->   Operation 99 'dadd' 'cur_sin' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.23>
ST_19 : Operation 100 [2/5] (8.23ns)   --->   "%cur_cos = fsub double %old_cos, %tmp_2" [cordic.cpp:46]   --->   Operation 100 'dsub' 'cur_cos' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 101 [2/5] (8.23ns)   --->   "%cur_sin = fadd double %tmp_5, %cur_sin_0" [cordic.cpp:47]   --->   Operation 101 'dadd' 'cur_sin' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.23>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind" [cordic.cpp:38]   --->   Operation 102 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/5] (8.23ns)   --->   "%cur_cos = fsub double %old_cos, %tmp_2" [cordic.cpp:46]   --->   Operation 103 'dsub' 'cur_cos' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [1/5] (8.23ns)   --->   "%cur_sin = fadd double %tmp_5, %cur_sin_0" [cordic.cpp:47]   --->   Operation 104 'dadd' 'cur_sin' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "br label %1" [cordic.cpp:37]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cordic_ctab]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000]
theta_read        (read             ) [ 011111111111111111111]
br_ln37           (br               ) [ 011111111111111111111]
cur_sin_0         (phi              ) [ 001111111111111111111]
old_cos           (phi              ) [ 001111111111111111111]
scale_f_0         (phi              ) [ 001111111111111100000]
step_0            (phi              ) [ 001000000000000000000]
p_0               (phi              ) [ 001111111111111000000]
icmp_ln37         (icmp             ) [ 001111111111111111111]
empty             (speclooptripcount) [ 000000000000000000000]
step              (add              ) [ 011111111111111111111]
br_ln37           (br               ) [ 000000000000000000000]
zext_ln50         (zext             ) [ 000000000000000000000]
cordic_ctab_addr  (getelementptr    ) [ 000100000000000000000]
write_ln57        (write            ) [ 000000000000000000000]
write_ln58        (write            ) [ 000000000000000000000]
ret_ln61          (ret              ) [ 000000000000000000000]
bitcast_ln41      (bitcast          ) [ 000000000000000000000]
tmp               (partselect       ) [ 000000000000000000000]
trunc_ln41        (trunc            ) [ 000000000000000000000]
icmp_ln41         (icmp             ) [ 000000000000000000000]
icmp_ln41_1       (icmp             ) [ 000000000000000000000]
or_ln41           (or               ) [ 000000000000000000000]
tmp_3             (dcmp             ) [ 000000000000000000000]
and_ln41          (and              ) [ 000000000000000000000]
select_ln46       (select           ) [ 000011111100000000000]
cordic_ctab_load  (load             ) [ 000011111100000000000]
tmp_1             (dmul             ) [ 000000000011111100000]
tmp_4             (dmul             ) [ 000000000011111100000]
tmp_7             (dmul             ) [ 000000000011111000000]
theta_assign      (dsub             ) [ 011000000000000111111]
tmp_2             (dmul             ) [ 000000000000000011111]
tmp_5             (dmul             ) [ 000000000000000011111]
scale_f           (dmul             ) [ 011000000000000011111]
specloopname_ln38 (specloopname     ) [ 000000000000000000000]
cur_cos           (dsub             ) [ 011111111111111111111]
cur_sin           (dadd             ) [ 011111111111111111111]
br_ln37           (br               ) [ 011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cordic_ctab">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_ctab"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="theta_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln57_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="0" index="2" bw="64" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="write_ln58_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="0" index="2" bw="64" slack="0"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cordic_ctab_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_ctab_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cordic_ctab_load/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="cur_sin_0_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="1"/>
<pin id="89" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cur_sin_0 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="cur_sin_0_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="64" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cur_sin_0/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="old_cos_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="1"/>
<pin id="102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="old_cos (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="old_cos_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="64" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="old_cos/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="scale_f_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="scale_f_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="scale_f_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="64" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="scale_f_0/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="step_0_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="1"/>
<pin id="127" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="step_0 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="step_0_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="step_0/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="p_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="64" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="8"/>
<pin id="148" dir="0" index="1" bw="64" slack="1"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="theta_assign/10 cur_cos/16 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="0" index="1" bw="64" slack="14"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="cur_sin/16 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="0" index="1" bw="64" slack="1"/>
<pin id="160" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1/4 tmp_2/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="0" index="1" bw="64" slack="1"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_4/4 tmp_5/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_7/4 scale_f/10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 scale_f "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln37_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="step_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="step/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln50_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bitcast_ln41_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="0" index="3" bw="7" slack="0"/>
<pin id="225" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln41_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln41_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln41_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="52" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln41_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="and_ln41_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln46_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="0" index="2" bw="64" slack="0"/>
<pin id="262" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="theta_read_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="theta_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="step_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="step "/>
</bind>
</comp>

<comp id="279" class="1005" name="cordic_ctab_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="1"/>
<pin id="281" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_ctab_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="select_ln46_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46 "/>
</bind>
</comp>

<comp id="291" class="1005" name="cordic_ctab_load_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cordic_ctab_load "/>
</bind>
</comp>

<comp id="296" class="1005" name="theta_assign_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="theta_assign "/>
</bind>
</comp>

<comp id="301" class="1005" name="cur_cos_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cur_cos "/>
</bind>
</comp>

<comp id="306" class="1005" name="cur_sin_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cur_sin "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="67" pin=2"/></net>

<net id="99"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="112"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="145"><net_src comp="139" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="136" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="100" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="87" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="87" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="100" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="113" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="172"><net_src comp="113" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="113" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="139" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="157" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="190"><net_src comp="162" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="196"><net_src comp="167" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="203"><net_src comp="129" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="129" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="129" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="219"><net_src comp="136" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="233"><net_src comp="216" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="220" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="230" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="234" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="175" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="54" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="277"><net_src comp="205" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="282"><net_src comp="74" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="287"><net_src comp="258" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="294"><net_src comp="81" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="299"><net_src comp="146" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="304"><net_src comp="146" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="309"><net_src comp="152" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="91" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {2 }
	Port: c | {2 }
 - Input state : 
	Port: cordic : theta | {1 }
	Port: cordic : cordic_ctab | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln37 : 1
		step : 1
		br_ln37 : 2
		tmp_3 : 1
		zext_ln50 : 1
		cordic_ctab_addr : 2
		cordic_ctab_load : 3
		write_ln57 : 1
		write_ln58 : 1
	State 3
		tmp : 1
		trunc_ln41 : 1
		icmp_ln41 : 2
		icmp_ln41_1 : 2
		or_ln41 : 3
		and_ln41 : 3
		select_ln46 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   dadd   |       grp_fu_146       |    3    |   445   |   1149  |
|          |       grp_fu_152       |    3    |   445   |   1149  |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_157       |    11   |   317   |   578   |
|   dmul   |       grp_fu_162       |    11   |   317   |   578   |
|          |       grp_fu_167       |    11   |   317   |   578   |
|----------|------------------------|---------|---------|---------|
|   dcmp   |       grp_fu_175       |    0    |   130   |   469   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln46_fu_258   |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln37_fu_199    |    0    |    0    |    9    |
|   icmp   |    icmp_ln41_fu_234    |    0    |    0    |    13   |
|          |   icmp_ln41_1_fu_240   |    0    |    0    |    29   |
|----------|------------------------|---------|---------|---------|
|    add   |       step_fu_205      |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln41_fu_246     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln41_fu_252    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |  theta_read_read_fu_54 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln57_write_fu_60 |    0    |    0    |    0    |
|          | write_ln58_write_fu_67 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln50_fu_211    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|       tmp_fu_220       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln41_fu_230   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    39   |   1971  |   4633  |
|----------|------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|cordic_ctab|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|cordic_ctab_addr_reg_279|    6   |
|cordic_ctab_load_reg_291|   64   |
|     cur_cos_reg_301    |   64   |
|    cur_sin_0_reg_87    |   64   |
|     cur_sin_reg_306    |   64   |
|     old_cos_reg_100    |   64   |
|       p_0_reg_136      |   64   |
|         reg_181        |   64   |
|         reg_187        |   64   |
|         reg_193        |   64   |
|    scale_f_0_reg_113   |   64   |
|   select_ln46_reg_284  |   64   |
|     step_0_reg_125     |    4   |
|      step_reg_274      |    4   |
|  theta_assign_reg_296  |   64   |
|   theta_read_reg_266   |   64   |
+------------------------+--------+
|          Total         |   846  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   6  |   12   ||    9    |
|  cur_sin_0_reg_87 |  p0  |   2  |  64  |   128  ||    9    |
|  old_cos_reg_100  |  p0  |   2  |  64  |   128  ||    9    |
| scale_f_0_reg_113 |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_146    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_146    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_157    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_157    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_162    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_162    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_167    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_167    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1420  ||  21.228 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   39   |    -   |  1971  |  4633  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   108  |
|  Register |    -   |    -   |    -   |   846  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   39   |   21   |  2817  |  4741  |
+-----------+--------+--------+--------+--------+--------+
