// Seed: 1973516153
module module_0 #(
    parameter id_1 = 32'd20
) ();
  wire _id_1, id_2;
  logic [id_1  | "" : id_1] id_3;
  assign id_2 = id_2;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  ;
  wire id_6;
  ;
  module_0 modCall_1 ();
  logic id_7, id_8;
  bufif0 primCall (id_2, id_5, id_6);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  assign module_0.id_1 = 0;
  input wire id_3;
  input wire id_2;
  inout supply0 id_1;
  logic id_11;
  wire id_12, id_13;
  assign id_1 = -1;
  wire id_14, id_15, id_16;
endmodule
