--------------------------------------------------------------------------------
Release 7.1i Trace H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -ise c:\midisynth\MidiSynth.ise -intstyle ise -e 3 -l
3 -s 4 -xml i2s_cntrl i2s_cntrl.ncd -o i2s_cntrl.twr i2s_cntrl.pcf


Design file:              i2s_cntrl.ncd
Physical constraint file: i2s_cntrl.pcf
Device,speed:             xc3s200,-4 (PRODUCTION 1.35 2005-01-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
ldin<0>     |    3.018(R)|   -0.462(R)|clk_BUFGP         |   0.000|
ldin<10>    |    3.018(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<11>    |    3.018(R)|   -0.462(R)|clk_BUFGP         |   0.000|
ldin<12>    |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<13>    |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<14>    |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<15>    |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<1>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<2>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<3>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<4>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<5>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<6>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<7>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<8>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
ldin<9>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<0>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<10>    |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<11>    |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<12>    |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<13>    |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<14>    |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<15>    |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<1>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<2>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<3>     |    3.019(R)|   -0.464(R)|clk_BUFGP         |   0.000|
rdin<4>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<5>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<6>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<7>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<8>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
rdin<9>     |    3.019(R)|   -0.463(R)|clk_BUFGP         |   0.000|
reset       |    4.892(R)|    0.922(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
lrck        |    7.360(R)|clk_BUFGP         |   0.000|
mclk        |    7.360(R)|clk_BUFGP         |   0.000|
sclk        |    7.361(R)|clk_BUFGP         |   0.000|
sdout       |    7.360(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.996|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Wed Oct 14 16:59:36 2015
--------------------------------------------------------------------------------



Peak Memory Usage: 81 MB
