

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:50:22 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.233 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     23|        -|        -|    -|
|Expression           |        -|      0|        0|     2148|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1235|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     23|     1235|     2312|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------------+------------------------------------------+----------------+
    |                   Instance                   |                  Module                  |   Expression   |
    +----------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_12s_10s_9s_19_1_1_U7      |myproject_am_addmul_12s_10s_9s_19_1_1     | i0 * (i1 + i2) |
    |myproject_am_addmul_9s_12s_9s_19_1_1_U14      |myproject_am_addmul_9s_12s_9s_19_1_1      | i0 * (i1 + i2) |
    |myproject_am_submul_11s_9s_9s_19_1_1_U17      |myproject_am_submul_11s_9s_9s_19_1_1      | i0 * (i1 - i2) |
    |myproject_am_submul_11s_9s_9s_19_1_1_U18      |myproject_am_submul_11s_9s_9s_19_1_1      | i0 * (i1 - i2) |
    |myproject_am_submul_12s_10s_9s_19_1_1_U15     |myproject_am_submul_12s_10s_9s_19_1_1     | i0 * (i1 - i2) |
    |myproject_am_submul_12s_9s_9s_19_1_1_U23      |myproject_am_submul_12s_9s_9s_19_1_1      | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_9s_19s_24ns_24_1_1_U16  |myproject_mac_mul_sub_9s_19s_24ns_24_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_9s_19s_24ns_24_1_1_U1    |myproject_mac_muladd_9s_19s_24ns_24_1_1   |  i0 * i1 + i2  |
    |myproject_mac_mulsub_9s_18s_24ns_24_1_1_U6    |myproject_mac_mulsub_9s_18s_24ns_24_1_1   |  i0 - i1 * i2  |
    |myproject_mac_mulsub_9s_18s_24s_24_1_1_U20    |myproject_mac_mulsub_9s_18s_24s_24_1_1    |  i0 - i1 * i2  |
    |myproject_mul_mul_9s_11s_19_1_1_U8            |myproject_mul_mul_9s_11s_19_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_11s_20_1_1_U2            |myproject_mul_mul_9s_11s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_12s_19_1_1_U11           |myproject_mul_mul_9s_12s_19_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_12s_19_1_1_U21           |myproject_mul_mul_9s_12s_19_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_12s_19_1_1_U22           |myproject_mul_mul_9s_12s_19_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_14s_19_1_1_U19           |myproject_mul_mul_9s_14s_19_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_18s_24_1_1_U3            |myproject_mul_mul_9s_18s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_18s_24_1_1_U4            |myproject_mul_mul_9s_18s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_18s_24_1_1_U5            |myproject_mul_mul_9s_18s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_18s_24_1_1_U12           |myproject_mul_mul_9s_18s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_18s_24_1_1_U13           |myproject_mul_mul_9s_18s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_19s_24_1_1_U10           |myproject_mul_mul_9s_19s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_20s_24_1_1_U9            |myproject_mul_mul_9s_20s_24_1_1           |     i0 * i1    |
    +----------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_387_p2              |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_15_fu_1079_p2          |     *    |      0|  0|  49|           6|           9|
    |r_V_13_fu_530_p2                  |     *    |      0|  0|  62|           9|          10|
    |r_V_19_fu_583_p2                  |     *    |      0|  0|  62|           9|          10|
    |r_V_22_fu_617_p2                  |     *    |      0|  0|  49|           4|           9|
    |r_V_24_fu_393_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_30_fu_409_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_32_fu_422_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_34_fu_219_p2                  |     *    |      0|  0|  62|           9|          10|
    |r_V_35_fu_274_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_37_fu_347_p2                  |     *    |      0|  0|  62|           9|          10|
    |r_V_40_fu_378_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_42_fu_1056_p2                 |     *    |      0|  0|  49|           9|           9|
    |r_V_43_fu_666_p2                  |     *    |      0|  0|  62|           9|          10|
    |r_V_44_fu_403_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_6_fu_356_p2                   |     *    |      0|  0|  49|           9|           9|
    |add_ln1192_10_fu_1092_p2          |     +    |      0|  0|  29|          24|          24|
    |add_ln1192_12_fu_660_p2           |     +    |      0|  0|  29|          24|          24|
    |add_ln1192_13_fu_1130_p2          |     +    |      0|  0|  29|          24|          24|
    |add_ln1192_14_fu_1143_p2          |     +    |      0|  0|  29|          24|          24|
    |add_ln1192_15_fu_1160_p2          |     +    |      0|  0|  29|          24|          24|
    |add_ln1192_18_fu_748_p2           |     +    |      0|  0|  36|          29|          29|
    |add_ln1192_19_fu_785_p2           |     +    |      0|  0|  29|          29|          29|
    |add_ln1192_2_fu_831_p2            |     +    |      0|  0|  29|          24|          24|
    |add_ln1192_3_fu_846_p2            |     +    |      0|  0|  29|          24|          24|
    |add_ln1192_5_fu_927_p2            |     +    |      0|  0|  29|          29|          29|
    |add_ln1192_6_fu_953_p2            |     +    |      0|  0|  29|          29|          29|
    |add_ln1192_7_fu_966_p2            |     +    |      0|  0|  29|          29|          29|
    |add_ln1192_9_fu_1037_p2           |     +    |      0|  0|  29|          24|          24|
    |grp_fu_1234_p2                    |     +    |      0|  0|  29|          24|          24|
    |grp_fu_1266_p2                    |     +    |      0|  0|  31|          24|          24|
    |r_V_38_fu_863_p2                  |     +    |      0|  0|  21|          14|          14|
    |r_V_39_fu_372_p2                  |     +    |      0|  0|  19|          12|          12|
    |ret_V_2_fu_883_p2                 |     +    |      0|  0|  29|          21|          24|
    |ret_V_3_fu_1001_p2                |     +    |      0|  0|  29|          26|          29|
    |ret_V_4_fu_1098_p2                |     +    |      0|  0|  29|          20|          24|
    |ret_V_5_fu_1217_p2                |     +    |      0|  0|  29|          20|          24|
    |ret_V_8_fu_727_p2                 |     +    |      0|  0|  31|          24|          24|
    |ret_V_9_fu_804_p2                 |     +    |      0|  0|  29|          25|          29|
    |r_V_36_fu_312_p2                  |     -    |      0|  0|  19|          12|          12|
    |r_V_41_fu_574_p2                  |     -    |      0|  0|  21|          14|          14|
    |r_V_47_fu_705_p2                  |     -    |      0|  0|  20|          13|          13|
    |r_V_48_fu_754_p2                  |     -    |      0|  0|  20|          13|          13|
    |ret_V_6_fu_693_p2                 |     -    |      0|  0|  29|           1|          23|
    |ret_V_7_fu_699_p2                 |     -    |      0|  0|  29|          23|          23|
    |ret_V_fu_292_p2                   |     -    |      0|  0|  29|          24|          24|
    |sub_ln1192_10_fu_1073_p2          |     -    |      0|  0|  29|          24|          24|
    |sub_ln1192_12_fu_644_p2           |     -    |      0|  0|  29|          24|          24|
    |sub_ln1192_13_fu_1122_p2          |     -    |      0|  0|  29|          24|          24|
    |sub_ln1192_14_fu_1177_p2          |     -    |      0|  0|  29|          24|          24|
    |sub_ln1192_15_fu_1194_p2          |     -    |      0|  0|  29|          24|          24|
    |sub_ln1192_16_fu_1211_p2          |     -    |      0|  0|  29|          24|          24|
    |sub_ln1192_17_fu_772_p2           |     -    |      0|  0|  29|          29|          29|
    |sub_ln1192_18_fu_798_p2           |     -    |      0|  0|  29|          29|          29|
    |sub_ln1192_1_fu_483_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1192_2_fu_877_p2            |     -    |      0|  0|  29|          24|          24|
    |sub_ln1192_3_fu_914_p2            |     -    |      0|  0|  29|          29|          29|
    |sub_ln1192_4_fu_940_p2            |     -    |      0|  0|  29|          29|          29|
    |sub_ln1192_5_fu_982_p2            |     -    |      0|  0|  29|          29|          29|
    |sub_ln1192_6_fu_995_p2            |     -    |      0|  0|  29|          29|          29|
    |sub_ln1192_8_fu_1025_p2           |     -    |      0|  0|  29|          24|          24|
    |sub_ln1192_9_fu_1050_p2           |     -    |      0|  0|  29|          24|          24|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|2148|        1200|        1254|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  144|        288|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  147|        294|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln1192_12_reg_1625                 |   24|   0|   24|          0|
    |add_ln1192_reg_1493                    |   24|   0|   24|          0|
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |mul_ln1118_reg_1525                    |   18|   0|   18|          0|
    |mul_ln1192_10_reg_1590                 |   19|   0|   19|          0|
    |mul_ln1192_12_reg_1605                 |   19|   0|   19|          0|
    |mul_ln1192_13_reg_1610                 |   19|   0|   19|          0|
    |mul_ln1192_14_reg_1620                 |   19|   0|   19|          0|
    |mul_ln1192_17_reg_1530                 |   24|   0|   24|          0|
    |mul_ln1192_19_reg_1640                 |   19|   0|   19|          0|
    |mul_ln1192_20_reg_1540                 |   24|   0|   24|          0|
    |mul_ln1192_21_reg_1545                 |   24|   0|   24|          0|
    |mul_ln1192_3_reg_1555                  |   19|   0|   19|          0|
    |mul_ln1192_4_reg_1560                  |   24|   0|   24|          0|
    |mul_ln1192_5_reg_1565                  |   24|   0|   24|          0|
    |mul_ln1192_6_reg_1570                  |   19|   0|   19|          0|
    |mul_ln1192_7_reg_1575                  |   24|   0|   24|          0|
    |mul_ln1192_8_reg_1580                  |   24|   0|   24|          0|
    |mul_ln1192_9_reg_1585                  |   19|   0|   19|          0|
    |p_Val2_10_reg_1434                     |    9|   0|    9|          0|
    |p_Val2_10_reg_1434_pp0_iter1_reg       |    9|   0|    9|          0|
    |r_V_10_reg_1473                        |    9|   0|   11|          2|
    |r_V_11_reg_1503                        |   20|   0|   20|          0|
    |r_V_34_reg_1429                        |   18|   0|   19|          1|
    |r_V_36_reg_1478                        |   12|   0|   12|          0|
    |r_V_37_reg_1488                        |   18|   0|   19|          1|
    |r_V_39_reg_1508                        |   12|   0|   12|          0|
    |r_V_39_reg_1508_pp0_iter2_reg          |   12|   0|   12|          0|
    |r_V_40_reg_1514                        |   18|   0|   18|          0|
    |r_V_41_reg_1595                        |   12|   0|   14|          2|
    |r_V_43_reg_1630                        |   18|   0|   19|          1|
    |r_V_44_reg_1535                        |   18|   0|   18|          0|
    |r_V_4_reg_1483                         |    9|   0|   10|          1|
    |r_V_6_reg_1498                         |   18|   0|   18|          0|
    |rhs_V_11_reg_1635                      |   18|   0|   23|          5|
    |sext_ln1118_21_reg_1520                |   18|   0|   18|          0|
    |sext_ln1118_21_reg_1520_pp0_iter2_reg  |   18|   0|   18|          0|
    |sext_ln1192_16_reg_1615                |   14|   0|   14|          0|
    |sext_ln1192_1_reg_1468                 |   24|   0|   24|          0|
    |sext_ln1192_reg_1412                   |   19|   0|   19|          0|
    |sext_ln1192_reg_1412_pp0_iter1_reg     |   19|   0|   19|          0|
    |sub_ln1192_1_reg_1550                  |   24|   0|   24|          0|
    |sub_ln1192_7_reg_1600                  |   24|   0|   24|          0|
    |tmp_1_reg_1399                         |    9|   0|    9|          0|
    |tmp_2_reg_1418                         |    9|   0|    9|          0|
    |tmp_4_reg_1449                         |    9|   0|    9|          0|
    |tmp_5_reg_1457                         |    9|   0|    9|          0|
    |trunc_ln1117_reg_1394                  |    9|   0|    9|          0|
    |trunc_ln708_4_reg_1645                 |    9|   0|    9|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  144|   0|  144|          0|
    |tmp_1_reg_1399                         |   64|  32|    9|          0|
    |tmp_2_reg_1418                         |   64|  32|    9|          0|
    |tmp_4_reg_1449                         |   64|  32|    9|          0|
    |tmp_5_reg_1457                         |   64|  32|    9|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1235| 128| 1028|         13|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  144|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    9|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    9|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    9|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    9|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    9|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

