{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1690730433506 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1690730433507 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP_test_LLC_tank_rectifier EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"TOP_test_LLC_tank_rectifier\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1690730433542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690730433609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690730433609 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clock2 " "Compensate clock of PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has been set to clock2" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1690730433704 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1690730434279 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690730434421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690730434421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690730434421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690730434421 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1690730434421 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 1519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690730434427 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1690730434427 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1690730434430 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Left/Right PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] 10% 49% " "Can't achieve requested value 10% for clock output PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] of parameter duty cycle -- achieved value of 49%" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1690730436182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690730436182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690730436182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690730436182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690730436182 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1690730436182 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_test_LLC_tank_rectifier.sdc " "Synopsys Design Constraints File file not found: 'TOP_test_LLC_tank_rectifier.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1690730436559 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1690730436559 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1690730436560 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690730436563 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1690730436563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1690730436565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1690730436566 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1690730436567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_R3) " "Automatically promoted node PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690730436684 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690730436684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_R3) " "Automatically promoted node PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690730436685 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690730436685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_R3) " "Automatically promoted node PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690730436685 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690730436685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C5 of PLL_R3) " "Automatically promoted node PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C5 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R32 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R32" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] Regional Clock 60 0 119 48 " "Assigned fan-out of node PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] to Regional Clock region from (60, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1690730436685 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690730436685 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690730436685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p)) " "Automatically promoted node ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690730436685 ""}  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 1460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690730436685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "Automatically promoted node debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690730436685 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state~8 " "Destination node debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state~8" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690730436685 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|always0~0 " "Destination node debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 1209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690730436685 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1690730436685 ""}  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690730436685 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1690730437187 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690730437188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690730437188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690730437190 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690730437193 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1690730437195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1690730437195 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1690730437196 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1690730437260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1690730437262 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1690730437262 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_A_P~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_A_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 60 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690730437631 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_A_N~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_A_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 59 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690730437631 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_B_N~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_B_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 61 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690730437632 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_B_P~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_B_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 62 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690730437632 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[3\] EX\[3\]~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"EX\[3\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 79 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690730437632 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[3\] ADC_BAT_I_CONVST~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"ADC_BAT_I_CONVST~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 70 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690730437632 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[3\] ADC_BAT_V_CONVST~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"ADC_BAT_V_CONVST~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 67 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690730437632 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[4\] FAN_CTRL~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"FAN_CTRL~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 45 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690730437632 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[0\] " "Node \"GPIO0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[10\] " "Node \"GPIO0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[11\] " "Node \"GPIO0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[12\] " "Node \"GPIO0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[13\] " "Node \"GPIO0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[14\] " "Node \"GPIO0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[15\] " "Node \"GPIO0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[16\] " "Node \"GPIO0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[17\] " "Node \"GPIO0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[18\] " "Node \"GPIO0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[19\] " "Node \"GPIO0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[1\] " "Node \"GPIO0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[20\] " "Node \"GPIO0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[21\] " "Node \"GPIO0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[22\] " "Node \"GPIO0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[23\] " "Node \"GPIO0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[24\] " "Node \"GPIO0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[25\] " "Node \"GPIO0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[26\] " "Node \"GPIO0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[27\] " "Node \"GPIO0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[28\] " "Node \"GPIO0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[29\] " "Node \"GPIO0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[2\] " "Node \"GPIO0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[30\] " "Node \"GPIO0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[31\] " "Node \"GPIO0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[32\] " "Node \"GPIO0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[33\] " "Node \"GPIO0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[34\] " "Node \"GPIO0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[35\] " "Node \"GPIO0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[3\] " "Node \"GPIO0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[4\] " "Node \"GPIO0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[5\] " "Node \"GPIO0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[6\] " "Node \"GPIO0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[7\] " "Node \"GPIO0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[8\] " "Node \"GPIO0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[9\] " "Node \"GPIO0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690730437638 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1690730437638 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690730437639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1690730440631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690730440934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1690730440995 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1690730446946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690730446946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1690730447435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X108_Y48 X119_Y59 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X108_Y48 to location X119_Y59" {  } { { "loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X108_Y48 to location X119_Y59"} { { 12 { 0 ""} 108 48 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1690730452995 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1690730452995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1690730455954 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1690730455954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690730455958 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1690730457551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690730457573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690730458086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690730458181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690730458574 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690730459327 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1690730460906 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690730460931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690730460931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_N a permanently enabled " "Pin FPGA_CLK_A_N has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_N } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690730460931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_P a permanently enabled " "Pin FPGA_CLK_A_P has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_P } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690730460931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_N a permanently enabled " "Pin FPGA_CLK_B_N has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_N } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690730460931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_P a permanently enabled " "Pin FPGA_CLK_B_P has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_P } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690730460931 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1690730460931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/test_LLC_tank_rectifier/output_files/TOP_test_LLC_tank_rectifier.fit.smsg " "Generated suppressed messages file C:/FPGA/Projects/test_LLC_tank_rectifier/output_files/TOP_test_LLC_tank_rectifier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1690730461040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6336 " "Peak virtual memory: 6336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690730461580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 30 17:21:01 2023 " "Processing ended: Sun Jul 30 17:21:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690730461580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690730461580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690730461580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1690730461580 ""}
