// Seed: 4200934467
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input tri id_2,
    input uwire id_3,
    output wand id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    output tri id_11,
    input tri0 id_12,
    input wand id_13,
    input wor id_14,
    input tri0 id_15,
    input tri id_16,
    input tri0 id_17,
    input tri0 id_18,
    input wor id_19,
    output wor id_20,
    output wand id_21
);
  wire id_23;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  wand id_4,
    output tri1 id_5,
    output tri1 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_6,
      id_5,
      id_3,
      id_3,
      id_2,
      id_5,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_6
  );
  assign modCall_1.id_17 = 0;
endmodule
