// Seed: 3230782433
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    output logic id_3,
    input wire id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri id_7,
    input supply1 id_8,
    input wand id_9,
    input tri0 id_10,
    input tri1 id_11,
    output tri1 id_12,
    input tri0 id_13,
    output tri id_14,
    output wire id_15,
    input tri id_16,
    input supply0 id_17,
    input wire id_18
);
  initial id_3 <= 1;
  assign id_3 = -1;
  wire id_20, id_21;
  parameter id_22 = -1;
  wire id_23;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri id_3,
    output tri1 id_4,
    output logic id_5,
    input logic id_6,
    input supply0 id_7
);
  assign id_0 = -1 == id_6;
  id_9(
      -1
  );
  if (1) assign id_0 = id_6;
  else logic id_10, id_11, id_12;
  wire id_13;
  assign id_5 = id_12;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_7,
      id_12,
      id_7,
      id_7,
      id_3,
      id_7,
      id_3,
      id_7,
      id_3,
      id_3,
      id_1,
      id_7,
      id_4,
      id_1,
      id_2,
      id_7,
      id_7
  );
  wire id_14;
  always @(posedge -1) id_12 <= id_6;
  tri  id_15;
  wire id_16;
  always id_15 = id_3;
  wire id_17;
  assign id_10 = 1;
endmodule
