# ATM_using_verilog
Using Verilog 
In this resiporatory having following (1) input signals:-


(2) output signals


Console output when balance enquary:-


![image](https://user-images.githubusercontent.com/72481400/114230688-15377700-9997-11eb-9306-16c9b6dea08f.png)

Simulation when Doing balance enquary:-

![image](https://user-images.githubusercontent.com/72481400/114230842-40ba6180-9997-11eb-82f5-e851f80c7128.png)


Console output when doing withdrawl:-

![image](https://user-images.githubusercontent.com/72481400/114230970-6e070f80-9997-11eb-83b9-9d1636527b04.png)


Simulation output when doing withdrawl:-
![image](https://user-images.githubusercontent.com/72481400/114231019-80814900-9997-11eb-9ba5-b42a781859a6.png)
