// Seed: 4039371763
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  assign module_1.id_4 = 0;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_18 = id_2;
  logic id_19;
  ;
  assign id_5 = id_12;
endmodule
module module_1 #(
    parameter id_7 = 32'd48,
    parameter id_9 = 32'd58
) (
    output supply0 id_0,
    input tri id_1,
    output tri id_2,
    output tri0 id_3,
    output wand id_4
);
  localparam id_6 = -1;
  logic _id_7;
  ;
  bit  [  1  ==?  id_7 : -1 'b0] id_8;
  wire [id_7  ==  -1 : 1  ==  1] _id_9;
  always id_8 = #id_10 id_6 == 1;
  logic id_11;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic id_12;
  ;
  assign id_12 = 1;
  always @(id_8 or negedge id_10) begin : LABEL_0
    assert (id_7(-1'b0))
    else;
  end
  wire id_13;
  ;
  assign id_12 = id_8 == id_11[id_9] ? -1 == -1 < 1'b0 * id_6 : id_10;
endmodule
