Input file: docs/IP_REFERENCES/GAP9_ROM.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |                                  Name                                   |Offset|Width|                                                                                                       Description                                                                                                        |
    +=========================================================================+======+=====+==========================================================================================================================================================================================================================+
    |:ref:`INFO_1<rom_INFO_1>`                                                |     0|   32|Information register 1.                                                                                                                                                                                                   |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`INFO_2<rom_INFO_2>`                                                |     1|   32|Information register 2.                                                                                                                                                                                                   |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`INFO_3<rom_INFO_3>`                                                |     2|   32|Information register 3.                                                                                                                                                                                                   |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_DRR<rom_FLL_DRR>`                                              |     3|   32|FLL DRR value. This is only set when FLL_GLOBAL_SETUP is 1.                                                                                                                                                               |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_CCR1_PRE_LOCK<rom_FLL_CCR1_PRE_LOCK>`                          |     4|   32|FLL CCR1 value set before locking the FLL. This is only set when FLL_GLOBAL_SETUP is 1.                                                                                                                                   |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_CCR1_POST_LOCK<rom_FLL_CCR1_POST_LOCK>`                        |     5|   32|FLL CCR1 value set after locking the FLL. This is only set when FLL_GLOBAL_SETUP is 1.                                                                                                                                    |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_CCR2<rom_FLL_CCR2>`                                            |     6|   32|FLL CCR2 value. This is only set when FLL_GLOBAL_SETUP is 1.                                                                                                                                                              |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_F0CR1<rom_FLL_F0CR1>`                                          |     7|   32|FLL F0CR1 value. This is only set when FLL_DCO0_SETUP is 1.                                                                                                                                                               |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_F0CR2<rom_FLL_F0CR2>`                                          |     8|   32|FLL F0CR2 value. This is only set when FLL_DCO0_SETUP is 1.                                                                                                                                                               |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN0<rom_PADFUN0>`                                              |     9|   32|PADFUN0 value. This is only set PADFUN0_SETUP is 1.                                                                                                                                                                       |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN1<rom_PADFUN1>`                                              |    10|   32|PADFUN1 value. This is only set PADFUN1_SETUP is 1.                                                                                                                                                                       |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN2<rom_PADFUN2>`                                              |    11|   32|PADFUN2 value. This is only set PADFUN2_SETUP is 1.                                                                                                                                                                       |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN3<rom_PADFUN3>`                                              |    12|   32|PADFUN3 value. This is only set PADFUN3_SETUP is 1.                                                                                                                                                                       |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN4<rom_PADFUN4>`                                              |    13|   32|PADFUN4 value. This is only set PADFUN4_SETUP is 1.                                                                                                                                                                       |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN5<rom_PADFUN5>`                                              |    14|   32|PADFUN5 value. This is only set PADFUN5_SETUP is 1.                                                                                                                                                                       |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FEATURE_DISABLE<rom_FEATURE_DISABLE>`                              |    15|   32|Specify list of features which must be deactivated by the ROM.                                                                                                                                                            |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`SECURE_BOOT<rom_SECURE_BOOT>`                                      |    16|   32|Specify AES configuration.                                                                                                                                                                                                |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY0<rom_AES_KEY0>`                                            |    17|   32|Word 0 of AES key.                                                                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY1<rom_AES_KEY1>`                                            |    18|   32|Word 1 of AES key.                                                                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY2<rom_AES_KEY2>`                                            |    19|   32|Word 2 of AES key.                                                                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY3<rom_AES_KEY3>`                                            |    20|   32|Word 3 of AES key.                                                                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY4<rom_AES_KEY4>`                                            |    21|   32|Word 4 of AES key.                                                                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY5<rom_AES_KEY5>`                                            |    22|   32|Word 5 of AES key.                                                                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY6<rom_AES_KEY6>`                                            |    23|   32|Word 6 of AES key.                                                                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY7<rom_AES_KEY7>`                                            |    24|   32|Word 7 of AES key.                                                                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FEATURE_DISABLE_QK<rom_FEATURE_DISABLE_QK>`                        |    25|   32|Specify list of qk features which must disabled.                                                                                                                                                                          |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAIT_XTAL_PERIOD<rom_WAIT_XTAL_PERIOD>`                            |    32|   32|When WAIT_XTAL is 1, this gives the timer period at which the oscillator is checked.                                                                                                                                      |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAIT_XTAL_DELTA<rom_WAIT_XTAL_DELTA>`                              |    33|   32|When WAIT_XTAL is 1, this gives the delta under which the oscillator is considered stable.                                                                                                                                |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAIT_XTAL_MIN<rom_WAIT_XTAL_MIN>`                                  |    34|   32|When WAIT_XTAL is 1, this gives the number of stable checks after which the wait is considered successfull .                                                                                                              |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAIT_XTAL_MAX<rom_WAIT_XTAL_MAX>`                                  |    35|   32|When WAIT_XTAL is 1, this gives the number of unstable checks after which the wait is considered failing and is aborted.                                                                                                  |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`REF_CLK_WAIT_CYCLES<rom_REF_CLK_WAIT_CYCLES>`                      |    36|   32|When REF_CLK_WAIT is 1, this gives the number of clock cycles after which the ROM can start accessing the pads after cold boot. Used clock is selected by the TIMER_SOURCE field of INFO_1 register.                      |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`REF_CLK_WAIT_CYCLES_DEEP_SLEEP<rom_REF_CLK_WAIT_CYCLES_DEEP_SLEEP>`|    37|   32|When REF_CLK_WAIT_DEEP_SLEEP is 1, this gives the number of clock cycles after which the ROM can start accessing the pads after non-retentive wakeup. Used clock is selected by the TIMER_SOURCE field of INFO_1 register.|
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FAST_CLK_DIV_POW2<rom_FAST_CLK_DIV_POW2>`                          |    38|   32|When FAST_CLK_DIV_POW2_SETUP is 1, the ROM will setup the fast clock divider with this value. The final divider is the power of two of this value.                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_DRR<rom_WAKEUP_FLL_DRR>`                                |    39|   32|Wakeup FLL DRR value. This is only set when FLL_GLOBAL_SETUP is 1.                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_CCR1_PRE_LOCK<rom_WAKEUP_FLL_CCR1_PRE_LOCK>`            |    40|   32|Wakeup FLL CCR1 value set before locking the FLL. This is only set when FLL_GLOBAL_SETUP is 1.                                                                                                                            |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_CCR1_POST_LOCK<rom_WAKEUP_FLL_CCR1_POST_LOCK>`          |    41|   32|Wakeup FLL CCR1 value set after locking the FLL. This is only set when FLL_GLOBAL_SETUP is 1.                                                                                                                             |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_CCR2<rom_WAKEUP_FLL_CCR2>`                              |    42|   32|Wakeup FLL CCR2 value. This is only set when FLL_GLOBAL_SETUP is 1.                                                                                                                                                       |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_F0CR1<rom_WAKEUP_FLL_F0CR1>`                            |    43|   32|Wakeup FLL F0CR1 value. This is only set when FLL_DCO0_SETUP is 1.                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_F0CR2<rom_WAKEUP_FLL_F0CR2>`                            |    44|   32|Wakeup FLL F0CR2 value. This is only set when FLL_DCO0_SETUP is 1.                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKE_FAST_CLK_DIV_POW2<rom_WAKE_FAST_CLK_DIV_POW2>`                |    45|   32|When WAKE_FAST_CLK_DIV_POW2_SETUP is 1, the ROM will setup the fast clock divider with this value after non-retentive deep sleep. The final divider is the power of two of this value.                                    |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`MRAM_RESET_WAIT_CYCLES<rom_MRAM_RESET_WAIT_CYCLES>`                |    46|   32|Number of cycles to wait after mram has been reset. This is a number of cycles for the timer, whatever the timer source is.                                                                                               |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKE_MRAM_RESET_WAIT_CYCLES<rom_WAKE_MRAM_RESET_WAIT_CYCLES>`      |    47|   32|Number of cycles to wait after mram has been reset after a non-retentive wakeup. This is a number of cycles for the timer, whatever the timer source is.                                                                  |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`SPI_CONF_WAIT_CYCLES<rom_SPI_CONF_WAIT_CYCLES>`                    |    48|   32|Number of cycles to wait after the spiflash has been configured. This is a number of cycles for the timer, whatever the timer source is.                                                                                  |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_OFFSET<rom_FLASH_OFFSET>`                                    |    49|   32|Flash offset.                                                                                                                                                                                                             |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_WAIT_CYCLES<rom_FLL_WAIT_CYCLES>`                              |    50|   32|Number of cycles to wait before the FLL is configured. This is a number of cycles for the timer, whatever the timer source is.                                                                                            |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_WAKE_WAIT_CYCLES<rom_FLL_WAKE_WAIT_CYCLES>`                    |    51|   32|Number of cycles to wait before the FLL is configured after non-retentive wakeup. This is a number of cycles for the timer, whatever the timer source is.                                                                 |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_ID<rom_FLASH_ID>`                                            |    52|   32|Flash ID of the flash where the binary is loaded.                                                                                                                                                                         |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_RESET_WAIT<rom_FLASH_RESET_WAIT>`                            |    53|   32|Wait loop after flash reset.                                                                                                                                                                                              |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_CMD_1<rom_FLASH_CMD_1>`                                      |    54|   32|First additionnal custom command.                                                                                                                                                                                         |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_CMD_2<rom_FLASH_CMD_2>`                                      |    55|   32|Second additionnal custom command.                                                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_CMD_3<rom_FLASH_CMD_3>`                                      |    56|   32|Third additionnal custom command.                                                                                                                                                                                         |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_CMD_4<rom_FLASH_CMD_4>`                                      |    57|   32|Fourth additionnal custom command.                                                                                                                                                                                        |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_WAIT<rom_FLASH_WAIT>`                                        |    58|   32|Apply a wait loop before using the flash.                                                                                                                                                                                 |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_WAKEUP_WAIT<rom_FLASH_WAKEUP_WAIT>`                          |    59|   32|Wait loop when waiting for flash wakup.                                                                                                                                                                                   |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_STATUS<rom_FLASH_STATUS>`                                    |    60|   32|Flash status register value.                                                                                                                                                                                              |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_COMMANDS<rom_FLASH_COMMANDS>`                                |    61|   32|Flash commands.                                                                                                                                                                                                           |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`INFO_4<rom_INFO_4>`                                                |    62|   32|Information register 4.                                                                                                                                                                                                   |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_GPIO_PULSE_WAIT<rom_FLASH_GPIO_PULSE_WAIT>`                  |    63|   32|Number of cycles the ROM should wait after it has set the GPIO to active.                                                                                                                                                 |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`MRAM_TRIM_SIZE<rom_MRAM_TRIM_SIZE>`                                |    64|   32|When MRAM_TRIM is 1, this gives the size of the MRAM trim config.                                                                                                                                                         |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`MRAM_TRIM_START<rom_MRAM_TRIM_START>`                              |    65|   32|When MTAM_TRIM is 1, this is the first efuse storing the MRAM trim configuration.                                                                                                                                         |
    +-------------------------------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _rom_INFO_1:

INFO_1
""""""

Information register 1.

.. table:: 

    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|         Name          |                                                                                                     Description                                                                                                     |
    +=====+===+=======================+=====================================================================================================================================================================================================================+
    |2:0  |R/W|PLATFORM               |Platform on which the execution is being done. This is only used for test purpose on simulation platform and should be kept to 0 on real platform. Possible values: 0: Undefined, 1: FPGA, 2: RTL, 3: GVSOC, 4: BOARD|
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10:3 |R/W|BOOTMODE               |Bootmode that the ROM should follow (see bootmode section for more details). Possible values: 0: JTAG stop, 1: Hyperflash boot, 2: SPI flash boot, 3: MRAM boot, 4: SPI slave boot                                   |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |11   |R/W|ENCRYPTED              |1 if the binary to be loaded from flash is encrypted.                                                                                                                                                                |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|WAIT_XTAL              |1 if the ROM should wait for stabilization of the oscillator.                                                                                                                                                        |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|ICACHE_ENABLED         |1 if the ROM should activate FC icache.                                                                                                                                                                              |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |14   |R/W|FLL_GLOBAL_SETUP       |1 if the ROM should configure FLL global registers (drr, ccr1 and ccr2).                                                                                                                                             |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|FLL_DCO0_SETUP         |1 if the ROM should configure DCO 0. (f0cr1 and f0cr2)                                                                                                                                                               |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |16   |R/W|PADFUN0_SETUP          |1 if the ROM should configure PADFUN0.                                                                                                                                                                               |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |17   |R/W|PADFUN1_SETUP          |1 if the ROM should configure PADFUN1.                                                                                                                                                                               |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18   |R/W|PADFUN2_SETUP          |1 if the ROM should configure PADFUN2.                                                                                                                                                                               |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |19   |R/W|PADFUN3_SETUP          |1 if the ROM should configure PADFUN3.                                                                                                                                                                               |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |20   |R/W|PADFUN4_SETUP          |1 if the ROM should configure PADFUN4.                                                                                                                                                                               |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |21   |R/W|PADFUN5_SETUP          |1 if the ROM should configure PADFUN5.                                                                                                                                                                               |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |22   |R/W|PMU_WAIT_RESET_SKIP    |1 if the ROM should not wait for end of reset sequence.                                                                                                                                                              |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |24:23|R/W|TIMER_SOURCE           |Clock source for the timer used for generating wait loops: 0: FLL, 1: 32kHz reference clock, 2: divided fast clock.                                                                                                  |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25   |R/W|FAST_CLK_DIV_POW2_SETUP|1 if the ROM should setup the fast clock divider with the content of FAST_CLK_DIV_POW2.                                                                                                                              |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |26   |R/W|OSC_CTRL_SETUP         |1 if the ROM should setup the oscillator control register with the content of OSC_CTRL.                                                                                                                              |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |29:27|R/W|OSC_CTRL               |Content of oscillator control register when it is setup.                                                                                                                                                             |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |30   |R/W|FEATURE_DISABLE_SET    |Set feature disable register from what is specified in FEATURE_DISABLE.                                                                                                                                              |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|MRAM_RESET_WAIT        |Set number of cycles to wait after the mram has been reset. The number of cycles is taken from MRAM_RESET_WAIT_CYCLES.                                                                                               |
    +-----+---+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _rom_INFO_2:

INFO_2
""""""

Information register 2.

.. table:: 

    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|            Name            |                                                                                        Description                                                                                         |
    +=====+===+============================+============================================================================================================================================================================================+
    |    0|R/W|CLKDIV_SETUP                |1 if the ROM should take the peripheral divider from field CLKDIV of efuse INFO_2. If it is 0, a default divider of 0 is taken for Hyper flash and SPI flash, and a divider of 2 for MRAM.  |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |5:1  |R/W|CLKDIV                      |Peripheral divider. 0 or 1 do not divide, other values divide by the specified value.                                                                                                       |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    6|R/W|JTAG_LOCK                   |1 if the ROM should not authorize JTAG accesses.                                                                                                                                            |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    7|R/W|REF_CLK_WAIT                |1 if the ROM should wait before accessing the pads. The duration of the wait is the number of ref clock cycles described in efuse REF_CLK_WAIT_CYCLES.                                      |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    8|R/W|REF_CLK_WAIT_DEEP_SLEEP     |1 if the ROM should wait before accessing the pads after non-retentive wakeup. The duration of the wait is the number of ref clock cycles described in efuse REF_CLK_WAIT_CYCLES_DEEP_SLEEP.|
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    9|R/W|BOOTMODE0_NOCHECK           |1 if the ROM should not use bootsel pad 0 for choosing boot mode.                                                                                                                           |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   10|R/W|BOOTMODE1_NOCHECK           |1 if the ROM should not use bootsel pad 1 for choosing boot mode.                                                                                                                           |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   11|R/W|MRAM_TRIM                   |1 if the ROM should configure MRAM trim before using the MRAM.                                                                                                                              |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   12|R/W|WAKE_FAST_CLK_DIV_POW2_SETUP|1 if the ROM should setup the fast clock divider with the content of WAKE_FAST_CLK_DIV_POW2 after non-retentive deep sleep.                                                                 |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   13|R/W|WAKE_OSC_CTRL_SETUP         |1 if the ROM should setup the oscillator control register with the content of WAKE_OSC_CTRL after non-retentive deep sleep.                                                                 |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:14|R/W|WAKE_OSC_CTRL               |Content of oscillator control register when it is setup after non-retentive deep sleep.                                                                                                     |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   16|R/W|SPI_CONF_WAIT               |Set number of cycles to wait after the spiflash has been configured. The number of cycles is taken from SPI_CONF_WAIT_CYCLES.                                                               |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   17|R/W|WAKE_WAIT_XTAL              |1 if the ROM should wait for stabilization of the oscillator after non-retentive wakeup.                                                                                                    |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   18|R/W|FLL_WAIT                    |1 if the ROM should wait before configuring the FLL. The number of cycles is taken from FLL_WAIT_CYCLES.                                                                                    |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   19|R/W|FLL_WAKE_WAIT               |1 if the ROM should wait before configuring the FLL. The number of cycles is taken from FLL_WAKE_WAIT_CYCLES.                                                                               |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   20|R/W|FLASH_ID                    |1 if the ROM should check the flash id before loading the binary. The expected flash id is taken from FLASH_ID.                                                                             |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |22:21|R/W|FLASH_STATUS_SET            |0 if the ROM should set the flash status register to a default value, 1, if it should do nothing or 2 if it should apply the status found in FLASH_STATUS.                                  |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   23|R/W|FLASH_COMMANDS_SET          |1 if the ROM should take flash commands from FLASH_COMMANDS.                                                                                                                                |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   24|R/W|FLASH_LATENCY_SET           |1 if the ROM should take flash latency from FLASH_LATENCY_VALUE.                                                                                                                            |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |29:25|R/W|FLASH_LATENCY_VALUE         |Flash latency.                                                                                                                                                                              |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   30|R/W|WAKE_MRAM_RESET_WAIT        |Set number of cycles to wait after the mram has been reset after non-retentive wakeup. The number of cycles is taken from WAKE_MRAM_RESET_WAITC_CYCLES.                                     |
    +-----+---+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _rom_INFO_3:

INFO_3
""""""

Information register 3.

.. table:: 

    +-----+---+-------------------+-----------------------------------------------------------------------+
    |Bit #|R/W|       Name        |                              Description                              |
    +=====+===+===================+=======================================================================+
    |    0|R/W|FLASH_CS_SETUP     |Setup Chip Select of the flash to be used for the binary loading.      |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |    1|R/W|FLASH_CS           |Chip Select of the flash to be used for the binary loading.            |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |    2|R/W|FLASH_ITF_SETUP    |Setup interface ID where the flash is connected for the binary loading.|
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |4:3  |R/W|FLASH_ITF          |Interface ID where the flash is connected for the binary loading.      |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |    5|R/W|FLASH_OFFSET_SETUP |Set the offset of the flash. Offset is given in FLASH_OFFSET.          |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |    6|R/W|HYPER_DELAY_SETUP  |Set Hyperbus delay.                                                    |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |9:7  |R/W|HYPER_DELAY        |Hyperbus delay.                                                        |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   10|R/W|HYPER_LATENCY_SETUP|Set Hyperbus latency.                                                  |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |15:11|R/W|HYPER_LATENCY      |Hyperbus latency.                                                      |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   16|R/W|HYPER_CS_POLARITY  |Hyperbus Chip select polarity. 0 means normal polarity (CS active low).|
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   17|R/W|FLASH_WAKEUP       |Wakeup the flash after non-retentive deep sleep wakeup.                |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   18|R/W|FLASH_RESET        |Reset the flash before using it.                                       |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   19|R/W|FLASH_INIT         |Init the flash before using it.                                        |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   20|R/W|FLASH_WAIT         |Apply a wait loop before using the flash.                              |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   21|R/W|FLASH_CMD_1        |First additionnal custom command.                                      |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   22|R/W|FLASH_CMD_2        |Second additionnal custom command.                                     |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   23|R/W|FLASH_CMD_3        |Third additionnal custom command.                                      |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   24|R/W|FLASH_CMD_4        |Fourth additionnal custom command.                                     |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   25|R/W|FLASH_CMD_1_DS     |First additionnal custom command after non-retentive wakeup.           |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   26|R/W|FLASH_CMD_2_DS     |Second additionnal custom command after non-retentive wakeup.          |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   27|R/W|FLASH_CMD_3_DS     |Third additionnal custom command after non-retentive wakeup.           |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   28|R/W|FLASH_CMD_4_DS     |Fourth additionnal custom command after non-retentive wakeup.          |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   29|R/W|FLASH_RESET_WAIT   |Wait loop after flash reset.                                           |
    +-----+---+-------------------+-----------------------------------------------------------------------+
    |   30|R/W|FLASH_WAKEUP_WAIT  |Wait loop when waiting for flas wakeup.                                |
    +-----+---+-------------------+-----------------------------------------------------------------------+

.. _rom_FLL_DRR:

FLL_DRR
"""""""

FLL DRR value. This is only set when FLL_GLOBAL_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLL_CCR1_PRE_LOCK:

FLL_CCR1_PRE_LOCK
"""""""""""""""""

FLL CCR1 value set before locking the FLL. This is only set when FLL_GLOBAL_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLL_CCR1_POST_LOCK:

FLL_CCR1_POST_LOCK
""""""""""""""""""

FLL CCR1 value set after locking the FLL. This is only set when FLL_GLOBAL_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLL_CCR2:

FLL_CCR2
""""""""

FLL CCR2 value. This is only set when FLL_GLOBAL_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLL_F0CR1:

FLL_F0CR1
"""""""""

FLL F0CR1 value. This is only set when FLL_DCO0_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLL_F0CR2:

FLL_F0CR2
"""""""""

FLL F0CR2 value. This is only set when FLL_DCO0_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_PADFUN0:

PADFUN0
"""""""

PADFUN0 value. This is only set PADFUN0_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_PADFUN1:

PADFUN1
"""""""

PADFUN1 value. This is only set PADFUN1_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_PADFUN2:

PADFUN2
"""""""

PADFUN2 value. This is only set PADFUN2_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_PADFUN3:

PADFUN3
"""""""

PADFUN3 value. This is only set PADFUN3_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_PADFUN4:

PADFUN4
"""""""

PADFUN4 value. This is only set PADFUN4_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_PADFUN5:

PADFUN5
"""""""

PADFUN5 value. This is only set PADFUN5_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FEATURE_DISABLE:

FEATURE_DISABLE
"""""""""""""""

Specify list of features which must be deactivated by the ROM.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_SECURE_BOOT:

SECURE_BOOT
"""""""""""

Specify AES configuration.

.. table:: 

    +-----+---+-----------------+-------------------------------------------+
    |Bit #|R/W|      Name       |                Description                |
    +=====+===+=================+===========================================+
    |    0|R/W|SECURE_ONLY      |Only allow secure boot.                    |
    +-----+---+-----------------+-------------------------------------------+
    |    1|R/W|AES_QK           |Use QK as key source.                      |
    +-----+---+-----------------+-------------------------------------------+
    |    2|R/W|AES_USER         |Use efuse as key source.                   |
    +-----+---+-----------------+-------------------------------------------+
    |    3|R/W|AES_USER_KEY_SIZE|Key size for "user" security (256=1,128=0).|
    +-----+---+-----------------+-------------------------------------------+
    |    4|R/W|CRC_EN           |Enable crc check.                          |
    +-----+---+-----------------+-------------------------------------------+
    |    5|R/W|KEY_LOCK         |Lock AES key in efuse.                     |
    +-----+---+-----------------+-------------------------------------------+
    |    6|R/W|SIGN_ONLY        |Sign only mode, no encryption.             |
    +-----+---+-----------------+-------------------------------------------+
    |    7|R/W|QK_LOCK          |Lock QK features.                          |
    +-----+---+-----------------+-------------------------------------------+

.. _rom_AES_KEY0:

AES_KEY0
""""""""

Word 0 of AES key.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_AES_KEY1:

AES_KEY1
""""""""

Word 1 of AES key.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_AES_KEY2:

AES_KEY2
""""""""

Word 2 of AES key.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_AES_KEY3:

AES_KEY3
""""""""

Word 3 of AES key.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_AES_KEY4:

AES_KEY4
""""""""

Word 4 of AES key.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_AES_KEY5:

AES_KEY5
""""""""

Word 5 of AES key.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_AES_KEY6:

AES_KEY6
""""""""

Word 6 of AES key.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_AES_KEY7:

AES_KEY7
""""""""

Word 7 of AES key.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FEATURE_DISABLE_QK:

FEATURE_DISABLE_QK
""""""""""""""""""

Specify list of qk features which must disabled.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAIT_XTAL_PERIOD:

WAIT_XTAL_PERIOD
""""""""""""""""

When WAIT_XTAL is 1, this gives the timer period at which the oscillator is checked.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAIT_XTAL_DELTA:

WAIT_XTAL_DELTA
"""""""""""""""

When WAIT_XTAL is 1, this gives the delta under which the oscillator is considered stable.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAIT_XTAL_MIN:

WAIT_XTAL_MIN
"""""""""""""

When WAIT_XTAL is 1, this gives the number of stable checks after which the wait is considered successfull .

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAIT_XTAL_MAX:

WAIT_XTAL_MAX
"""""""""""""

When WAIT_XTAL is 1, this gives the number of unstable checks after which the wait is considered failing and is aborted.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_REF_CLK_WAIT_CYCLES:

REF_CLK_WAIT_CYCLES
"""""""""""""""""""

When REF_CLK_WAIT is 1, this gives the number of clock cycles after which the ROM can start accessing the pads after cold boot. Used clock is selected by the TIMER_SOURCE field of INFO_1 register.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_REF_CLK_WAIT_CYCLES_DEEP_SLEEP:

REF_CLK_WAIT_CYCLES_DEEP_SLEEP
""""""""""""""""""""""""""""""

When REF_CLK_WAIT_DEEP_SLEEP is 1, this gives the number of clock cycles after which the ROM can start accessing the pads after non-retentive wakeup. Used clock is selected by the TIMER_SOURCE field of INFO_1 register.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FAST_CLK_DIV_POW2:

FAST_CLK_DIV_POW2
"""""""""""""""""

When FAST_CLK_DIV_POW2_SETUP is 1, the ROM will setup the fast clock divider with this value. The final divider is the power of two of this value.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAKEUP_FLL_DRR:

WAKEUP_FLL_DRR
""""""""""""""

Wakeup FLL DRR value. This is only set when FLL_GLOBAL_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAKEUP_FLL_CCR1_PRE_LOCK:

WAKEUP_FLL_CCR1_PRE_LOCK
""""""""""""""""""""""""

Wakeup FLL CCR1 value set before locking the FLL. This is only set when FLL_GLOBAL_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAKEUP_FLL_CCR1_POST_LOCK:

WAKEUP_FLL_CCR1_POST_LOCK
"""""""""""""""""""""""""

Wakeup FLL CCR1 value set after locking the FLL. This is only set when FLL_GLOBAL_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAKEUP_FLL_CCR2:

WAKEUP_FLL_CCR2
"""""""""""""""

Wakeup FLL CCR2 value. This is only set when FLL_GLOBAL_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAKEUP_FLL_F0CR1:

WAKEUP_FLL_F0CR1
""""""""""""""""

Wakeup FLL F0CR1 value. This is only set when FLL_DCO0_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAKEUP_FLL_F0CR2:

WAKEUP_FLL_F0CR2
""""""""""""""""

Wakeup FLL F0CR2 value. This is only set when FLL_DCO0_SETUP is 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAKE_FAST_CLK_DIV_POW2:

WAKE_FAST_CLK_DIV_POW2
""""""""""""""""""""""

When WAKE_FAST_CLK_DIV_POW2_SETUP is 1, the ROM will setup the fast clock divider with this value after non-retentive deep sleep. The final divider is the power of two of this value.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_MRAM_RESET_WAIT_CYCLES:

MRAM_RESET_WAIT_CYCLES
""""""""""""""""""""""

Number of cycles to wait after mram has been reset. This is a number of cycles for the timer, whatever the timer source is.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_WAKE_MRAM_RESET_WAIT_CYCLES:

WAKE_MRAM_RESET_WAIT_CYCLES
"""""""""""""""""""""""""""

Number of cycles to wait after mram has been reset after a non-retentive wakeup. This is a number of cycles for the timer, whatever the timer source is.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_SPI_CONF_WAIT_CYCLES:

SPI_CONF_WAIT_CYCLES
""""""""""""""""""""

Number of cycles to wait after the spiflash has been configured. This is a number of cycles for the timer, whatever the timer source is.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_OFFSET:

FLASH_OFFSET
""""""""""""

Flash offset.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLL_WAIT_CYCLES:

FLL_WAIT_CYCLES
"""""""""""""""

Number of cycles to wait before the FLL is configured. This is a number of cycles for the timer, whatever the timer source is.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLL_WAKE_WAIT_CYCLES:

FLL_WAKE_WAIT_CYCLES
""""""""""""""""""""

Number of cycles to wait before the FLL is configured after non-retentive wakeup. This is a number of cycles for the timer, whatever the timer source is.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_ID:

FLASH_ID
""""""""

Flash ID of the flash where the binary is loaded.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_RESET_WAIT:

FLASH_RESET_WAIT
""""""""""""""""

Wait loop after flash reset.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_CMD_1:

FLASH_CMD_1
"""""""""""

First additionnal custom command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_CMD_2:

FLASH_CMD_2
"""""""""""

Second additionnal custom command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_CMD_3:

FLASH_CMD_3
"""""""""""

Third additionnal custom command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_CMD_4:

FLASH_CMD_4
"""""""""""

Fourth additionnal custom command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_WAIT:

FLASH_WAIT
""""""""""

Apply a wait loop before using the flash.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_WAKEUP_WAIT:

FLASH_WAKEUP_WAIT
"""""""""""""""""

Wait loop when waiting for flash wakup.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_STATUS:

FLASH_STATUS
""""""""""""

Flash status register value.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_FLASH_COMMANDS:

FLASH_COMMANDS
""""""""""""""

Flash commands.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_INFO_4:

INFO_4
""""""

Information register 4.

.. table:: 

    +-----+---+---------------------+-------------------------------------------------------------+
    |Bit #|R/W|        Name         |                         Description                         |
    +=====+===+=====================+=============================================================+
    |    0|R/W|FLASH_GPIO_PULSE_GEN |Generate a pulse on a GPIO before using the flash.           |
    +-----+---+---------------------+-------------------------------------------------------------+
    |    1|R/W|FLASH_GPIO_PULSE_WAIT|1 if the ROM should wait after it has set the GPIO to active.|
    +-----+---+---------------------+-------------------------------------------------------------+
    |    2|R/W|FLASH_GPIO_PULSE_POL |1 if the pulse should be active high.                        |
    +-----+---+---------------------+-------------------------------------------------------------+
    |9:3  |R/W|FLASH_GPIO_PULSE_ID  |GPIO pulse ID.                                               |
    +-----+---+---------------------+-------------------------------------------------------------+

.. _rom_FLASH_GPIO_PULSE_WAIT:

FLASH_GPIO_PULSE_WAIT
"""""""""""""""""""""

Number of cycles the ROM should wait after it has set the GPIO to active.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_MRAM_TRIM_SIZE:

MRAM_TRIM_SIZE
""""""""""""""

When MRAM_TRIM is 1, this gives the size of the MRAM trim config.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _rom_MRAM_TRIM_START:

MRAM_TRIM_START
"""""""""""""""

When MTAM_TRIM is 1, this is the first efuse storing the MRAM trim configuration.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+
