//
// Verilog Module mopshub_lib.counter_trigger
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 16:53:18 08/03/23
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module counter_trigger( 
   // Port Declarations
   input   wire      rst, 
   input   wire      clk, 
   output  wire      request_trig
);


// Internal Declarations




// ### Please start your Verilog code here ### 

endmodule
