<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="47" />
   <inputclock preferredWidth="149" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="305" />
   <clocksource preferredWidth="304" />
   <frequency preferredWidth="285" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1206" height="909" x="53" y="14" />
 <hdlexample language="VERILOG" />
</preferences>
