{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734571000584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734571000584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 01:16:40 2024 " "Processing started: Thu Dec 19 01:16:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734571000584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1734571000584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off square_adder -c square_adder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off square_adder -c square_adder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1734571000584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1734571001111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1734571001111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine/registry_3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine/registry_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registry_3bits-behavioral " "Found design unit 1: registry_3bits-behavioral" {  } { { "STATE_MACHINE/registry_3bits.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/registry_3bits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012960 ""} { "Info" "ISGN_ENTITY_NAME" "1 registry_3bits " "Found entity 1: registry_3bits" {  } { { "STATE_MACHINE/registry_3bits.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/registry_3bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine/asm_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine/asm_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asm_rom-logicFunction " "Found design unit 1: asm_rom-logicFunction" {  } { { "STATE_MACHINE/asm_rom.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm_rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012962 ""} { "Info" "ISGN_ENTITY_NAME" "1 asm_rom " "Found entity 1: asm_rom" {  } { { "STATE_MACHINE/asm_rom.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine/asm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine/asm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asm-structural " "Found design unit 1: asm-structural" {  } { { "STATE_MACHINE/asm.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012964 ""} { "Info" "ISGN_ENTITY_NAME" "1 asm " "Found entity 1: asm" {  } { { "STATE_MACHINE/asm.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registry/registry_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registry/registry_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registry_8bits-behavioral " "Found design unit 1: registry_8bits-behavioral" {  } { { "REGISTRY/registry_8bits.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/REGISTRY/registry_8bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012967 ""} { "Info" "ISGN_ENTITY_NAME" "1 registry_8bits " "Found entity 1: registry_8bits" {  } { { "REGISTRY/registry_8bits.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/REGISTRY/registry_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registry/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registry/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "REGISTRY/FFD.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/REGISTRY/FFD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012969 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "REGISTRY/FFD.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/REGISTRY/FFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "ADDER/half_adder.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/ADDER/half_adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012971 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "ADDER/half_adder.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/ADDER/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "ADDER/full_adder.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/ADDER/full_adder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012973 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ADDER/full_adder.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/ADDER/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/adder_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8bits-behavioral " "Found design unit 1: adder_8bits-behavioral" {  } { { "ADDER/adder_8bits.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/ADDER/adder_8bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012976 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_8bits " "Found entity 1: adder_8bits" {  } { { "ADDER/adder_8bits.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/ADDER/adder_8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/int7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoders/int7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int7seg-logicFunction " "Found design unit 1: int7seg-logicFunction" {  } { { "DECODERS/int7seg.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/DECODERS/int7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012978 ""} { "Info" "ISGN_ENTITY_NAME" "1 int7seg " "Found entity 1: int7seg" {  } { { "DECODERS/int7seg.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/DECODERS/int7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/decoderhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoders/decoderhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderHex-logicFunction " "Found design unit 1: decoderHex-logicFunction" {  } { { "DECODERS/decoderHex.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/DECODERS/decoderHex.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012980 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderHex " "Found entity 1: decoderHex" {  } { { "DECODERS/decoderHex.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/DECODERS/decoderHex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoders/bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-Behavioral " "Found design unit 1: bin2bcd-Behavioral" {  } { { "DECODERS/bin2dec.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/DECODERS/bin2dec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012982 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "DECODERS/bin2dec.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/DECODERS/bin2dec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file square_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square_adder-behavioral " "Found design unit 1: square_adder-behavioral" {  } { { "square_adder.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/square_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012984 ""} { "Info" "ISGN_ENTITY_NAME" "1 square_adder " "Found entity 1: square_adder" {  } { { "square_adder.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/square_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_squares.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_squares.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_squares-logicFunction " "Found design unit 1: rom_squares-logicFunction" {  } { { "rom_squares.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/rom_squares.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012986 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_squares " "Found entity 1: rom_squares" {  } { { "rom_squares.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/rom_squares.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x8-structural " "Found design unit 1: mux_2x8-structural" {  } { { "MUX2x8.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/MUX2x8.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012988 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x8 " "Found entity 1: mux_2x8" {  } { { "MUX2x8.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/MUX2x8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571012988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734571012988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "square_adder " "Elaborating entity \"square_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1734571013035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state square_adder.vhd(95) " "Verilog HDL or VHDL warning at square_adder.vhd(95): object \"next_state\" assigned a value but never read" {  } { { "square_adder.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/square_adder.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1734571013036 "|square_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asm asm:inst_asm " "Elaborating entity \"asm\" for hierarchy \"asm:inst_asm\"" {  } { { "square_adder.vhd" "inst_asm" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/square_adder.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013037 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2 asm.vhd(57) " "Verilog HDL or VHDL warning at asm.vhd(57): object \"D2\" assigned a value but never read" {  } { { "STATE_MACHINE/asm.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1734571013038 "|square_adder|asm:inst_asm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D1 asm.vhd(57) " "Verilog HDL or VHDL warning at asm.vhd(57): object \"D1\" assigned a value but never read" {  } { { "STATE_MACHINE/asm.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1734571013038 "|square_adder|asm:inst_asm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D0 asm.vhd(57) " "Verilog HDL or VHDL warning at asm.vhd(57): object \"D0\" assigned a value but never read" {  } { { "STATE_MACHINE/asm.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1734571013038 "|square_adder|asm:inst_asm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD asm:inst_asm\|FFD:Flip_Flop_Q2 " "Elaborating entity \"FFD\" for hierarchy \"asm:inst_asm\|FFD:Flip_Flop_Q2\"" {  } { { "STATE_MACHINE/asm.vhd" "Flip_Flop_Q2" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asm_rom asm:inst_asm\|asm_rom:ROM " "Elaborating entity \"asm_rom\" for hierarchy \"asm:inst_asm\|asm_rom:ROM\"" {  } { { "STATE_MACHINE/asm.vhd" "ROM" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013042 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] asm_rom.vhd(15) " "Inferred latch for \"data\[0\]\" at asm_rom.vhd(15)" {  } { { "STATE_MACHINE/asm_rom.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm_rom.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013043 "|square_adder|asm:inst_asm|asm_rom:ROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] asm_rom.vhd(15) " "Inferred latch for \"data\[1\]\" at asm_rom.vhd(15)" {  } { { "STATE_MACHINE/asm_rom.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm_rom.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013043 "|square_adder|asm:inst_asm|asm_rom:ROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] asm_rom.vhd(15) " "Inferred latch for \"data\[2\]\" at asm_rom.vhd(15)" {  } { { "STATE_MACHINE/asm_rom.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm_rom.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013043 "|square_adder|asm:inst_asm|asm_rom:ROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] asm_rom.vhd(15) " "Inferred latch for \"data\[3\]\" at asm_rom.vhd(15)" {  } { { "STATE_MACHINE/asm_rom.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm_rom.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013043 "|square_adder|asm:inst_asm|asm_rom:ROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] asm_rom.vhd(15) " "Inferred latch for \"data\[4\]\" at asm_rom.vhd(15)" {  } { { "STATE_MACHINE/asm_rom.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm_rom.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013043 "|square_adder|asm:inst_asm|asm_rom:ROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] asm_rom.vhd(15) " "Inferred latch for \"data\[5\]\" at asm_rom.vhd(15)" {  } { { "STATE_MACHINE/asm_rom.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/STATE_MACHINE/asm_rom.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013043 "|square_adder|asm:inst_asm|asm_rom:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_squares rom_squares:inst_rom_squares " "Elaborating entity \"rom_squares\" for hierarchy \"rom_squares:inst_rom_squares\"" {  } { { "square_adder.vhd" "inst_rom_squares" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/square_adder.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013044 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] rom_squares.vhd(16) " "Inferred latch for \"data\[0\]\" at rom_squares.vhd(16)" {  } { { "rom_squares.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/rom_squares.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013046 "|square_adder|rom_squares:inst_rom_squares"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] rom_squares.vhd(16) " "Inferred latch for \"data\[1\]\" at rom_squares.vhd(16)" {  } { { "rom_squares.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/rom_squares.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013046 "|square_adder|rom_squares:inst_rom_squares"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] rom_squares.vhd(16) " "Inferred latch for \"data\[2\]\" at rom_squares.vhd(16)" {  } { { "rom_squares.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/rom_squares.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013046 "|square_adder|rom_squares:inst_rom_squares"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] rom_squares.vhd(16) " "Inferred latch for \"data\[3\]\" at rom_squares.vhd(16)" {  } { { "rom_squares.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/rom_squares.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013046 "|square_adder|rom_squares:inst_rom_squares"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] rom_squares.vhd(16) " "Inferred latch for \"data\[4\]\" at rom_squares.vhd(16)" {  } { { "rom_squares.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/rom_squares.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013046 "|square_adder|rom_squares:inst_rom_squares"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] rom_squares.vhd(16) " "Inferred latch for \"data\[5\]\" at rom_squares.vhd(16)" {  } { { "rom_squares.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/rom_squares.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013046 "|square_adder|rom_squares:inst_rom_squares"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] rom_squares.vhd(16) " "Inferred latch for \"data\[6\]\" at rom_squares.vhd(16)" {  } { { "rom_squares.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/rom_squares.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013046 "|square_adder|rom_squares:inst_rom_squares"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] rom_squares.vhd(16) " "Inferred latch for \"data\[7\]\" at rom_squares.vhd(16)" {  } { { "rom_squares.vhd" "" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/rom_squares.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1734571013046 "|square_adder|rom_squares:inst_rom_squares"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bits adder_8bits:inst_adder_8bits " "Elaborating entity \"adder_8bits\" for hierarchy \"adder_8bits:inst_adder_8bits\"" {  } { { "square_adder.vhd" "inst_adder_8bits" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/square_adder.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_8bits:inst_adder_8bits\|full_adder:instance_full_adder_1 " "Elaborating entity \"full_adder\" for hierarchy \"adder_8bits:inst_adder_8bits\|full_adder:instance_full_adder_1\"" {  } { { "ADDER/adder_8bits.vhd" "instance_full_adder_1" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/ADDER/adder_8bits.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder adder_8bits:inst_adder_8bits\|full_adder:instance_full_adder_1\|half_adder:instance_half_adder_1 " "Elaborating entity \"half_adder\" for hierarchy \"adder_8bits:inst_adder_8bits\|full_adder:instance_full_adder_1\|half_adder:instance_half_adder_1\"" {  } { { "ADDER/full_adder.vhd" "instance_half_adder_1" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/ADDER/full_adder.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registry_8bits registry_8bits:inst_registry_8bits " "Elaborating entity \"registry_8bits\" for hierarchy \"registry_8bits:inst_registry_8bits\"" {  } { { "square_adder.vhd" "inst_registry_8bits" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/square_adder.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x8 mux_2x8:inst_mux_2x8 " "Elaborating entity \"mux_2x8\" for hierarchy \"mux_2x8:inst_mux_2x8\"" {  } { { "square_adder.vhd" "inst_mux_2x8" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/square_adder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderHex decoderHex:inst_decoderHex " "Elaborating entity \"decoderHex\" for hierarchy \"decoderHex:inst_decoderHex\"" {  } { { "square_adder.vhd" "inst_decoderHex" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/square_adder.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int7seg decoderHex:inst_decoderHex\|int7seg:U0 " "Elaborating entity \"int7seg\" for hierarchy \"decoderHex:inst_decoderHex\|int7seg:U0\"" {  } { { "DECODERS/decoderHex.vhd" "U0" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/DECODERS/decoderHex.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd decoderHex:inst_decoderHex\|bin2bcd:U3 " "Elaborating entity \"bin2bcd\" for hierarchy \"decoderHex:inst_decoderHex\|bin2bcd:U3\"" {  } { { "DECODERS/decoderHex.vhd" "U3" { Text "C:/dev/VHDL/SEM1.LSD.LAB3.SQUARE-ADDER/DECODERS/decoderHex.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734571013069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734571013256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 01:16:53 2024 " "Processing ended: Thu Dec 19 01:16:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734571013256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734571013256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734571013256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1734571013256 ""}
