
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//printf_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401318 <.init>:
  401318:	stp	x29, x30, [sp, #-16]!
  40131c:	mov	x29, sp
  401320:	bl	402044 <ferror@plt+0x984>
  401324:	ldp	x29, x30, [sp], #16
  401328:	ret

Disassembly of section .plt:

0000000000401330 <mbrtowc@plt-0x20>:
  401330:	stp	x16, x30, [sp, #-16]!
  401334:	adrp	x16, 417000 <ferror@plt+0x15940>
  401338:	ldr	x17, [x16, #4088]
  40133c:	add	x16, x16, #0xff8
  401340:	br	x17
  401344:	nop
  401348:	nop
  40134c:	nop

0000000000401350 <mbrtowc@plt>:
  401350:	adrp	x16, 418000 <ferror@plt+0x16940>
  401354:	ldr	x17, [x16]
  401358:	add	x16, x16, #0x0
  40135c:	br	x17

0000000000401360 <memcpy@plt>:
  401360:	adrp	x16, 418000 <ferror@plt+0x16940>
  401364:	ldr	x17, [x16, #8]
  401368:	add	x16, x16, #0x8
  40136c:	br	x17

0000000000401370 <_exit@plt>:
  401370:	adrp	x16, 418000 <ferror@plt+0x16940>
  401374:	ldr	x17, [x16, #16]
  401378:	add	x16, x16, #0x10
  40137c:	br	x17

0000000000401380 <strlen@plt>:
  401380:	adrp	x16, 418000 <ferror@plt+0x16940>
  401384:	ldr	x17, [x16, #24]
  401388:	add	x16, x16, #0x18
  40138c:	br	x17

0000000000401390 <fputs@plt>:
  401390:	adrp	x16, 418000 <ferror@plt+0x16940>
  401394:	ldr	x17, [x16, #32]
  401398:	add	x16, x16, #0x20
  40139c:	br	x17

00000000004013a0 <exit@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013a4:	ldr	x17, [x16, #40]
  4013a8:	add	x16, x16, #0x28
  4013ac:	br	x17

00000000004013b0 <error@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013b4:	ldr	x17, [x16, #48]
  4013b8:	add	x16, x16, #0x30
  4013bc:	br	x17

00000000004013c0 <strtoimax@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013c4:	ldr	x17, [x16, #56]
  4013c8:	add	x16, x16, #0x38
  4013cc:	br	x17

00000000004013d0 <ferror_unlocked@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013d4:	ldr	x17, [x16, #64]
  4013d8:	add	x16, x16, #0x40
  4013dc:	br	x17

00000000004013e0 <__cxa_atexit@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013e4:	ldr	x17, [x16, #72]
  4013e8:	add	x16, x16, #0x48
  4013ec:	br	x17

00000000004013f0 <lseek@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013f4:	ldr	x17, [x16, #80]
  4013f8:	add	x16, x16, #0x50
  4013fc:	br	x17

0000000000401400 <__fpending@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x16940>
  401404:	ldr	x17, [x16, #88]
  401408:	add	x16, x16, #0x58
  40140c:	br	x17

0000000000401410 <fileno@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x16940>
  401414:	ldr	x17, [x16, #96]
  401418:	add	x16, x16, #0x60
  40141c:	br	x17

0000000000401420 <fclose@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x16940>
  401424:	ldr	x17, [x16, #104]
  401428:	add	x16, x16, #0x68
  40142c:	br	x17

0000000000401430 <nl_langinfo@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16940>
  401434:	ldr	x17, [x16, #112]
  401438:	add	x16, x16, #0x70
  40143c:	br	x17

0000000000401440 <malloc@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16940>
  401444:	ldr	x17, [x16, #120]
  401448:	add	x16, x16, #0x78
  40144c:	br	x17

0000000000401450 <strncmp@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16940>
  401454:	ldr	x17, [x16, #128]
  401458:	add	x16, x16, #0x80
  40145c:	br	x17

0000000000401460 <bindtextdomain@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16940>
  401464:	ldr	x17, [x16, #136]
  401468:	add	x16, x16, #0x88
  40146c:	br	x17

0000000000401470 <__libc_start_main@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16940>
  401474:	ldr	x17, [x16, #144]
  401478:	add	x16, x16, #0x90
  40147c:	br	x17

0000000000401480 <__printf_chk@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16940>
  401484:	ldr	x17, [x16, #152]
  401488:	add	x16, x16, #0x98
  40148c:	br	x17

0000000000401490 <memset@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16940>
  401494:	ldr	x17, [x16, #160]
  401498:	add	x16, x16, #0xa0
  40149c:	br	x17

00000000004014a0 <putchar_unlocked@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014a4:	ldr	x17, [x16, #168]
  4014a8:	add	x16, x16, #0xa8
  4014ac:	br	x17

00000000004014b0 <__vfprintf_chk@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014b4:	ldr	x17, [x16, #176]
  4014b8:	add	x16, x16, #0xb0
  4014bc:	br	x17

00000000004014c0 <calloc@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014c4:	ldr	x17, [x16, #184]
  4014c8:	add	x16, x16, #0xb8
  4014cc:	br	x17

00000000004014d0 <__vprintf_chk@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014d4:	ldr	x17, [x16, #192]
  4014d8:	add	x16, x16, #0xc0
  4014dc:	br	x17

00000000004014e0 <realloc@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014e4:	ldr	x17, [x16, #200]
  4014e8:	add	x16, x16, #0xc8
  4014ec:	br	x17

00000000004014f0 <strrchr@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014f4:	ldr	x17, [x16, #208]
  4014f8:	add	x16, x16, #0xd0
  4014fc:	br	x17

0000000000401500 <__gmon_start__@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16940>
  401504:	ldr	x17, [x16, #216]
  401508:	add	x16, x16, #0xd8
  40150c:	br	x17

0000000000401510 <strtoumax@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16940>
  401514:	ldr	x17, [x16, #224]
  401518:	add	x16, x16, #0xe0
  40151c:	br	x17

0000000000401520 <abort@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16940>
  401524:	ldr	x17, [x16, #232]
  401528:	add	x16, x16, #0xe8
  40152c:	br	x17

0000000000401530 <mbsinit@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16940>
  401534:	ldr	x17, [x16, #240]
  401538:	add	x16, x16, #0xf0
  40153c:	br	x17

0000000000401540 <memcmp@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16940>
  401544:	ldr	x17, [x16, #248]
  401548:	add	x16, x16, #0xf8
  40154c:	br	x17

0000000000401550 <textdomain@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16940>
  401554:	ldr	x17, [x16, #256]
  401558:	add	x16, x16, #0x100
  40155c:	br	x17

0000000000401560 <__fprintf_chk@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16940>
  401564:	ldr	x17, [x16, #264]
  401568:	add	x16, x16, #0x108
  40156c:	br	x17

0000000000401570 <strcmp@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16940>
  401574:	ldr	x17, [x16, #272]
  401578:	add	x16, x16, #0x110
  40157c:	br	x17

0000000000401580 <iconv@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16940>
  401584:	ldr	x17, [x16, #280]
  401588:	add	x16, x16, #0x118
  40158c:	br	x17

0000000000401590 <__ctype_b_loc@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16940>
  401594:	ldr	x17, [x16, #288]
  401598:	add	x16, x16, #0x120
  40159c:	br	x17

00000000004015a0 <uselocale@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015a4:	ldr	x17, [x16, #296]
  4015a8:	add	x16, x16, #0x128
  4015ac:	br	x17

00000000004015b0 <fseeko@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015b4:	ldr	x17, [x16, #304]
  4015b8:	add	x16, x16, #0x130
  4015bc:	br	x17

00000000004015c0 <strtold@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015c4:	ldr	x17, [x16, #312]
  4015c8:	add	x16, x16, #0x138
  4015cc:	br	x17

00000000004015d0 <free@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015d4:	ldr	x17, [x16, #320]
  4015d8:	add	x16, x16, #0x140
  4015dc:	br	x17

00000000004015e0 <__ctype_get_mb_cur_max@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015e4:	ldr	x17, [x16, #328]
  4015e8:	add	x16, x16, #0x148
  4015ec:	br	x17

00000000004015f0 <mempcpy@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015f4:	ldr	x17, [x16, #336]
  4015f8:	add	x16, x16, #0x150
  4015fc:	br	x17

0000000000401600 <strchr@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16940>
  401604:	ldr	x17, [x16, #344]
  401608:	add	x16, x16, #0x158
  40160c:	br	x17

0000000000401610 <fwrite@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16940>
  401614:	ldr	x17, [x16, #352]
  401618:	add	x16, x16, #0x160
  40161c:	br	x17

0000000000401620 <fflush@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16940>
  401624:	ldr	x17, [x16, #360]
  401628:	add	x16, x16, #0x168
  40162c:	br	x17

0000000000401630 <iconv_open@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16940>
  401634:	ldr	x17, [x16, #368]
  401638:	add	x16, x16, #0x170
  40163c:	br	x17

0000000000401640 <dcgettext@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16940>
  401644:	ldr	x17, [x16, #376]
  401648:	add	x16, x16, #0x178
  40164c:	br	x17

0000000000401650 <fputs_unlocked@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16940>
  401654:	ldr	x17, [x16, #384]
  401658:	add	x16, x16, #0x180
  40165c:	br	x17

0000000000401660 <__freading@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16940>
  401664:	ldr	x17, [x16, #392]
  401668:	add	x16, x16, #0x188
  40166c:	br	x17

0000000000401670 <iswprint@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16940>
  401674:	ldr	x17, [x16, #400]
  401678:	add	x16, x16, #0x190
  40167c:	br	x17

0000000000401680 <__errno_location@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16940>
  401684:	ldr	x17, [x16, #408]
  401688:	add	x16, x16, #0x198
  40168c:	br	x17

0000000000401690 <getenv@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16940>
  401694:	ldr	x17, [x16, #416]
  401698:	add	x16, x16, #0x1a0
  40169c:	br	x17

00000000004016a0 <newlocale@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4016a4:	ldr	x17, [x16, #424]
  4016a8:	add	x16, x16, #0x1a8
  4016ac:	br	x17

00000000004016b0 <setlocale@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4016b4:	ldr	x17, [x16, #432]
  4016b8:	add	x16, x16, #0x1b0
  4016bc:	br	x17

00000000004016c0 <ferror@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4016c4:	ldr	x17, [x16, #440]
  4016c8:	add	x16, x16, #0x1b8
  4016cc:	br	x17

Disassembly of section .text:

00000000004016d0 <.text>:
  4016d0:	stp	x29, x30, [sp, #-448]!
  4016d4:	mov	x29, sp
  4016d8:	stp	x19, x20, [sp, #16]
  4016dc:	mov	w19, w0
  4016e0:	adrp	x20, 405000 <ferror@plt+0x3940>
  4016e4:	ldr	x0, [x1]
  4016e8:	stp	x21, x22, [sp, #32]
  4016ec:	add	x20, x20, #0x761
  4016f0:	stp	x23, x24, [sp, #48]
  4016f4:	mov	x24, x1
  4016f8:	stp	x25, x26, [sp, #64]
  4016fc:	stp	x27, x28, [sp, #80]
  401700:	bl	402970 <ferror@plt+0x12b0>
  401704:	adrp	x0, 405000 <ferror@plt+0x3940>
  401708:	add	x0, x0, #0xd8b
  40170c:	str	x0, [sp, #112]
  401710:	mov	x1, x0
  401714:	mov	w0, #0x6                   	// #6
  401718:	bl	4016b0 <setlocale@plt>
  40171c:	adrp	x1, 405000 <ferror@plt+0x3940>
  401720:	add	x1, x1, #0x809
  401724:	mov	x0, x20
  401728:	bl	401460 <bindtextdomain@plt>
  40172c:	mov	x0, x20
  401730:	adrp	x20, 418000 <ferror@plt+0x16940>
  401734:	bl	401550 <textdomain@plt>
  401738:	adrp	x0, 402000 <ferror@plt+0x940>
  40173c:	add	x0, x0, #0x8a0
  401740:	bl	404fd8 <ferror@plt+0x3918>
  401744:	str	wzr, [x20, #604]
  401748:	adrp	x0, 405000 <ferror@plt+0x3940>
  40174c:	add	x0, x0, #0x81b
  401750:	bl	401690 <getenv@plt>
  401754:	cmp	x0, #0x0
  401758:	add	x1, x20, #0x25c
  40175c:	cset	w0, ne  // ne = any
  401760:	str	x20, [sp, #144]
  401764:	cmp	w19, #0x2
  401768:	strb	w0, [x1, #4]
  40176c:	b.ne	4017f4 <ferror@plt+0x134>  // b.any
  401770:	ldr	x20, [x24, #8]
  401774:	adrp	x1, 405000 <ferror@plt+0x3940>
  401778:	add	x1, x1, #0x82b
  40177c:	mov	x0, x20
  401780:	bl	401570 <strcmp@plt>
  401784:	cbnz	w0, 40178c <ferror@plt+0xcc>
  401788:	bl	402568 <ferror@plt+0xea8>
  40178c:	mov	x0, x20
  401790:	adrp	x1, 405000 <ferror@plt+0x3940>
  401794:	add	x1, x1, #0x832
  401798:	bl	401570 <strcmp@plt>
  40179c:	mov	w20, w0
  4017a0:	cbnz	w0, 4017fc <ferror@plt+0x13c>
  4017a4:	adrp	x0, 418000 <ferror@plt+0x16940>
  4017a8:	adrp	x4, 405000 <ferror@plt+0x3940>
  4017ac:	adrp	x2, 405000 <ferror@plt+0x3940>
  4017b0:	adrp	x1, 405000 <ferror@plt+0x3940>
  4017b4:	ldr	x3, [x0, #464]
  4017b8:	adrp	x0, 418000 <ferror@plt+0x16940>
  4017bc:	add	x4, x4, #0x83c
  4017c0:	add	x2, x2, #0x75d
  4017c4:	ldr	x0, [x0, #584]
  4017c8:	add	x1, x1, #0x152
  4017cc:	mov	x5, #0x0                   	// #0
  4017d0:	bl	40462c <ferror@plt+0x2f6c>
  4017d4:	mov	w0, w20
  4017d8:	ldp	x19, x20, [sp, #16]
  4017dc:	ldp	x21, x22, [sp, #32]
  4017e0:	ldp	x23, x24, [sp, #48]
  4017e4:	ldp	x25, x26, [sp, #64]
  4017e8:	ldp	x27, x28, [sp, #80]
  4017ec:	ldp	x29, x30, [sp], #448
  4017f0:	ret
  4017f4:	cmp	w19, #0x1
  4017f8:	b.le	401820 <ferror@plt+0x160>
  4017fc:	ldr	x0, [x24, #8]
  401800:	adrp	x1, 405000 <ferror@plt+0x3940>
  401804:	add	x1, x1, #0x84c
  401808:	bl	401570 <strcmp@plt>
  40180c:	cbnz	w0, 40184c <ferror@plt+0x18c>
  401810:	sub	w19, w19, #0x1
  401814:	add	x24, x24, #0x8
  401818:	cmp	w19, #0x1
  40181c:	b.ne	40184c <ferror@plt+0x18c>  // b.any
  401820:	mov	w2, #0x5                   	// #5
  401824:	adrp	x1, 405000 <ferror@plt+0x3940>
  401828:	mov	x0, #0x0                   	// #0
  40182c:	add	x1, x1, #0x84f
  401830:	bl	401640 <dcgettext@plt>
  401834:	mov	x2, x0
  401838:	mov	w1, #0x0                   	// #0
  40183c:	mov	w0, #0x0                   	// #0
  401840:	bl	4013b0 <error@plt>
  401844:	mov	w0, #0x1                   	// #1
  401848:	b	401788 <ferror@plt+0xc8>
  40184c:	ldr	x0, [x24, #8]
  401850:	str	x0, [sp, #120]
  401854:	sub	w0, w19, #0x2
  401858:	str	w0, [sp, #160]
  40185c:	add	x0, x24, #0x10
  401860:	str	x0, [sp, #104]
  401864:	ldr	w20, [sp, #160]
  401868:	mov	w22, #0x0                   	// #0
  40186c:	ldr	x21, [sp, #104]
  401870:	mov	w23, #0x0                   	// #0
  401874:	ldr	x28, [sp, #120]
  401878:	ldrb	w0, [x28]
  40187c:	cbnz	w0, 4018f0 <ferror@plt+0x230>
  401880:	ldr	w0, [sp, #160]
  401884:	ldr	x1, [sp, #104]
  401888:	sub	w0, w0, w20
  40188c:	cmp	w0, #0x0
  401890:	ccmp	w20, #0x0, #0x4, gt
  401894:	add	x1, x1, w0, sxtw #3
  401898:	str	x1, [sp, #104]
  40189c:	b.gt	4018e8 <ferror@plt+0x228>
  4018a0:	cbz	w20, 4018dc <ferror@plt+0x21c>
  4018a4:	mov	w2, #0x5                   	// #5
  4018a8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4018ac:	mov	x0, #0x0                   	// #0
  4018b0:	add	x1, x1, #0x8b4
  4018b4:	bl	401640 <dcgettext@plt>
  4018b8:	mov	x19, x0
  4018bc:	ldr	x0, [sp, #104]
  4018c0:	ldr	x0, [x0]
  4018c4:	bl	403ed0 <ferror@plt+0x2810>
  4018c8:	mov	x3, x0
  4018cc:	mov	x2, x19
  4018d0:	mov	w1, #0x0                   	// #0
  4018d4:	mov	w0, #0x0                   	// #0
  4018d8:	bl	4013b0 <error@plt>
  4018dc:	ldr	x0, [sp, #144]
  4018e0:	ldr	w20, [x0, #604]
  4018e4:	b	4017d4 <ferror@plt+0x114>
  4018e8:	str	w20, [sp, #160]
  4018ec:	b	401864 <ferror@plt+0x1a4>
  4018f0:	cmp	w0, #0x25
  4018f4:	b.eq	40190c <ferror@plt+0x24c>  // b.none
  4018f8:	cmp	w0, #0x5c
  4018fc:	b.eq	401fd8 <ferror@plt+0x918>  // b.none
  401900:	mov	x25, x28
  401904:	bl	4014a0 <putchar_unlocked@plt>
  401908:	b	401920 <ferror@plt+0x260>
  40190c:	ldrb	w0, [x28, #1]
  401910:	add	x25, x28, #0x1
  401914:	cmp	w0, #0x25
  401918:	b.ne	401928 <ferror@plt+0x268>  // b.any
  40191c:	bl	4014a0 <putchar_unlocked@plt>
  401920:	add	x28, x25, #0x1
  401924:	b	401878 <ferror@plt+0x1b8>
  401928:	cmp	w0, #0x62
  40192c:	b.ne	401974 <ferror@plt+0x2b4>  // b.any
  401930:	cbz	w20, 401920 <ferror@plt+0x260>
  401934:	ldr	x19, [x21]
  401938:	ldrb	w0, [x19]
  40193c:	cbnz	w0, 40194c <ferror@plt+0x28c>
  401940:	add	x21, x21, #0x8
  401944:	sub	w20, w20, #0x1
  401948:	b	401920 <ferror@plt+0x260>
  40194c:	cmp	w0, #0x5c
  401950:	b.ne	40196c <ferror@plt+0x2ac>  // b.any
  401954:	mov	x0, x19
  401958:	mov	w1, #0x1                   	// #1
  40195c:	bl	402120 <ferror@plt+0xa60>
  401960:	add	x19, x19, w0, sxtw
  401964:	add	x19, x19, #0x1
  401968:	b	401938 <ferror@plt+0x278>
  40196c:	bl	4014a0 <putchar_unlocked@plt>
  401970:	b	401964 <ferror@plt+0x2a4>
  401974:	cmp	w0, #0x71
  401978:	b.ne	40199c <ferror@plt+0x2dc>  // b.any
  40197c:	cbz	w20, 401920 <ferror@plt+0x260>
  401980:	ldr	x1, [x21], #8
  401984:	mov	w0, #0x3                   	// #3
  401988:	bl	403cf4 <ferror@plt+0x2634>
  40198c:	adrp	x1, 418000 <ferror@plt+0x16940>
  401990:	ldr	x1, [x1, #584]
  401994:	bl	401650 <fputs_unlocked@plt>
  401998:	b	401944 <ferror@plt+0x284>
  40199c:	add	x19, sp, #0xc0
  4019a0:	mov	x2, #0x100                 	// #256
  4019a4:	mov	w1, #0x0                   	// #0
  4019a8:	mov	x0, x19
  4019ac:	bl	401490 <memset@plt>
  4019b0:	mov	w1, #0x101                 	// #257
  4019b4:	strh	w1, [sp, #262]
  4019b8:	mov	w1, #0x1010101             	// #16843009
  4019bc:	mov	w0, #0x1                   	// #1
  4019c0:	mov	w3, #0x1                   	// #1
  4019c4:	adrp	x10, 405000 <ferror@plt+0x3940>
  4019c8:	mov	w5, w3
  4019cc:	add	x10, x10, #0x908
  4019d0:	str	w1, [sp, #292]
  4019d4:	mov	w1, w3
  4019d8:	mov	w9, #0x0                   	// #0
  4019dc:	mov	w8, #0x0                   	// #0
  4019e0:	mov	x2, #0x1                   	// #1
  4019e4:	strb	w0, [sp, #257]
  4019e8:	strb	w0, [sp, #261]
  4019ec:	strb	w0, [sp, #280]
  4019f0:	strb	w0, [sp, #289]
  4019f4:	strb	w0, [sp, #291]
  4019f8:	strb	w0, [sp, #297]
  4019fc:	strb	w0, [sp, #303]
  401a00:	strb	w0, [sp, #307]
  401a04:	strb	w0, [sp, #309]
  401a08:	strb	w0, [sp, #312]
  401a0c:	mov	w0, #0x0                   	// #0
  401a10:	ldrb	w6, [x28, x2]
  401a14:	add	x7, x2, x28
  401a18:	cmp	w6, #0x30
  401a1c:	b.hi	401a44 <ferror@plt+0x384>  // b.pmore
  401a20:	cmp	w6, #0x1f
  401a24:	b.ls	401a4c <ferror@plt+0x38c>  // b.plast
  401a28:	sub	w11, w6, #0x20
  401a2c:	cmp	w11, #0x10
  401a30:	b.hi	401a4c <ferror@plt+0x38c>  // b.pmore
  401a34:	ldrb	w4, [x10, w11, uxtw]
  401a38:	adr	x11, 401a44 <ferror@plt+0x384>
  401a3c:	add	x4, x11, w4, sxtb #2
  401a40:	br	x4
  401a44:	cmp	w6, #0x49
  401a48:	b.eq	401adc <ferror@plt+0x41c>  // b.none
  401a4c:	cbz	w8, 401a58 <ferror@plt+0x398>
  401a50:	strb	w1, [sp, #280]
  401a54:	strb	w1, [sp, #312]
  401a58:	cbz	w0, 401a60 <ferror@plt+0x3a0>
  401a5c:	strb	w5, [sp, #307]
  401a60:	cbz	w8, 401fec <ferror@plt+0x92c>
  401a64:	strb	w1, [sp, #261]
  401a68:	strb	w1, [sp, #293]
  401a6c:	strb	w1, [sp, #303]
  401a70:	cbz	w0, 401a7c <ferror@plt+0x3bc>
  401a74:	strb	w5, [sp, #291]
  401a78:	cbz	w8, 401a84 <ferror@plt+0x3c4>
  401a7c:	strb	w1, [sp, #257]
  401a80:	strb	w1, [sp, #289]
  401a84:	cbz	w9, 401a94 <ferror@plt+0x3d4>
  401a88:	strb	w3, [sp, #292]
  401a8c:	strb	w3, [sp, #297]
  401a90:	strb	w3, [sp, #309]
  401a94:	add	x25, x7, #0x1
  401a98:	cmp	w6, #0x2a
  401a9c:	b.eq	401af0 <ferror@plt+0x430>  // b.none
  401aa0:	ldrb	w0, [x7]
  401aa4:	sub	x2, x7, x28
  401aa8:	mov	x25, x7
  401aac:	add	x7, x7, #0x1
  401ab0:	sub	w0, w0, #0x30
  401ab4:	cmp	w0, #0x9
  401ab8:	b.ls	401aa0 <ferror@plt+0x3e0>  // b.plast
  401abc:	mov	w27, #0x0                   	// #0
  401ac0:	b	401b2c <ferror@plt+0x46c>
  401ac4:	mov	w9, #0x1                   	// #1
  401ac8:	mov	w3, #0x0                   	// #0
  401acc:	mov	w0, #0x1                   	// #1
  401ad0:	mov	w5, #0x0                   	// #0
  401ad4:	add	x2, x2, #0x1
  401ad8:	b	401a10 <ferror@plt+0x350>
  401adc:	mov	w0, #0x1                   	// #1
  401ae0:	mov	w5, #0x0                   	// #0
  401ae4:	mov	w8, w0
  401ae8:	mov	w1, #0x0                   	// #0
  401aec:	b	401ad4 <ferror@plt+0x414>
  401af0:	add	x2, x2, #0x1
  401af4:	cbz	w20, 401c04 <ferror@plt+0x544>
  401af8:	ldr	x0, [x21]
  401afc:	str	x2, [sp, #128]
  401b00:	bl	4024c0 <ferror@plt+0xe00>
  401b04:	mov	x23, x0
  401b08:	mov	x0, #0x80000000            	// #2147483648
  401b0c:	add	x0, x23, x0
  401b10:	mov	x1, #0xffffffff            	// #4294967295
  401b14:	cmp	x0, x1
  401b18:	b.hi	401bd0 <ferror@plt+0x510>  // b.pmore
  401b1c:	ldr	x2, [sp, #128]
  401b20:	add	x21, x21, #0x8
  401b24:	sub	w20, w20, #0x1
  401b28:	mov	w27, #0x1                   	// #1
  401b2c:	ldrb	w0, [x25]
  401b30:	cmp	w0, #0x2e
  401b34:	b.ne	401b6c <ferror@plt+0x4ac>  // b.any
  401b38:	ldrb	w0, [x25, #1]
  401b3c:	strb	wzr, [sp, #291]
  401b40:	cmp	w0, #0x2a
  401b44:	b.eq	401c10 <ferror@plt+0x550>  // b.none
  401b48:	add	x1, x25, #0x1
  401b4c:	sub	x0, x2, x25
  401b50:	ldrb	w3, [x1]
  401b54:	add	x2, x1, x0
  401b58:	mov	x25, x1
  401b5c:	add	x1, x1, #0x1
  401b60:	sub	w3, w3, #0x30
  401b64:	cmp	w3, #0x9
  401b68:	b.ls	401b50 <ferror@plt+0x490>  // b.plast
  401b6c:	mov	w26, #0x0                   	// #0
  401b70:	mov	x24, x25
  401b74:	ldrb	w5, [x24], #1
  401b78:	sub	w0, w5, #0x4c
  401b7c:	and	w0, w0, #0xff
  401b80:	cmp	w0, #0x2e
  401b84:	b.hi	401b9c <ferror@plt+0x4dc>  // b.pmore
  401b88:	mov	x1, #0x1                   	// #1
  401b8c:	movk	x1, #0x5000, lsl #16
  401b90:	movk	x1, #0x4101, lsl #32
  401b94:	lsr	x0, x1, x0
  401b98:	tbnz	w0, #0, 401c6c <ferror@plt+0x5ac>
  401b9c:	ldrb	w0, [x19, w5, sxtw]
  401ba0:	cbnz	w0, 401c74 <ferror@plt+0x5b4>
  401ba4:	mov	w2, #0x5                   	// #5
  401ba8:	adrp	x1, 405000 <ferror@plt+0x3940>
  401bac:	mov	x0, #0x0                   	// #0
  401bb0:	add	x1, x1, #0x88d
  401bb4:	bl	401640 <dcgettext@plt>
  401bb8:	mov	x2, x0
  401bbc:	mov	x4, x28
  401bc0:	sub	w3, w24, w28
  401bc4:	mov	w1, #0x0                   	// #0
  401bc8:	mov	w0, #0x1                   	// #1
  401bcc:	bl	4013b0 <error@plt>
  401bd0:	adrp	x1, 405000 <ferror@plt+0x3940>
  401bd4:	add	x1, x1, #0x85f
  401bd8:	mov	w2, #0x5                   	// #5
  401bdc:	mov	x0, #0x0                   	// #0
  401be0:	bl	401640 <dcgettext@plt>
  401be4:	mov	x19, x0
  401be8:	ldr	x0, [x21]
  401bec:	bl	403ed0 <ferror@plt+0x2810>
  401bf0:	mov	x3, x0
  401bf4:	mov	x2, x19
  401bf8:	mov	w1, #0x0                   	// #0
  401bfc:	mov	w0, #0x1                   	// #1
  401c00:	bl	4013b0 <error@plt>
  401c04:	mov	w23, #0x0                   	// #0
  401c08:	mov	w27, #0x1                   	// #1
  401c0c:	b	401b2c <ferror@plt+0x46c>
  401c10:	add	x25, x25, #0x2
  401c14:	add	x2, x2, #0x2
  401c18:	cbz	w20, 401c64 <ferror@plt+0x5a4>
  401c1c:	ldr	x0, [x21]
  401c20:	str	x2, [sp, #128]
  401c24:	bl	4024c0 <ferror@plt+0xe00>
  401c28:	mov	x22, x0
  401c2c:	ldr	x2, [sp, #128]
  401c30:	tbnz	x0, #63, 401c50 <ferror@plt+0x590>
  401c34:	mov	x0, #0x7fffffff            	// #2147483647
  401c38:	cmp	x22, x0
  401c3c:	b.le	401c54 <ferror@plt+0x594>
  401c40:	adrp	x1, 405000 <ferror@plt+0x3940>
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	add	x1, x1, #0x877
  401c4c:	b	401bdc <ferror@plt+0x51c>
  401c50:	mov	w22, #0xffffffff            	// #-1
  401c54:	add	x21, x21, #0x8
  401c58:	sub	w20, w20, #0x1
  401c5c:	mov	w26, #0x1                   	// #1
  401c60:	b	401b70 <ferror@plt+0x4b0>
  401c64:	mov	w22, #0x0                   	// #0
  401c68:	b	401c5c <ferror@plt+0x59c>
  401c6c:	mov	x25, x24
  401c70:	b	401b70 <ferror@plt+0x4b0>
  401c74:	cbz	w20, 401da0 <ferror@plt+0x6e0>
  401c78:	ldr	x24, [x21], #8
  401c7c:	sub	w20, w20, #0x1
  401c80:	cmp	w5, #0x78
  401c84:	b.hi	401ca8 <ferror@plt+0x5e8>  // b.pmore
  401c88:	cmp	w5, #0x60
  401c8c:	b.hi	401da8 <ferror@plt+0x6e8>  // b.pmore
  401c90:	cmp	w5, #0x47
  401c94:	b.hi	401dcc <ferror@plt+0x70c>  // b.pmore
  401c98:	cmp	w5, #0x44
  401c9c:	b.hi	401de4 <ferror@plt+0x724>  // b.pmore
  401ca0:	cmp	w5, #0x41
  401ca4:	b.eq	401de4 <ferror@plt+0x724>  // b.none
  401ca8:	mov	x6, x28
  401cac:	mov	x7, #0x0                   	// #0
  401cb0:	add	x0, x2, #0x2
  401cb4:	str	x7, [sp, #128]
  401cb8:	add	x0, x0, x7
  401cbc:	str	x2, [sp, #152]
  401cc0:	str	w5, [sp, #164]
  401cc4:	str	x6, [sp, #168]
  401cc8:	bl	404720 <ferror@plt+0x3060>
  401ccc:	ldr	x2, [sp, #152]
  401cd0:	mov	x1, x28
  401cd4:	mov	x19, x0
  401cd8:	bl	4015f0 <mempcpy@plt>
  401cdc:	ldr	x7, [sp, #128]
  401ce0:	ldr	x6, [sp, #168]
  401ce4:	mov	x2, x7
  401ce8:	mov	x1, x6
  401cec:	bl	4015f0 <mempcpy@plt>
  401cf0:	strb	wzr, [x0, #1]
  401cf4:	ldr	w5, [sp, #164]
  401cf8:	strb	w5, [x0]
  401cfc:	cmp	w5, #0x78
  401d00:	b.hi	401e38 <ferror@plt+0x778>  // b.pmore
  401d04:	cmp	w5, #0x57
  401d08:	b.hi	401df4 <ferror@plt+0x734>  // b.pmore
  401d0c:	cmp	w5, #0x41
  401d10:	b.eq	401d24 <ferror@plt+0x664>  // b.none
  401d14:	sub	w5, w5, #0x45
  401d18:	and	w5, w5, #0xff
  401d1c:	cmp	w5, #0x2
  401d20:	b.hi	401e38 <ferror@plt+0x778>  // b.pmore
  401d24:	ldrb	w0, [x24]
  401d28:	mov	w1, #0x27                  	// #39
  401d2c:	cmp	w0, #0x22
  401d30:	ccmp	w0, w1, #0x4, ne  // ne = any
  401d34:	b.ne	401f2c <ferror@plt+0x86c>  // b.any
  401d38:	ldrb	w0, [x24, #1]
  401d3c:	cbz	w0, 401f2c <ferror@plt+0x86c>
  401d40:	bl	404f00 <ferror@plt+0x3840>
  401d44:	ldrb	w0, [x24, #2]
  401d48:	cbz	w0, 401d8c <ferror@plt+0x6cc>
  401d4c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401d50:	add	x0, x0, #0x25c
  401d54:	ldrb	w0, [x0, #4]
  401d58:	cbnz	w0, 401d8c <ferror@plt+0x6cc>
  401d5c:	mov	w2, #0x5                   	// #5
  401d60:	adrp	x1, 405000 <ferror@plt+0x3940>
  401d64:	mov	x0, #0x0                   	// #0
  401d68:	add	x1, x1, #0x109
  401d6c:	str	q0, [sp, #128]
  401d70:	bl	401640 <dcgettext@plt>
  401d74:	add	x3, x24, #0x2
  401d78:	mov	x2, x0
  401d7c:	mov	w1, #0x0                   	// #0
  401d80:	mov	w0, #0x0                   	// #0
  401d84:	bl	4013b0 <error@plt>
  401d88:	ldr	q0, [sp, #128]
  401d8c:	cbnz	w27, 401f64 <ferror@plt+0x8a4>
  401d90:	cbnz	w26, 401f54 <ferror@plt+0x894>
  401d94:	mov	x0, x19
  401d98:	bl	4049f0 <ferror@plt+0x3330>
  401d9c:	b	401e38 <ferror@plt+0x778>
  401da0:	ldr	x24, [sp, #112]
  401da4:	b	401c80 <ferror@plt+0x5c0>
  401da8:	sub	w1, w5, #0x61
  401dac:	cmp	w1, #0x17
  401db0:	b.hi	401ca8 <ferror@plt+0x5e8>  // b.pmore
  401db4:	adrp	x0, 405000 <ferror@plt+0x3940>
  401db8:	add	x0, x0, #0x91c
  401dbc:	ldrb	w0, [x0, w1, uxtw]
  401dc0:	adr	x1, 401dcc <ferror@plt+0x70c>
  401dc4:	add	x0, x1, w0, sxtb #2
  401dc8:	br	x0
  401dcc:	cmp	w5, #0x58
  401dd0:	b.ne	401ca8 <ferror@plt+0x5e8>  // b.any
  401dd4:	adrp	x6, 405000 <ferror@plt+0x3940>
  401dd8:	mov	x7, #0x1                   	// #1
  401ddc:	add	x6, x6, #0x804
  401de0:	b	401cb0 <ferror@plt+0x5f0>
  401de4:	adrp	x6, 405000 <ferror@plt+0x3940>
  401de8:	mov	x7, #0x1                   	// #1
  401dec:	add	x6, x6, #0x807
  401df0:	b	401cb0 <ferror@plt+0x5f0>
  401df4:	sub	w5, w5, #0x58
  401df8:	cmp	w5, #0x20
  401dfc:	b.hi	401e38 <ferror@plt+0x778>  // b.pmore
  401e00:	adrp	x0, 405000 <ferror@plt+0x3940>
  401e04:	add	x0, x0, #0x934
  401e08:	ldrb	w0, [x0, w5, uxtw]
  401e0c:	adr	x1, 401e18 <ferror@plt+0x758>
  401e10:	add	x0, x1, w0, sxtb #2
  401e14:	br	x0
  401e18:	mov	x0, x24
  401e1c:	bl	4024c0 <ferror@plt+0xe00>
  401e20:	mov	x2, x0
  401e24:	cbnz	w27, 401e44 <ferror@plt+0x784>
  401e28:	cbnz	w26, 401f08 <ferror@plt+0x848>
  401e2c:	mov	x1, x0
  401e30:	mov	x0, x19
  401e34:	bl	4049f0 <ferror@plt+0x3330>
  401e38:	mov	x0, x19
  401e3c:	bl	4015d0 <free@plt>
  401e40:	b	401920 <ferror@plt+0x260>
  401e44:	cbnz	w26, 401e50 <ferror@plt+0x790>
  401e48:	mov	w1, w23
  401e4c:	b	401f0c <ferror@plt+0x84c>
  401e50:	mov	x3, x0
  401e54:	mov	w2, w22
  401e58:	mov	w1, w23
  401e5c:	mov	x0, x19
  401e60:	bl	4049f0 <ferror@plt+0x3330>
  401e64:	b	401e38 <ferror@plt+0x778>
  401e68:	ldrb	w0, [x24]
  401e6c:	mov	w1, #0x27                  	// #39
  401e70:	cmp	w0, #0x22
  401e74:	ccmp	w0, w1, #0x4, ne  // ne = any
  401e78:	b.ne	401ed8 <ferror@plt+0x818>  // b.any
  401e7c:	ldrb	w4, [x24, #1]
  401e80:	cbz	w4, 401ed8 <ferror@plt+0x818>
  401e84:	ldrb	w0, [x24, #2]
  401e88:	and	x28, x4, #0xff
  401e8c:	cbz	w0, 401ec8 <ferror@plt+0x808>
  401e90:	adrp	x0, 418000 <ferror@plt+0x16940>
  401e94:	add	x0, x0, #0x25c
  401e98:	ldrb	w0, [x0, #4]
  401e9c:	cbnz	w0, 401ec8 <ferror@plt+0x808>
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	adrp	x1, 405000 <ferror@plt+0x3940>
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	add	x1, x1, #0x109
  401eb0:	bl	401640 <dcgettext@plt>
  401eb4:	mov	x2, x0
  401eb8:	add	x3, x24, #0x2
  401ebc:	mov	w1, #0x0                   	// #0
  401ec0:	mov	w0, #0x0                   	// #0
  401ec4:	bl	4013b0 <error@plt>
  401ec8:	cbnz	w27, 401f18 <ferror@plt+0x858>
  401ecc:	cbnz	w26, 401f04 <ferror@plt+0x844>
  401ed0:	mov	x1, x28
  401ed4:	b	401e30 <ferror@plt+0x770>
  401ed8:	bl	401680 <__errno_location@plt>
  401edc:	str	wzr, [x0]
  401ee0:	add	x1, sp, #0xb8
  401ee4:	mov	x0, x24
  401ee8:	mov	w2, #0x0                   	// #0
  401eec:	bl	401510 <strtoumax@plt>
  401ef0:	ldr	x1, [sp, #184]
  401ef4:	mov	x28, x0
  401ef8:	mov	x0, x24
  401efc:	bl	4023f8 <ferror@plt+0xd38>
  401f00:	b	401ec8 <ferror@plt+0x808>
  401f04:	mov	x2, x28
  401f08:	mov	w1, w22
  401f0c:	mov	x0, x19
  401f10:	bl	4049f0 <ferror@plt+0x3330>
  401f14:	b	401e38 <ferror@plt+0x778>
  401f18:	cbnz	w26, 401f24 <ferror@plt+0x864>
  401f1c:	mov	x2, x28
  401f20:	b	401e48 <ferror@plt+0x788>
  401f24:	mov	x3, x28
  401f28:	b	401e54 <ferror@plt+0x794>
  401f2c:	bl	401680 <__errno_location@plt>
  401f30:	str	wzr, [x0]
  401f34:	add	x1, sp, #0xb8
  401f38:	mov	x0, x24
  401f3c:	bl	4027fc <ferror@plt+0x113c>
  401f40:	str	q0, [sp, #128]
  401f44:	ldr	x1, [sp, #184]
  401f48:	mov	x0, x24
  401f4c:	bl	4023f8 <ferror@plt+0xd38>
  401f50:	b	401d88 <ferror@plt+0x6c8>
  401f54:	mov	w1, w22
  401f58:	mov	x0, x19
  401f5c:	bl	4049f0 <ferror@plt+0x3330>
  401f60:	b	401e38 <ferror@plt+0x778>
  401f64:	cbnz	w26, 401f70 <ferror@plt+0x8b0>
  401f68:	mov	w1, w23
  401f6c:	b	401f58 <ferror@plt+0x898>
  401f70:	mov	w2, w22
  401f74:	mov	w1, w23
  401f78:	mov	x0, x19
  401f7c:	bl	4049f0 <ferror@plt+0x3330>
  401f80:	b	401e38 <ferror@plt+0x778>
  401f84:	ldrb	w1, [x24]
  401f88:	cbnz	w27, 401f98 <ferror@plt+0x8d8>
  401f8c:	mov	x0, x19
  401f90:	bl	4049f0 <ferror@plt+0x3330>
  401f94:	b	401e38 <ferror@plt+0x778>
  401f98:	mov	w2, w1
  401f9c:	mov	x0, x19
  401fa0:	mov	w1, w23
  401fa4:	bl	4049f0 <ferror@plt+0x3330>
  401fa8:	b	401e38 <ferror@plt+0x778>
  401fac:	cbnz	w27, 401fc4 <ferror@plt+0x904>
  401fb0:	cbnz	w26, 401fbc <ferror@plt+0x8fc>
  401fb4:	mov	x1, x24
  401fb8:	b	401e30 <ferror@plt+0x770>
  401fbc:	mov	x2, x24
  401fc0:	b	401f08 <ferror@plt+0x848>
  401fc4:	cbnz	w26, 401fd0 <ferror@plt+0x910>
  401fc8:	mov	x2, x24
  401fcc:	b	401e48 <ferror@plt+0x788>
  401fd0:	mov	x3, x24
  401fd4:	b	401e54 <ferror@plt+0x794>
  401fd8:	mov	x0, x28
  401fdc:	mov	w1, #0x0                   	// #0
  401fe0:	bl	402120 <ferror@plt+0xa60>
  401fe4:	add	x25, x28, w0, sxtw
  401fe8:	b	401920 <ferror@plt+0x260>
  401fec:	cbnz	w0, 401a74 <ferror@plt+0x3b4>
  401ff0:	b	401a84 <ferror@plt+0x3c4>
  401ff4:	mov	x29, #0x0                   	// #0
  401ff8:	mov	x30, #0x0                   	// #0
  401ffc:	mov	x5, x0
  402000:	ldr	x1, [sp]
  402004:	add	x2, sp, #0x8
  402008:	mov	x6, sp
  40200c:	movz	x0, #0x0, lsl #48
  402010:	movk	x0, #0x0, lsl #32
  402014:	movk	x0, #0x40, lsl #16
  402018:	movk	x0, #0x16d0
  40201c:	movz	x3, #0x0, lsl #48
  402020:	movk	x3, #0x0, lsl #32
  402024:	movk	x3, #0x40, lsl #16
  402028:	movk	x3, #0x4f50
  40202c:	movz	x4, #0x0, lsl #48
  402030:	movk	x4, #0x0, lsl #32
  402034:	movk	x4, #0x40, lsl #16
  402038:	movk	x4, #0x4fd0
  40203c:	bl	401470 <__libc_start_main@plt>
  402040:	bl	401520 <abort@plt>
  402044:	adrp	x0, 417000 <ferror@plt+0x15940>
  402048:	ldr	x0, [x0, #4064]
  40204c:	cbz	x0, 402054 <ferror@plt+0x994>
  402050:	b	401500 <__gmon_start__@plt>
  402054:	ret
  402058:	adrp	x0, 418000 <ferror@plt+0x16940>
  40205c:	add	x1, x0, #0x238
  402060:	adrp	x0, 418000 <ferror@plt+0x16940>
  402064:	add	x0, x0, #0x238
  402068:	cmp	x1, x0
  40206c:	b.eq	402098 <ferror@plt+0x9d8>  // b.none
  402070:	sub	sp, sp, #0x10
  402074:	adrp	x1, 405000 <ferror@plt+0x3940>
  402078:	ldr	x1, [x1]
  40207c:	str	x1, [sp, #8]
  402080:	cbz	x1, 402090 <ferror@plt+0x9d0>
  402084:	mov	x16, x1
  402088:	add	sp, sp, #0x10
  40208c:	br	x16
  402090:	add	sp, sp, #0x10
  402094:	ret
  402098:	ret
  40209c:	adrp	x0, 418000 <ferror@plt+0x16940>
  4020a0:	add	x1, x0, #0x238
  4020a4:	adrp	x0, 418000 <ferror@plt+0x16940>
  4020a8:	add	x0, x0, #0x238
  4020ac:	sub	x1, x1, x0
  4020b0:	mov	x2, #0x2                   	// #2
  4020b4:	asr	x1, x1, #3
  4020b8:	sdiv	x1, x1, x2
  4020bc:	cbz	x1, 4020e8 <ferror@plt+0xa28>
  4020c0:	sub	sp, sp, #0x10
  4020c4:	adrp	x2, 405000 <ferror@plt+0x3940>
  4020c8:	ldr	x2, [x2, #8]
  4020cc:	str	x2, [sp, #8]
  4020d0:	cbz	x2, 4020e0 <ferror@plt+0xa20>
  4020d4:	mov	x16, x2
  4020d8:	add	sp, sp, #0x10
  4020dc:	br	x16
  4020e0:	add	sp, sp, #0x10
  4020e4:	ret
  4020e8:	ret
  4020ec:	stp	x29, x30, [sp, #-32]!
  4020f0:	mov	x29, sp
  4020f4:	str	x19, [sp, #16]
  4020f8:	adrp	x19, 418000 <ferror@plt+0x16940>
  4020fc:	ldrb	w0, [x19, #600]
  402100:	cbnz	w0, 402110 <ferror@plt+0xa50>
  402104:	bl	402058 <ferror@plt+0x998>
  402108:	mov	w0, #0x1                   	// #1
  40210c:	strb	w0, [x19, #600]
  402110:	ldr	x19, [sp, #16]
  402114:	ldp	x29, x30, [sp], #32
  402118:	ret
  40211c:	b	40209c <ferror@plt+0x9dc>
  402120:	stp	x29, x30, [sp, #-64]!
  402124:	mov	x29, sp
  402128:	stp	x19, x20, [sp, #16]
  40212c:	mov	x20, x0
  402130:	stp	x21, x22, [sp, #32]
  402134:	str	x23, [sp, #48]
  402138:	ldrb	w22, [x0, #1]
  40213c:	cmp	w22, #0x78
  402140:	b.ne	4021d8 <ferror@plt+0xb18>  // b.any
  402144:	add	x19, x0, #0x2
  402148:	bl	401590 <__ctype_b_loc@plt>
  40214c:	mov	w2, #0x0                   	// #0
  402150:	ldr	x4, [x0]
  402154:	mov	w0, #0x0                   	// #0
  402158:	ldrb	w3, [x19]
  40215c:	ldrb	w1, [x19]
  402160:	ldrh	w3, [x4, x3, lsl #1]
  402164:	tbnz	w3, #12, 402190 <ferror@plt+0xad0>
  402168:	cbnz	w2, 40222c <ferror@plt+0xb6c>
  40216c:	mov	w2, #0x5                   	// #5
  402170:	adrp	x1, 405000 <ferror@plt+0x3940>
  402174:	mov	x0, #0x0                   	// #0
  402178:	add	x1, x1, #0x6f
  40217c:	bl	401640 <dcgettext@plt>
  402180:	mov	x2, x0
  402184:	mov	w1, #0x0                   	// #0
  402188:	mov	w0, #0x1                   	// #1
  40218c:	bl	4013b0 <error@plt>
  402190:	sub	w3, w1, #0x61
  402194:	lsl	w0, w0, #4
  402198:	and	w3, w3, #0xff
  40219c:	cmp	w3, #0x5
  4021a0:	b.hi	4021bc <ferror@plt+0xafc>  // b.pmore
  4021a4:	sub	w1, w1, #0x57
  4021a8:	add	w0, w0, w1
  4021ac:	add	x19, x19, #0x1
  4021b0:	cbnz	w2, 40222c <ferror@plt+0xb6c>
  4021b4:	mov	w2, #0x1                   	// #1
  4021b8:	b	402158 <ferror@plt+0xa98>
  4021bc:	sub	w3, w1, #0x41
  4021c0:	sub	w5, w1, #0x37
  4021c4:	and	w3, w3, #0xff
  4021c8:	sub	w1, w1, #0x30
  4021cc:	cmp	w3, #0x5
  4021d0:	csel	w1, w1, w5, hi  // hi = pmore
  4021d4:	b	4021a8 <ferror@plt+0xae8>
  4021d8:	add	x19, x0, #0x1
  4021dc:	sub	w0, w22, #0x30
  4021e0:	and	w0, w0, #0xff
  4021e4:	cmp	w0, #0x7
  4021e8:	b.hi	402254 <ferror@plt+0xb94>  // b.pmore
  4021ec:	and	w1, w1, #0xff
  4021f0:	cbz	w1, 40224c <ferror@plt+0xb8c>
  4021f4:	cmp	w22, #0x30
  4021f8:	cset	w0, eq  // eq = none
  4021fc:	add	x19, x19, w0, sxtw
  402200:	mov	w0, #0x0                   	// #0
  402204:	add	x3, x19, #0x3
  402208:	ldrb	w1, [x19]
  40220c:	sub	w1, w1, #0x30
  402210:	and	w2, w1, #0xff
  402214:	cmp	w2, #0x7
  402218:	b.hi	40222c <ferror@plt+0xb6c>  // b.pmore
  40221c:	add	x19, x19, #0x1
  402220:	add	w0, w1, w0, lsl #3
  402224:	cmp	x19, x3
  402228:	b.ne	402208 <ferror@plt+0xb48>  // b.any
  40222c:	bl	4014a0 <putchar_unlocked@plt>
  402230:	sub	x0, x19, x20
  402234:	sub	w0, w0, #0x1
  402238:	ldp	x19, x20, [sp, #16]
  40223c:	ldp	x21, x22, [sp, #32]
  402240:	ldr	x23, [sp, #48]
  402244:	ldp	x29, x30, [sp], #64
  402248:	ret
  40224c:	mov	w0, #0x0                   	// #0
  402250:	b	4021fc <ferror@plt+0xb3c>
  402254:	cbz	w22, 4023dc <ferror@plt+0xd1c>
  402258:	adrp	x0, 405000 <ferror@plt+0x3940>
  40225c:	mov	w1, w22
  402260:	add	x0, x0, #0x94
  402264:	bl	401600 <strchr@plt>
  402268:	cbz	x0, 4022e4 <ferror@plt+0xc24>
  40226c:	sub	w1, w22, #0x61
  402270:	add	x19, x20, #0x2
  402274:	cmp	w1, #0x15
  402278:	b.hi	4022dc <ferror@plt+0xc1c>  // b.pmore
  40227c:	adrp	x0, 405000 <ferror@plt+0x3940>
  402280:	add	x0, x0, #0x8f0
  402284:	ldrb	w0, [x0, w1, uxtw]
  402288:	adr	x1, 402294 <ferror@plt+0xbd4>
  40228c:	add	x0, x1, w0, sxtb #2
  402290:	br	x0
  402294:	mov	w0, #0x7                   	// #7
  402298:	b	40222c <ferror@plt+0xb6c>
  40229c:	mov	w0, #0x8                   	// #8
  4022a0:	b	40222c <ferror@plt+0xb6c>
  4022a4:	mov	w0, #0x0                   	// #0
  4022a8:	bl	4013a0 <exit@plt>
  4022ac:	mov	w0, #0x1b                  	// #27
  4022b0:	b	40222c <ferror@plt+0xb6c>
  4022b4:	mov	w0, #0xc                   	// #12
  4022b8:	b	40222c <ferror@plt+0xb6c>
  4022bc:	mov	w0, #0xa                   	// #10
  4022c0:	b	40222c <ferror@plt+0xb6c>
  4022c4:	mov	w0, #0xd                   	// #13
  4022c8:	b	40222c <ferror@plt+0xb6c>
  4022cc:	mov	w0, #0x9                   	// #9
  4022d0:	b	40222c <ferror@plt+0xb6c>
  4022d4:	mov	w0, #0xb                   	// #11
  4022d8:	b	40222c <ferror@plt+0xb6c>
  4022dc:	mov	w0, w22
  4022e0:	b	40222c <ferror@plt+0xb6c>
  4022e4:	and	w0, w22, #0xffffffdf
  4022e8:	cmp	w0, #0x55
  4022ec:	b.ne	4023dc <ferror@plt+0xd1c>  // b.any
  4022f0:	cmp	w22, #0x75
  4022f4:	mov	w4, #0x8                   	// #8
  4022f8:	mov	w23, #0x4                   	// #4
  4022fc:	csel	w23, w23, w4, eq  // eq = none
  402300:	add	x19, x20, #0x2
  402304:	mov	w21, #0x0                   	// #0
  402308:	bl	401590 <__ctype_b_loc@plt>
  40230c:	ldr	x2, [x0]
  402310:	mov	w0, w23
  402314:	ldrb	w1, [x19]
  402318:	ldrb	w5, [x19]
  40231c:	ldrh	w1, [x2, x1, lsl #1]
  402320:	tbz	w1, #12, 40216c <ferror@plt+0xaac>
  402324:	sub	w1, w5, #0x61
  402328:	lsl	w21, w21, #4
  40232c:	and	w1, w1, #0xff
  402330:	cmp	w1, #0x5
  402334:	b.hi	402398 <ferror@plt+0xcd8>  // b.pmore
  402338:	sub	w5, w5, #0x57
  40233c:	add	w21, w21, w5
  402340:	add	x19, x19, #0x1
  402344:	subs	w0, w0, #0x1
  402348:	b.ne	402314 <ferror@plt+0xc54>  // b.any
  40234c:	cmp	w21, #0x9f
  402350:	mov	w0, #0x24                  	// #36
  402354:	ccmp	w21, w0, #0x4, ls  // ls = plast
  402358:	b.eq	4023b4 <ferror@plt+0xcf4>  // b.none
  40235c:	and	w0, w21, #0xffffffdf
  402360:	cmp	w0, #0x40
  402364:	b.eq	4023c4 <ferror@plt+0xd04>  // b.none
  402368:	mov	w2, #0x5                   	// #5
  40236c:	adrp	x1, 405000 <ferror@plt+0x3940>
  402370:	mov	x0, #0x0                   	// #0
  402374:	add	x1, x1, #0xa0
  402378:	bl	401640 <dcgettext@plt>
  40237c:	mov	x2, x0
  402380:	mov	w5, w21
  402384:	mov	w4, w23
  402388:	mov	w3, w22
  40238c:	mov	w1, #0x0                   	// #0
  402390:	mov	w0, #0x1                   	// #1
  402394:	bl	4013b0 <error@plt>
  402398:	sub	w1, w5, #0x41
  40239c:	sub	w3, w5, #0x37
  4023a0:	and	w1, w1, #0xff
  4023a4:	sub	w5, w5, #0x30
  4023a8:	cmp	w1, #0x5
  4023ac:	csel	w5, w5, w3, hi  // hi = pmore
  4023b0:	b	40233c <ferror@plt+0xc7c>
  4023b4:	mov	w0, #0xffff2800            	// #-55296
  4023b8:	add	w0, w21, w0
  4023bc:	cmp	w0, #0x7ff
  4023c0:	b.ls	402368 <ferror@plt+0xca8>  // b.plast
  4023c4:	adrp	x0, 418000 <ferror@plt+0x16940>
  4023c8:	mov	w1, w21
  4023cc:	mov	w2, #0x0                   	// #0
  4023d0:	ldr	x0, [x0, #584]
  4023d4:	bl	404180 <ferror@plt+0x2ac0>
  4023d8:	b	402230 <ferror@plt+0xb70>
  4023dc:	mov	w0, #0x5c                  	// #92
  4023e0:	bl	4014a0 <putchar_unlocked@plt>
  4023e4:	ldrb	w0, [x20, #1]
  4023e8:	cbz	w0, 402230 <ferror@plt+0xb70>
  4023ec:	add	x19, x20, #0x2
  4023f0:	bl	4014a0 <putchar_unlocked@plt>
  4023f4:	b	402230 <ferror@plt+0xb70>
  4023f8:	stp	x29, x30, [sp, #-48]!
  4023fc:	mov	x29, sp
  402400:	stp	x19, x20, [sp, #16]
  402404:	mov	x19, x0
  402408:	mov	x20, x1
  40240c:	str	x21, [sp, #32]
  402410:	bl	401680 <__errno_location@plt>
  402414:	ldr	w21, [x0]
  402418:	cbz	w21, 402458 <ferror@plt+0xd98>
  40241c:	mov	x0, x19
  402420:	bl	403ed0 <ferror@plt+0x2810>
  402424:	adrp	x2, 405000 <ferror@plt+0x3940>
  402428:	mov	x3, x0
  40242c:	add	x2, x2, #0x874
  402430:	mov	w1, w21
  402434:	mov	w0, #0x0                   	// #0
  402438:	bl	4013b0 <error@plt>
  40243c:	adrp	x0, 418000 <ferror@plt+0x16940>
  402440:	mov	w1, #0x1                   	// #1
  402444:	str	w1, [x0, #604]
  402448:	ldp	x19, x20, [sp, #16]
  40244c:	ldr	x21, [sp, #32]
  402450:	ldp	x29, x30, [sp], #48
  402454:	ret
  402458:	ldrb	w0, [x20]
  40245c:	cbz	w0, 402448 <ferror@plt+0xd88>
  402460:	cmp	x20, x19
  402464:	mov	w2, #0x5                   	// #5
  402468:	b.ne	402498 <ferror@plt+0xdd8>  // b.any
  40246c:	adrp	x1, 405000 <ferror@plt+0x3940>
  402470:	add	x1, x1, #0xc9
  402474:	mov	x0, #0x0                   	// #0
  402478:	bl	401640 <dcgettext@plt>
  40247c:	mov	x19, x0
  402480:	mov	x0, x20
  402484:	bl	403ed0 <ferror@plt+0x2810>
  402488:	mov	x3, x0
  40248c:	mov	x2, x19
  402490:	mov	w1, #0x0                   	// #0
  402494:	b	402434 <ferror@plt+0xd74>
  402498:	adrp	x1, 405000 <ferror@plt+0x3940>
  40249c:	add	x1, x1, #0xe6
  4024a0:	mov	x0, #0x0                   	// #0
  4024a4:	bl	401640 <dcgettext@plt>
  4024a8:	mov	x20, x0
  4024ac:	mov	x0, x19
  4024b0:	bl	403ed0 <ferror@plt+0x2810>
  4024b4:	mov	x3, x0
  4024b8:	mov	x2, x20
  4024bc:	b	402490 <ferror@plt+0xdd0>
  4024c0:	stp	x29, x30, [sp, #-48]!
  4024c4:	mov	w1, #0x27                  	// #39
  4024c8:	mov	x29, sp
  4024cc:	stp	x19, x20, [sp, #16]
  4024d0:	mov	x19, x0
  4024d4:	ldrb	w0, [x0]
  4024d8:	cmp	w0, #0x22
  4024dc:	ccmp	w0, w1, #0x4, ne  // ne = any
  4024e0:	b.ne	40253c <ferror@plt+0xe7c>  // b.any
  4024e4:	ldrb	w20, [x19, #1]
  4024e8:	cbz	w20, 40253c <ferror@plt+0xe7c>
  4024ec:	ldrb	w0, [x19, #2]
  4024f0:	and	x20, x20, #0xff
  4024f4:	cbz	w0, 40252c <ferror@plt+0xe6c>
  4024f8:	adrp	x0, 418000 <ferror@plt+0x16940>
  4024fc:	ldrb	w0, [x0, #608]
  402500:	cbnz	w0, 40252c <ferror@plt+0xe6c>
  402504:	mov	w2, #0x5                   	// #5
  402508:	adrp	x1, 405000 <ferror@plt+0x3940>
  40250c:	mov	x0, #0x0                   	// #0
  402510:	add	x1, x1, #0x109
  402514:	bl	401640 <dcgettext@plt>
  402518:	mov	x2, x0
  40251c:	add	x3, x19, #0x2
  402520:	mov	w1, #0x0                   	// #0
  402524:	mov	w0, #0x0                   	// #0
  402528:	bl	4013b0 <error@plt>
  40252c:	mov	x0, x20
  402530:	ldp	x19, x20, [sp, #16]
  402534:	ldp	x29, x30, [sp], #48
  402538:	ret
  40253c:	bl	401680 <__errno_location@plt>
  402540:	str	wzr, [x0]
  402544:	add	x1, sp, #0x28
  402548:	mov	x0, x19
  40254c:	mov	w2, #0x0                   	// #0
  402550:	bl	4013c0 <strtoimax@plt>
  402554:	ldr	x1, [sp, #40]
  402558:	mov	x20, x0
  40255c:	mov	x0, x19
  402560:	bl	4023f8 <ferror@plt+0xd38>
  402564:	b	40252c <ferror@plt+0xe6c>
  402568:	stp	x29, x30, [sp, #-176]!
  40256c:	mov	x29, sp
  402570:	stp	x19, x20, [sp, #16]
  402574:	adrp	x19, 418000 <ferror@plt+0x16940>
  402578:	stp	x21, x22, [sp, #32]
  40257c:	mov	w22, w0
  402580:	str	x23, [sp, #48]
  402584:	cbz	w0, 4025c0 <ferror@plt+0xf00>
  402588:	adrp	x0, 418000 <ferror@plt+0x16940>
  40258c:	mov	w2, #0x5                   	// #5
  402590:	adrp	x1, 405000 <ferror@plt+0x3940>
  402594:	add	x1, x1, #0x159
  402598:	ldr	x20, [x0, #576]
  40259c:	mov	x0, #0x0                   	// #0
  4025a0:	bl	401640 <dcgettext@plt>
  4025a4:	mov	x2, x0
  4025a8:	ldr	x3, [x19, #632]
  4025ac:	mov	x0, x20
  4025b0:	mov	w1, #0x1                   	// #1
  4025b4:	bl	401560 <__fprintf_chk@plt>
  4025b8:	mov	w0, w22
  4025bc:	bl	4013a0 <exit@plt>
  4025c0:	mov	w2, #0x5                   	// #5
  4025c4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4025c8:	mov	x0, #0x0                   	// #0
  4025cc:	add	x1, x1, #0x180
  4025d0:	bl	401640 <dcgettext@plt>
  4025d4:	mov	x1, x0
  4025d8:	ldr	x3, [x19, #632]
  4025dc:	mov	w0, #0x1                   	// #1
  4025e0:	adrp	x19, 418000 <ferror@plt+0x16940>
  4025e4:	add	x21, sp, #0x40
  4025e8:	mov	x2, x3
  4025ec:	adrp	x20, 405000 <ferror@plt+0x3940>
  4025f0:	bl	401480 <__printf_chk@plt>
  4025f4:	add	x20, x20, #0x152
  4025f8:	mov	w2, #0x5                   	// #5
  4025fc:	adrp	x1, 405000 <ferror@plt+0x3940>
  402600:	mov	x0, #0x0                   	// #0
  402604:	add	x1, x1, #0x1b1
  402608:	bl	401640 <dcgettext@plt>
  40260c:	ldr	x1, [x19, #584]
  402610:	bl	401650 <fputs_unlocked@plt>
  402614:	mov	w2, #0x5                   	// #5
  402618:	adrp	x1, 405000 <ferror@plt+0x3940>
  40261c:	mov	x0, #0x0                   	// #0
  402620:	add	x1, x1, #0x1fa
  402624:	bl	401640 <dcgettext@plt>
  402628:	ldr	x1, [x19, #584]
  40262c:	bl	401650 <fputs_unlocked@plt>
  402630:	mov	w2, #0x5                   	// #5
  402634:	adrp	x1, 405000 <ferror@plt+0x3940>
  402638:	mov	x0, #0x0                   	// #0
  40263c:	add	x1, x1, #0x227
  402640:	bl	401640 <dcgettext@plt>
  402644:	ldr	x1, [x19, #584]
  402648:	bl	401650 <fputs_unlocked@plt>
  40264c:	mov	w2, #0x5                   	// #5
  402650:	adrp	x1, 405000 <ferror@plt+0x3940>
  402654:	mov	x0, #0x0                   	// #0
  402658:	add	x1, x1, #0x25d
  40265c:	bl	401640 <dcgettext@plt>
  402660:	ldr	x1, [x19, #584]
  402664:	bl	401650 <fputs_unlocked@plt>
  402668:	mov	w2, #0x5                   	// #5
  40266c:	adrp	x1, 405000 <ferror@plt+0x3940>
  402670:	mov	x0, #0x0                   	// #0
  402674:	add	x1, x1, #0x2be
  402678:	bl	401640 <dcgettext@plt>
  40267c:	ldr	x1, [x19, #584]
  402680:	bl	401650 <fputs_unlocked@plt>
  402684:	mov	w2, #0x5                   	// #5
  402688:	adrp	x1, 405000 <ferror@plt+0x3940>
  40268c:	mov	x0, #0x0                   	// #0
  402690:	add	x1, x1, #0x3a3
  402694:	bl	401640 <dcgettext@plt>
  402698:	ldr	x1, [x19, #584]
  40269c:	bl	401650 <fputs_unlocked@plt>
  4026a0:	mov	w2, #0x5                   	// #5
  4026a4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4026a8:	mov	x0, #0x0                   	// #0
  4026ac:	add	x1, x1, #0x49f
  4026b0:	bl	401640 <dcgettext@plt>
  4026b4:	ldr	x1, [x19, #584]
  4026b8:	bl	401650 <fputs_unlocked@plt>
  4026bc:	mov	w2, #0x5                   	// #5
  4026c0:	adrp	x1, 405000 <ferror@plt+0x3940>
  4026c4:	mov	x0, #0x0                   	// #0
  4026c8:	add	x1, x1, #0x65f
  4026cc:	bl	401640 <dcgettext@plt>
  4026d0:	mov	x1, x0
  4026d4:	mov	x2, x20
  4026d8:	mov	w0, #0x1                   	// #1
  4026dc:	bl	401480 <__printf_chk@plt>
  4026e0:	add	x0, sp, #0x40
  4026e4:	mov	x2, #0x70                  	// #112
  4026e8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4026ec:	add	x1, x1, #0x958
  4026f0:	bl	401360 <memcpy@plt>
  4026f4:	ldr	x1, [x21]
  4026f8:	cbnz	x1, 4027b4 <ferror@plt+0x10f4>
  4026fc:	ldr	x21, [x21, #8]
  402700:	mov	w2, #0x5                   	// #5
  402704:	adrp	x1, 405000 <ferror@plt+0x3940>
  402708:	mov	x0, #0x0                   	// #0
  40270c:	cmp	x21, #0x0
  402710:	add	x1, x1, #0x71e
  402714:	csel	x21, x21, x20, ne  // ne = any
  402718:	adrp	x23, 405000 <ferror@plt+0x3940>
  40271c:	add	x23, x23, #0x735
  402720:	bl	401640 <dcgettext@plt>
  402724:	mov	x1, x0
  402728:	mov	x3, x23
  40272c:	adrp	x2, 405000 <ferror@plt+0x3940>
  402730:	add	x2, x2, #0x75d
  402734:	mov	w0, #0x1                   	// #1
  402738:	bl	401480 <__printf_chk@plt>
  40273c:	mov	x1, #0x0                   	// #0
  402740:	mov	w0, #0x5                   	// #5
  402744:	bl	4016b0 <setlocale@plt>
  402748:	cbnz	x0, 4027c8 <ferror@plt+0x1108>
  40274c:	mov	w2, #0x5                   	// #5
  402750:	adrp	x1, 405000 <ferror@plt+0x3940>
  402754:	mov	x0, #0x0                   	// #0
  402758:	add	x1, x1, #0x7b6
  40275c:	bl	401640 <dcgettext@plt>
  402760:	mov	x1, x0
  402764:	mov	x3, x20
  402768:	mov	x2, x23
  40276c:	mov	w0, #0x1                   	// #1
  402770:	bl	401480 <__printf_chk@plt>
  402774:	mov	w2, #0x5                   	// #5
  402778:	adrp	x1, 405000 <ferror@plt+0x3940>
  40277c:	mov	x0, #0x0                   	// #0
  402780:	add	x1, x1, #0x7d1
  402784:	bl	401640 <dcgettext@plt>
  402788:	mov	x1, x0
  40278c:	cmp	x21, x20
  402790:	adrp	x2, 405000 <ferror@plt+0x3940>
  402794:	adrp	x3, 405000 <ferror@plt+0x3940>
  402798:	add	x2, x2, #0xd8b
  40279c:	add	x3, x3, #0x2c
  4027a0:	mov	w0, #0x1                   	// #1
  4027a4:	csel	x3, x3, x2, eq  // eq = none
  4027a8:	mov	x2, x21
  4027ac:	bl	401480 <__printf_chk@plt>
  4027b0:	b	4025b8 <ferror@plt+0xef8>
  4027b4:	mov	x0, x20
  4027b8:	bl	401570 <strcmp@plt>
  4027bc:	cbz	w0, 4026fc <ferror@plt+0x103c>
  4027c0:	add	x21, x21, #0x10
  4027c4:	b	4026f4 <ferror@plt+0x1034>
  4027c8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4027cc:	mov	x2, #0x3                   	// #3
  4027d0:	add	x1, x1, #0x76b
  4027d4:	bl	401450 <strncmp@plt>
  4027d8:	cbz	w0, 40274c <ferror@plt+0x108c>
  4027dc:	mov	w2, #0x5                   	// #5
  4027e0:	adrp	x1, 405000 <ferror@plt+0x3940>
  4027e4:	mov	x0, #0x0                   	// #0
  4027e8:	add	x1, x1, #0x76f
  4027ec:	bl	401640 <dcgettext@plt>
  4027f0:	ldr	x1, [x19, #584]
  4027f4:	bl	401650 <fputs_unlocked@plt>
  4027f8:	b	40274c <ferror@plt+0x108c>
  4027fc:	stp	x29, x30, [sp, #-80]!
  402800:	mov	x29, sp
  402804:	stp	x19, x20, [sp, #16]
  402808:	mov	x19, x1
  40280c:	add	x1, sp, #0x40
  402810:	stp	x21, x22, [sp, #32]
  402814:	mov	x21, x0
  402818:	bl	4015c0 <strtold@plt>
  40281c:	ldr	x0, [sp, #64]
  402820:	mov	v2.16b, v0.16b
  402824:	ldrb	w0, [x0]
  402828:	cbz	w0, 402860 <ferror@plt+0x11a0>
  40282c:	str	q0, [sp, #48]
  402830:	bl	401680 <__errno_location@plt>
  402834:	mov	x20, x0
  402838:	add	x1, sp, #0x48
  40283c:	mov	x0, x21
  402840:	ldr	w22, [x20]
  402844:	bl	404bec <ferror@plt+0x352c>
  402848:	ldp	x1, x0, [sp, #64]
  40284c:	ldr	q2, [sp, #48]
  402850:	cmp	x1, x0
  402854:	b.cs	402880 <ferror@plt+0x11c0>  // b.hs, b.nlast
  402858:	mov	v2.16b, v0.16b
  40285c:	str	x0, [sp, #64]
  402860:	cbz	x19, 40286c <ferror@plt+0x11ac>
  402864:	ldr	x0, [sp, #64]
  402868:	str	x0, [x19]
  40286c:	mov	v0.16b, v2.16b
  402870:	ldp	x19, x20, [sp, #16]
  402874:	ldp	x21, x22, [sp, #32]
  402878:	ldp	x29, x30, [sp], #80
  40287c:	ret
  402880:	str	w22, [x20]
  402884:	b	402860 <ferror@plt+0x11a0>
  402888:	adrp	x1, 418000 <ferror@plt+0x16940>
  40288c:	str	x0, [x1, #616]
  402890:	ret
  402894:	adrp	x1, 418000 <ferror@plt+0x16940>
  402898:	strb	w0, [x1, #624]
  40289c:	ret
  4028a0:	stp	x29, x30, [sp, #-48]!
  4028a4:	adrp	x0, 418000 <ferror@plt+0x16940>
  4028a8:	mov	x29, sp
  4028ac:	ldr	x0, [x0, #584]
  4028b0:	stp	x19, x20, [sp, #16]
  4028b4:	stp	x21, x22, [sp, #32]
  4028b8:	bl	404c90 <ferror@plt+0x35d0>
  4028bc:	cbz	w0, 402950 <ferror@plt+0x1290>
  4028c0:	adrp	x21, 418000 <ferror@plt+0x16940>
  4028c4:	add	x0, x21, #0x268
  4028c8:	ldrb	w22, [x0, #8]
  4028cc:	bl	401680 <__errno_location@plt>
  4028d0:	mov	x19, x0
  4028d4:	cbz	w22, 4028e4 <ferror@plt+0x1224>
  4028d8:	ldr	w0, [x0]
  4028dc:	cmp	w0, #0x20
  4028e0:	b.eq	402950 <ferror@plt+0x1290>  // b.none
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4028ec:	mov	x0, #0x0                   	// #0
  4028f0:	add	x1, x1, #0x9cd
  4028f4:	bl	401640 <dcgettext@plt>
  4028f8:	mov	x20, x0
  4028fc:	ldr	x0, [x21, #616]
  402900:	cbz	x0, 402934 <ferror@plt+0x1274>
  402904:	ldr	w19, [x19]
  402908:	bl	403d8c <ferror@plt+0x26cc>
  40290c:	adrp	x2, 405000 <ferror@plt+0x3940>
  402910:	mov	x3, x0
  402914:	mov	x4, x20
  402918:	add	x2, x2, #0x9d9
  40291c:	mov	w1, w19
  402920:	mov	w0, #0x0                   	// #0
  402924:	bl	4013b0 <error@plt>
  402928:	adrp	x0, 418000 <ferror@plt+0x16940>
  40292c:	ldr	w0, [x0, #472]
  402930:	bl	401370 <_exit@plt>
  402934:	ldr	w1, [x19]
  402938:	mov	x3, x20
  40293c:	adrp	x2, 405000 <ferror@plt+0x3940>
  402940:	mov	w0, #0x0                   	// #0
  402944:	add	x2, x2, #0x874
  402948:	bl	4013b0 <error@plt>
  40294c:	b	402928 <ferror@plt+0x1268>
  402950:	adrp	x0, 418000 <ferror@plt+0x16940>
  402954:	ldr	x0, [x0, #576]
  402958:	bl	404c90 <ferror@plt+0x35d0>
  40295c:	cbnz	w0, 402928 <ferror@plt+0x1268>
  402960:	ldp	x19, x20, [sp, #16]
  402964:	ldp	x21, x22, [sp, #32]
  402968:	ldp	x29, x30, [sp], #48
  40296c:	ret
  402970:	stp	x29, x30, [sp, #-48]!
  402974:	mov	x29, sp
  402978:	stp	x19, x20, [sp, #16]
  40297c:	str	x21, [sp, #32]
  402980:	cbnz	x0, 40299c <ferror@plt+0x12dc>
  402984:	adrp	x0, 418000 <ferror@plt+0x16940>
  402988:	ldr	x1, [x0, #576]
  40298c:	adrp	x0, 405000 <ferror@plt+0x3940>
  402990:	add	x0, x0, #0x9e0
  402994:	bl	401390 <fputs@plt>
  402998:	bl	401520 <abort@plt>
  40299c:	mov	x19, x0
  4029a0:	mov	w1, #0x2f                  	// #47
  4029a4:	bl	4014f0 <strrchr@plt>
  4029a8:	mov	x20, x0
  4029ac:	cbz	x0, 4029fc <ferror@plt+0x133c>
  4029b0:	add	x21, x0, #0x1
  4029b4:	sub	x0, x21, x19
  4029b8:	cmp	x0, #0x6
  4029bc:	b.le	4029fc <ferror@plt+0x133c>
  4029c0:	adrp	x1, 405000 <ferror@plt+0x3940>
  4029c4:	sub	x0, x20, #0x6
  4029c8:	add	x1, x1, #0xa18
  4029cc:	mov	x2, #0x7                   	// #7
  4029d0:	bl	401450 <strncmp@plt>
  4029d4:	cbnz	w0, 4029fc <ferror@plt+0x133c>
  4029d8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4029dc:	mov	x0, x21
  4029e0:	add	x1, x1, #0xa20
  4029e4:	mov	x2, #0x3                   	// #3
  4029e8:	bl	401450 <strncmp@plt>
  4029ec:	cbnz	w0, 402a1c <ferror@plt+0x135c>
  4029f0:	adrp	x0, 418000 <ferror@plt+0x16940>
  4029f4:	add	x19, x20, #0x4
  4029f8:	str	x19, [x0, #592]
  4029fc:	adrp	x0, 418000 <ferror@plt+0x16940>
  402a00:	ldr	x21, [sp, #32]
  402a04:	str	x19, [x0, #632]
  402a08:	adrp	x0, 418000 <ferror@plt+0x16940>
  402a0c:	str	x19, [x0, #568]
  402a10:	ldp	x19, x20, [sp, #16]
  402a14:	ldp	x29, x30, [sp], #48
  402a18:	ret
  402a1c:	mov	x19, x21
  402a20:	b	4029fc <ferror@plt+0x133c>
  402a24:	stp	xzr, xzr, [x8]
  402a28:	cmp	w0, #0xa
  402a2c:	stp	xzr, xzr, [x8, #16]
  402a30:	stp	xzr, xzr, [x8, #32]
  402a34:	str	xzr, [x8, #48]
  402a38:	b.ne	402a48 <ferror@plt+0x1388>  // b.any
  402a3c:	stp	x29, x30, [sp, #-16]!
  402a40:	mov	x29, sp
  402a44:	bl	401520 <abort@plt>
  402a48:	str	w0, [x8]
  402a4c:	ret
  402a50:	stp	x29, x30, [sp, #-48]!
  402a54:	mov	w2, #0x5                   	// #5
  402a58:	mov	x29, sp
  402a5c:	stp	x19, x20, [sp, #16]
  402a60:	mov	x20, x0
  402a64:	str	x21, [sp, #32]
  402a68:	mov	w21, w1
  402a6c:	mov	x1, x0
  402a70:	mov	x0, #0x0                   	// #0
  402a74:	bl	401640 <dcgettext@plt>
  402a78:	mov	x19, x0
  402a7c:	cmp	x20, x0
  402a80:	b.ne	402af4 <ferror@plt+0x1434>  // b.any
  402a84:	bl	404d60 <ferror@plt+0x36a0>
  402a88:	ldrb	w2, [x0]
  402a8c:	and	w2, w2, #0xffffffdf
  402a90:	cmp	w2, #0x55
  402a94:	b.ne	402b08 <ferror@plt+0x1448>  // b.any
  402a98:	ldrb	w1, [x0, #1]
  402a9c:	and	w1, w1, #0xffffffdf
  402aa0:	cmp	w1, #0x54
  402aa4:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402aa8:	ldrb	w1, [x0, #2]
  402aac:	and	w1, w1, #0xffffffdf
  402ab0:	cmp	w1, #0x46
  402ab4:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402ab8:	ldrb	w1, [x0, #3]
  402abc:	cmp	w1, #0x2d
  402ac0:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402ac4:	ldrb	w1, [x0, #4]
  402ac8:	cmp	w1, #0x38
  402acc:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402ad0:	ldrb	w0, [x0, #5]
  402ad4:	cbnz	w0, 402b80 <ferror@plt+0x14c0>
  402ad8:	ldrb	w1, [x19]
  402adc:	adrp	x0, 405000 <ferror@plt+0x3940>
  402ae0:	adrp	x19, 405000 <ferror@plt+0x3940>
  402ae4:	add	x0, x0, #0xa26
  402ae8:	cmp	w1, #0x60
  402aec:	add	x19, x19, #0xa31
  402af0:	csel	x19, x19, x0, eq  // eq = none
  402af4:	mov	x0, x19
  402af8:	ldp	x19, x20, [sp, #16]
  402afc:	ldr	x21, [sp, #32]
  402b00:	ldp	x29, x30, [sp], #48
  402b04:	ret
  402b08:	cmp	w2, #0x47
  402b0c:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402b10:	ldrb	w1, [x0, #1]
  402b14:	and	w1, w1, #0xffffffdf
  402b18:	cmp	w1, #0x42
  402b1c:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402b20:	ldrb	w1, [x0, #2]
  402b24:	cmp	w1, #0x31
  402b28:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402b2c:	ldrb	w1, [x0, #3]
  402b30:	cmp	w1, #0x38
  402b34:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402b38:	ldrb	w1, [x0, #4]
  402b3c:	cmp	w1, #0x30
  402b40:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402b44:	ldrb	w1, [x0, #5]
  402b48:	cmp	w1, #0x33
  402b4c:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402b50:	ldrb	w1, [x0, #6]
  402b54:	cmp	w1, #0x30
  402b58:	b.ne	402b80 <ferror@plt+0x14c0>  // b.any
  402b5c:	ldrb	w0, [x0, #7]
  402b60:	cbnz	w0, 402b80 <ferror@plt+0x14c0>
  402b64:	ldrb	w1, [x19]
  402b68:	adrp	x0, 405000 <ferror@plt+0x3940>
  402b6c:	adrp	x19, 405000 <ferror@plt+0x3940>
  402b70:	add	x0, x0, #0xa2a
  402b74:	cmp	w1, #0x60
  402b78:	add	x19, x19, #0xa2d
  402b7c:	b	402af0 <ferror@plt+0x1430>
  402b80:	adrp	x0, 405000 <ferror@plt+0x3940>
  402b84:	adrp	x19, 405000 <ferror@plt+0x3940>
  402b88:	cmp	w21, #0x9
  402b8c:	add	x0, x0, #0xa35
  402b90:	add	x19, x19, #0xa24
  402b94:	b	402af0 <ferror@plt+0x1430>
  402b98:	sub	sp, sp, #0xf0
  402b9c:	stp	x29, x30, [sp, #16]
  402ba0:	add	x29, sp, #0x10
  402ba4:	stp	x19, x20, [sp, #32]
  402ba8:	stp	x21, x22, [sp, #48]
  402bac:	mov	x21, x2
  402bb0:	stp	x23, x24, [sp, #64]
  402bb4:	mov	x24, x3
  402bb8:	stp	x25, x26, [sp, #80]
  402bbc:	mov	w25, w4
  402bc0:	mov	x26, x0
  402bc4:	stp	x27, x28, [sp, #96]
  402bc8:	str	x1, [sp, #112]
  402bcc:	str	w5, [sp, #120]
  402bd0:	str	x7, [sp, #128]
  402bd4:	str	x6, [sp, #152]
  402bd8:	bl	4015e0 <__ctype_get_mb_cur_max@plt>
  402bdc:	str	x0, [sp, #160]
  402be0:	cmp	w25, #0xa
  402be4:	ldr	x0, [sp, #120]
  402be8:	str	xzr, [sp, #136]
  402bec:	ubfx	x28, x0, #1, #1
  402bf0:	mov	w0, #0x1                   	// #1
  402bf4:	str	w0, [sp, #148]
  402bf8:	b.hi	402df4 <ferror@plt+0x1734>  // b.pmore
  402bfc:	mov	w20, #0x0                   	// #0
  402c00:	mov	w23, #0x0                   	// #0
  402c04:	mov	w22, #0x0                   	// #0
  402c08:	mov	x10, #0x0                   	// #0
  402c0c:	mov	x6, #0x0                   	// #0
  402c10:	adrp	x0, 405000 <ferror@plt+0x3940>
  402c14:	add	x0, x0, #0xa88
  402c18:	ldrb	w0, [x0, w25, uxtw]
  402c1c:	adr	x1, 402c28 <ferror@plt+0x1568>
  402c20:	add	x0, x1, w0, sxtb #2
  402c24:	br	x0
  402c28:	ldr	x0, [sp, #112]
  402c2c:	mov	w28, #0x0                   	// #0
  402c30:	str	x0, [sp, #136]
  402c34:	b	402c10 <ferror@plt+0x1550>
  402c38:	mov	w28, #0x0                   	// #0
  402c3c:	mov	x19, #0x0                   	// #0
  402c40:	b	402c60 <ferror@plt+0x15a0>
  402c44:	mov	w28, #0x1                   	// #1
  402c48:	adrp	x6, 405000 <ferror@plt+0x3940>
  402c4c:	mov	w22, w28
  402c50:	add	x6, x6, #0xa24
  402c54:	mov	x10, #0x1                   	// #1
  402c58:	mov	x19, #0x0                   	// #0
  402c5c:	mov	w25, #0x5                   	// #5
  402c60:	ldr	x0, [sp, #136]
  402c64:	mov	x13, #0x0                   	// #0
  402c68:	str	w20, [sp, #144]
  402c6c:	ldr	x27, [sp, #112]
  402c70:	str	x0, [sp, #112]
  402c74:	cmn	x24, #0x1
  402c78:	b.ne	403694 <ferror@plt+0x1fd4>  // b.any
  402c7c:	ldrb	w0, [x21, x13]
  402c80:	cmp	w0, #0x0
  402c84:	cset	w14, ne  // ne = any
  402c88:	cmp	w25, #0x2
  402c8c:	cbnz	w14, 402e18 <ferror@plt+0x1758>
  402c90:	cset	w0, eq  // eq = none
  402c94:	cmp	x19, #0x0
  402c98:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  402c9c:	b.eq	402ca4 <ferror@plt+0x15e4>  // b.none
  402ca0:	cbnz	w28, 402f2c <ferror@plt+0x186c>
  402ca4:	eor	w5, w28, #0x1
  402ca8:	ands	w0, w0, w5
  402cac:	b.eq	4036f8 <ferror@plt+0x2038>  // b.none
  402cb0:	ldr	w1, [sp, #144]
  402cb4:	cbz	w1, 4036bc <ferror@plt+0x1ffc>
  402cb8:	ldr	w0, [sp, #148]
  402cbc:	cbz	w0, 40369c <ferror@plt+0x1fdc>
  402cc0:	ldr	w5, [sp, #120]
  402cc4:	mov	x3, x24
  402cc8:	ldr	x1, [sp, #112]
  402ccc:	mov	x2, x21
  402cd0:	ldr	x7, [sp, #128]
  402cd4:	mov	w4, #0x5                   	// #5
  402cd8:	ldr	x6, [sp, #152]
  402cdc:	ldr	x0, [sp, #240]
  402ce0:	str	x0, [sp]
  402ce4:	mov	x0, x26
  402ce8:	bl	402b98 <ferror@plt+0x14d8>
  402cec:	b	4036d8 <ferror@plt+0x2018>
  402cf0:	adrp	x6, 405000 <ferror@plt+0x3940>
  402cf4:	add	x6, x6, #0xa24
  402cf8:	cbnz	w28, 402e0c <ferror@plt+0x174c>
  402cfc:	ldr	x0, [sp, #112]
  402d00:	cbz	x0, 402d0c <ferror@plt+0x164c>
  402d04:	mov	w0, #0x22                  	// #34
  402d08:	strb	w0, [x26]
  402d0c:	mov	x10, #0x1                   	// #1
  402d10:	mov	w22, #0x1                   	// #1
  402d14:	mov	x19, x10
  402d18:	b	402c60 <ferror@plt+0x15a0>
  402d1c:	cmp	w25, #0xa
  402d20:	b.eq	402d4c <ferror@plt+0x168c>  // b.none
  402d24:	mov	w1, w25
  402d28:	adrp	x0, 405000 <ferror@plt+0x3940>
  402d2c:	add	x0, x0, #0xa37
  402d30:	bl	402a50 <ferror@plt+0x1390>
  402d34:	mov	w1, w25
  402d38:	str	x0, [sp, #128]
  402d3c:	adrp	x0, 405000 <ferror@plt+0x3940>
  402d40:	add	x0, x0, #0xa35
  402d44:	bl	402a50 <ferror@plt+0x1390>
  402d48:	str	x0, [sp, #240]
  402d4c:	mov	x19, #0x0                   	// #0
  402d50:	cbnz	w28, 402d60 <ferror@plt+0x16a0>
  402d54:	ldr	x0, [sp, #128]
  402d58:	ldrb	w0, [x0, x19]
  402d5c:	cbnz	w0, 402d78 <ferror@plt+0x16b8>
  402d60:	ldr	x0, [sp, #240]
  402d64:	mov	w22, #0x1                   	// #1
  402d68:	bl	401380 <strlen@plt>
  402d6c:	mov	x10, x0
  402d70:	ldr	x6, [sp, #240]
  402d74:	b	402c60 <ferror@plt+0x15a0>
  402d78:	ldr	x1, [sp, #112]
  402d7c:	cmp	x1, x19
  402d80:	b.ls	402d88 <ferror@plt+0x16c8>  // b.plast
  402d84:	strb	w0, [x26, x19]
  402d88:	add	x19, x19, #0x1
  402d8c:	b	402d54 <ferror@plt+0x1694>
  402d90:	cbnz	w28, 402ddc <ferror@plt+0x171c>
  402d94:	mov	w22, #0x1                   	// #1
  402d98:	ldr	x0, [sp, #112]
  402d9c:	adrp	x6, 405000 <ferror@plt+0x3940>
  402da0:	add	x6, x6, #0xa35
  402da4:	cbz	x0, 402db0 <ferror@plt+0x16f0>
  402da8:	mov	w0, #0x27                  	// #39
  402dac:	strb	w0, [x26]
  402db0:	mov	x10, #0x1                   	// #1
  402db4:	mov	w28, #0x0                   	// #0
  402db8:	mov	x19, x10
  402dbc:	b	402dec <ferror@plt+0x172c>
  402dc0:	cbz	w28, 402d98 <ferror@plt+0x16d8>
  402dc4:	adrp	x6, 405000 <ferror@plt+0x3940>
  402dc8:	mov	x10, #0x1                   	// #1
  402dcc:	add	x6, x6, #0xa35
  402dd0:	b	402c3c <ferror@plt+0x157c>
  402dd4:	mov	w28, #0x1                   	// #1
  402dd8:	mov	w22, w28
  402ddc:	adrp	x6, 405000 <ferror@plt+0x3940>
  402de0:	add	x6, x6, #0xa35
  402de4:	mov	x10, #0x1                   	// #1
  402de8:	mov	x19, #0x0                   	// #0
  402dec:	mov	w25, #0x2                   	// #2
  402df0:	b	402c60 <ferror@plt+0x15a0>
  402df4:	bl	401520 <abort@plt>
  402df8:	mov	w28, #0x0                   	// #0
  402dfc:	mov	w22, #0x1                   	// #1
  402e00:	b	402c3c <ferror@plt+0x157c>
  402e04:	mov	w28, #0x1                   	// #1
  402e08:	b	402ddc <ferror@plt+0x171c>
  402e0c:	mov	w22, w28
  402e10:	mov	x10, #0x1                   	// #1
  402e14:	b	402c3c <ferror@plt+0x157c>
  402e18:	add	x0, x21, x13
  402e1c:	str	x0, [sp, #136]
  402e20:	cset	w3, ne  // ne = any
  402e24:	ands	w3, w22, w3
  402e28:	b.eq	402edc <ferror@plt+0x181c>  // b.none
  402e2c:	cbz	x10, 402edc <ferror@plt+0x181c>
  402e30:	cmp	x10, #0x1
  402e34:	add	x20, x13, x10
  402e38:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  402e3c:	b.ne	402e6c <ferror@plt+0x17ac>  // b.any
  402e40:	mov	x0, x21
  402e44:	stp	x13, x6, [sp, #168]
  402e48:	str	x10, [sp, #184]
  402e4c:	str	w3, [sp, #192]
  402e50:	str	w14, [sp, #200]
  402e54:	bl	401380 <strlen@plt>
  402e58:	ldp	x13, x6, [sp, #168]
  402e5c:	mov	x24, x0
  402e60:	ldr	w3, [sp, #192]
  402e64:	ldr	w14, [sp, #200]
  402e68:	ldr	x10, [sp, #184]
  402e6c:	cmp	x20, x24
  402e70:	b.hi	402edc <ferror@plt+0x181c>  // b.pmore
  402e74:	ldr	x0, [sp, #136]
  402e78:	mov	x2, x10
  402e7c:	mov	x1, x6
  402e80:	stp	x6, x10, [sp, #168]
  402e84:	str	x13, [sp, #184]
  402e88:	str	w3, [sp, #192]
  402e8c:	str	w14, [sp, #200]
  402e90:	bl	401540 <memcmp@plt>
  402e94:	ldr	w3, [sp, #192]
  402e98:	ldr	w14, [sp, #200]
  402e9c:	ldp	x6, x10, [sp, #168]
  402ea0:	ldr	x13, [sp, #184]
  402ea4:	cbnz	w0, 402edc <ferror@plt+0x181c>
  402ea8:	cbnz	w28, 403724 <ferror@plt+0x2064>
  402eac:	mov	w18, w3
  402eb0:	ldr	x0, [sp, #136]
  402eb4:	ldrb	w7, [x0]
  402eb8:	cmp	w7, #0x3f
  402ebc:	b.ls	402f04 <ferror@plt+0x1844>  // b.plast
  402ec0:	cmp	w7, #0x5a
  402ec4:	b.hi	402fb8 <ferror@plt+0x18f8>  // b.pmore
  402ec8:	cmp	w7, #0x40
  402ecc:	b.eq	402fc8 <ferror@plt+0x1908>  // b.none
  402ed0:	mov	w20, w14
  402ed4:	mov	w3, #0x0                   	// #0
  402ed8:	b	40321c <ferror@plt+0x1b5c>
  402edc:	mov	w18, #0x0                   	// #0
  402ee0:	b	402eb0 <ferror@plt+0x17f0>
  402ee4:	cmp	w0, #0x23
  402ee8:	b.hi	402fc8 <ferror@plt+0x1908>  // b.pmore
  402eec:	adrp	x1, 405000 <ferror@plt+0x3940>
  402ef0:	add	x1, x1, #0xa94
  402ef4:	ldrh	w0, [x1, w0, uxtw #1]
  402ef8:	adr	x1, 402f04 <ferror@plt+0x1844>
  402efc:	add	x0, x1, w0, sxth #2
  402f00:	br	x0
  402f04:	adrp	x0, 405000 <ferror@plt+0x3940>
  402f08:	add	x0, x0, #0xadc
  402f0c:	ldrh	w0, [x0, w7, uxtw #1]
  402f10:	adr	x1, 402f1c <ferror@plt+0x185c>
  402f14:	add	x0, x1, w0, sxth #2
  402f18:	br	x0
  402f1c:	mov	w0, #0x72                  	// #114
  402f20:	cmp	w28, #0x0
  402f24:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  402f28:	b.ne	402f38 <ferror@plt+0x1878>  // b.any
  402f2c:	mov	w25, #0x2                   	// #2
  402f30:	b	403174 <ferror@plt+0x1ab4>
  402f34:	mov	w0, #0x62                  	// #98
  402f38:	cbz	w22, 4030fc <ferror@plt+0x1a3c>
  402f3c:	mov	w7, w0
  402f40:	mov	w20, #0x0                   	// #0
  402f44:	cmp	w25, #0x2
  402f48:	cset	w0, eq  // eq = none
  402f4c:	cbnz	w28, 403174 <ferror@plt+0x1ab4>
  402f50:	eor	w1, w23, #0x1
  402f54:	ands	w0, w0, w1
  402f58:	b.eq	402f9c <ferror@plt+0x18dc>  // b.none
  402f5c:	cmp	x27, x19
  402f60:	b.ls	402f6c <ferror@plt+0x18ac>  // b.plast
  402f64:	mov	w1, #0x27                  	// #39
  402f68:	strb	w1, [x26, x19]
  402f6c:	add	x1, x19, #0x1
  402f70:	cmp	x27, x1
  402f74:	b.ls	402f80 <ferror@plt+0x18c0>  // b.plast
  402f78:	mov	w2, #0x24                  	// #36
  402f7c:	strb	w2, [x26, x1]
  402f80:	add	x1, x19, #0x2
  402f84:	cmp	x27, x1
  402f88:	b.ls	402f94 <ferror@plt+0x18d4>  // b.plast
  402f8c:	mov	w2, #0x27                  	// #39
  402f90:	strb	w2, [x26, x1]
  402f94:	add	x19, x19, #0x3
  402f98:	mov	w23, w0
  402f9c:	cmp	x27, x19
  402fa0:	b.ls	402fac <ferror@plt+0x18ec>  // b.plast
  402fa4:	mov	w0, #0x5c                  	// #92
  402fa8:	strb	w0, [x26, x19]
  402fac:	add	x19, x19, #0x1
  402fb0:	mov	w3, w14
  402fb4:	b	403258 <ferror@plt+0x1b98>
  402fb8:	sub	w0, w7, #0x5b
  402fbc:	and	w1, w0, #0xff
  402fc0:	cmp	w1, #0x23
  402fc4:	b.ls	402ee4 <ferror@plt+0x1824>  // b.plast
  402fc8:	ldr	x0, [sp, #160]
  402fcc:	cmp	x0, #0x1
  402fd0:	b.ne	4033c8 <ferror@plt+0x1d08>  // b.any
  402fd4:	str	x13, [sp, #136]
  402fd8:	stp	x6, x10, [sp, #168]
  402fdc:	str	w7, [sp, #184]
  402fe0:	str	w18, [sp, #192]
  402fe4:	str	w14, [sp, #200]
  402fe8:	bl	401590 <__ctype_b_loc@plt>
  402fec:	ldr	w7, [sp, #184]
  402ff0:	ldr	x0, [x0]
  402ff4:	ldp	x15, x6, [sp, #160]
  402ff8:	ldrh	w20, [x0, w7, uxtw #1]
  402ffc:	ldr	w18, [sp, #192]
  403000:	ldr	w14, [sp, #200]
  403004:	ldr	x13, [sp, #136]
  403008:	ubfx	x20, x20, #14, #1
  40300c:	ldr	x10, [sp, #176]
  403010:	eor	w3, w20, #0x1
  403014:	and	w3, w22, w3
  403018:	ands	w3, w3, #0xff
  40301c:	b.eq	40321c <ferror@plt+0x1b5c>  // b.none
  403020:	mov	w20, #0x0                   	// #0
  403024:	b	403538 <ferror@plt+0x1e78>
  403028:	cbz	w22, 4030f4 <ferror@plt+0x1a34>
  40302c:	cmp	w25, #0x2
  403030:	cset	w0, eq  // eq = none
  403034:	cbnz	w28, 403724 <ferror@plt+0x2064>
  403038:	eor	w1, w23, #0x1
  40303c:	ands	w1, w0, w1
  403040:	b.eq	4030ec <ferror@plt+0x1a2c>  // b.none
  403044:	cmp	x27, x19
  403048:	b.ls	403054 <ferror@plt+0x1994>  // b.plast
  40304c:	mov	w0, #0x27                  	// #39
  403050:	strb	w0, [x26, x19]
  403054:	add	x0, x19, #0x1
  403058:	cmp	x27, x0
  40305c:	b.ls	403068 <ferror@plt+0x19a8>  // b.plast
  403060:	mov	w2, #0x24                  	// #36
  403064:	strb	w2, [x26, x0]
  403068:	add	x0, x19, #0x2
  40306c:	cmp	x27, x0
  403070:	b.ls	40307c <ferror@plt+0x19bc>  // b.plast
  403074:	mov	w2, #0x27                  	// #39
  403078:	strb	w2, [x26, x0]
  40307c:	add	x0, x19, #0x3
  403080:	mov	w23, w1
  403084:	cmp	x27, x0
  403088:	b.ls	403094 <ferror@plt+0x19d4>  // b.plast
  40308c:	mov	w1, #0x5c                  	// #92
  403090:	strb	w1, [x26, x0]
  403094:	add	x19, x0, #0x1
  403098:	cbz	w3, 403668 <ferror@plt+0x1fa8>
  40309c:	add	x1, x13, #0x1
  4030a0:	cmp	x1, x24
  4030a4:	b.cs	4030e4 <ferror@plt+0x1a24>  // b.hs, b.nlast
  4030a8:	ldrb	w1, [x21, x1]
  4030ac:	sub	w1, w1, #0x30
  4030b0:	and	w1, w1, #0xff
  4030b4:	cmp	w1, #0x9
  4030b8:	b.hi	4030e4 <ferror@plt+0x1a24>  // b.pmore
  4030bc:	cmp	x27, x19
  4030c0:	b.ls	4030cc <ferror@plt+0x1a0c>  // b.plast
  4030c4:	mov	w1, #0x30                  	// #48
  4030c8:	strb	w1, [x26, x19]
  4030cc:	add	x1, x0, #0x2
  4030d0:	cmp	x27, x1
  4030d4:	b.ls	4030e0 <ferror@plt+0x1a20>  // b.plast
  4030d8:	mov	w2, #0x30                  	// #48
  4030dc:	strb	w2, [x26, x1]
  4030e0:	add	x19, x0, #0x3
  4030e4:	mov	w20, #0x0                   	// #0
  4030e8:	b	403670 <ferror@plt+0x1fb0>
  4030ec:	mov	x0, x19
  4030f0:	b	403084 <ferror@plt+0x19c4>
  4030f4:	ldr	x0, [sp, #120]
  4030f8:	tbnz	w0, #0, 4032b0 <ferror@plt+0x1bf0>
  4030fc:	mov	w20, #0x0                   	// #0
  403100:	b	402ed4 <ferror@plt+0x1814>
  403104:	cmp	w25, #0x2
  403108:	b.eq	403170 <ferror@plt+0x1ab0>  // b.none
  40310c:	cmp	w25, #0x5
  403110:	b.ne	4030fc <ferror@plt+0x1a3c>  // b.any
  403114:	ldr	x0, [sp, #120]
  403118:	tbz	w0, #2, 4030fc <ferror@plt+0x1a3c>
  40311c:	add	x1, x13, #0x2
  403120:	cmp	x1, x24
  403124:	b.cs	4030fc <ferror@plt+0x1a3c>  // b.hs, b.nlast
  403128:	ldr	x0, [sp, #136]
  40312c:	ldrb	w0, [x0, #1]
  403130:	cmp	w0, #0x3f
  403134:	b.ne	4030fc <ferror@plt+0x1a3c>  // b.any
  403138:	ldrb	w7, [x21, x1]
  40313c:	cmp	w7, #0x2f
  403140:	b.hi	4031ac <ferror@plt+0x1aec>  // b.pmore
  403144:	cmp	w7, #0x20
  403148:	b.ls	403680 <ferror@plt+0x1fc0>  // b.plast
  40314c:	sub	w2, w7, #0x21
  403150:	cmp	w2, #0xe
  403154:	b.hi	403678 <ferror@plt+0x1fb8>  // b.pmore
  403158:	adrp	x0, 405000 <ferror@plt+0x3940>
  40315c:	add	x0, x0, #0xb5c
  403160:	ldrh	w0, [x0, w2, uxtw #1]
  403164:	adr	x2, 403170 <ferror@plt+0x1ab0>
  403168:	add	x0, x2, w0, sxth #2
  40316c:	br	x0
  403170:	cbz	w28, 4030fc <ferror@plt+0x1a3c>
  403174:	ldr	x0, [sp, #240]
  403178:	cmp	w22, #0x0
  40317c:	str	x0, [sp]
  403180:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  403184:	ldr	w0, [sp, #120]
  403188:	mov	x3, x24
  40318c:	mov	x2, x21
  403190:	mov	x1, x27
  403194:	and	w5, w0, #0xfffffffd
  403198:	mov	x6, #0x0                   	// #0
  40319c:	mov	w0, #0x4                   	// #4
  4031a0:	csel	w4, w25, w0, ne  // ne = any
  4031a4:	ldr	x7, [sp, #128]
  4031a8:	b	402ce4 <ferror@plt+0x1624>
  4031ac:	sub	w2, w7, #0x3c
  4031b0:	and	w2, w2, #0xff
  4031b4:	cmp	w2, #0x2
  4031b8:	b.hi	403680 <ferror@plt+0x1fc0>  // b.pmore
  4031bc:	cbnz	w28, 403174 <ferror@plt+0x1ab4>
  4031c0:	cmp	x27, x19
  4031c4:	b.ls	4031d0 <ferror@plt+0x1b10>  // b.plast
  4031c8:	mov	w0, #0x3f                  	// #63
  4031cc:	strb	w0, [x26, x19]
  4031d0:	add	x0, x19, #0x1
  4031d4:	cmp	x27, x0
  4031d8:	b.ls	4031e4 <ferror@plt+0x1b24>  // b.plast
  4031dc:	mov	w2, #0x22                  	// #34
  4031e0:	strb	w2, [x26, x0]
  4031e4:	add	x0, x19, #0x2
  4031e8:	cmp	x27, x0
  4031ec:	b.ls	4031f8 <ferror@plt+0x1b38>  // b.plast
  4031f0:	mov	w2, #0x22                  	// #34
  4031f4:	strb	w2, [x26, x0]
  4031f8:	add	x0, x19, #0x3
  4031fc:	cmp	x27, x0
  403200:	b.ls	40320c <ferror@plt+0x1b4c>  // b.plast
  403204:	mov	w2, #0x3f                  	// #63
  403208:	strb	w2, [x26, x0]
  40320c:	add	x19, x19, #0x4
  403210:	mov	x13, x1
  403214:	mov	w20, #0x0                   	// #0
  403218:	mov	w3, #0x0                   	// #0
  40321c:	cmp	w25, #0x2
  403220:	eor	w0, w22, #0x1
  403224:	cset	w1, eq  // eq = none
  403228:	orr	w0, w1, w0
  40322c:	tst	w0, #0xff
  403230:	b.eq	403238 <ferror@plt+0x1b78>  // b.none
  403234:	cbz	w28, 403254 <ferror@plt+0x1b94>
  403238:	ldr	x0, [sp, #152]
  40323c:	cbz	x0, 403254 <ferror@plt+0x1b94>
  403240:	ldr	x1, [sp, #152]
  403244:	ubfx	x0, x7, #5, #8
  403248:	ldr	w0, [x1, x0, lsl #2]
  40324c:	lsr	w0, w0, w7
  403250:	tbnz	w0, #0, 402f44 <ferror@plt+0x1884>
  403254:	cbnz	w18, 402f44 <ferror@plt+0x1884>
  403258:	eor	w3, w3, #0x1
  40325c:	tst	w23, w3
  403260:	b.eq	403290 <ferror@plt+0x1bd0>  // b.none
  403264:	cmp	x27, x19
  403268:	b.ls	403274 <ferror@plt+0x1bb4>  // b.plast
  40326c:	mov	w0, #0x27                  	// #39
  403270:	strb	w0, [x26, x19]
  403274:	add	x0, x19, #0x1
  403278:	cmp	x27, x0
  40327c:	b.ls	403288 <ferror@plt+0x1bc8>  // b.plast
  403280:	mov	w1, #0x27                  	// #39
  403284:	strb	w1, [x26, x0]
  403288:	add	x19, x19, #0x2
  40328c:	mov	w23, #0x0                   	// #0
  403290:	cmp	x27, x19
  403294:	b.ls	40329c <ferror@plt+0x1bdc>  // b.plast
  403298:	strb	w7, [x26, x19]
  40329c:	ldr	w0, [sp, #148]
  4032a0:	cmp	w20, #0x0
  4032a4:	add	x19, x19, #0x1
  4032a8:	csel	w0, w0, wzr, ne  // ne = any
  4032ac:	str	w0, [sp, #148]
  4032b0:	add	x13, x13, #0x1
  4032b4:	b	402c74 <ferror@plt+0x15b4>
  4032b8:	mov	w0, #0x74                  	// #116
  4032bc:	b	402f20 <ferror@plt+0x1860>
  4032c0:	mov	w0, #0x76                  	// #118
  4032c4:	b	402f38 <ferror@plt+0x1878>
  4032c8:	cmp	w25, #0x2
  4032cc:	b.ne	4032e0 <ferror@plt+0x1c20>  // b.any
  4032d0:	cbnz	w28, 403174 <ferror@plt+0x1ab4>
  4032d4:	mov	w20, #0x0                   	// #0
  4032d8:	mov	w3, #0x0                   	// #0
  4032dc:	b	403258 <ferror@plt+0x1b98>
  4032e0:	cmp	w22, #0x0
  4032e4:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  4032e8:	b.eq	4032f0 <ferror@plt+0x1c30>  // b.none
  4032ec:	cbnz	x10, 4032d4 <ferror@plt+0x1c14>
  4032f0:	mov	w0, w7
  4032f4:	b	402f20 <ferror@plt+0x1860>
  4032f8:	mov	w0, #0x6e                  	// #110
  4032fc:	b	402f20 <ferror@plt+0x1860>
  403300:	mov	w0, #0x61                  	// #97
  403304:	b	402f38 <ferror@plt+0x1878>
  403308:	mov	w0, #0x66                  	// #102
  40330c:	b	402f38 <ferror@plt+0x1878>
  403310:	cmn	x24, #0x1
  403314:	b.ne	403340 <ferror@plt+0x1c80>  // b.any
  403318:	ldrb	w0, [x21, #1]
  40331c:	cmp	w0, #0x0
  403320:	cset	w0, ne  // ne = any
  403324:	cbnz	w0, 4030fc <ferror@plt+0x1a3c>
  403328:	cbnz	x13, 4030fc <ferror@plt+0x1a3c>
  40332c:	mov	w20, w14
  403330:	cmp	w25, #0x2
  403334:	csel	w3, w28, wzr, eq  // eq = none
  403338:	cbz	w3, 40321c <ferror@plt+0x1b5c>
  40333c:	b	402f2c <ferror@plt+0x186c>
  403340:	cmp	x24, #0x1
  403344:	b	403320 <ferror@plt+0x1c60>
  403348:	mov	w20, #0x0                   	// #0
  40334c:	b	403330 <ferror@plt+0x1c70>
  403350:	cmp	w25, #0x2
  403354:	b.ne	403688 <ferror@plt+0x1fc8>  // b.any
  403358:	cbnz	w28, 403174 <ferror@plt+0x1ab4>
  40335c:	ldr	x0, [sp, #112]
  403360:	cmp	x27, #0x0
  403364:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  403368:	b.eq	4033bc <ferror@plt+0x1cfc>  // b.none
  40336c:	cmp	x27, x19
  403370:	b.ls	40337c <ferror@plt+0x1cbc>  // b.plast
  403374:	mov	w0, #0x27                  	// #39
  403378:	strb	w0, [x26, x19]
  40337c:	add	x0, x19, #0x1
  403380:	cmp	x0, x27
  403384:	b.cs	403390 <ferror@plt+0x1cd0>  // b.hs, b.nlast
  403388:	mov	w1, #0x5c                  	// #92
  40338c:	strb	w1, [x26, x0]
  403390:	add	x0, x19, #0x2
  403394:	cmp	x0, x27
  403398:	b.cs	4033a4 <ferror@plt+0x1ce4>  // b.hs, b.nlast
  40339c:	mov	w1, #0x27                  	// #39
  4033a0:	strb	w1, [x26, x0]
  4033a4:	add	x19, x19, #0x3
  4033a8:	mov	w20, w14
  4033ac:	mov	w3, #0x0                   	// #0
  4033b0:	mov	w23, #0x0                   	// #0
  4033b4:	str	w14, [sp, #144]
  4033b8:	b	40321c <ferror@plt+0x1b5c>
  4033bc:	str	x27, [sp, #112]
  4033c0:	mov	x27, #0x0                   	// #0
  4033c4:	b	40337c <ferror@plt+0x1cbc>
  4033c8:	str	xzr, [sp, #232]
  4033cc:	cmn	x24, #0x1
  4033d0:	b.ne	403408 <ferror@plt+0x1d48>  // b.any
  4033d4:	mov	x0, x21
  4033d8:	stp	x13, x6, [sp, #168]
  4033dc:	str	x10, [sp, #184]
  4033e0:	str	w7, [sp, #192]
  4033e4:	str	w18, [sp, #200]
  4033e8:	str	w14, [sp, #208]
  4033ec:	bl	401380 <strlen@plt>
  4033f0:	ldp	x13, x6, [sp, #168]
  4033f4:	mov	x24, x0
  4033f8:	ldr	w7, [sp, #192]
  4033fc:	ldr	w18, [sp, #200]
  403400:	ldr	w14, [sp, #208]
  403404:	ldr	x10, [sp, #184]
  403408:	mov	w20, w14
  40340c:	mov	x15, #0x0                   	// #0
  403410:	add	x2, x13, x15
  403414:	add	x3, sp, #0xe8
  403418:	add	x1, x21, x2
  40341c:	add	x0, sp, #0xe4
  403420:	sub	x2, x24, x2
  403424:	stp	x1, x13, [sp, #168]
  403428:	stp	x15, x6, [sp, #184]
  40342c:	str	x10, [sp, #200]
  403430:	stp	w7, w18, [sp, #208]
  403434:	str	w14, [sp, #216]
  403438:	bl	404b74 <ferror@plt+0x34b4>
  40343c:	ldp	w7, w18, [sp, #208]
  403440:	mov	x3, x0
  403444:	ldr	w14, [sp, #216]
  403448:	ldp	x13, x15, [sp, #176]
  40344c:	ldp	x6, x10, [sp, #192]
  403450:	cbz	x0, 403530 <ferror@plt+0x1e70>
  403454:	cmn	x0, #0x1
  403458:	b.eq	403480 <ferror@plt+0x1dc0>  // b.none
  40345c:	cmn	x0, #0x2
  403460:	ldr	x1, [sp, #168]
  403464:	b.ne	403490 <ferror@plt+0x1dd0>  // b.any
  403468:	add	x0, x13, x15
  40346c:	cmp	x24, x0
  403470:	b.ls	403480 <ferror@plt+0x1dc0>  // b.plast
  403474:	ldr	x0, [sp, #136]
  403478:	ldrb	w0, [x0, x15]
  40347c:	cbnz	w0, 403488 <ferror@plt+0x1dc8>
  403480:	mov	w20, #0x0                   	// #0
  403484:	b	403530 <ferror@plt+0x1e70>
  403488:	add	x15, x15, #0x1
  40348c:	b	403468 <ferror@plt+0x1da8>
  403490:	cmp	w28, #0x0
  403494:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  403498:	b.ne	4034dc <ferror@plt+0x1e1c>  // b.any
  40349c:	mov	x0, #0x1                   	// #1
  4034a0:	b	4034d4 <ferror@plt+0x1e14>
  4034a4:	ldrb	w2, [x1, x0]
  4034a8:	sub	w2, w2, #0x5b
  4034ac:	and	w2, w2, #0xff
  4034b0:	cmp	w2, #0x21
  4034b4:	b.hi	4034d0 <ferror@plt+0x1e10>  // b.pmore
  4034b8:	mov	x4, #0x1                   	// #1
  4034bc:	lsl	x2, x4, x2
  4034c0:	mov	x4, #0x2b                  	// #43
  4034c4:	movk	x4, #0x2, lsl #32
  4034c8:	tst	x2, x4
  4034cc:	b.ne	402f2c <ferror@plt+0x186c>  // b.any
  4034d0:	add	x0, x0, #0x1
  4034d4:	cmp	x0, x3
  4034d8:	b.ne	4034a4 <ferror@plt+0x1de4>  // b.any
  4034dc:	ldr	w0, [sp, #228]
  4034e0:	stp	x15, x13, [sp, #168]
  4034e4:	stp	x6, x10, [sp, #184]
  4034e8:	str	w7, [sp, #200]
  4034ec:	stp	w18, w14, [sp, #208]
  4034f0:	str	x3, [sp, #216]
  4034f4:	bl	401670 <iswprint@plt>
  4034f8:	ldr	x15, [sp, #168]
  4034fc:	cmp	w0, #0x0
  403500:	ldr	x3, [sp, #216]
  403504:	csel	w20, w20, wzr, ne  // ne = any
  403508:	add	x0, sp, #0xe8
  40350c:	add	x15, x15, x3
  403510:	str	x15, [sp, #168]
  403514:	str	x15, [sp, #216]
  403518:	bl	401530 <mbsinit@plt>
  40351c:	ldr	w7, [sp, #200]
  403520:	ldp	w18, w14, [sp, #208]
  403524:	ldp	x15, x13, [sp, #168]
  403528:	ldp	x6, x10, [sp, #184]
  40352c:	cbz	w0, 403410 <ferror@plt+0x1d50>
  403530:	cmp	x15, #0x1
  403534:	b.ls	403010 <ferror@plt+0x1950>  // b.plast
  403538:	eor	w0, w20, #0x1
  40353c:	add	x15, x13, x15
  403540:	and	w0, w22, w0
  403544:	mov	w3, #0x0                   	// #0
  403548:	and	w0, w0, #0xff
  40354c:	mov	w16, #0x5c                  	// #92
  403550:	mov	w1, #0x27                  	// #39
  403554:	mov	w17, #0x24                  	// #36
  403558:	cbz	w0, 40364c <ferror@plt+0x1f8c>
  40355c:	cmp	w25, #0x2
  403560:	cset	w3, eq  // eq = none
  403564:	cbnz	w28, 403724 <ferror@plt+0x2064>
  403568:	eor	w2, w23, #0x1
  40356c:	ands	w2, w3, w2
  403570:	b.eq	4035a8 <ferror@plt+0x1ee8>  // b.none
  403574:	cmp	x27, x19
  403578:	b.ls	403580 <ferror@plt+0x1ec0>  // b.plast
  40357c:	strb	w1, [x26, x19]
  403580:	add	x3, x19, #0x1
  403584:	cmp	x27, x3
  403588:	b.ls	403590 <ferror@plt+0x1ed0>  // b.plast
  40358c:	strb	w17, [x26, x3]
  403590:	add	x3, x19, #0x2
  403594:	cmp	x27, x3
  403598:	b.ls	4035a0 <ferror@plt+0x1ee0>  // b.plast
  40359c:	strb	w1, [x26, x3]
  4035a0:	add	x19, x19, #0x3
  4035a4:	mov	w23, w2
  4035a8:	cmp	x27, x19
  4035ac:	b.ls	4035b4 <ferror@plt+0x1ef4>  // b.plast
  4035b0:	strb	w16, [x26, x19]
  4035b4:	add	x3, x19, #0x1
  4035b8:	cmp	x27, x3
  4035bc:	b.ls	4035cc <ferror@plt+0x1f0c>  // b.plast
  4035c0:	lsr	w2, w7, #6
  4035c4:	add	w2, w2, #0x30
  4035c8:	strb	w2, [x26, x3]
  4035cc:	add	x3, x19, #0x2
  4035d0:	cmp	x27, x3
  4035d4:	b.ls	4035e4 <ferror@plt+0x1f24>  // b.plast
  4035d8:	ubfx	x2, x7, #3, #3
  4035dc:	add	w2, w2, #0x30
  4035e0:	strb	w2, [x26, x3]
  4035e4:	and	w7, w7, #0x7
  4035e8:	add	x19, x19, #0x3
  4035ec:	add	w7, w7, #0x30
  4035f0:	mov	w3, w0
  4035f4:	add	x2, x13, #0x1
  4035f8:	eor	w14, w3, #0x1
  4035fc:	and	w14, w23, w14
  403600:	cmp	x2, x15
  403604:	b.cs	403258 <ferror@plt+0x1b98>  // b.hs, b.nlast
  403608:	cbz	w14, 403630 <ferror@plt+0x1f70>
  40360c:	cmp	x27, x19
  403610:	b.ls	403618 <ferror@plt+0x1f58>  // b.plast
  403614:	strb	w1, [x26, x19]
  403618:	add	x13, x19, #0x1
  40361c:	cmp	x27, x13
  403620:	b.ls	403628 <ferror@plt+0x1f68>  // b.plast
  403624:	strb	w1, [x26, x13]
  403628:	add	x19, x19, #0x2
  40362c:	mov	w23, #0x0                   	// #0
  403630:	cmp	x27, x19
  403634:	b.ls	40363c <ferror@plt+0x1f7c>  // b.plast
  403638:	strb	w7, [x26, x19]
  40363c:	ldrb	w7, [x21, x2]
  403640:	add	x19, x19, #0x1
  403644:	mov	x13, x2
  403648:	b	403558 <ferror@plt+0x1e98>
  40364c:	cbz	w18, 4035f4 <ferror@plt+0x1f34>
  403650:	cmp	x27, x19
  403654:	b.ls	40365c <ferror@plt+0x1f9c>  // b.plast
  403658:	strb	w16, [x26, x19]
  40365c:	add	x19, x19, #0x1
  403660:	mov	w18, #0x0                   	// #0
  403664:	b	4035f4 <ferror@plt+0x1f34>
  403668:	mov	w3, w22
  40366c:	mov	w20, #0x0                   	// #0
  403670:	mov	w7, #0x30                  	// #48
  403674:	b	40321c <ferror@plt+0x1b5c>
  403678:	mov	w7, #0x3f                  	// #63
  40367c:	b	4030fc <ferror@plt+0x1a3c>
  403680:	mov	w7, w0
  403684:	b	4030fc <ferror@plt+0x1a3c>
  403688:	mov	w20, w14
  40368c:	str	w14, [sp, #144]
  403690:	b	402ed4 <ferror@plt+0x1814>
  403694:	cmp	x24, x13
  403698:	b	402c84 <ferror@plt+0x15c4>
  40369c:	ldr	x0, [sp, #112]
  4036a0:	cmp	x27, #0x0
  4036a4:	cset	w28, eq  // eq = none
  4036a8:	mov	w25, #0x2                   	// #2
  4036ac:	cmp	x0, #0x0
  4036b0:	csel	w20, w28, wzr, ne  // ne = any
  4036b4:	cbnz	w20, 402c28 <ferror@plt+0x1568>
  4036b8:	ldr	w0, [sp, #144]
  4036bc:	cmp	x6, #0x0
  4036c0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4036c4:	mov	x0, x19
  4036c8:	b.ne	40371c <ferror@plt+0x205c>  // b.any
  4036cc:	cmp	x27, x0
  4036d0:	b.ls	4036d8 <ferror@plt+0x2018>  // b.plast
  4036d4:	strb	wzr, [x26, x0]
  4036d8:	ldp	x29, x30, [sp, #16]
  4036dc:	ldp	x19, x20, [sp, #32]
  4036e0:	ldp	x21, x22, [sp, #48]
  4036e4:	ldp	x23, x24, [sp, #64]
  4036e8:	ldp	x25, x26, [sp, #80]
  4036ec:	ldp	x27, x28, [sp, #96]
  4036f0:	add	sp, sp, #0xf0
  4036f4:	ret
  4036f8:	mov	w0, w5
  4036fc:	b	4036bc <ferror@plt+0x1ffc>
  403700:	cmp	x27, x0
  403704:	b.ls	40370c <ferror@plt+0x204c>  // b.plast
  403708:	strb	w1, [x26, x0]
  40370c:	add	x0, x0, #0x1
  403710:	ldrb	w1, [x6, x0]
  403714:	cbnz	w1, 403700 <ferror@plt+0x2040>
  403718:	b	4036cc <ferror@plt+0x200c>
  40371c:	sub	x6, x6, x19
  403720:	b	403710 <ferror@plt+0x2050>
  403724:	mov	w22, w28
  403728:	b	403174 <ferror@plt+0x1ab4>
  40372c:	sub	sp, sp, #0x80
  403730:	stp	x29, x30, [sp, #16]
  403734:	add	x29, sp, #0x10
  403738:	stp	x19, x20, [sp, #32]
  40373c:	mov	w19, w0
  403740:	mov	x20, x3
  403744:	stp	x21, x22, [sp, #48]
  403748:	stp	x23, x24, [sp, #64]
  40374c:	mov	x24, x1
  403750:	stp	x25, x26, [sp, #80]
  403754:	mov	x25, x2
  403758:	stp	x27, x28, [sp, #96]
  40375c:	bl	401680 <__errno_location@plt>
  403760:	mov	x23, x0
  403764:	ldr	w0, [x0]
  403768:	adrp	x27, 418000 <ferror@plt+0x16940>
  40376c:	str	w0, [sp, #116]
  403770:	ldr	x28, [x27, #480]
  403774:	tbz	w19, #31, 40377c <ferror@plt+0x20bc>
  403778:	bl	401520 <abort@plt>
  40377c:	add	x22, x27, #0x1e0
  403780:	ldr	w0, [x22, #8]
  403784:	cmp	w0, w19
  403788:	b.gt	4037f4 <ferror@plt+0x2134>
  40378c:	mov	w0, #0x7fffffff            	// #2147483647
  403790:	cmp	w19, w0
  403794:	b.ne	40379c <ferror@plt+0x20dc>  // b.any
  403798:	bl	404914 <ferror@plt+0x3254>
  40379c:	add	x2, x22, #0x10
  4037a0:	add	w26, w19, #0x1
  4037a4:	cmp	x28, x2
  4037a8:	str	x2, [sp, #120]
  4037ac:	csel	x0, x28, xzr, ne  // ne = any
  4037b0:	sbfiz	x1, x26, #4, #32
  4037b4:	bl	404780 <ferror@plt+0x30c0>
  4037b8:	str	x0, [x27, #480]
  4037bc:	ldr	x2, [sp, #120]
  4037c0:	mov	x21, x0
  4037c4:	cmp	x28, x2
  4037c8:	b.ne	4037d4 <ferror@plt+0x2114>  // b.any
  4037cc:	ldp	x0, x1, [x22, #16]
  4037d0:	stp	x0, x1, [x21]
  4037d4:	ldr	w0, [x22, #8]
  4037d8:	mov	x28, x21
  4037dc:	mov	w1, #0x0                   	// #0
  4037e0:	sub	w2, w26, w0
  4037e4:	add	x0, x21, w0, sxtw #4
  4037e8:	sbfiz	x2, x2, #4, #32
  4037ec:	bl	401490 <memset@plt>
  4037f0:	str	w26, [x22, #8]
  4037f4:	sbfiz	x9, x19, #4, #32
  4037f8:	add	x19, x28, w19, sxtw #4
  4037fc:	ldp	x7, x0, [x20, #40]
  403800:	add	x27, x20, #0x8
  403804:	ldp	w4, w26, [x20]
  403808:	mov	x6, x27
  40380c:	ldr	x22, [x28, x9]
  403810:	orr	w26, w26, #0x1
  403814:	ldr	x21, [x19, #8]
  403818:	str	x0, [sp]
  40381c:	mov	x3, x25
  403820:	mov	x2, x24
  403824:	mov	x1, x22
  403828:	mov	w5, w26
  40382c:	mov	x0, x21
  403830:	str	x9, [sp, #120]
  403834:	bl	402b98 <ferror@plt+0x14d8>
  403838:	cmp	x22, x0
  40383c:	b.hi	403898 <ferror@plt+0x21d8>  // b.pmore
  403840:	ldr	x9, [sp, #120]
  403844:	add	x22, x0, #0x1
  403848:	adrp	x0, 418000 <ferror@plt+0x16940>
  40384c:	add	x0, x0, #0x280
  403850:	cmp	x21, x0
  403854:	str	x22, [x28, x9]
  403858:	b.eq	403864 <ferror@plt+0x21a4>  // b.none
  40385c:	mov	x0, x21
  403860:	bl	4015d0 <free@plt>
  403864:	mov	x0, x22
  403868:	bl	404720 <ferror@plt+0x3060>
  40386c:	ldp	x7, x1, [x20, #40]
  403870:	mov	x21, x0
  403874:	ldr	w4, [x20]
  403878:	mov	x6, x27
  40387c:	str	x0, [x19, #8]
  403880:	mov	w5, w26
  403884:	str	x1, [sp]
  403888:	mov	x3, x25
  40388c:	mov	x2, x24
  403890:	mov	x1, x22
  403894:	bl	402b98 <ferror@plt+0x14d8>
  403898:	ldr	w0, [sp, #116]
  40389c:	ldp	x29, x30, [sp, #16]
  4038a0:	ldp	x19, x20, [sp, #32]
  4038a4:	ldp	x25, x26, [sp, #80]
  4038a8:	ldp	x27, x28, [sp, #96]
  4038ac:	str	w0, [x23]
  4038b0:	mov	x0, x21
  4038b4:	ldp	x21, x22, [sp, #48]
  4038b8:	ldp	x23, x24, [sp, #64]
  4038bc:	add	sp, sp, #0x80
  4038c0:	ret
  4038c4:	stp	x29, x30, [sp, #-48]!
  4038c8:	mov	x29, sp
  4038cc:	stp	x19, x20, [sp, #16]
  4038d0:	mov	x19, x0
  4038d4:	str	x21, [sp, #32]
  4038d8:	bl	401680 <__errno_location@plt>
  4038dc:	ldr	w21, [x0]
  4038e0:	mov	x20, x0
  4038e4:	cbnz	x19, 4038f4 <ferror@plt+0x2234>
  4038e8:	adrp	x19, 418000 <ferror@plt+0x16940>
  4038ec:	add	x19, x19, #0x280
  4038f0:	add	x19, x19, #0x100
  4038f4:	mov	x0, x19
  4038f8:	mov	x1, #0x38                  	// #56
  4038fc:	bl	4048bc <ferror@plt+0x31fc>
  403900:	str	w21, [x20]
  403904:	ldp	x19, x20, [sp, #16]
  403908:	ldr	x21, [sp, #32]
  40390c:	ldp	x29, x30, [sp], #48
  403910:	ret
  403914:	cbnz	x0, 403924 <ferror@plt+0x2264>
  403918:	adrp	x0, 418000 <ferror@plt+0x16940>
  40391c:	add	x0, x0, #0x280
  403920:	add	x0, x0, #0x100
  403924:	ldr	w0, [x0]
  403928:	ret
  40392c:	cbnz	x0, 40393c <ferror@plt+0x227c>
  403930:	adrp	x0, 418000 <ferror@plt+0x16940>
  403934:	add	x0, x0, #0x280
  403938:	add	x0, x0, #0x100
  40393c:	str	w1, [x0]
  403940:	ret
  403944:	and	w1, w1, #0xff
  403948:	cbnz	x0, 403958 <ferror@plt+0x2298>
  40394c:	adrp	x0, 418000 <ferror@plt+0x16940>
  403950:	add	x0, x0, #0x280
  403954:	add	x0, x0, #0x100
  403958:	ubfx	x4, x1, #5, #3
  40395c:	add	x0, x0, #0x8
  403960:	and	w3, w1, #0x1f
  403964:	lsl	x4, x4, #2
  403968:	ldr	w6, [x0, x4]
  40396c:	lsr	w5, w6, w3
  403970:	eor	w1, w5, w2
  403974:	and	w1, w1, #0x1
  403978:	lsl	w1, w1, w3
  40397c:	eor	w1, w1, w6
  403980:	str	w1, [x0, x4]
  403984:	and	w0, w5, #0x1
  403988:	ret
  40398c:	mov	x2, x0
  403990:	cbnz	x0, 4039a0 <ferror@plt+0x22e0>
  403994:	adrp	x2, 418000 <ferror@plt+0x16940>
  403998:	add	x2, x2, #0x280
  40399c:	add	x2, x2, #0x100
  4039a0:	ldr	w0, [x2, #4]
  4039a4:	str	w1, [x2, #4]
  4039a8:	ret
  4039ac:	cbnz	x0, 4039bc <ferror@plt+0x22fc>
  4039b0:	adrp	x0, 418000 <ferror@plt+0x16940>
  4039b4:	add	x0, x0, #0x280
  4039b8:	add	x0, x0, #0x100
  4039bc:	mov	w3, #0xa                   	// #10
  4039c0:	str	w3, [x0]
  4039c4:	cmp	x1, #0x0
  4039c8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4039cc:	b.ne	4039dc <ferror@plt+0x231c>  // b.any
  4039d0:	stp	x29, x30, [sp, #-16]!
  4039d4:	mov	x29, sp
  4039d8:	bl	401520 <abort@plt>
  4039dc:	stp	x1, x2, [x0, #40]
  4039e0:	ret
  4039e4:	sub	sp, sp, #0x60
  4039e8:	stp	x29, x30, [sp, #16]
  4039ec:	add	x29, sp, #0x10
  4039f0:	stp	x19, x20, [sp, #32]
  4039f4:	stp	x21, x22, [sp, #48]
  4039f8:	mov	x21, x0
  4039fc:	mov	x22, x1
  403a00:	stp	x23, x24, [sp, #64]
  403a04:	mov	x23, x2
  403a08:	mov	x24, x3
  403a0c:	str	x25, [sp, #80]
  403a10:	cbnz	x4, 403a74 <ferror@plt+0x23b4>
  403a14:	adrp	x19, 418000 <ferror@plt+0x16940>
  403a18:	add	x19, x19, #0x280
  403a1c:	add	x19, x19, #0x100
  403a20:	bl	401680 <__errno_location@plt>
  403a24:	ldr	w25, [x0]
  403a28:	mov	x20, x0
  403a2c:	add	x6, x19, #0x8
  403a30:	ldr	x0, [x19, #48]
  403a34:	str	x0, [sp]
  403a38:	mov	x3, x24
  403a3c:	mov	x2, x23
  403a40:	ldp	w4, w5, [x19]
  403a44:	mov	x1, x22
  403a48:	ldr	x7, [x19, #40]
  403a4c:	mov	x0, x21
  403a50:	bl	402b98 <ferror@plt+0x14d8>
  403a54:	ldp	x29, x30, [sp, #16]
  403a58:	ldp	x21, x22, [sp, #48]
  403a5c:	ldp	x23, x24, [sp, #64]
  403a60:	str	w25, [x20]
  403a64:	ldp	x19, x20, [sp, #32]
  403a68:	ldr	x25, [sp, #80]
  403a6c:	add	sp, sp, #0x60
  403a70:	ret
  403a74:	mov	x19, x4
  403a78:	b	403a20 <ferror@plt+0x2360>
  403a7c:	sub	sp, sp, #0x80
  403a80:	stp	x29, x30, [sp, #16]
  403a84:	add	x29, sp, #0x10
  403a88:	stp	x19, x20, [sp, #32]
  403a8c:	mov	x20, x2
  403a90:	stp	x21, x22, [sp, #48]
  403a94:	stp	x23, x24, [sp, #64]
  403a98:	mov	x23, x0
  403a9c:	mov	x24, x1
  403aa0:	stp	x25, x26, [sp, #80]
  403aa4:	stp	x27, x28, [sp, #96]
  403aa8:	cbnz	x3, 403b78 <ferror@plt+0x24b8>
  403aac:	adrp	x19, 418000 <ferror@plt+0x16940>
  403ab0:	add	x19, x19, #0x280
  403ab4:	add	x19, x19, #0x100
  403ab8:	bl	401680 <__errno_location@plt>
  403abc:	ldr	w8, [x0]
  403ac0:	mov	x22, x0
  403ac4:	ldr	w5, [x19, #4]
  403ac8:	ldr	x0, [x19, #48]
  403acc:	str	x0, [sp]
  403ad0:	cmp	x20, #0x0
  403ad4:	add	x28, x19, #0x8
  403ad8:	cset	w25, eq  // eq = none
  403adc:	ldr	w4, [x19]
  403ae0:	ldr	x7, [x19, #40]
  403ae4:	orr	w25, w25, w5
  403ae8:	mov	x6, x28
  403aec:	mov	x3, x24
  403af0:	mov	x2, x23
  403af4:	mov	w5, w25
  403af8:	mov	x1, #0x0                   	// #0
  403afc:	mov	x0, #0x0                   	// #0
  403b00:	str	w8, [sp, #124]
  403b04:	bl	402b98 <ferror@plt+0x14d8>
  403b08:	add	x27, x0, #0x1
  403b0c:	mov	x21, x0
  403b10:	mov	x0, x27
  403b14:	bl	404720 <ferror@plt+0x3060>
  403b18:	ldr	x1, [x19, #48]
  403b1c:	str	x1, [sp]
  403b20:	mov	x26, x0
  403b24:	mov	x6, x28
  403b28:	ldr	w4, [x19]
  403b2c:	mov	w5, w25
  403b30:	ldr	x7, [x19, #40]
  403b34:	mov	x3, x24
  403b38:	mov	x2, x23
  403b3c:	mov	x1, x27
  403b40:	bl	402b98 <ferror@plt+0x14d8>
  403b44:	ldr	w8, [sp, #124]
  403b48:	str	w8, [x22]
  403b4c:	cbz	x20, 403b54 <ferror@plt+0x2494>
  403b50:	str	x21, [x20]
  403b54:	mov	x0, x26
  403b58:	ldp	x29, x30, [sp, #16]
  403b5c:	ldp	x19, x20, [sp, #32]
  403b60:	ldp	x21, x22, [sp, #48]
  403b64:	ldp	x23, x24, [sp, #64]
  403b68:	ldp	x25, x26, [sp, #80]
  403b6c:	ldp	x27, x28, [sp, #96]
  403b70:	add	sp, sp, #0x80
  403b74:	ret
  403b78:	mov	x19, x3
  403b7c:	b	403ab8 <ferror@plt+0x23f8>
  403b80:	mov	x3, x2
  403b84:	mov	x2, #0x0                   	// #0
  403b88:	b	403a7c <ferror@plt+0x23bc>
  403b8c:	stp	x29, x30, [sp, #-64]!
  403b90:	mov	x29, sp
  403b94:	stp	x19, x20, [sp, #16]
  403b98:	adrp	x20, 418000 <ferror@plt+0x16940>
  403b9c:	add	x19, x20, #0x1e0
  403ba0:	stp	x21, x22, [sp, #32]
  403ba4:	mov	x22, #0x0                   	// #0
  403ba8:	ldr	x21, [x20, #480]
  403bac:	str	x23, [sp, #48]
  403bb0:	add	x23, x21, #0x8
  403bb4:	ldr	w0, [x19, #8]
  403bb8:	add	x22, x22, #0x1
  403bbc:	cmp	w0, w22
  403bc0:	b.gt	403c18 <ferror@plt+0x2558>
  403bc4:	ldr	x0, [x21, #8]
  403bc8:	adrp	x22, 418000 <ferror@plt+0x16940>
  403bcc:	add	x22, x22, #0x280
  403bd0:	cmp	x0, x22
  403bd4:	b.eq	403be4 <ferror@plt+0x2524>  // b.none
  403bd8:	bl	4015d0 <free@plt>
  403bdc:	mov	x0, #0x100                 	// #256
  403be0:	stp	x0, x22, [x19, #16]
  403be4:	add	x22, x19, #0x10
  403be8:	cmp	x21, x22
  403bec:	b.eq	403bfc <ferror@plt+0x253c>  // b.none
  403bf0:	mov	x0, x21
  403bf4:	bl	4015d0 <free@plt>
  403bf8:	str	x22, [x20, #480]
  403bfc:	mov	w0, #0x1                   	// #1
  403c00:	str	w0, [x19, #8]
  403c04:	ldp	x19, x20, [sp, #16]
  403c08:	ldp	x21, x22, [sp, #32]
  403c0c:	ldr	x23, [sp, #48]
  403c10:	ldp	x29, x30, [sp], #64
  403c14:	ret
  403c18:	lsl	x0, x22, #4
  403c1c:	ldr	x0, [x23, x0]
  403c20:	bl	4015d0 <free@plt>
  403c24:	b	403bb4 <ferror@plt+0x24f4>
  403c28:	adrp	x3, 418000 <ferror@plt+0x16940>
  403c2c:	add	x3, x3, #0x280
  403c30:	add	x3, x3, #0x100
  403c34:	mov	x2, #0xffffffffffffffff    	// #-1
  403c38:	b	40372c <ferror@plt+0x206c>
  403c3c:	adrp	x3, 418000 <ferror@plt+0x16940>
  403c40:	add	x3, x3, #0x280
  403c44:	add	x3, x3, #0x100
  403c48:	b	40372c <ferror@plt+0x206c>
  403c4c:	mov	x1, x0
  403c50:	mov	w0, #0x0                   	// #0
  403c54:	b	403c28 <ferror@plt+0x2568>
  403c58:	mov	x2, x1
  403c5c:	mov	x1, x0
  403c60:	mov	w0, #0x0                   	// #0
  403c64:	b	403c3c <ferror@plt+0x257c>
  403c68:	stp	x29, x30, [sp, #-96]!
  403c6c:	add	x8, sp, #0x28
  403c70:	mov	x29, sp
  403c74:	stp	x19, x20, [sp, #16]
  403c78:	mov	x20, x2
  403c7c:	mov	w19, w0
  403c80:	mov	w0, w1
  403c84:	bl	402a24 <ferror@plt+0x1364>
  403c88:	add	x3, sp, #0x28
  403c8c:	mov	x1, x20
  403c90:	mov	w0, w19
  403c94:	mov	x2, #0xffffffffffffffff    	// #-1
  403c98:	bl	40372c <ferror@plt+0x206c>
  403c9c:	ldp	x19, x20, [sp, #16]
  403ca0:	ldp	x29, x30, [sp], #96
  403ca4:	ret
  403ca8:	stp	x29, x30, [sp, #-112]!
  403cac:	add	x8, sp, #0x38
  403cb0:	mov	x29, sp
  403cb4:	stp	x19, x20, [sp, #16]
  403cb8:	mov	x20, x2
  403cbc:	mov	w19, w0
  403cc0:	mov	w0, w1
  403cc4:	str	x21, [sp, #32]
  403cc8:	mov	x21, x3
  403ccc:	bl	402a24 <ferror@plt+0x1364>
  403cd0:	add	x3, sp, #0x38
  403cd4:	mov	x2, x21
  403cd8:	mov	x1, x20
  403cdc:	mov	w0, w19
  403ce0:	bl	40372c <ferror@plt+0x206c>
  403ce4:	ldp	x19, x20, [sp, #16]
  403ce8:	ldr	x21, [sp, #32]
  403cec:	ldp	x29, x30, [sp], #112
  403cf0:	ret
  403cf4:	mov	x2, x1
  403cf8:	mov	w1, w0
  403cfc:	mov	w0, #0x0                   	// #0
  403d00:	b	403c68 <ferror@plt+0x25a8>
  403d04:	mov	x3, x2
  403d08:	mov	x2, x1
  403d0c:	mov	w1, w0
  403d10:	mov	w0, #0x0                   	// #0
  403d14:	b	403ca8 <ferror@plt+0x25e8>
  403d18:	stp	x29, x30, [sp, #-112]!
  403d1c:	mov	x29, sp
  403d20:	stp	x19, x20, [sp, #16]
  403d24:	mov	x20, x1
  403d28:	adrp	x1, 418000 <ferror@plt+0x16940>
  403d2c:	add	x1, x1, #0x280
  403d30:	mov	x19, x0
  403d34:	add	x1, x1, #0x100
  403d38:	str	x21, [sp, #32]
  403d3c:	and	w21, w2, #0xff
  403d40:	mov	x2, #0x38                  	// #56
  403d44:	add	x0, sp, x2
  403d48:	bl	401360 <memcpy@plt>
  403d4c:	mov	w1, w21
  403d50:	add	x0, sp, #0x38
  403d54:	mov	w2, #0x1                   	// #1
  403d58:	bl	403944 <ferror@plt+0x2284>
  403d5c:	add	x3, sp, #0x38
  403d60:	mov	x2, x20
  403d64:	mov	x1, x19
  403d68:	mov	w0, #0x0                   	// #0
  403d6c:	bl	40372c <ferror@plt+0x206c>
  403d70:	ldp	x19, x20, [sp, #16]
  403d74:	ldr	x21, [sp, #32]
  403d78:	ldp	x29, x30, [sp], #112
  403d7c:	ret
  403d80:	mov	w2, w1
  403d84:	mov	x1, #0xffffffffffffffff    	// #-1
  403d88:	b	403d18 <ferror@plt+0x2658>
  403d8c:	mov	w1, #0x3a                  	// #58
  403d90:	b	403d80 <ferror@plt+0x26c0>
  403d94:	mov	w2, #0x3a                  	// #58
  403d98:	b	403d18 <ferror@plt+0x2658>
  403d9c:	stp	x29, x30, [sp, #-160]!
  403da0:	add	x8, sp, #0x20
  403da4:	mov	x29, sp
  403da8:	stp	x19, x20, [sp, #16]
  403dac:	mov	x20, x2
  403db0:	mov	w19, w0
  403db4:	mov	w0, w1
  403db8:	bl	402a24 <ferror@plt+0x1364>
  403dbc:	add	x1, sp, #0x20
  403dc0:	add	x0, sp, #0x68
  403dc4:	mov	x2, #0x38                  	// #56
  403dc8:	bl	401360 <memcpy@plt>
  403dcc:	add	x0, sp, #0x68
  403dd0:	mov	w2, #0x1                   	// #1
  403dd4:	mov	w1, #0x3a                  	// #58
  403dd8:	bl	403944 <ferror@plt+0x2284>
  403ddc:	add	x3, sp, #0x68
  403de0:	mov	x1, x20
  403de4:	mov	w0, w19
  403de8:	mov	x2, #0xffffffffffffffff    	// #-1
  403dec:	bl	40372c <ferror@plt+0x206c>
  403df0:	ldp	x19, x20, [sp, #16]
  403df4:	ldp	x29, x30, [sp], #160
  403df8:	ret
  403dfc:	stp	x29, x30, [sp, #-128]!
  403e00:	mov	x29, sp
  403e04:	stp	x21, x22, [sp, #32]
  403e08:	mov	x22, x1
  403e0c:	adrp	x1, 418000 <ferror@plt+0x16940>
  403e10:	add	x1, x1, #0x280
  403e14:	mov	x21, x4
  403e18:	add	x1, x1, #0x100
  403e1c:	stp	x19, x20, [sp, #16]
  403e20:	mov	x20, x3
  403e24:	mov	w19, w0
  403e28:	add	x0, sp, #0x48
  403e2c:	str	x23, [sp, #48]
  403e30:	mov	x23, x2
  403e34:	mov	x2, #0x38                  	// #56
  403e38:	bl	401360 <memcpy@plt>
  403e3c:	mov	x2, x23
  403e40:	mov	x1, x22
  403e44:	add	x0, sp, #0x48
  403e48:	bl	4039ac <ferror@plt+0x22ec>
  403e4c:	add	x3, sp, #0x48
  403e50:	mov	x2, x21
  403e54:	mov	x1, x20
  403e58:	mov	w0, w19
  403e5c:	bl	40372c <ferror@plt+0x206c>
  403e60:	ldp	x19, x20, [sp, #16]
  403e64:	ldp	x21, x22, [sp, #32]
  403e68:	ldr	x23, [sp, #48]
  403e6c:	ldp	x29, x30, [sp], #128
  403e70:	ret
  403e74:	mov	x4, #0xffffffffffffffff    	// #-1
  403e78:	b	403dfc <ferror@plt+0x273c>
  403e7c:	mov	x3, x2
  403e80:	mov	x2, x1
  403e84:	mov	x1, x0
  403e88:	mov	w0, #0x0                   	// #0
  403e8c:	b	403e74 <ferror@plt+0x27b4>
  403e90:	mov	x4, x3
  403e94:	mov	x3, x2
  403e98:	mov	x2, x1
  403e9c:	mov	x1, x0
  403ea0:	mov	w0, #0x0                   	// #0
  403ea4:	b	403dfc <ferror@plt+0x273c>
  403ea8:	adrp	x3, 418000 <ferror@plt+0x16940>
  403eac:	add	x3, x3, #0x1e0
  403eb0:	add	x3, x3, #0x20
  403eb4:	b	40372c <ferror@plt+0x206c>
  403eb8:	mov	x2, x1
  403ebc:	mov	x1, x0
  403ec0:	mov	w0, #0x0                   	// #0
  403ec4:	b	403ea8 <ferror@plt+0x27e8>
  403ec8:	mov	x2, #0xffffffffffffffff    	// #-1
  403ecc:	b	403ea8 <ferror@plt+0x27e8>
  403ed0:	mov	x1, x0
  403ed4:	mov	w0, #0x0                   	// #0
  403ed8:	b	403ec8 <ferror@plt+0x2808>
  403edc:	stp	x29, x30, [sp, #-16]!
  403ee0:	mov	x3, x2
  403ee4:	mov	x2, x1
  403ee8:	mov	x29, sp
  403eec:	mov	x1, #0x1                   	// #1
  403ef0:	bl	401610 <fwrite@plt>
  403ef4:	mov	x0, #0x0                   	// #0
  403ef8:	ldp	x29, x30, [sp], #16
  403efc:	ret
  403f00:	stp	x29, x30, [sp, #-16]!
  403f04:	mov	w3, w0
  403f08:	mov	w1, #0xffff                	// #65535
  403f0c:	mov	x29, sp
  403f10:	mov	x0, x2
  403f14:	cmp	w3, w1
  403f18:	b.hi	403f38 <ferror@plt+0x2878>  // b.pmore
  403f1c:	adrp	x2, 405000 <ferror@plt+0x3940>
  403f20:	add	x2, x2, #0xc00
  403f24:	mov	w1, #0x1                   	// #1
  403f28:	bl	401560 <__fprintf_chk@plt>
  403f2c:	mov	x0, #0xffffffffffffffff    	// #-1
  403f30:	ldp	x29, x30, [sp], #16
  403f34:	ret
  403f38:	adrp	x2, 405000 <ferror@plt+0x3940>
  403f3c:	add	x2, x2, #0xc07
  403f40:	b	403f24 <ferror@plt+0x2864>
  403f44:	stp	x29, x30, [sp, #-48]!
  403f48:	mov	x29, sp
  403f4c:	stp	x19, x20, [sp, #16]
  403f50:	mov	w19, w0
  403f54:	str	x21, [sp, #32]
  403f58:	cbnz	x1, 403f98 <ferror@plt+0x28d8>
  403f5c:	mov	w2, #0x5                   	// #5
  403f60:	adrp	x1, 405000 <ferror@plt+0x3940>
  403f64:	mov	x0, #0x0                   	// #0
  403f68:	add	x1, x1, #0xc0e
  403f6c:	bl	401640 <dcgettext@plt>
  403f70:	mov	x2, x0
  403f74:	mov	w3, w19
  403f78:	mov	w1, #0x0                   	// #0
  403f7c:	mov	w0, #0x1                   	// #1
  403f80:	bl	4013b0 <error@plt>
  403f84:	mov	x0, #0xffffffffffffffff    	// #-1
  403f88:	ldp	x19, x20, [sp, #16]
  403f8c:	ldr	x21, [sp, #32]
  403f90:	ldp	x29, x30, [sp], #48
  403f94:	ret
  403f98:	mov	x20, x1
  403f9c:	mov	w2, #0x5                   	// #5
  403fa0:	adrp	x1, 405000 <ferror@plt+0x3940>
  403fa4:	mov	x0, #0x0                   	// #0
  403fa8:	add	x1, x1, #0xc3b
  403fac:	bl	401640 <dcgettext@plt>
  403fb0:	mov	x1, x20
  403fb4:	mov	x21, x0
  403fb8:	mov	w2, #0x5                   	// #5
  403fbc:	mov	x0, #0x0                   	// #0
  403fc0:	bl	401640 <dcgettext@plt>
  403fc4:	mov	x4, x0
  403fc8:	mov	w3, w19
  403fcc:	mov	x2, x21
  403fd0:	mov	w1, #0x0                   	// #0
  403fd4:	mov	w0, #0x1                   	// #1
  403fd8:	bl	4013b0 <error@plt>
  403fdc:	b	403f84 <ferror@plt+0x28c4>
  403fe0:	stp	x29, x30, [sp, #-160]!
  403fe4:	mov	x29, sp
  403fe8:	stp	x23, x24, [sp, #48]
  403fec:	adrp	x23, 418000 <ferror@plt+0x16940>
  403ff0:	stp	x19, x20, [sp, #16]
  403ff4:	mov	w19, w0
  403ff8:	ldr	w0, [x23, #952]
  403ffc:	stp	x21, x22, [sp, #32]
  404000:	mov	x20, x3
  404004:	mov	x22, x2
  404008:	stp	x25, x26, [sp, #64]
  40400c:	add	x21, x23, #0x3b8
  404010:	mov	x25, x1
  404014:	cbnz	w0, 404074 <ferror@plt+0x29b4>
  404018:	bl	404d60 <ferror@plt+0x36a0>
  40401c:	adrp	x24, 405000 <ferror@plt+0x3940>
  404020:	add	x24, x24, #0xc6c
  404024:	mov	x26, x0
  404028:	mov	x1, x24
  40402c:	bl	401570 <strcmp@plt>
  404030:	cmp	w0, #0x0
  404034:	cset	w1, eq  // eq = none
  404038:	str	w1, [x21, #4]
  40403c:	cbz	w0, 40406c <ferror@plt+0x29ac>
  404040:	mov	x1, x24
  404044:	mov	x0, x26
  404048:	bl	401630 <iconv_open@plt>
  40404c:	str	x0, [x21, #8]
  404050:	cmn	x0, #0x1
  404054:	b.ne	40406c <ferror@plt+0x29ac>  // b.any
  404058:	mov	x1, x24
  40405c:	adrp	x0, 405000 <ferror@plt+0x3940>
  404060:	add	x0, x0, #0xc72
  404064:	bl	401630 <iconv_open@plt>
  404068:	str	x0, [x21, #8]
  40406c:	mov	w0, #0x1                   	// #1
  404070:	str	w0, [x23, #952]
  404074:	ldr	w0, [x21, #4]
  404078:	cbnz	w0, 4040b4 <ferror@plt+0x29f4>
  40407c:	ldr	x0, [x21, #8]
  404080:	cmn	x0, #0x1
  404084:	b.ne	4040b4 <ferror@plt+0x29f4>  // b.any
  404088:	adrp	x1, 405000 <ferror@plt+0x3940>
  40408c:	mov	x2, x20
  404090:	add	x1, x1, #0xc78
  404094:	mov	w0, w19
  404098:	blr	x22
  40409c:	ldp	x19, x20, [sp, #16]
  4040a0:	ldp	x21, x22, [sp, #32]
  4040a4:	ldp	x23, x24, [sp, #48]
  4040a8:	ldp	x25, x26, [sp, #64]
  4040ac:	ldp	x29, x30, [sp], #160
  4040b0:	ret
  4040b4:	cmp	w19, #0x7f
  4040b8:	add	x23, sp, #0x58
  4040bc:	b.hi	40411c <ferror@plt+0x2a5c>  // b.pmore
  4040c0:	mov	w0, #0x1                   	// #1
  4040c4:	strb	w19, [sp, #88]
  4040c8:	sxtw	x1, w0
  4040cc:	ldr	w0, [x21, #4]
  4040d0:	cbnz	w0, 404178 <ferror@plt+0x2ab8>
  4040d4:	mov	x0, #0x19                  	// #25
  4040d8:	str	x0, [sp, #120]
  4040dc:	ldr	x0, [x21, #8]
  4040e0:	add	x4, sp, #0x78
  4040e4:	add	x3, sp, #0x70
  4040e8:	add	x2, sp, #0x68
  4040ec:	stp	x23, x1, [sp, #96]
  4040f0:	add	x1, sp, #0x60
  4040f4:	add	x23, sp, #0x80
  4040f8:	str	x23, [sp, #112]
  4040fc:	bl	401580 <iconv@plt>
  404100:	ldr	x1, [sp, #104]
  404104:	cbnz	x1, 404110 <ferror@plt+0x2a50>
  404108:	cmn	x0, #0x1
  40410c:	b.ne	404140 <ferror@plt+0x2a80>  // b.any
  404110:	mov	x2, x20
  404114:	mov	x1, #0x0                   	// #0
  404118:	b	404094 <ferror@plt+0x29d4>
  40411c:	mov	w1, w19
  404120:	mov	x0, x23
  404124:	mov	w2, #0x6                   	// #6
  404128:	bl	4041ac <ferror@plt+0x2aec>
  40412c:	tbz	w0, #31, 4040c8 <ferror@plt+0x2a08>
  404130:	adrp	x1, 405000 <ferror@plt+0x3940>
  404134:	mov	x2, x20
  404138:	add	x1, x1, #0xc92
  40413c:	b	404094 <ferror@plt+0x29d4>
  404140:	ldr	x0, [x21, #8]
  404144:	mov	x2, #0x0                   	// #0
  404148:	add	x4, sp, #0x78
  40414c:	add	x3, sp, #0x70
  404150:	mov	x1, #0x0                   	// #0
  404154:	bl	401580 <iconv@plt>
  404158:	cmn	x0, #0x1
  40415c:	mov	x2, x20
  404160:	b.eq	404114 <ferror@plt+0x2a54>  // b.none
  404164:	ldr	x1, [sp, #112]
  404168:	sub	x1, x1, x23
  40416c:	mov	x0, x23
  404170:	blr	x25
  404174:	b	40409c <ferror@plt+0x29dc>
  404178:	mov	x2, x20
  40417c:	b	40416c <ferror@plt+0x2aac>
  404180:	cmp	w2, #0x0
  404184:	mov	x3, x0
  404188:	adrp	x4, 403000 <ferror@plt+0x1940>
  40418c:	mov	w0, w1
  404190:	add	x2, x4, #0xf44
  404194:	adrp	x1, 403000 <ferror@plt+0x1940>
  404198:	add	x1, x1, #0xf00
  40419c:	csel	x2, x2, x1, ne  // ne = any
  4041a0:	adrp	x1, 403000 <ferror@plt+0x1940>
  4041a4:	add	x1, x1, #0xedc
  4041a8:	b	403fe0 <ferror@plt+0x2920>
  4041ac:	mov	x3, x0
  4041b0:	cmp	w1, #0x7f
  4041b4:	b.ls	4041f8 <ferror@plt+0x2b38>  // b.plast
  4041b8:	cmp	w1, #0x7ff
  4041bc:	b.ls	404248 <ferror@plt+0x2b88>  // b.plast
  4041c0:	mov	w0, #0xffff                	// #65535
  4041c4:	cmp	w1, w0
  4041c8:	b.hi	4041e4 <ferror@plt+0x2b24>  // b.pmore
  4041cc:	mov	w0, #0xffff2800            	// #-55296
  4041d0:	add	w0, w1, w0
  4041d4:	cmp	w0, #0x7ff
  4041d8:	b.hi	404258 <ferror@plt+0x2b98>  // b.pmore
  4041dc:	mov	w0, #0xffffffff            	// #-1
  4041e0:	ret
  4041e4:	mov	w0, #0x10ffff              	// #1114111
  4041e8:	cmp	w1, w0
  4041ec:	b.hi	4041dc <ferror@plt+0x2b1c>  // b.pmore
  4041f0:	cmp	w2, #0x3
  4041f4:	b.gt	404200 <ferror@plt+0x2b40>
  4041f8:	mov	w0, #0xfffffffe            	// #-2
  4041fc:	b	4041e0 <ferror@plt+0x2b20>
  404200:	and	w0, w1, #0x3f
  404204:	lsr	w1, w1, #6
  404208:	orr	w0, w0, #0xffffff80
  40420c:	orr	w1, w1, #0x10000
  404210:	strb	w0, [x3, #3]
  404214:	mov	w0, #0x4                   	// #4
  404218:	and	w2, w1, #0x3f
  40421c:	lsr	w1, w1, #6
  404220:	orr	w1, w1, #0x800
  404224:	orr	w2, w2, #0xffffff80
  404228:	strb	w2, [x3, #2]
  40422c:	and	w2, w1, #0x3f
  404230:	lsr	w1, w1, #6
  404234:	orr	w2, w2, #0xffffff80
  404238:	orr	w1, w1, #0xc0
  40423c:	strb	w1, [x3]
  404240:	strb	w2, [x3, #1]
  404244:	b	4041e0 <ferror@plt+0x2b20>
  404248:	cmp	w2, #0x1
  40424c:	b.le	4041f8 <ferror@plt+0x2b38>
  404250:	mov	w0, #0x2                   	// #2
  404254:	b	40422c <ferror@plt+0x2b6c>
  404258:	cmp	w2, #0x2
  40425c:	b.le	4041f8 <ferror@plt+0x2b38>
  404260:	mov	w0, #0x3                   	// #3
  404264:	b	404218 <ferror@plt+0x2b58>
  404268:	sub	sp, sp, #0x50
  40426c:	stp	x29, x30, [sp, #32]
  404270:	add	x29, sp, #0x20
  404274:	stp	x19, x20, [sp, #48]
  404278:	mov	x20, x0
  40427c:	mov	x19, x4
  404280:	str	x21, [sp, #64]
  404284:	mov	x21, x5
  404288:	cbz	x1, 40431c <ferror@plt+0x2c5c>
  40428c:	mov	x5, x3
  404290:	mov	x4, x2
  404294:	mov	x3, x1
  404298:	adrp	x2, 405000 <ferror@plt+0x3940>
  40429c:	mov	w1, #0x1                   	// #1
  4042a0:	add	x2, x2, #0xca9
  4042a4:	bl	401560 <__fprintf_chk@plt>
  4042a8:	mov	w2, #0x5                   	// #5
  4042ac:	adrp	x1, 405000 <ferror@plt+0x3940>
  4042b0:	mov	x0, #0x0                   	// #0
  4042b4:	add	x1, x1, #0xcbc
  4042b8:	bl	401640 <dcgettext@plt>
  4042bc:	mov	x3, x0
  4042c0:	mov	w4, #0x7e3                 	// #2019
  4042c4:	mov	w1, #0x1                   	// #1
  4042c8:	mov	x0, x20
  4042cc:	adrp	x2, 405000 <ferror@plt+0x3940>
  4042d0:	add	x2, x2, #0xf9c
  4042d4:	bl	401560 <__fprintf_chk@plt>
  4042d8:	mov	w2, #0x5                   	// #5
  4042dc:	adrp	x1, 405000 <ferror@plt+0x3940>
  4042e0:	mov	x0, #0x0                   	// #0
  4042e4:	add	x1, x1, #0xcc0
  4042e8:	bl	401640 <dcgettext@plt>
  4042ec:	mov	x1, x20
  4042f0:	bl	401650 <fputs_unlocked@plt>
  4042f4:	cmp	x21, #0x9
  4042f8:	b.hi	40458c <ferror@plt+0x2ecc>  // b.pmore
  4042fc:	cmp	w21, #0x9
  404300:	b.hi	40458c <ferror@plt+0x2ecc>  // b.pmore
  404304:	adrp	x0, 405000 <ferror@plt+0x3940>
  404308:	add	x0, x0, #0xf88
  40430c:	ldrh	w0, [x0, w21, uxtw #1]
  404310:	adr	x1, 40431c <ferror@plt+0x2c5c>
  404314:	add	x0, x1, w0, sxth #2
  404318:	br	x0
  40431c:	mov	x4, x3
  404320:	mov	w1, #0x1                   	// #1
  404324:	mov	x3, x2
  404328:	adrp	x2, 405000 <ferror@plt+0x3940>
  40432c:	add	x2, x2, #0xcb5
  404330:	bl	401560 <__fprintf_chk@plt>
  404334:	b	4042a8 <ferror@plt+0x2be8>
  404338:	mov	w2, #0x5                   	// #5
  40433c:	adrp	x1, 405000 <ferror@plt+0x3940>
  404340:	mov	x0, #0x0                   	// #0
  404344:	add	x1, x1, #0xd8c
  404348:	bl	401640 <dcgettext@plt>
  40434c:	mov	x2, x0
  404350:	mov	x0, x20
  404354:	mov	w1, #0x1                   	// #1
  404358:	ldr	x3, [x19]
  40435c:	ldp	x29, x30, [sp, #32]
  404360:	ldp	x19, x20, [sp, #48]
  404364:	ldr	x21, [sp, #64]
  404368:	add	sp, sp, #0x50
  40436c:	b	401560 <__fprintf_chk@plt>
  404370:	mov	w2, #0x5                   	// #5
  404374:	adrp	x1, 405000 <ferror@plt+0x3940>
  404378:	mov	x0, #0x0                   	// #0
  40437c:	add	x1, x1, #0xd9c
  404380:	bl	401640 <dcgettext@plt>
  404384:	mov	x2, x0
  404388:	mov	x0, x20
  40438c:	mov	w1, #0x1                   	// #1
  404390:	ldp	x3, x4, [x19]
  404394:	ldp	x29, x30, [sp, #32]
  404398:	ldp	x19, x20, [sp, #48]
  40439c:	ldr	x21, [sp, #64]
  4043a0:	add	sp, sp, #0x50
  4043a4:	b	401560 <__fprintf_chk@plt>
  4043a8:	mov	w2, #0x5                   	// #5
  4043ac:	adrp	x1, 405000 <ferror@plt+0x3940>
  4043b0:	mov	x0, #0x0                   	// #0
  4043b4:	add	x1, x1, #0xdb3
  4043b8:	bl	401640 <dcgettext@plt>
  4043bc:	mov	x2, x0
  4043c0:	mov	x0, x20
  4043c4:	mov	w1, #0x1                   	// #1
  4043c8:	ldp	x3, x4, [x19]
  4043cc:	ldr	x5, [x19, #16]
  4043d0:	ldp	x29, x30, [sp, #32]
  4043d4:	ldp	x19, x20, [sp, #48]
  4043d8:	ldr	x21, [sp, #64]
  4043dc:	add	sp, sp, #0x50
  4043e0:	b	401560 <__fprintf_chk@plt>
  4043e4:	mov	w2, #0x5                   	// #5
  4043e8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4043ec:	mov	x0, #0x0                   	// #0
  4043f0:	add	x1, x1, #0xdcf
  4043f4:	bl	401640 <dcgettext@plt>
  4043f8:	mov	x2, x0
  4043fc:	mov	x0, x20
  404400:	mov	w1, #0x1                   	// #1
  404404:	ldp	x3, x4, [x19]
  404408:	ldp	x5, x6, [x19, #16]
  40440c:	ldp	x29, x30, [sp, #32]
  404410:	ldp	x19, x20, [sp, #48]
  404414:	ldr	x21, [sp, #64]
  404418:	add	sp, sp, #0x50
  40441c:	b	401560 <__fprintf_chk@plt>
  404420:	mov	w2, #0x5                   	// #5
  404424:	adrp	x1, 405000 <ferror@plt+0x3940>
  404428:	mov	x0, #0x0                   	// #0
  40442c:	add	x1, x1, #0xdef
  404430:	bl	401640 <dcgettext@plt>
  404434:	mov	x2, x0
  404438:	mov	x0, x20
  40443c:	mov	w1, #0x1                   	// #1
  404440:	ldp	x3, x4, [x19]
  404444:	ldp	x5, x6, [x19, #16]
  404448:	ldp	x29, x30, [sp, #32]
  40444c:	ldr	x7, [x19, #32]
  404450:	ldp	x19, x20, [sp, #48]
  404454:	ldr	x21, [sp, #64]
  404458:	add	sp, sp, #0x50
  40445c:	b	401560 <__fprintf_chk@plt>
  404460:	mov	w2, #0x5                   	// #5
  404464:	adrp	x1, 405000 <ferror@plt+0x3940>
  404468:	mov	x0, #0x0                   	// #0
  40446c:	add	x1, x1, #0xe13
  404470:	bl	401640 <dcgettext@plt>
  404474:	mov	x2, x0
  404478:	ldp	x3, x4, [x19]
  40447c:	mov	x0, x20
  404480:	ldp	x5, x6, [x19, #16]
  404484:	ldp	x7, x1, [x19, #32]
  404488:	str	x1, [sp]
  40448c:	mov	w1, #0x1                   	// #1
  404490:	bl	401560 <__fprintf_chk@plt>
  404494:	ldp	x29, x30, [sp, #32]
  404498:	ldp	x19, x20, [sp, #48]
  40449c:	ldr	x21, [sp, #64]
  4044a0:	add	sp, sp, #0x50
  4044a4:	ret
  4044a8:	mov	w2, #0x5                   	// #5
  4044ac:	adrp	x1, 405000 <ferror@plt+0x3940>
  4044b0:	mov	x0, #0x0                   	// #0
  4044b4:	add	x1, x1, #0xe3b
  4044b8:	bl	401640 <dcgettext@plt>
  4044bc:	mov	x2, x0
  4044c0:	ldp	x3, x4, [x19]
  4044c4:	mov	x0, x20
  4044c8:	ldp	x5, x6, [x19, #16]
  4044cc:	ldr	x1, [x19, #48]
  4044d0:	ldr	x7, [x19, #32]
  4044d4:	str	x1, [sp, #8]
  4044d8:	ldr	x1, [x19, #40]
  4044dc:	str	x1, [sp]
  4044e0:	mov	w1, #0x1                   	// #1
  4044e4:	bl	401560 <__fprintf_chk@plt>
  4044e8:	b	404494 <ferror@plt+0x2dd4>
  4044ec:	mov	w2, #0x5                   	// #5
  4044f0:	adrp	x1, 405000 <ferror@plt+0x3940>
  4044f4:	mov	x0, #0x0                   	// #0
  4044f8:	add	x1, x1, #0xe67
  4044fc:	bl	401640 <dcgettext@plt>
  404500:	mov	x2, x0
  404504:	ldr	x1, [x19, #56]
  404508:	mov	x0, x20
  40450c:	ldp	x3, x4, [x19]
  404510:	ldp	x5, x6, [x19, #16]
  404514:	ldr	x7, [x19, #32]
  404518:	str	x1, [sp, #16]
  40451c:	ldr	x1, [x19, #48]
  404520:	str	x1, [sp, #8]
  404524:	ldr	x1, [x19, #40]
  404528:	str	x1, [sp]
  40452c:	mov	w1, #0x1                   	// #1
  404530:	bl	401560 <__fprintf_chk@plt>
  404534:	b	404494 <ferror@plt+0x2dd4>
  404538:	adrp	x1, 405000 <ferror@plt+0x3940>
  40453c:	add	x1, x1, #0xe97
  404540:	mov	w2, #0x5                   	// #5
  404544:	mov	x0, #0x0                   	// #0
  404548:	bl	401640 <dcgettext@plt>
  40454c:	ldr	x1, [x19, #64]
  404550:	mov	x2, x0
  404554:	ldp	x3, x4, [x19]
  404558:	mov	x0, x20
  40455c:	ldp	x5, x6, [x19, #16]
  404560:	ldr	x7, [x19, #32]
  404564:	str	x1, [sp, #24]
  404568:	ldr	x1, [x19, #56]
  40456c:	str	x1, [sp, #16]
  404570:	ldr	x1, [x19, #48]
  404574:	str	x1, [sp, #8]
  404578:	ldr	x1, [x19, #40]
  40457c:	str	x1, [sp]
  404580:	mov	w1, #0x1                   	// #1
  404584:	bl	401560 <__fprintf_chk@plt>
  404588:	b	404494 <ferror@plt+0x2dd4>
  40458c:	adrp	x1, 405000 <ferror@plt+0x3940>
  404590:	mov	w2, #0x5                   	// #5
  404594:	add	x1, x1, #0xecb
  404598:	b	404544 <ferror@plt+0x2e84>
  40459c:	mov	x5, #0x0                   	// #0
  4045a0:	ldr	x6, [x4, x5, lsl #3]
  4045a4:	cbnz	x6, 4045ac <ferror@plt+0x2eec>
  4045a8:	b	404268 <ferror@plt+0x2ba8>
  4045ac:	add	x5, x5, #0x1
  4045b0:	b	4045a0 <ferror@plt+0x2ee0>
  4045b4:	stp	x29, x30, [sp, #-96]!
  4045b8:	mov	x5, #0x0                   	// #0
  4045bc:	mov	x29, sp
  4045c0:	ldr	w7, [x4, #24]
  4045c4:	ldp	x6, x10, [x4]
  4045c8:	add	x4, sp, #0x10
  4045cc:	tbnz	w7, #31, 404600 <ferror@plt+0x2f40>
  4045d0:	add	x9, x6, #0xf
  4045d4:	mov	x8, x6
  4045d8:	and	x6, x9, #0xfffffffffffffff8
  4045dc:	ldr	x8, [x8]
  4045e0:	str	x8, [x4, x5, lsl #3]
  4045e4:	cbz	x8, 4045f4 <ferror@plt+0x2f34>
  4045e8:	add	x5, x5, #0x1
  4045ec:	cmp	x5, #0xa
  4045f0:	b.ne	4045cc <ferror@plt+0x2f0c>  // b.any
  4045f4:	bl	404268 <ferror@plt+0x2ba8>
  4045f8:	ldp	x29, x30, [sp], #96
  4045fc:	ret
  404600:	add	w9, w7, #0x8
  404604:	cmp	w9, #0x0
  404608:	b.le	404620 <ferror@plt+0x2f60>
  40460c:	add	x11, x6, #0xf
  404610:	mov	x8, x6
  404614:	mov	w7, w9
  404618:	and	x6, x11, #0xfffffffffffffff8
  40461c:	b	4045dc <ferror@plt+0x2f1c>
  404620:	add	x8, x10, w7, sxtw
  404624:	mov	w7, w9
  404628:	b	4045dc <ferror@plt+0x2f1c>
  40462c:	stp	x29, x30, [sp, #-240]!
  404630:	mov	x29, sp
  404634:	stp	x4, x5, [sp, #208]
  404638:	add	x4, sp, #0xf0
  40463c:	stp	x4, x4, [sp, #48]
  404640:	add	x4, sp, #0xd0
  404644:	str	x4, [sp, #64]
  404648:	mov	w4, #0xffffffe0            	// #-32
  40464c:	str	w4, [sp, #72]
  404650:	mov	w4, #0xffffff80            	// #-128
  404654:	str	w4, [sp, #76]
  404658:	ldp	x4, x5, [sp, #48]
  40465c:	stp	x4, x5, [sp, #16]
  404660:	ldp	x4, x5, [sp, #64]
  404664:	stp	x4, x5, [sp, #32]
  404668:	add	x4, sp, #0x10
  40466c:	str	q0, [sp, #80]
  404670:	str	q1, [sp, #96]
  404674:	str	q2, [sp, #112]
  404678:	str	q3, [sp, #128]
  40467c:	str	q4, [sp, #144]
  404680:	str	q5, [sp, #160]
  404684:	str	q6, [sp, #176]
  404688:	str	q7, [sp, #192]
  40468c:	stp	x6, x7, [sp, #224]
  404690:	bl	4045b4 <ferror@plt+0x2ef4>
  404694:	ldp	x29, x30, [sp], #240
  404698:	ret
  40469c:	stp	x29, x30, [sp, #-16]!
  4046a0:	mov	w2, #0x5                   	// #5
  4046a4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4046a8:	mov	x29, sp
  4046ac:	add	x1, x1, #0xf07
  4046b0:	mov	x0, #0x0                   	// #0
  4046b4:	bl	401640 <dcgettext@plt>
  4046b8:	mov	x1, x0
  4046bc:	adrp	x2, 405000 <ferror@plt+0x3940>
  4046c0:	mov	w0, #0x1                   	// #1
  4046c4:	add	x2, x2, #0xf1c
  4046c8:	bl	401480 <__printf_chk@plt>
  4046cc:	mov	w2, #0x5                   	// #5
  4046d0:	adrp	x1, 405000 <ferror@plt+0x3940>
  4046d4:	mov	x0, #0x0                   	// #0
  4046d8:	add	x1, x1, #0xf32
  4046dc:	bl	401640 <dcgettext@plt>
  4046e0:	mov	x1, x0
  4046e4:	adrp	x3, 405000 <ferror@plt+0x3940>
  4046e8:	add	x3, x3, #0x735
  4046ec:	adrp	x2, 405000 <ferror@plt+0x3940>
  4046f0:	mov	w0, #0x1                   	// #1
  4046f4:	add	x2, x2, #0x75d
  4046f8:	bl	401480 <__printf_chk@plt>
  4046fc:	mov	w2, #0x5                   	// #5
  404700:	adrp	x1, 405000 <ferror@plt+0x3940>
  404704:	mov	x0, #0x0                   	// #0
  404708:	add	x1, x1, #0xf46
  40470c:	bl	401640 <dcgettext@plt>
  404710:	ldp	x29, x30, [sp], #16
  404714:	adrp	x1, 418000 <ferror@plt+0x16940>
  404718:	ldr	x1, [x1, #584]
  40471c:	b	401650 <fputs_unlocked@plt>
  404720:	stp	x29, x30, [sp, #-32]!
  404724:	mov	x29, sp
  404728:	str	x19, [sp, #16]
  40472c:	mov	x19, x0
  404730:	bl	401440 <malloc@plt>
  404734:	cmp	x0, #0x0
  404738:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40473c:	b.eq	404744 <ferror@plt+0x3084>  // b.none
  404740:	bl	404914 <ferror@plt+0x3254>
  404744:	ldr	x19, [sp, #16]
  404748:	ldp	x29, x30, [sp], #32
  40474c:	ret
  404750:	mov	x2, x0
  404754:	mul	x0, x0, x1
  404758:	umulh	x2, x2, x1
  40475c:	cmp	x2, #0x0
  404760:	cset	x1, ne  // ne = any
  404764:	tbnz	x0, #63, 40476c <ferror@plt+0x30ac>
  404768:	cbz	x1, 404778 <ferror@plt+0x30b8>
  40476c:	stp	x29, x30, [sp, #-16]!
  404770:	mov	x29, sp
  404774:	bl	404914 <ferror@plt+0x3254>
  404778:	b	404720 <ferror@plt+0x3060>
  40477c:	b	404720 <ferror@plt+0x3060>
  404780:	stp	x29, x30, [sp, #-32]!
  404784:	cmp	x1, #0x0
  404788:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40478c:	mov	x29, sp
  404790:	str	x19, [sp, #16]
  404794:	b.eq	4047ac <ferror@plt+0x30ec>  // b.none
  404798:	bl	4015d0 <free@plt>
  40479c:	mov	x0, #0x0                   	// #0
  4047a0:	ldr	x19, [sp, #16]
  4047a4:	ldp	x29, x30, [sp], #32
  4047a8:	ret
  4047ac:	mov	x19, x1
  4047b0:	bl	4014e0 <realloc@plt>
  4047b4:	cmp	x0, #0x0
  4047b8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4047bc:	b.eq	4047a0 <ferror@plt+0x30e0>  // b.none
  4047c0:	bl	404914 <ferror@plt+0x3254>
  4047c4:	mov	x3, x1
  4047c8:	mul	x1, x1, x2
  4047cc:	umulh	x3, x3, x2
  4047d0:	cmp	x3, #0x0
  4047d4:	cset	x2, ne  // ne = any
  4047d8:	tbnz	x1, #63, 4047e0 <ferror@plt+0x3120>
  4047dc:	cbz	x2, 4047ec <ferror@plt+0x312c>
  4047e0:	stp	x29, x30, [sp, #-16]!
  4047e4:	mov	x29, sp
  4047e8:	bl	404914 <ferror@plt+0x3254>
  4047ec:	b	404780 <ferror@plt+0x30c0>
  4047f0:	ldr	x3, [x1]
  4047f4:	cbnz	x0, 404830 <ferror@plt+0x3170>
  4047f8:	cbnz	x3, 40480c <ferror@plt+0x314c>
  4047fc:	mov	x3, #0x80                  	// #128
  404800:	cmp	x2, #0x80
  404804:	udiv	x3, x3, x2
  404808:	cinc	x3, x3, hi  // hi = pmore
  40480c:	umulh	x5, x3, x2
  404810:	mul	x4, x3, x2
  404814:	cmp	x5, #0x0
  404818:	cset	x5, ne  // ne = any
  40481c:	tbnz	x4, #63, 404824 <ferror@plt+0x3164>
  404820:	cbz	x5, 40484c <ferror@plt+0x318c>
  404824:	stp	x29, x30, [sp, #-16]!
  404828:	mov	x29, sp
  40482c:	bl	404914 <ferror@plt+0x3254>
  404830:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  404834:	movk	x4, #0x5554
  404838:	udiv	x4, x4, x2
  40483c:	cmp	x4, x3
  404840:	b.ls	404824 <ferror@plt+0x3164>  // b.plast
  404844:	add	x4, x3, #0x1
  404848:	add	x3, x4, x3, lsr #1
  40484c:	str	x3, [x1]
  404850:	mul	x1, x3, x2
  404854:	b	404780 <ferror@plt+0x30c0>
  404858:	mov	x2, #0x1                   	// #1
  40485c:	b	4047f0 <ferror@plt+0x3130>
  404860:	stp	x29, x30, [sp, #-32]!
  404864:	mov	x29, sp
  404868:	str	x19, [sp, #16]
  40486c:	mov	x19, x0
  404870:	bl	404720 <ferror@plt+0x3060>
  404874:	mov	x2, x19
  404878:	mov	w1, #0x0                   	// #0
  40487c:	ldr	x19, [sp, #16]
  404880:	ldp	x29, x30, [sp], #32
  404884:	b	401490 <memset@plt>
  404888:	umulh	x2, x0, x1
  40488c:	stp	x29, x30, [sp, #-16]!
  404890:	mul	x4, x0, x1
  404894:	cmp	x2, #0x0
  404898:	mov	x29, sp
  40489c:	cset	x2, ne  // ne = any
  4048a0:	tbnz	x4, #63, 4048a8 <ferror@plt+0x31e8>
  4048a4:	cbz	x2, 4048ac <ferror@plt+0x31ec>
  4048a8:	bl	404914 <ferror@plt+0x3254>
  4048ac:	bl	4014c0 <calloc@plt>
  4048b0:	cbz	x0, 4048a8 <ferror@plt+0x31e8>
  4048b4:	ldp	x29, x30, [sp], #16
  4048b8:	ret
  4048bc:	stp	x29, x30, [sp, #-32]!
  4048c0:	mov	x29, sp
  4048c4:	stp	x19, x20, [sp, #16]
  4048c8:	mov	x19, x1
  4048cc:	mov	x20, x0
  4048d0:	mov	x0, x1
  4048d4:	bl	404720 <ferror@plt+0x3060>
  4048d8:	mov	x2, x19
  4048dc:	mov	x1, x20
  4048e0:	ldp	x19, x20, [sp, #16]
  4048e4:	ldp	x29, x30, [sp], #32
  4048e8:	b	401360 <memcpy@plt>
  4048ec:	stp	x29, x30, [sp, #-32]!
  4048f0:	mov	x29, sp
  4048f4:	str	x19, [sp, #16]
  4048f8:	mov	x19, x0
  4048fc:	bl	401380 <strlen@plt>
  404900:	add	x1, x0, #0x1
  404904:	mov	x0, x19
  404908:	ldr	x19, [sp, #16]
  40490c:	ldp	x29, x30, [sp], #32
  404910:	b	4048bc <ferror@plt+0x31fc>
  404914:	stp	x29, x30, [sp, #-32]!
  404918:	adrp	x0, 418000 <ferror@plt+0x16940>
  40491c:	mov	w2, #0x5                   	// #5
  404920:	mov	x29, sp
  404924:	str	x19, [sp, #16]
  404928:	adrp	x1, 405000 <ferror@plt+0x3940>
  40492c:	ldr	w19, [x0, #472]
  404930:	add	x1, x1, #0xfcb
  404934:	mov	x0, #0x0                   	// #0
  404938:	bl	401640 <dcgettext@plt>
  40493c:	adrp	x2, 405000 <ferror@plt+0x3940>
  404940:	mov	x3, x0
  404944:	add	x2, x2, #0x874
  404948:	mov	w0, w19
  40494c:	mov	w1, #0x0                   	// #0
  404950:	bl	4013b0 <error@plt>
  404954:	bl	401520 <abort@plt>
  404958:	stp	x29, x30, [sp, #-112]!
  40495c:	mov	x29, sp
  404960:	ldp	x4, x5, [x1]
  404964:	stp	x19, x20, [sp, #16]
  404968:	ldp	x2, x3, [x1, #16]
  40496c:	mov	x1, x0
  404970:	mov	w0, #0x1                   	// #1
  404974:	str	x21, [sp, #32]
  404978:	stp	x4, x5, [sp, #48]
  40497c:	stp	x2, x3, [sp, #64]
  404980:	stp	x4, x5, [sp, #80]
  404984:	stp	x2, x3, [sp, #96]
  404988:	add	x2, sp, #0x30
  40498c:	bl	4014d0 <__vprintf_chk@plt>
  404990:	mov	w19, w0
  404994:	tbz	w0, #31, 4049dc <ferror@plt+0x331c>
  404998:	adrp	x0, 418000 <ferror@plt+0x16940>
  40499c:	ldr	x0, [x0, #584]
  4049a0:	bl	4016c0 <ferror@plt>
  4049a4:	cbnz	w0, 4049dc <ferror@plt+0x331c>
  4049a8:	adrp	x0, 418000 <ferror@plt+0x16940>
  4049ac:	ldr	w20, [x0, #472]
  4049b0:	bl	401680 <__errno_location@plt>
  4049b4:	ldr	w21, [x0]
  4049b8:	mov	w2, #0x5                   	// #5
  4049bc:	adrp	x1, 405000 <ferror@plt+0x3940>
  4049c0:	mov	x0, #0x0                   	// #0
  4049c4:	add	x1, x1, #0xfdc
  4049c8:	bl	401640 <dcgettext@plt>
  4049cc:	mov	w1, w21
  4049d0:	mov	x2, x0
  4049d4:	mov	w0, w20
  4049d8:	bl	4013b0 <error@plt>
  4049dc:	mov	w0, w19
  4049e0:	ldp	x19, x20, [sp, #16]
  4049e4:	ldr	x21, [sp, #32]
  4049e8:	ldp	x29, x30, [sp], #112
  4049ec:	ret
  4049f0:	stp	x29, x30, [sp, #-272]!
  4049f4:	mov	x29, sp
  4049f8:	stp	x1, x2, [sp, #216]
  4049fc:	add	x1, sp, #0x110
  404a00:	stp	x1, x1, [sp, #48]
  404a04:	add	x1, sp, #0xd0
  404a08:	str	x1, [sp, #64]
  404a0c:	mov	w1, #0xffffffc8            	// #-56
  404a10:	str	w1, [sp, #72]
  404a14:	mov	w1, #0xffffff80            	// #-128
  404a18:	str	w1, [sp, #76]
  404a1c:	add	x1, sp, #0x10
  404a20:	stp	x3, x4, [sp, #232]
  404a24:	ldp	x2, x3, [sp, #48]
  404a28:	stp	x2, x3, [sp, #16]
  404a2c:	ldp	x2, x3, [sp, #64]
  404a30:	stp	x2, x3, [sp, #32]
  404a34:	str	q0, [sp, #80]
  404a38:	str	q1, [sp, #96]
  404a3c:	str	q2, [sp, #112]
  404a40:	str	q3, [sp, #128]
  404a44:	str	q4, [sp, #144]
  404a48:	str	q5, [sp, #160]
  404a4c:	str	q6, [sp, #176]
  404a50:	str	q7, [sp, #192]
  404a54:	stp	x5, x6, [sp, #248]
  404a58:	str	x7, [sp, #264]
  404a5c:	bl	404958 <ferror@plt+0x3298>
  404a60:	ldp	x29, x30, [sp], #272
  404a64:	ret
  404a68:	stp	x29, x30, [sp, #-112]!
  404a6c:	mov	x29, sp
  404a70:	ldp	x4, x5, [x2]
  404a74:	stp	x19, x20, [sp, #16]
  404a78:	mov	x20, x0
  404a7c:	ldp	x2, x3, [x2, #16]
  404a80:	str	x21, [sp, #32]
  404a84:	stp	x4, x5, [sp, #48]
  404a88:	stp	x2, x3, [sp, #64]
  404a8c:	stp	x4, x5, [sp, #80]
  404a90:	stp	x2, x3, [sp, #96]
  404a94:	mov	x2, x1
  404a98:	add	x3, sp, #0x30
  404a9c:	mov	w1, #0x1                   	// #1
  404aa0:	bl	4014b0 <__vfprintf_chk@plt>
  404aa4:	mov	w19, w0
  404aa8:	tbz	w0, #31, 404aec <ferror@plt+0x342c>
  404aac:	mov	x0, x20
  404ab0:	bl	4016c0 <ferror@plt>
  404ab4:	cbnz	w0, 404aec <ferror@plt+0x342c>
  404ab8:	adrp	x0, 418000 <ferror@plt+0x16940>
  404abc:	ldr	w20, [x0, #472]
  404ac0:	bl	401680 <__errno_location@plt>
  404ac4:	ldr	w21, [x0]
  404ac8:	mov	w2, #0x5                   	// #5
  404acc:	adrp	x1, 405000 <ferror@plt+0x3940>
  404ad0:	mov	x0, #0x0                   	// #0
  404ad4:	add	x1, x1, #0xfdc
  404ad8:	bl	401640 <dcgettext@plt>
  404adc:	mov	w1, w21
  404ae0:	mov	x2, x0
  404ae4:	mov	w0, w20
  404ae8:	bl	4013b0 <error@plt>
  404aec:	mov	w0, w19
  404af0:	ldp	x19, x20, [sp, #16]
  404af4:	ldr	x21, [sp, #32]
  404af8:	ldp	x29, x30, [sp], #112
  404afc:	ret
  404b00:	stp	x29, x30, [sp, #-256]!
  404b04:	mov	x29, sp
  404b08:	stp	x2, x3, [sp, #208]
  404b0c:	add	x2, sp, #0x100
  404b10:	stp	x2, x2, [sp, #48]
  404b14:	add	x2, sp, #0xd0
  404b18:	str	x2, [sp, #64]
  404b1c:	mov	w2, #0xffffffd0            	// #-48
  404b20:	str	w2, [sp, #72]
  404b24:	mov	w2, #0xffffff80            	// #-128
  404b28:	str	w2, [sp, #76]
  404b2c:	ldp	x2, x3, [sp, #48]
  404b30:	stp	x2, x3, [sp, #16]
  404b34:	ldp	x2, x3, [sp, #64]
  404b38:	stp	x2, x3, [sp, #32]
  404b3c:	add	x2, sp, #0x10
  404b40:	str	q0, [sp, #80]
  404b44:	str	q1, [sp, #96]
  404b48:	str	q2, [sp, #112]
  404b4c:	str	q3, [sp, #128]
  404b50:	str	q4, [sp, #144]
  404b54:	str	q5, [sp, #160]
  404b58:	str	q6, [sp, #176]
  404b5c:	str	q7, [sp, #192]
  404b60:	stp	x4, x5, [sp, #224]
  404b64:	stp	x6, x7, [sp, #240]
  404b68:	bl	404a68 <ferror@plt+0x33a8>
  404b6c:	ldp	x29, x30, [sp], #256
  404b70:	ret
  404b74:	stp	x29, x30, [sp, #-64]!
  404b78:	mov	x29, sp
  404b7c:	stp	x19, x20, [sp, #16]
  404b80:	stp	x21, x22, [sp, #32]
  404b84:	mov	x21, x1
  404b88:	mov	x22, x2
  404b8c:	cbnz	x0, 404be4 <ferror@plt+0x3524>
  404b90:	add	x19, sp, #0x3c
  404b94:	mov	x2, x22
  404b98:	mov	x1, x21
  404b9c:	mov	x0, x19
  404ba0:	bl	401350 <mbrtowc@plt>
  404ba4:	cmp	x22, #0x0
  404ba8:	mov	x20, x0
  404bac:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  404bb0:	b.ls	404bd0 <ferror@plt+0x3510>  // b.plast
  404bb4:	mov	w0, #0x0                   	// #0
  404bb8:	bl	404d00 <ferror@plt+0x3640>
  404bbc:	tst	w0, #0xff
  404bc0:	b.ne	404bd0 <ferror@plt+0x3510>  // b.any
  404bc4:	ldrb	w0, [x21]
  404bc8:	mov	x20, #0x1                   	// #1
  404bcc:	str	w0, [x19]
  404bd0:	mov	x0, x20
  404bd4:	ldp	x19, x20, [sp, #16]
  404bd8:	ldp	x21, x22, [sp, #32]
  404bdc:	ldp	x29, x30, [sp], #64
  404be0:	ret
  404be4:	mov	x19, x0
  404be8:	b	404b94 <ferror@plt+0x34d4>
  404bec:	stp	x29, x30, [sp, #-64]!
  404bf0:	mov	x29, sp
  404bf4:	stp	x19, x20, [sp, #16]
  404bf8:	adrp	x20, 418000 <ferror@plt+0x16940>
  404bfc:	mov	x19, x1
  404c00:	str	x21, [sp, #32]
  404c04:	mov	x21, x0
  404c08:	ldr	x0, [x20, #968]
  404c0c:	cbnz	x0, 404c28 <ferror@plt+0x3568>
  404c10:	mov	x2, #0x0                   	// #0
  404c14:	adrp	x1, 405000 <ferror@plt+0x3940>
  404c18:	mov	w0, #0x1fbf                	// #8127
  404c1c:	add	x1, x1, #0xffc
  404c20:	bl	4016a0 <newlocale@plt>
  404c24:	str	x0, [x20, #968]
  404c28:	ldr	x0, [x20, #968]
  404c2c:	cbnz	x0, 404c40 <ferror@plt+0x3580>
  404c30:	cbz	x19, 404c38 <ferror@plt+0x3578>
  404c34:	str	x21, [x19]
  404c38:	movi	v0.2d, #0x0
  404c3c:	b	404c80 <ferror@plt+0x35c0>
  404c40:	bl	4015a0 <uselocale@plt>
  404c44:	mov	x20, x0
  404c48:	cbz	x0, 404c30 <ferror@plt+0x3570>
  404c4c:	mov	x1, x19
  404c50:	mov	x0, x21
  404c54:	bl	4015c0 <strtold@plt>
  404c58:	str	q0, [sp, #48]
  404c5c:	bl	401680 <__errno_location@plt>
  404c60:	mov	x19, x0
  404c64:	mov	x0, x20
  404c68:	ldr	w21, [x19]
  404c6c:	bl	4015a0 <uselocale@plt>
  404c70:	ldr	q0, [sp, #48]
  404c74:	cbnz	x0, 404c7c <ferror@plt+0x35bc>
  404c78:	bl	401520 <abort@plt>
  404c7c:	str	w21, [x19]
  404c80:	ldp	x19, x20, [sp, #16]
  404c84:	ldr	x21, [sp, #32]
  404c88:	ldp	x29, x30, [sp], #64
  404c8c:	ret
  404c90:	stp	x29, x30, [sp, #-48]!
  404c94:	mov	x29, sp
  404c98:	stp	x19, x20, [sp, #16]
  404c9c:	mov	x19, x0
  404ca0:	str	x21, [sp, #32]
  404ca4:	bl	401400 <__fpending@plt>
  404ca8:	mov	x20, x0
  404cac:	mov	x0, x19
  404cb0:	bl	4013d0 <ferror_unlocked@plt>
  404cb4:	mov	w21, w0
  404cb8:	mov	x0, x19
  404cbc:	bl	404d8c <ferror@plt+0x36cc>
  404cc0:	cbnz	w21, 404cec <ferror@plt+0x362c>
  404cc4:	cbz	w0, 404cdc <ferror@plt+0x361c>
  404cc8:	cbnz	x20, 404cf8 <ferror@plt+0x3638>
  404ccc:	bl	401680 <__errno_location@plt>
  404cd0:	ldr	w0, [x0]
  404cd4:	cmp	w0, #0x9
  404cd8:	csetm	w0, ne  // ne = any
  404cdc:	ldp	x19, x20, [sp, #16]
  404ce0:	ldr	x21, [sp, #32]
  404ce4:	ldp	x29, x30, [sp], #48
  404ce8:	ret
  404cec:	cbnz	w0, 404cf8 <ferror@plt+0x3638>
  404cf0:	bl	401680 <__errno_location@plt>
  404cf4:	str	wzr, [x0]
  404cf8:	mov	w0, #0xffffffff            	// #-1
  404cfc:	b	404cdc <ferror@plt+0x361c>
  404d00:	stp	x29, x30, [sp, #-32]!
  404d04:	mov	x1, #0x0                   	// #0
  404d08:	mov	x29, sp
  404d0c:	str	x19, [sp, #16]
  404d10:	bl	4016b0 <setlocale@plt>
  404d14:	cbz	x0, 404d50 <ferror@plt+0x3690>
  404d18:	adrp	x1, 405000 <ferror@plt+0x3940>
  404d1c:	mov	x19, x0
  404d20:	add	x1, x1, #0xffc
  404d24:	bl	401570 <strcmp@plt>
  404d28:	cbz	w0, 404d58 <ferror@plt+0x3698>
  404d2c:	mov	x0, x19
  404d30:	adrp	x1, 405000 <ferror@plt+0x3940>
  404d34:	add	x1, x1, #0xffe
  404d38:	bl	401570 <strcmp@plt>
  404d3c:	cmp	w0, #0x0
  404d40:	cset	w0, ne  // ne = any
  404d44:	ldr	x19, [sp, #16]
  404d48:	ldp	x29, x30, [sp], #32
  404d4c:	ret
  404d50:	mov	w0, #0x1                   	// #1
  404d54:	b	404d44 <ferror@plt+0x3684>
  404d58:	mov	w0, #0x0                   	// #0
  404d5c:	b	404d44 <ferror@plt+0x3684>
  404d60:	stp	x29, x30, [sp, #-16]!
  404d64:	mov	w0, #0xe                   	// #14
  404d68:	mov	x29, sp
  404d6c:	bl	401430 <nl_langinfo@plt>
  404d70:	cbz	x0, 404d7c <ferror@plt+0x36bc>
  404d74:	ldrb	w1, [x0]
  404d78:	cbnz	w1, 404d84 <ferror@plt+0x36c4>
  404d7c:	adrp	x0, 405000 <ferror@plt+0x3940>
  404d80:	add	x0, x0, #0xc72
  404d84:	ldp	x29, x30, [sp], #16
  404d88:	ret
  404d8c:	stp	x29, x30, [sp, #-32]!
  404d90:	mov	x29, sp
  404d94:	stp	x19, x20, [sp, #16]
  404d98:	mov	x19, x0
  404d9c:	bl	401410 <fileno@plt>
  404da0:	tbz	w0, #31, 404db4 <ferror@plt+0x36f4>
  404da4:	mov	x0, x19
  404da8:	ldp	x19, x20, [sp, #16]
  404dac:	ldp	x29, x30, [sp], #32
  404db0:	b	401420 <fclose@plt>
  404db4:	mov	x0, x19
  404db8:	bl	401660 <__freading@plt>
  404dbc:	cbnz	w0, 404df4 <ferror@plt+0x3734>
  404dc0:	mov	x0, x19
  404dc4:	bl	404e20 <ferror@plt+0x3760>
  404dc8:	cbnz	w0, 404e14 <ferror@plt+0x3754>
  404dcc:	mov	w20, #0x0                   	// #0
  404dd0:	mov	x0, x19
  404dd4:	bl	401420 <fclose@plt>
  404dd8:	cbz	w20, 404de8 <ferror@plt+0x3728>
  404ddc:	bl	401680 <__errno_location@plt>
  404de0:	str	w20, [x0]
  404de4:	mov	w0, #0xffffffff            	// #-1
  404de8:	ldp	x19, x20, [sp, #16]
  404dec:	ldp	x29, x30, [sp], #32
  404df0:	ret
  404df4:	mov	x0, x19
  404df8:	bl	401410 <fileno@plt>
  404dfc:	mov	w2, #0x1                   	// #1
  404e00:	mov	x1, #0x0                   	// #0
  404e04:	bl	4013f0 <lseek@plt>
  404e08:	cmn	x0, #0x1
  404e0c:	b.ne	404dc0 <ferror@plt+0x3700>  // b.any
  404e10:	b	404dcc <ferror@plt+0x370c>
  404e14:	bl	401680 <__errno_location@plt>
  404e18:	ldr	w20, [x0]
  404e1c:	b	404dd0 <ferror@plt+0x3710>
  404e20:	stp	x29, x30, [sp, #-32]!
  404e24:	mov	x29, sp
  404e28:	str	x19, [sp, #16]
  404e2c:	mov	x19, x0
  404e30:	cbnz	x0, 404e44 <ferror@plt+0x3784>
  404e34:	mov	x0, x19
  404e38:	ldr	x19, [sp, #16]
  404e3c:	ldp	x29, x30, [sp], #32
  404e40:	b	401620 <fflush@plt>
  404e44:	bl	401660 <__freading@plt>
  404e48:	cbz	w0, 404e34 <ferror@plt+0x3774>
  404e4c:	ldr	w0, [x19]
  404e50:	tbz	w0, #8, 404e34 <ferror@plt+0x3774>
  404e54:	mov	x0, x19
  404e58:	mov	w2, #0x1                   	// #1
  404e5c:	mov	x1, #0x0                   	// #0
  404e60:	bl	404e68 <ferror@plt+0x37a8>
  404e64:	b	404e34 <ferror@plt+0x3774>
  404e68:	stp	x29, x30, [sp, #-48]!
  404e6c:	mov	x29, sp
  404e70:	stp	x19, x20, [sp, #16]
  404e74:	mov	x20, x1
  404e78:	mov	x19, x0
  404e7c:	ldr	x1, [x0, #8]
  404e80:	str	x21, [sp, #32]
  404e84:	mov	w21, w2
  404e88:	ldr	x2, [x0, #16]
  404e8c:	cmp	x2, x1
  404e90:	b.ne	404ee4 <ferror@plt+0x3824>  // b.any
  404e94:	ldp	x1, x2, [x0, #32]
  404e98:	cmp	x2, x1
  404e9c:	b.ne	404ee4 <ferror@plt+0x3824>  // b.any
  404ea0:	ldr	x1, [x0, #72]
  404ea4:	cbnz	x1, 404ee4 <ferror@plt+0x3824>
  404ea8:	bl	401410 <fileno@plt>
  404eac:	mov	w2, w21
  404eb0:	mov	x1, x20
  404eb4:	bl	4013f0 <lseek@plt>
  404eb8:	cmn	x0, #0x1
  404ebc:	b.eq	404ed4 <ferror@plt+0x3814>  // b.none
  404ec0:	ldr	w1, [x19]
  404ec4:	str	x0, [x19, #144]
  404ec8:	mov	w0, #0x0                   	// #0
  404ecc:	and	w1, w1, #0xffffffef
  404ed0:	str	w1, [x19]
  404ed4:	ldp	x19, x20, [sp, #16]
  404ed8:	ldr	x21, [sp, #32]
  404edc:	ldp	x29, x30, [sp], #48
  404ee0:	ret
  404ee4:	mov	w2, w21
  404ee8:	mov	x1, x20
  404eec:	mov	x0, x19
  404ef0:	ldp	x19, x20, [sp, #16]
  404ef4:	ldr	x21, [sp, #32]
  404ef8:	ldp	x29, x30, [sp], #48
  404efc:	b	4015b0 <fseeko@plt>
  404f00:	cbz	w0, 404f40 <ferror@plt+0x3880>
  404f04:	mov	w0, w0
  404f08:	mov	w1, #0x403e                	// #16446
  404f0c:	clz	x2, x0
  404f10:	sub	w1, w1, w2
  404f14:	mov	w2, #0x402f                	// #16431
  404f18:	sxtw	x4, w1
  404f1c:	sub	w1, w2, w1
  404f20:	lsl	x0, x0, x1
  404f24:	mov	x3, #0x0                   	// #0
  404f28:	mov	x2, #0x0                   	// #0
  404f2c:	bfxil	x3, x0, #0, #48
  404f30:	fmov	d0, x2
  404f34:	bfi	x3, x4, #48, #16
  404f38:	fmov	v0.d[1], x3
  404f3c:	ret
  404f40:	mov	x0, #0x0                   	// #0
  404f44:	mov	x4, #0x0                   	// #0
  404f48:	b	404f24 <ferror@plt+0x3864>
  404f4c:	nop
  404f50:	stp	x29, x30, [sp, #-64]!
  404f54:	mov	x29, sp
  404f58:	stp	x19, x20, [sp, #16]
  404f5c:	adrp	x20, 417000 <ferror@plt+0x15940>
  404f60:	add	x20, x20, #0xdf0
  404f64:	stp	x21, x22, [sp, #32]
  404f68:	adrp	x21, 417000 <ferror@plt+0x15940>
  404f6c:	add	x21, x21, #0xde8
  404f70:	sub	x20, x20, x21
  404f74:	mov	w22, w0
  404f78:	stp	x23, x24, [sp, #48]
  404f7c:	mov	x23, x1
  404f80:	mov	x24, x2
  404f84:	bl	401318 <mbrtowc@plt-0x38>
  404f88:	cmp	xzr, x20, asr #3
  404f8c:	b.eq	404fb8 <ferror@plt+0x38f8>  // b.none
  404f90:	asr	x20, x20, #3
  404f94:	mov	x19, #0x0                   	// #0
  404f98:	ldr	x3, [x21, x19, lsl #3]
  404f9c:	mov	x2, x24
  404fa0:	add	x19, x19, #0x1
  404fa4:	mov	x1, x23
  404fa8:	mov	w0, w22
  404fac:	blr	x3
  404fb0:	cmp	x20, x19
  404fb4:	b.ne	404f98 <ferror@plt+0x38d8>  // b.any
  404fb8:	ldp	x19, x20, [sp, #16]
  404fbc:	ldp	x21, x22, [sp, #32]
  404fc0:	ldp	x23, x24, [sp, #48]
  404fc4:	ldp	x29, x30, [sp], #64
  404fc8:	ret
  404fcc:	nop
  404fd0:	ret
  404fd4:	nop
  404fd8:	adrp	x2, 418000 <ferror@plt+0x16940>
  404fdc:	mov	x1, #0x0                   	// #0
  404fe0:	ldr	x2, [x2, #456]
  404fe4:	b	4013e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404fe8 <.fini>:
  404fe8:	stp	x29, x30, [sp, #-16]!
  404fec:	mov	x29, sp
  404ff0:	ldp	x29, x30, [sp], #16
  404ff4:	ret
