// Seed: 1143135085
module module_0 #(
    parameter id_1  = 32'd88,
    parameter id_14 = 32'd20,
    parameter id_7  = 32'd90,
    parameter id_8  = 32'd40
) (
    input uwire id_0,
    input supply1 _id_1,
    output wand id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input wor _id_7
    , id_12,
    input supply1 _id_8,
    input supply0 id_9,
    output tri0 id_10
);
  assign id_10 = -1 ? id_0 : -1;
  assign id_10 = id_1;
  wire id_13;
  assign id_5 = 1'b0;
  wire _id_14;
  assign id_2 = id_3;
  reg id_15;
  rtran (-1, id_13, -1);
  assign id_15 = 1;
  wire id_16;
  logic [7:0][id_1 : -1] id_17;
  assign id_13 = id_17[id_14];
  logic [id_7 : id_8] id_18, id_19;
  wire [-1 : "" ^  1 'd0] id_20;
  always @(id_14) begin : LABEL_0
    id_12 <= 1;
    id_15 = 1;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd10
) (
    input  tri  id_0,
    output wire id_1
);
  assign id_1 = id_0 * (id_0);
  wor _id_3 = 1;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1._id_7 = 0;
  assign id_1 = 1;
  wor [-1 : id_3  ==  1] id_4 = 1;
  logic id_5;
  ;
endmodule
