{
    "title": "Recent Papers",
    "description": "最近收录的论文笔记，欢迎阅读~",
    "papers": [
        {
            "index": "bolt-a-practical-binary-optimizer-for-data-centers-and-beyond",
            "paper_title": "BOLT: A Practical Binary Optimizer for Data Centers and Beyond",
            "metadata": {
                "authors": [
                    "Maksim Panchenko",
                    "Rafael Auler",
                    "Bill Nell",
                    "et al."
                ],
                "affiliations": [
                    "Facebook, Inc."
                ],
                "venue": "CGO",
                "year": 2019
            },
            "description": "论文提出BOLT，一个基于LLVM的静态二进制优化器，利用采样分析在链接后优化代码布局。其核心创新在于证明了链接后优化能更精准地利用性能剖析数据，与编译期FDO/LTO互补。在Facebook数据中心应用上获得最高7.0%加速，在GCC/Clang编译器上获得最高20.4%（启用FDO/LTO时）和52.1%（未启用时）的性能提升。",
            "_source_folder": "bolt-a-practical-binary-optimizer-for-data-centers-and-beyond"
        },
        {
            "index": "feedback-directed-prefetching-improving-the-performance-and-bandwidth-efficiency-of-hardware-prefetchers",
            "paper_title": "Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers",
            "metadata": {
                "authors": [
                    "Santhosh Srinath",
                    "Onur Mutlu",
                    "Hyesoon Kim",
                    "et al."
                ],
                "affiliations": [
                    "Microsoft",
                    "Microsoft Research",
                    "The University of Texas at Austin"
                ],
                "venue": "MICRO",
                "year": 2007
            },
            "description": "提出反馈导向预取（FDP）机制，通过动态监控预取准确率、及时性和缓存污染来调整硬件预取器的激进程度和预取块在缓存LRU栈中的插入位置。在SPEC CPU2000上，相比最佳传统流式预取器，平均性能提升6.5%，内存带宽消耗降低18.7%。",
            "_source_folder": "feedback-directed-prefetching-improving-the-performance-and-bandwidth-efficiency-of-hardware-prefetchers"
        },
        {
            "index": "limoncello-prefetchers-for-scale",
            "paper_title": "Limoncello: Prefetchers for Scale",
            "metadata": {
                "authors": [
                    "Akanksha Jain",
                    "Hannah Lin",
                    "Carlos Villavieja",
                    "et al."
                ],
                "affiliations": [
                    "Google",
                    "University of Washington"
                ],
                "venue": "ASPLOS",
                "year": 2024
            },
            "description": "论文提出Limoncello，一种无需硬件修改的软硬协同预取系统。它在高内存带宽利用率时动态关闭硬件预取器以降低15%内存延迟，并通过大规模硬件消融研究识别出数据中心税函数（如memcpy、压缩、哈希）作为软件预取目标，精准插入软件预取指令。在Google生产集群部署后，系统在高负载下将应用吞吐量提升10%，同时减少15%的socket内存带宽。",
            "_source_folder": "limoncello-prefetchers-for-scale"
        },
        {
            "index": "ocolos-online-code-layout-optimizations",
            "paper_title": "OCOLOS: Online COde Layout OptimizationS",
            "metadata": {
                "authors": [
                    "Yuxuan Zhang",
                    "Tanvir Ahmed Khan",
                    "Gilles Pokam",
                    "et al."
                ],
                "affiliations": [
                    "University of Pennsylvania",
                    "University of Michigan",
                    "Intel Corporation",
                    "University of California, Santa Cruz"
                ],
                "venue": "MICRO",
                "year": 2023
            },
            "description": "提出OCOLOS，首个面向非托管语言（如C/C++）的在线代码布局优化系统。它在运行时对进程进行Profile-Guided Optimization (PGO)，解决了离线PGO因配置文件过时或代码变更导致的优化失效问题。通过安全的在线代码替换技术，无需修改应用即可加速复杂多线程程序，在MySQL、Verilator和Clang构建上分别实现了最高1.41倍、2.20倍和1.14倍的加速。",
            "_source_folder": "ocolos-online-code-layout-optimizations"
        },
        {
            "index": "prodigy-improving-the-memory-latency-of-data-indirect-irregular-workloads-using-hardware-software-co-design",
            "paper_title": "Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design",
            "metadata": {
                "authors": [
                    "Nishil Talati",
                    "Kyle May",
                    "Armand Behroozi",
                    "et al."
                ],
                "affiliations": [
                    "University of Michigan",
                    "University of Wisconsin, Madison",
                    "University of Edinburgh"
                ],
                "venue": "MICRO",
                "year": 2021
            },
            "description": "提出Prodigy，一种软硬件协同设计的低开销预取方案，用于加速具有数据间接访问模式（单值和范围间接）的不规则工作负载。其核心是数据间接图（DIG）表示，由编译器自动生成并指导硬件预取器。在仅0.8KB存储开销下，相比无预取基线平均提速2.6倍、节能1.6倍，并显著优于现有先进预取器。",
            "_source_folder": "prodigy-improving-the-memory-latency-of-data-indirect-irregular-workloads-using-hardware-software-co-design"
        },
        {
            "index": "profile-guided-temporal-prefetching",
            "paper_title": "Profile-Guided Temporal Prefetching",
            "metadata": {
                "authors": [
                    "Mengming Li",
                    "Qijun Zhang",
                    "Yichuan Gao",
                    "et al."
                ],
                "affiliations": [
                    "Hong Kong University of Science and Technology (HKUST)",
                    "Intel"
                ],
                "venue": "ISCA",
                "year": 2025
            },
            "description": "提出Prophet，一个软硬协同的Profile-Guided时序预取框架，通过轻量级计数器分析和动态提示注入，优化片上元数据表管理。相比SOTA硬件预取器Triangel，性能提升14.23%，显著优于软件方案RPG2（仅0.1%增益），且能自适应不同输入，开销可忽略。",
            "_source_folder": "profile-guided-temporal-prefetching"
        },
        {
            "index": "rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding",
            "paper_title": "RICH Prefetcher: Storing Rich Information in Memory to Trade Capacity and Bandwidth for Latency Hiding",
            "metadata": {
                "authors": [
                    "Ningzhi Ai",
                    "Wenjian He",
                    "Hu He",
                    "et al."
                ],
                "affiliations": [
                    "Huawei Technologies Co., Ltd",
                    "Tsinghua University"
                ],
                "venue": "MICRO",
                "year": 2025
            },
            "description": "针对高带宽/大容量但高延迟的未来内存系统，提出RICH预取器。其核心创新是利用丰富的元数据，通过多尺度区域（2KB/4KB/16KB）和多偏移触发机制协同工作，在保持高精度的同时提升覆盖率和及时性。为控制开销，采用片上/片下分层存储元数据。实验表明，在传统系统中性能优于Bingo 3.4%，在增加120ns延迟的高延迟系统中优势扩大至8.3%。",
            "_source_folder": "rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding"
        },
        {
            "index": "rnr-a-software-assisted-record-and-replay-hardware-prefetcher",
            "paper_title": "RnR: A Software-Assisted Record-and-Replay Hardware Prefetcher",
            "metadata": {
                "authors": [
                    "Chao Zhang",
                    "Yuan Zeng",
                    "John Shalf",
                    "et al."
                ],
                "affiliations": [
                    "Lehigh University",
                    "Lawrence Berkeley National Lab"
                ],
                "venue": "HPCA",
                "year": 2023
            },
            "description": "论文提出RnR，一种软硬件协同的记录-回放式硬件预取器，用于处理具有重复性不规则访存模式的应用（如图计算、稀疏矩阵运算）。通过轻量级编程接口，程序员指定数据结构和迭代边界，硬件记录首次缓存未命中序列并后续回放预取。该方法在PageRank等图应用上平均提速2.16倍，在稀疏迭代求解器上提速2.91倍，预取准确率和覆盖率均超95%。",
            "_source_folder": "rnr-a-software-assisted-record-and-replay-hardware-prefetcher"
        },
        {
            "index": "rpg2-robust-profile-guided-runtime-prefetch-generation",
            "paper_title": "RPG2: Robust Profile-Guided Runtime Prefetch Generation",
            "metadata": {
                "authors": [
                    "Yuxuan Zhang",
                    "Nathan Sobotka",
                    "Soyoon Park",
                    "et al."
                ],
                "affiliations": [
                    "University of Pennsylvania",
                    "University of California, Santa Cruz",
                    "Columbia University",
                    "University of Washington",
                    "Google",
                    "Intel"
                ],
                "venue": "ASPLOS",
                "year": 2024
            },
            "description": "RPG2 是一个纯软件的运行时系统，用于动态注入和调优数据预取。它通过在线分析程序行为，自动插入预取指令并实时调整预取距离，以应对不同输入和微架构下的性能敏感性。当预取有害时，RPG2 能回滚到原始代码。实验表明，RPG2 在多种负载上可获得最高2.15倍的加速，并有效避免了静态编译器无法处理的性能下降问题。",
            "_source_folder": "rpg2-robust-profile-guided-runtime-prefetch-generation"
        },
        {
            "index": "tea-time-proportional-event-analysis",
            "paper_title": "TEA: Time-Proportional Event Analysis",
            "metadata": {
                "authors": [
                    "Björn Gottschall",
                    "Lieven Eeckhout",
                    "Magnus Jahre"
                ],
                "affiliations": [
                    "Norwegian University of Science and Technology (NTNU)",
                    "Ghent University"
                ],
                "venue": "ISCA",
                "year": 2023
            },
            "description": "提出时间比例事件分析（TEA），通过创建时间比例的每指令周期栈（PICS）解释性能关键指令耗时原因。TEA仅追踪9个关键事件，开销极低（功耗+0.1%，性能开销1.1%），相比IBS/SPE/RIS将平均误差从~55.6%降至2.1%。在SPEC CPU2017的lbm和nab上成功定位瓶颈，优化后分别获得1.28倍和2.45倍加速。",
            "_source_folder": "tea-time-proportional-event-analysis"
        },
        {
            "index": "tip-time-proportional-instruction-profiling",
            "paper_title": "TIP: Time-Proportional Instruction Profiling",
            "metadata": {
                "authors": [
                    "Bjorn Gottschall",
                    "Lieven Eeckhout",
                    "Magnus Jahre"
                ],
                "affiliations": [
                    "Norwegian University of Science and Technology",
                    "Ghent University"
                ],
                "venue": "MICRO",
                "year": 2021
            },
            "description": "论文提出Oracle性能分析器作为黄金标准，揭示现有硬件分析器（如Intel PEBS）因非时间比例采样导致平均9.3%的指令级误差。为此，作者设计了时间比例指令分析器TIP，通过结合Oracle的归因策略与统计采样，在BOOM处理器上将平均误差降至1.6%。利用TIP在SPEC CPU2017的Imagick基准中发现并修复了CSR指令引起的流水线刷新问题，实现了1.93倍性能提升。",
            "_source_folder": "tip-time-proportional-instruction-profiling"
        },
        {
            "index": "titan-i-an-open-source-high-performance-risc-v-vector-core",
            "paper_title": "Titan-I: An Open-Source, High Performance RISC-V Vector Core",
            "metadata": {
                "authors": [
                    "Jiuyang Liu",
                    "Qinjun Li",
                    "Yunqian Luo",
                    "et al."
                ],
                "affiliations": [
                    "Huazhong University of Science and Technology",
                    "Institute of Software, Chinese Academy of Sciences",
                    "Tsinghua University",
                    "Xinpian Technology Co., Ltd."
                ],
                "venue": "MICRO",
                "year": 2025
            },
            "description": "提出Titan-I (T1)，一个开源、高性能的乱序RISC-V向量核，通过粗粒度布局规划器、数据通路级置换单元和掩码寄存器缓存解决VLEN/DLEN扩展难题，并采用细粒度链接、提交即发射等技术提升ILP。在密码学 workload 上，T1以40%面积实现对Nvidia 3090/5090最高2.41倍/1.85倍加速；在HPC上，以19%面积达到HiSilicon TaiShan V120性能，并在4倍数据通路扩展下获得4.59倍加速。",
            "_source_folder": "titan-i-an-open-source-high-performance-risc-v-vector-core"
        }
    ]
}