["```\nmodule And_Gate_Project\n (input i_Switch_1,\n  input i_Switch_2,\n  output o_LED_1);\n❶ assign o_LED_1 = i_Switch_1 & i_Switch_2;\nendmodule\n```", "```\nlibrary ieee;\nuse ieee.std_logic_1164.all;\nentity And_Gate_Project is\n  port (\n    i_Switch_1 : in std_logic;\n    i_Switch_2 : in std_logic;\n    o_LED_1    : out std_logic);\nend entity And_Gate_Project;\narchitecture RTL of And_Gate_Project is\nbegin\n  ❶ o_LED_1 <= i_Switch_1 and i_Switch_2;\nend RTL;\n```", "```\n`--snip--`\nResource Usage Report for And_Gate_Project\nMapping to part: ice40hx1kvq100\nCell usage:\nSB_LUT4         1 use\n❶ I/O ports: 3\nI/O primitives: 3\nSB_IO          3 uses\nI/O Register bits:                  0\nRegister bits not including I/Os:   0 (0%)\nTotal load per clock:\nMapping Summary:\n❷ Total  LUTs: 1 (0%)\n```"]