Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Tanya/Desktop/college_3rd_year/DSD/DSD_Lab/Xilinx_programs/Half_Subtractor/Halfsubtractor_isim_beh.exe -prj C:/Users/Tanya/Desktop/college_3rd_year/DSD/DSD_Lab/Xilinx_programs/Half_Subtractor/Halfsubtractor_beh.prj work.Halfsubtractor 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Tanya/Desktop/college_3rd_year/DSD/DSD_Lab/Xilinx_programs/Half_Subtractor/Half_subtractor.vhd" into library work
Parsing VHDL file "C:/Users/Tanya/Desktop/college_3rd_year/DSD/DSD_Lab/Xilinx_programs/Half_Subtractor/Halfsubtractor.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Half_subtractor [half_subtractor_default]
Compiling architecture behavior of entity halfsubtractor
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Tanya/Desktop/college_3rd_year/DSD/DSD_Lab/Xilinx_programs/Half_Subtractor/Halfsubtractor_isim_beh.exe
Fuse Memory Usage: 30192 KB
Fuse CPU Usage: 421 ms
