{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521584618357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521584618364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 18:23:38 2018 " "Processing started: Tue Mar 20 18:23:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521584618364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584618364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cscb58project -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off cscb58project -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584618364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1521584618803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Audio_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Audio_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Audio_Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Audio_Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "audio/Audio_Clock.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Altera_UP_SYNC_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Altera_UP_SYNC_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Altera_UP_Clock_Edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Altera_UP_Clock_Edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "audio/Altera_UP_Clock_Edge.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Altera_UP_Audio_Out_Serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Altera_UP_Audio_Out_Serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Altera_UP_Audio_In_Deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Altera_UP_Audio_In_Deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Altera_UP_Audio_Bit_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Altera_UP_Audio_Bit_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder " "Found entity 1: segment_decoder" {  } { { "modules/segment_decoder.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/modules/segment_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ratedivider_28bit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ratedivider_28bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ratedivider_28bit " "Found entity 1: ratedivider_28bit" {  } { { "modules/ratedivider_28bit.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/modules/ratedivider_28bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga/vga_pll.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/vga/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga/vga_controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/vga/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga/vga_address_translator.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/vga/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga/vga_adapter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/vga/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/twiddlefactors_16.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/twiddlefactors_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 twiddlefactors " "Found entity 1: twiddlefactors" {  } { { "fft/twiddlefactors_16.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/fft/twiddlefactors_16.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/dit.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/dit.v" { { "Info" "ISGN_ENTITY_NAME" "1 dit " "Found entity 1: dit" {  } { { "fft/dit.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/fft/dit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "fft/butterfly.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/fft/butterfly.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626810 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "main.v(189) " "Verilog HDL Module Instantiation warning at main.v(189): ignored dangling comma in List of Port Connections" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1521584626816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584626817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584626817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521584626943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 main.v(85) " "Verilog HDL assignment warning at main.v(85): truncated value with size 32 to match size of target (19)" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521584626944 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ratedivider_28bit ratedivider_28bit:rateOne " "Elaborating entity \"ratedivider_28bit\" for hierarchy \"ratedivider_28bit:rateOne\"" {  } { { "main.v" "rateOne" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584626979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ratedivider_28bit.v(12) " "Verilog HDL assignment warning at ratedivider_28bit.v(12): truncated value with size 32 to match size of target (1)" {  } { { "modules/ratedivider_28bit.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/modules/ratedivider_28bit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521584626982 "|main|ratedivider_28bit:rateOne"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_decoder segment_decoder:seg0 " "Elaborating entity \"segment_decoder\" for hierarchy \"segment_decoder:seg0\"" {  } { { "main.v" "seg0" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584626986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:Audio_Controller\"" {  } { { "main.v" "Audio_Controller" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584626999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio/Audio_Controller.v" "Bit_Clock_Edges" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio/Audio_Controller.v" "Audio_In_Deserializer" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "audio/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "audio/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627174 ""}  } { { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521584627174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584627219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584627236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584627286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584627334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584627381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584627427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521584627473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio/Audio_Controller.v" "Audio_Out_Serializer" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "audio/Audio_Controller.v" "Audio_Clock" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "audio/Audio_Clock.v" "altpll_component" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "audio/Audio_Clock.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521584627893 ""}  } { { "audio/Audio_Clock.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521584627893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"avconf:avc\"" {  } { { "main.v" "avc" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(136) " "Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (16)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584627897 "|main|avconf:avc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"avconf:avc\|I2C_Controller:u0\"" {  } { { "audio/avconf.v" "u0" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584627898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521584627900 "|main|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521584627900 "|main|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521584627900 "|main|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 98 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 128 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 158 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 188 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 218 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 248 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 278 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 308 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 398 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 428 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 458 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 488 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 518 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 548 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 578 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 608 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 698 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 728 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 758 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 788 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 818 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 848 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 878 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 908 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 938 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 237 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584628162 "|main|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1521584628162 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1521584628162 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1521584628732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[8\] " "Latch avconf:avc\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[2\] " "Latch avconf:avc\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[9\] " "Latch avconf:avc\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[1\] " "Latch avconf:avc\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[7\] " "Latch avconf:avc\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[0\] " "Latch avconf:avc\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[10\] " "Latch avconf:avc\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[4\] " "Latch avconf:avc\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[11\] " "Latch avconf:avc\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[3\] " "Latch avconf:avc\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[6\] " "Latch avconf:avc\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[5\] " "Latch avconf:avc\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[15\] " "Latch avconf:avc\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[2\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[13\] " "Latch avconf:avc\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[3\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[14\] " "Latch avconf:avc\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[12\] " "Latch avconf:avc\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521584628761 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521584628761 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 72 -1 0 } } { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 63 -1 0 } } { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1521584628763 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1521584628763 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521584628989 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521584630159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521584630568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521584630568 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584630798 "|main|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584630798 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584630798 "|main|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521584630798 "|main|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1521584630798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "869 " "Implemented 869 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521584630798 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521584630798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1521584630798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "697 " "Implemented 697 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521584630798 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1521584630798 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1521584630798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521584630798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1299 " "Peak virtual memory: 1299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521584630871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 18:23:50 2018 " "Processing ended: Tue Mar 20 18:23:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521584630871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521584630871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521584630871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521584630871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1521584631665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521584631670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 18:23:51 2018 " "Processing started: Tue Mar 20 18:23:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521584631670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521584631670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cscb58project -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cscb58project -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521584631671 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1521584631708 ""}
{ "Info" "0" "" "Project  = cscb58project" {  } {  } 0 0 "Project  = cscb58project" 0 0 "Fitter" 0 0 1521584631709 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1521584631709 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1521584631845 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521584631865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521584631895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521584631895 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 758 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1521584631950 ""}  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 758 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1521584631950 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521584632225 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1521584632229 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521584632324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521584632324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521584632324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521584632324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521584632324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521584632324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521584632324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521584632324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521584632324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521584632324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 4104 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521584632329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 4106 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521584632329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 4108 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521584632329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 4110 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521584632329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 4112 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521584632329 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521584632329 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1521584632332 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1521584632527 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 75 " "No exact pin location assignment(s) for 1 pins of 75 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1521584632952 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1521584633316 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521584633318 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521584633318 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521584633324 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1521584633332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1521584633332 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521584633333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521584633427 ""}  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 758 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521584633427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521584633427 ""}  } { { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 4093 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521584633427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avconf:avc\|mI2C_CTRL_CLK  " "Automatically promoted node avconf:avc\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521584633427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[2\] " "Destination node avconf:avc\|LUT_INDEX\[2\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 695 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521584633427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[3\] " "Destination node avconf:avc\|LUT_INDEX\[3\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 694 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521584633427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[4\] " "Destination node avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 693 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521584633427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[5\] " "Destination node avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 692 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521584633427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1704 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521584633427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|mI2C_CTRL_CLK~0 " "Destination node avconf:avc\|mI2C_CTRL_CLK~0" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1780 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521584633427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1521584633427 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 729 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521584633427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ratedivider_28bit:rateOne\|enable  " "Automatically promoted node ratedivider_28bit:rateOne\|enable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521584633428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[0\]~output " "Destination node LEDR\[0\]~output" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 4088 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521584633428 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1521584633428 ""}  } { { "modules/ratedivider_28bit.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/modules/ratedivider_28bit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 947 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521584633428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avconf:avc\|Mux2~1  " "Automatically promoted node avconf:avc\|Mux2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521584633428 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 2206 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521584633428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521584633774 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521584633776 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521584633776 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521584633779 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] " "Can't pack node Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 857 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633784 ""}  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 857 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1521584633784 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] " "Can't pack node Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 853 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633785 ""}  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 853 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1521584633785 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] " "Can't pack node Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 854 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633787 ""}  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 854 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1521584633787 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] " "Can't pack node Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 855 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633787 ""}  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 855 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1521584633787 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] " "Can't pack node Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 856 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633789 ""}  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 856 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1521584633789 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "avconf:avc\|LUT_INDEX\[0\] " "Can't pack node avconf:avc\|LUT_INDEX\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CTRL_CLK KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CTRL_CLK and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 729 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1009 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1010 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1011 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1012 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1013 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1014 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1015 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1032 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1033 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1034 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1035 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1036 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1037 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1038 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1055 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1056 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1057 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1058 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1059 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1060 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1198 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1199 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1200 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1201 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1202 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1203 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1204 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1221 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1222 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1223 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1224 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1225 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1226 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1227 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1244 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1245 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1246 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1247 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1248 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1249 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1387 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1388 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1389 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1390 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1391 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1392 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1393 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1410 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1411 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1412 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1413 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1414 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1415 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1416 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1433 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1434 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1435 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1436 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1437 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1438 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 822 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 823 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 824 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 825 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 826 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 827 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 828 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|done_dac_channel_sync KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|done_dac_channel_sync and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 907 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|done_adc_channel_sync KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|done_adc_channel_sync and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 906 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1551 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|audio_in_available KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|audio_in_available and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 903 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|audio_out_allowed KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|audio_out_allowed and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 905 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1173 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1362 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1374 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1185 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 858 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1563 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 846 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 849 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 816 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 638 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 637 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[0\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 640 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 639 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[4\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 636 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[5\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 635 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[2\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 684 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[3\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 683 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[4\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 682 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[5\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 681 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[6\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 680 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[7\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 679 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[8\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 678 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[9\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 677 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[10\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 676 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[11\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 675 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[12\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 674 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[13\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 673 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[14\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 672 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[15\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 671 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[1\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 685 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[1\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 696 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[2\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 695 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[3\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 694 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[4\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 693 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[5\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 692 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[0\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 691 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 813 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 814 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 811 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 812 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 853 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 854 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 855 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 856 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 857 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SCLK KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SCLK and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 659 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_GO KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_GO and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 733 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|END KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|END and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 665 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0010 KEY\[0\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0010 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 745 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0001 KEY\[0\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0001 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 744 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SDO KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SDO and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 661 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK1 KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK1 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 662 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK2 KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK2 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 663 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK3 KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK3 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 664 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0000 KEY\[0\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0000 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 743 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[0\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 697 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633795 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 697 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1521584633795 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "avconf:avc\|LUT_INDEX\[0\] " "Can't pack node avconf:avc\|LUT_INDEX\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CTRL_CLK KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CTRL_CLK and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 729 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1009 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1010 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1011 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1012 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1013 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1014 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1015 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1032 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1033 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1034 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1035 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1036 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1037 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1038 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1055 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1056 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1057 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1058 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1059 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1060 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1198 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1199 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1200 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1201 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1202 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1203 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1204 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1221 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1222 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1223 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1224 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1225 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1226 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1227 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1244 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1245 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1246 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1247 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1248 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1249 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1387 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1388 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1389 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1390 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1391 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1392 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1393 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1410 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1411 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1412 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1413 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1414 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1415 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1416 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1433 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1434 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1435 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1436 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1437 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1438 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 822 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 823 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 824 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 825 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 826 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 827 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 828 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|done_dac_channel_sync KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|done_dac_channel_sync and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 907 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|done_adc_channel_sync KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|done_adc_channel_sync and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 906 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1551 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|audio_in_available KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|audio_in_available and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 903 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|audio_out_allowed KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|audio_out_allowed and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 905 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1173 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1362 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1374 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1185 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 858 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 1563 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 846 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 849 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 816 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 638 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 637 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[0\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 640 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 639 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[4\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 636 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[5\] KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 635 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[2\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 684 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[3\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 683 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[4\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 682 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[5\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 681 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[6\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 680 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[7\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 679 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[8\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 678 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[9\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 677 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[10\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 676 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[11\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 675 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[12\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 674 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[13\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 673 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[14\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 672 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[15\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 671 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[1\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 685 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[1\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 696 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[2\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 695 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[3\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 694 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[4\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 693 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[5\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 692 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[0\] KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 691 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 813 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 814 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 811 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 812 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 853 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 854 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 855 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 856 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] KEY\[0\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 857 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SCLK KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SCLK and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 659 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_GO KEY\[0\] " "Can't pack logic cell avconf:avc\|mI2C_GO and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 733 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|END KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|END and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 665 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0010 KEY\[0\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0010 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 745 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0001 KEY\[0\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0001 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 744 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SDO KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SDO and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 661 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK1 KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK1 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 662 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK2 KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK2 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 663 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK3 KEY\[0\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK3 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 664 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0000 KEY\[0\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0000 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 743 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[0\] KEY\[0\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 697 14046 14942 0 0 ""} { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 33 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1521584633807 ""}  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 697 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1521584633807 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "avconf:avc\|I2C_Controller:u0\|SDO~_Duplicate_1 " "Can't pack node avconf:avc\|I2C_Controller:u0\|SDO~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "avconf:avc\|I2C_Controller:u0\|SDO~_Duplicate_1 " "Can't pack node avconf:avc\|I2C_Controller:u0\|SDO~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 4126 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1521584633817 ""}  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/I2C_Controller.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 4126 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1521584633817 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1521584633817 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1521584633817 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1521584633817 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521584633817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521584633820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521584633820 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521584633822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521584633823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3 I/O Input Buffer " "Packed 3 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1521584633825 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3 I/O Output Buffer " "Packed 3 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1521584633825 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1521584633825 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521584633825 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1521584633842 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1521584633842 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1521584633842 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 46 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521584633843 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521584633843 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 72 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521584633843 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 32 39 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521584633843 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521584633843 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521584633843 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 68 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521584633843 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 2 69 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521584633843 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1521584633843 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1521584633843 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "audio/Audio_Clock.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Clock.v" 94 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 277 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1521584633873 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] AUD_XCK~output " "PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "audio/Audio_Clock.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Clock.v" 94 0 0 } } { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/audio/Audio_Controller.v" 277 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 189 0 0 } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 44 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1521584633874 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521584634094 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1521584634094 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521584634105 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1521584634121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521584636754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521584637029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521584637071 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521584639963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521584639963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521584640352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X69_Y0 X80_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X69_Y0 to location X80_Y11" {  } { { "loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X69_Y0 to location X80_Y11"} { { 12 { 0 ""} 69 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1521584643811 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521584643811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1521584645212 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521584645212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521584645213 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1521584645422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521584645437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521584645759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521584645759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521584646053 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521584646441 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1521584646719 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 2.5 V AG15 " "Pin CLOCK_27 uses I/O standard 2.5 V at AG15" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { CLOCK_27 } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 140 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521584646726 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 142 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521584646726 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 143 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521584646726 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 144 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521584646726 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 145 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521584646726 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 139 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521584646726 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_ADCDAT } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 141 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521584646726 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1521584646726 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 142 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1521584646727 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 143 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1521584646727 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "main.v" "" { Text "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/main.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/" { { 0 { 0 ""} 0 144 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1521584646727 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1521584646727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/output_files/main.fit.smsg " "Generated suppressed messages file /courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1521584646924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 736 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 736 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1585 " "Peak virtual memory: 1585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521584647793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 18:24:07 2018 " "Processing ended: Tue Mar 20 18:24:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521584647793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521584647793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521584647793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521584647793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1521584648614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521584648619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 18:24:08 2018 " "Processing started: Tue Mar 20 18:24:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521584648619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1521584648619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cscb58project -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cscb58project -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1521584648619 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1521584650979 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1521584651087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1083 " "Peak virtual memory: 1083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521584651432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 18:24:11 2018 " "Processing ended: Tue Mar 20 18:24:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521584651432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521584651432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521584651432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1521584651432 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1521584651724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1521584652284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521584652287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 18:24:12 2018 " "Processing started: Tue Mar 20 18:24:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521584652287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cscb58project -c main " "Command: quartus_sta cscb58project -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652287 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1521584652343 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652525 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652894 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652971 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521584652975 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521584652975 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652975 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652975 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name avconf:avc\|mI2C_CTRL_CLK avconf:avc\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name avconf:avc\|mI2C_CTRL_CLK avconf:avc\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521584652976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name avconf:avc\|LUT_INDEX\[1\] avconf:avc\|LUT_INDEX\[1\] " "create_clock -period 1.000 -name avconf:avc\|LUT_INDEX\[1\] avconf:avc\|LUT_INDEX\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521584652976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ratedivider_28bit:rateOne\|enable~_Duplicate_1 ratedivider_28bit:rateOne\|enable~_Duplicate_1 " "create_clock -period 1.000 -name ratedivider_28bit:rateOne\|enable~_Duplicate_1 ratedivider_28bit:rateOne\|enable~_Duplicate_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521584652976 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652976 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652981 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584652982 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1521584652983 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521584653011 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1521584653083 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.811 " "Worst-case setup slack is -4.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.811            -143.638 avconf:avc\|mI2C_CTRL_CLK  " "   -4.811            -143.638 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.724             -63.532 avconf:avc\|LUT_INDEX\[1\]  " "   -4.724             -63.532 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.434            -101.351 ratedivider_28bit:rateOne\|enable~_Duplicate_1  " "   -3.434            -101.351 ratedivider_28bit:rateOne\|enable~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.467              -1.467 CLOCK_50  " "   -1.467              -1.467 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 avconf:avc\|mI2C_CTRL_CLK  " "    0.274               0.000 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 CLOCK_50  " "    0.348               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.793               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.231               0.000 ratedivider_28bit:rateOne\|enable~_Duplicate_1  " "    3.231               0.000 ratedivider_28bit:rateOne\|enable~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -75.815 avconf:avc\|mI2C_CTRL_CLK  " "   -1.285             -75.815 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 ratedivider_28bit:rateOne\|enable~_Duplicate_1  " "   -1.285             -41.120 ratedivider_28bit:rateOne\|enable~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.386               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.556               0.000 CLOCK_50  " "    9.556               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653164 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584653353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584653353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584653353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584653353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.177 ns " "Worst Case Available Settling Time: 19.177 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584653353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584653353 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653353 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521584653368 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653388 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1521584653879 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.399 " "Worst-case setup slack is -4.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.399            -128.114 avconf:avc\|mI2C_CTRL_CLK  " "   -4.399            -128.114 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.390             -58.833 avconf:avc\|LUT_INDEX\[1\]  " "   -4.390             -58.833 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.045             -89.580 ratedivider_28bit:rateOne\|enable~_Duplicate_1  " "   -3.045             -89.580 ratedivider_28bit:rateOne\|enable~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.313              -1.313 CLOCK_50  " "   -1.313              -1.313 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 avconf:avc\|mI2C_CTRL_CLK  " "    0.255               0.000 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 CLOCK_50  " "    0.347               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.803               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.909               0.000 ratedivider_28bit:rateOne\|enable~_Duplicate_1  " "    2.909               0.000 ratedivider_28bit:rateOne\|enable~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -75.815 avconf:avc\|mI2C_CTRL_CLK  " "   -1.285             -75.815 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 ratedivider_28bit:rateOne\|enable~_Duplicate_1  " "   -1.285             -41.120 ratedivider_28bit:rateOne\|enable~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.354               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.562               0.000 CLOCK_50  " "    9.562               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584653956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584653956 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654128 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654128 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654128 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654128 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.236 ns " "Worst Case Available Settling Time: 19.236 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654128 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654128 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654128 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521584654141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654250 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1521584654253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.903 " "Worst-case setup slack is -1.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.903             -41.203 avconf:avc\|mI2C_CTRL_CLK  " "   -1.903             -41.203 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.740             -22.303 avconf:avc\|LUT_INDEX\[1\]  " "   -1.740             -22.303 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931             -25.439 ratedivider_28bit:rateOne\|enable~_Duplicate_1  " "   -0.931             -25.439 ratedivider_28bit:rateOne\|enable~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.635              -0.635 CLOCK_50  " "   -0.635              -0.635 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 avconf:avc\|mI2C_CTRL_CLK  " "    0.081               0.000 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 CLOCK_50  " "    0.133               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.199               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 ratedivider_28bit:rateOne\|enable~_Duplicate_1  " "    1.241               0.000 ratedivider_28bit:rateOne\|enable~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -59.000 avconf:avc\|mI2C_CTRL_CLK  " "   -1.000             -59.000 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 ratedivider_28bit:rateOne\|enable~_Duplicate_1  " "   -1.000             -32.000 ratedivider_28bit:rateOne\|enable~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.435               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.202               0.000 CLOCK_50  " "    9.202               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521584654323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654323 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.559 ns " "Worst Case Available Settling Time: 19.559 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521584654472 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584654982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1174 " "Peak virtual memory: 1174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521584655185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 18:24:15 2018 " "Processing ended: Tue Mar 20 18:24:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521584655185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521584655185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521584655185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584655185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521584656144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521584656148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 18:24:16 2018 " "Processing started: Tue Mar 20 18:24:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521584656148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1521584656148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cscb58project -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cscb58project -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1521584656148 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_85c_slow.vo /courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/ simulation " "Generated file main_7_1200mv_85c_slow.vo in folder \"/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521584656676 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_0c_slow.vo /courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/ simulation " "Generated file main_7_1200mv_0c_slow.vo in folder \"/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521584656797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_fast.vo /courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_fast.vo in folder \"/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521584656926 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo /courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/ simulation " "Generated file main.vo in folder \"/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521584657056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_85c_v_slow.sdo /courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/ simulation " "Generated file main_7_1200mv_85c_v_slow.sdo in folder \"/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521584657145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_0c_v_slow.sdo /courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/ simulation " "Generated file main_7_1200mv_0c_v_slow.sdo in folder \"/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521584657231 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_v_fast.sdo /courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_v_fast.sdo in folder \"/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521584657316 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_v.sdo /courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/ simulation " "Generated file main_v.sdo in folder \"/courses/courses/cscb58w18/chehabom/project-lab2/cscb58project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521584657401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1339 " "Peak virtual memory: 1339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521584657485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 18:24:17 2018 " "Processing ended: Tue Mar 20 18:24:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521584657485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521584657485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521584657485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1521584657485 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 826 s " "Quartus Prime Full Compilation was successful. 0 errors, 826 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1521584657709 ""}
