
---------- Begin Simulation Statistics ----------
final_tick                                  641721500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192989                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880624                       # Number of bytes of host memory used
host_op_rate                                   207482                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.18                       # Real time elapsed on the host
host_tick_rate                              123840328                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1075135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000642                       # Number of seconds simulated
sim_ticks                                   641721500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.950862                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  130555                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               134661                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5115                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            224304                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2294                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3271                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              977                       # Number of indirect misses.
system.cpu.branchPred.lookups                  307628                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30220                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          509                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    528867                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   464412                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3452                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     250422                       # Number of branches committed
system.cpu.commit.bw_lim_events                 58556                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          159697                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003357                       # Number of instructions committed
system.cpu.commit.committedOps                1078492                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1139065                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.946822                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.051817                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       817797     71.80%     71.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105902      9.30%     81.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        74216      6.52%     87.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        26289      2.31%     89.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        29461      2.59%     92.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9341      0.82%     93.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        10227      0.90%     94.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7276      0.64%     94.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        58556      5.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1139065                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                24973                       # Number of function calls committed.
system.cpu.commit.int_insts                    934829                       # Number of committed integer instructions.
system.cpu.commit.loads                        104843                       # Number of loads committed
system.cpu.commit.membars                         532                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           12      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           870934     80.75%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054      3.71%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              38      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              49      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             47      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          104843      9.72%     94.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          62445      5.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1078492                       # Class of committed instruction
system.cpu.commit.refs                         167288                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       699                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1075135                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.283444                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.283444                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                617340                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1670                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               128076                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1258347                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   287532                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    211697                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3507                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  7359                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 40741                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      307628                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    231625                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        770221                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3069                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1211748                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   10340                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.239689                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             385289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             163069                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.944138                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1160817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.123728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.276030                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   849668     73.20%     73.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    51534      4.44%     77.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    66410      5.72%     83.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30227      2.60%     85.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    28558      2.46%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    32457      2.80%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    19110      1.65%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    24593      2.12%     94.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    58260      5.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1160817                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          122627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3834                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   277697                       # Number of branches executed
system.cpu.iew.exec_nop                          4048                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.924345                       # Inst execution rate
system.cpu.iew.exec_refs                       185272                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      67616                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  255192                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                120831                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                583                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               526                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                70912                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1238321                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                117656                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4476                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1186345                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1422                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1285                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3507                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5663                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           210                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6996                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2584                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        15985                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8467                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2530                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1304                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1249749                       # num instructions consuming a value
system.cpu.iew.wb_count                       1176964                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.518438                       # average fanout of values written-back
system.cpu.iew.wb_producers                    647917                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.917036                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1179694                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1339117                       # number of integer regfile reads
system.cpu.int_regfile_writes                  877784                       # number of integer regfile writes
system.cpu.ipc                               0.779154                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.779154                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                962943     80.86%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40060      3.36%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   61      0.01%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   61      0.01%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  54      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               118998      9.99%     94.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               68553      5.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1190822                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       10602                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008903                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8469     79.88%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.04%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    517      4.88%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1611     15.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1200456                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3551437                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1176146                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1392011                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1233690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1190822                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 583                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          159123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               329                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             43                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        94100                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1160817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.025848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.642831                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              683244     58.86%     58.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              177495     15.29%     74.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              124330     10.71%     84.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               65219      5.62%     90.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               46573      4.01%     94.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               23212      2.00%     96.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               24531      2.11%     98.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10232      0.88%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5981      0.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1160817                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.927833                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    953                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1954                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          818                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1417                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              7138                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5843                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               120831                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               70912                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  736351                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2121                       # number of misc regfile writes
system.cpu.numCycles                          1283444                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  408234                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1228037                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 118522                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   299324                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2795                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5104                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1984110                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1250773                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1421668                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    233173                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3840                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3507                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                142032                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   193603                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1408223                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          74547                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2116                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    214348                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            583                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1235                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2318308                       # The number of ROB reads
system.cpu.rob.rob_writes                     2498157                       # The number of ROB writes
system.cpu.timesIdled                            4731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      930                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     264                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6837                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        26154                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5656                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1033                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1032                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5656                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           148                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       428032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  428032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6837                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6837    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6837                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8117000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35314250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7426                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3988                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1036                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7490                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4946                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          149                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          149                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        22406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        17368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 39774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       954624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       454336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1408960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13622                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000073                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008568                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13621     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13622                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           21621000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9051988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11235000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5989                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  795                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6784                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5989                       # number of overall hits
system.l2.overall_hits::.cpu.data                 795                       # number of overall hits
system.l2.overall_hits::total                    6784                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5188                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6689                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1501                       # number of overall misses
system.l2.overall_misses::.cpu.data              5188                       # number of overall misses
system.l2.overall_misses::total                  6689                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    115926500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    391305000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        507231500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    115926500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    391305000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       507231500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7490                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5983                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13473                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7490                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5983                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13473                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.200401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.867124                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.496474                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.200401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.867124                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.496474                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77232.844770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75425.019275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75830.692181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77232.844770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75425.019275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75830.692181                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6689                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6689                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    100916500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    339435000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    440351500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    100916500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    339435000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    440351500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.200401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.867124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.496474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.200401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.867124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.496474                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67232.844770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65426.946800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65832.187173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67232.844770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65426.946800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65832.187173                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1118                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7425                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7425                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7425                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7425                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1033                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     81440500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      81440500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78838.818974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78838.818974                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     71120500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     71120500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68848.499516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68848.499516                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5989                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5989                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    115926500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115926500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7490                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7490                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.200401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.200401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77232.844770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77232.844770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    100916500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100916500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.200401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.200401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67232.844770                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67232.844770                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    309864500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    309864500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.840073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.840073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74576.293622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74576.293622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    268314500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    268314500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.840073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.840073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64576.293622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64576.293622                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          148                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             148                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.993289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.993289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2823500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2823500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.993289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.993289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19077.702703                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19077.702703                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3387.342561                       # Cycle average of tags in use
system.l2.tags.total_refs                       26004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6837                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.803423                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      87.221144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1230.779744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2069.341673                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.037560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.063151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.103373                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6836                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1079                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5686                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.208618                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    216061                       # Number of tag accesses
system.l2.tags.data_accesses                   216061                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          96064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         331968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             428032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6688                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         149697338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         517308521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             667005858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    149697338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        149697338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        149697338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        517308521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            667005858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000581000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13492                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6689                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     40619000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               166037750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6072.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24822.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6689                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    506.691943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   325.869514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.659142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          153     18.13%     18.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          166     19.67%     37.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           96     11.37%     49.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      7.70%     56.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      5.09%     61.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      2.73%     64.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      2.25%     66.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.13%     69.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          261     30.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          844                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 428096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  428096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       667.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    667.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     641705000                       # Total gap between requests
system.mem_ctrls.avgGap                      95934.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 149697337.552193582058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 517408252.645423293114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39162000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    126875750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26090.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24455.62                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3041640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1612875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24461640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        190582350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         85931040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          356030025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.804576                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    220727750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    399673750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2991660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1590105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23297820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        174070590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         99835680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          352186335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.814922                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    257012500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    363389000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       223152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           223152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       223152                       # number of overall hits
system.cpu.icache.overall_hits::total          223152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8472                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8472                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8472                       # number of overall misses
system.cpu.icache.overall_misses::total          8472                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    238327499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    238327499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    238327499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    238327499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       231624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       231624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       231624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       231624                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.036577                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.036577                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.036577                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.036577                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28131.196766                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28131.196766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28131.196766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28131.196766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          849                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7426                       # number of writebacks
system.cpu.icache.writebacks::total              7426                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          982                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          982                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          982                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          982                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7490                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7490                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7490                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7490                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    194342499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    194342499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    194342499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    194342499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032337                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032337                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032337                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032337                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25946.929105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25946.929105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25946.929105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25946.929105                       # average overall mshr miss latency
system.cpu.icache.replacements                   7426                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       223152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          223152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8472                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8472                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    238327499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    238327499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       231624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       231624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.036577                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.036577                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28131.196766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28131.196766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          982                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          982                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7490                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7490                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    194342499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    194342499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25946.929105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25946.929105                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.721239                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              230642                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7490                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.793324                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.721239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            470738                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           470738                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147270                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147270                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147280                       # number of overall hits
system.cpu.dcache.overall_hits::total          147280                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21610                       # number of overall misses
system.cpu.dcache.overall_misses::total         21610                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1367171832                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1367171832                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1367171832                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1367171832                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       168878                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       168878                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       168890                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       168890                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.127950                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.127950                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.127953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.127953                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63271.558312                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63271.558312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63265.702545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63265.702545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8150                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               233                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.978541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1118                       # number of writebacks
system.cpu.dcache.writebacks::total              1118                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15481                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15481                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6129                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6129                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    412920396                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    412920396                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    413104896                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    413104896                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036281                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036290                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036290                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67393.568794                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67393.568794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67401.679883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67401.679883                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5106                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89076                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89076                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1128678500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1128678500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       106952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       106952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.167140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.167140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63139.320877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63139.320877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12935                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12935                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    325238500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    325238500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.046198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65824.428253                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65824.428253                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    234036922                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    234036922                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65136.911216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65136.911216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2546                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2546                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     83364486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     83364486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79622.240688                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79622.240688                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4456410                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4456410                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32060.503597                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32060.503597                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4317410                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4317410                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31060.503597                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31060.503597                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       288000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       288000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007181                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007181                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       197500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       197500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005386                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005386                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 65833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           826.142893                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154493                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6130                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.202773                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   826.142893                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.806780                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.806780                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            346084                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           346084                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    641721500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    641721500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
