ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"i2s.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_I2S3_Init,"ax",%progbits
  20              		.align	1
  21              		.p2align 2,,3
  22              		.global	MX_I2S3_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_I2S3_Init:
  28              	.LFB242:
  29              		.file 1 "Core/Src/i2s.c"
   1:Core/Src/i2s.c **** /* USER CODE BEGIN Header */
   2:Core/Src/i2s.c **** /**
   3:Core/Src/i2s.c ****   ******************************************************************************
   4:Core/Src/i2s.c ****   * @file    i2s.c
   5:Core/Src/i2s.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/i2s.c ****   *          of the I2S instances.
   7:Core/Src/i2s.c ****   ******************************************************************************
   8:Core/Src/i2s.c ****   * @attention
   9:Core/Src/i2s.c ****   *
  10:Core/Src/i2s.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/i2s.c ****   * All rights reserved.
  12:Core/Src/i2s.c ****   *
  13:Core/Src/i2s.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/i2s.c ****   * in the root directory of this software component.
  15:Core/Src/i2s.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/i2s.c ****   *
  17:Core/Src/i2s.c ****   ******************************************************************************
  18:Core/Src/i2s.c ****   */
  19:Core/Src/i2s.c **** /* USER CODE END Header */
  20:Core/Src/i2s.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/i2s.c **** #include "i2s.h"
  22:Core/Src/i2s.c **** 
  23:Core/Src/i2s.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/i2s.c **** 
  25:Core/Src/i2s.c **** /* USER CODE END 0 */
  26:Core/Src/i2s.c **** 
  27:Core/Src/i2s.c **** I2S_HandleTypeDef hi2s3;
  28:Core/Src/i2s.c **** 
  29:Core/Src/i2s.c **** /* I2S3 init function */
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 2


  30:Core/Src/i2s.c **** void MX_I2S3_Init(void)
  31:Core/Src/i2s.c **** {
  30              		.loc 1 31 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  32:Core/Src/i2s.c **** 
  33:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 0 */
  34:Core/Src/i2s.c **** 
  35:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 0 */
  36:Core/Src/i2s.c **** 
  37:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 1 */
  38:Core/Src/i2s.c **** 
  39:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 1 */
  40:Core/Src/i2s.c ****   hi2s3.Instance = SPI3;
  34              		.loc 1 40 3 view .LVU1
  31:Core/Src/i2s.c **** 
  35              		.loc 1 31 1 is_stmt 0 view .LVU2
  36 0000 10B5     		push	{r4, lr}
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40              		.loc 1 40 18 view .LVU3
  41 0002 0C48     		ldr	r0, .L6
  42 0004 0C4C     		ldr	r4, .L6+4
  41:Core/Src/i2s.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
  42:Core/Src/i2s.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
  43              		.loc 1 42 23 view .LVU4
  44 0006 0023     		movs	r3, #0
  41:Core/Src/i2s.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
  45              		.loc 1 41 19 view .LVU5
  46 0008 4FF40072 		mov	r2, #512
  43:Core/Src/i2s.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  44:Core/Src/i2s.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
  45:Core/Src/i2s.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
  47              		.loc 1 45 24 view .LVU6
  48 000c 4BF68031 		movw	r1, #48000
  41:Core/Src/i2s.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
  49              		.loc 1 41 19 view .LVU7
  50 0010 C0E90042 		strd	r4, r2, [r0]
  42:Core/Src/i2s.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  51              		.loc 1 42 3 is_stmt 1 view .LVU8
  43:Core/Src/i2s.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  52              		.loc 1 43 25 is_stmt 0 view .LVU9
  53 0014 C0E90233 		strd	r3, r3, [r0, #8]
  44:Core/Src/i2s.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
  54              		.loc 1 44 3 is_stmt 1 view .LVU10
  55              		.loc 1 45 24 is_stmt 0 view .LVU11
  56 0018 C0E90421 		strd	r2, r1, [r0, #16]
  46:Core/Src/i2s.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
  57              		.loc 1 46 3 is_stmt 1 view .LVU12
  47:Core/Src/i2s.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
  58              		.loc 1 47 26 is_stmt 0 view .LVU13
  59 001c C0E90633 		strd	r3, r3, [r0, #24]
  48:Core/Src/i2s.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
  60              		.loc 1 48 3 is_stmt 1 view .LVU14
  61              		.loc 1 48 29 is_stmt 0 view .LVU15
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 3


  62 0020 0362     		str	r3, [r0, #32]
  49:Core/Src/i2s.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
  63              		.loc 1 49 3 is_stmt 1 view .LVU16
  64              		.loc 1 49 7 is_stmt 0 view .LVU17
  65 0022 FFF7FEFF 		bl	HAL_I2S_Init
  66              	.LVL0:
  67              		.loc 1 49 6 view .LVU18
  68 0026 00B9     		cbnz	r0, .L5
  50:Core/Src/i2s.c ****   {
  51:Core/Src/i2s.c ****     Error_Handler();
  52:Core/Src/i2s.c ****   }
  53:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 2 */
  54:Core/Src/i2s.c **** 
  55:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 2 */
  56:Core/Src/i2s.c **** 
  57:Core/Src/i2s.c **** }
  69              		.loc 1 57 1 view .LVU19
  70 0028 10BD     		pop	{r4, pc}
  71              	.L5:
  51:Core/Src/i2s.c ****   }
  72              		.loc 1 51 5 is_stmt 1 view .LVU20
  73              		.loc 1 57 1 is_stmt 0 view .LVU21
  74 002a BDE81040 		pop	{r4, lr}
  75              		.cfi_restore 14
  76              		.cfi_restore 4
  77              		.cfi_def_cfa_offset 0
  51:Core/Src/i2s.c ****   }
  78              		.loc 1 51 5 view .LVU22
  79 002e FFF7FEBF 		b	Error_Handler
  80              	.LVL1:
  81              	.L7:
  82 0032 00BF     		.align	2
  83              	.L6:
  84 0034 00000000 		.word	.LANCHOR0
  85 0038 003C0040 		.word	1073757184
  86              		.cfi_endproc
  87              	.LFE242:
  89              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
  90              		.align	1
  91              		.p2align 2,,3
  92              		.global	HAL_I2S_MspInit
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  97              	HAL_I2S_MspInit:
  98              	.LVL2:
  99              	.LFB243:
  58:Core/Src/i2s.c **** 
  59:Core/Src/i2s.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
  60:Core/Src/i2s.c **** {
 100              		.loc 1 60 1 is_stmt 1 view -0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 48
 103              		@ frame_needed = 0, uses_anonymous_args = 0
  61:Core/Src/i2s.c **** 
  62:Core/Src/i2s.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 62 3 view .LVU24
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 4


  60:Core/Src/i2s.c **** 
 105              		.loc 1 60 1 is_stmt 0 view .LVU25
 106 0000 70B5     		push	{r4, r5, r6, lr}
 107              		.cfi_def_cfa_offset 16
 108              		.cfi_offset 4, -16
 109              		.cfi_offset 5, -12
 110              		.cfi_offset 6, -8
 111              		.cfi_offset 14, -4
  63:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  64:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI3)
 112              		.loc 1 64 5 view .LVU26
 113 0002 2A4A     		ldr	r2, .L17
 114 0004 0168     		ldr	r1, [r0]
  60:Core/Src/i2s.c **** 
 115              		.loc 1 60 1 view .LVU27
 116 0006 8CB0     		sub	sp, sp, #48
 117              		.cfi_def_cfa_offset 64
  62:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 118              		.loc 1 62 20 view .LVU28
 119 0008 0023     		movs	r3, #0
 120              		.loc 1 64 5 view .LVU29
 121 000a 9142     		cmp	r1, r2
  62:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 122              		.loc 1 62 20 view .LVU30
 123 000c CDE90733 		strd	r3, r3, [sp, #28]
 124 0010 CDE90933 		strd	r3, r3, [sp, #36]
 125 0014 0B93     		str	r3, [sp, #44]
  63:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 126              		.loc 1 63 3 is_stmt 1 view .LVU31
  63:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 127              		.loc 1 63 28 is_stmt 0 view .LVU32
 128 0016 0693     		str	r3, [sp, #24]
 129              		.loc 1 64 3 is_stmt 1 view .LVU33
 130              		.loc 1 64 5 is_stmt 0 view .LVU34
 131 0018 01D0     		beq	.L15
  65:Core/Src/i2s.c ****   {
  66:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
  67:Core/Src/i2s.c **** 
  68:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspInit 0 */
  69:Core/Src/i2s.c **** 
  70:Core/Src/i2s.c ****   /** Initializes the peripherals clock
  71:Core/Src/i2s.c ****   */
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 203;
  74:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
  75:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  76:Core/Src/i2s.c ****     {
  77:Core/Src/i2s.c ****       Error_Handler();
  78:Core/Src/i2s.c ****     }
  79:Core/Src/i2s.c **** 
  80:Core/Src/i2s.c ****     /* I2S3 clock enable */
  81:Core/Src/i2s.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
  82:Core/Src/i2s.c **** 
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  84:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  85:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
  86:Core/Src/i2s.c ****     PA4     ------> I2S3_WS
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 5


  87:Core/Src/i2s.c ****     PC7     ------> I2S3_MCK
  88:Core/Src/i2s.c ****     PC10     ------> I2S3_CK
  89:Core/Src/i2s.c ****     PC12     ------> I2S3_SD
  90:Core/Src/i2s.c ****     */
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Pin = I2S3_WS_Pin;
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  93:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
  96:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
  97:Core/Src/i2s.c **** 
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 100:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 101:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 102:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 103:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 104:Core/Src/i2s.c **** 
 105:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 106:Core/Src/i2s.c **** 
 107:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspInit 1 */
 108:Core/Src/i2s.c ****   }
 109:Core/Src/i2s.c **** }
 132              		.loc 1 109 1 view .LVU35
 133 001a 0CB0     		add	sp, sp, #48
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 16
 136              		@ sp needed
 137 001c 70BD     		pop	{r4, r5, r6, pc}
 138              	.L15:
 139              		.cfi_restore_state
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 203;
 140              		.loc 1 72 5 is_stmt 1 view .LVU36
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 203;
 141              		.loc 1 72 46 is_stmt 0 view .LVU37
 142 001e 0121     		movs	r1, #1
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 143              		.loc 1 73 40 view .LVU38
 144 0020 CB22     		movs	r2, #203
  74:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 145              		.loc 1 74 40 view .LVU39
 146 0022 0223     		movs	r3, #2
  75:Core/Src/i2s.c ****     {
 147              		.loc 1 75 9 view .LVU40
 148 0024 03A8     		add	r0, sp, #12
 149              	.LVL3:
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 150              		.loc 1 73 40 view .LVU41
 151 0026 CDE90312 		strd	r1, r2, [sp, #12]
  74:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 152              		.loc 1 74 5 is_stmt 1 view .LVU42
  74:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 153              		.loc 1 74 40 is_stmt 0 view .LVU43
 154 002a 0593     		str	r3, [sp, #20]
  75:Core/Src/i2s.c ****     {
 155              		.loc 1 75 5 is_stmt 1 view .LVU44
  75:Core/Src/i2s.c ****     {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 6


 156              		.loc 1 75 9 is_stmt 0 view .LVU45
 157 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 158              	.LVL4:
  75:Core/Src/i2s.c ****     {
 159              		.loc 1 75 8 view .LVU46
 160 0030 0028     		cmp	r0, #0
 161 0032 38D1     		bne	.L16
 162              	.L10:
  81:Core/Src/i2s.c **** 
 163              		.loc 1 81 5 is_stmt 1 view .LVU47
 164              	.LBB2:
  81:Core/Src/i2s.c **** 
 165              		.loc 1 81 5 view .LVU48
 166 0034 1E4B     		ldr	r3, .L17+4
 167              	.LBE2:
  96:Core/Src/i2s.c **** 
 168              		.loc 1 96 5 is_stmt 0 view .LVU49
 169 0036 1F48     		ldr	r0, .L17+8
 170              	.LBB3:
  81:Core/Src/i2s.c **** 
 171              		.loc 1 81 5 view .LVU50
 172 0038 0024     		movs	r4, #0
 173 003a 0094     		str	r4, [sp]
  81:Core/Src/i2s.c **** 
 174              		.loc 1 81 5 is_stmt 1 view .LVU51
 175 003c 1A6C     		ldr	r2, [r3, #64]
 176 003e 42F40042 		orr	r2, r2, #32768
 177 0042 1A64     		str	r2, [r3, #64]
  81:Core/Src/i2s.c **** 
 178              		.loc 1 81 5 view .LVU52
 179 0044 1A6C     		ldr	r2, [r3, #64]
 180 0046 02F40042 		and	r2, r2, #32768
 181 004a 0092     		str	r2, [sp]
  81:Core/Src/i2s.c **** 
 182              		.loc 1 81 5 view .LVU53
 183 004c 009A     		ldr	r2, [sp]
 184              	.LBE3:
  81:Core/Src/i2s.c **** 
 185              		.loc 1 81 5 view .LVU54
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 186              		.loc 1 83 5 view .LVU55
 187              	.LBB4:
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 188              		.loc 1 83 5 view .LVU56
 189 004e 0194     		str	r4, [sp, #4]
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 190              		.loc 1 83 5 view .LVU57
 191 0050 1A6B     		ldr	r2, [r3, #48]
 192 0052 42F00102 		orr	r2, r2, #1
 193 0056 1A63     		str	r2, [r3, #48]
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 194              		.loc 1 83 5 view .LVU58
 195 0058 1A6B     		ldr	r2, [r3, #48]
 196 005a 02F00102 		and	r2, r2, #1
 197 005e 0192     		str	r2, [sp, #4]
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 198              		.loc 1 83 5 view .LVU59
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 7


 199 0060 019A     		ldr	r2, [sp, #4]
 200              	.LBE4:
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 201              		.loc 1 83 5 view .LVU60
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 202              		.loc 1 84 5 view .LVU61
 203              	.LBB5:
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 204              		.loc 1 84 5 view .LVU62
 205 0062 0294     		str	r4, [sp, #8]
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 206              		.loc 1 84 5 view .LVU63
 207 0064 1A6B     		ldr	r2, [r3, #48]
 208 0066 42F00402 		orr	r2, r2, #4
 209 006a 1A63     		str	r2, [r3, #48]
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 210              		.loc 1 84 5 view .LVU64
 211 006c 1B6B     		ldr	r3, [r3, #48]
 212 006e 03F00403 		and	r3, r3, #4
 213 0072 0293     		str	r3, [sp, #8]
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 214              		.loc 1 84 5 view .LVU65
 215              	.LBE5:
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 92 26 is_stmt 0 view .LVU66
 217 0074 0225     		movs	r5, #2
  95:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 218              		.loc 1 95 31 view .LVU67
 219 0076 0626     		movs	r6, #6
  96:Core/Src/i2s.c **** 
 220              		.loc 1 96 5 view .LVU68
 221 0078 07A9     		add	r1, sp, #28
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 222              		.loc 1 91 25 view .LVU69
 223 007a 1023     		movs	r3, #16
 224 007c 0793     		str	r3, [sp, #28]
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 225              		.loc 1 94 27 view .LVU70
 226 007e CDE90944 		strd	r4, r4, [sp, #36]
 227              	.LBB6:
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 228              		.loc 1 84 5 view .LVU71
 229 0082 029B     		ldr	r3, [sp, #8]
 230              	.LBE6:
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 231              		.loc 1 84 5 is_stmt 1 view .LVU72
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 232              		.loc 1 91 5 view .LVU73
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 233              		.loc 1 92 5 view .LVU74
  93:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 234              		.loc 1 93 5 view .LVU75
  95:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 235              		.loc 1 95 5 view .LVU76
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 92 26 is_stmt 0 view .LVU77
 237 0084 0895     		str	r5, [sp, #32]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 8


  95:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 238              		.loc 1 95 31 view .LVU78
 239 0086 0B96     		str	r6, [sp, #44]
  96:Core/Src/i2s.c **** 
 240              		.loc 1 96 5 is_stmt 1 view .LVU79
 241 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL5:
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243              		.loc 1 98 5 view .LVU80
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244              		.loc 1 98 25 is_stmt 0 view .LVU81
 245 008c 4FF4A453 		mov	r3, #5248
 103:Core/Src/i2s.c **** 
 246              		.loc 1 103 5 view .LVU82
 247 0090 0948     		ldr	r0, .L17+12
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248              		.loc 1 98 25 view .LVU83
 249 0092 0793     		str	r3, [sp, #28]
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 99 5 is_stmt 1 view .LVU84
 103:Core/Src/i2s.c **** 
 251              		.loc 1 103 5 is_stmt 0 view .LVU85
 252 0094 07A9     		add	r1, sp, #28
 100:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 100 26 view .LVU86
 254 0096 CDE90854 		strd	r5, r4, [sp, #32]
 101:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 255              		.loc 1 101 5 is_stmt 1 view .LVU87
 102:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 256              		.loc 1 102 31 is_stmt 0 view .LVU88
 257 009a CDE90A46 		strd	r4, r6, [sp, #40]
 103:Core/Src/i2s.c **** 
 258              		.loc 1 103 5 is_stmt 1 view .LVU89
 259 009e FFF7FEFF 		bl	HAL_GPIO_Init
 260              	.LVL6:
 261              		.loc 1 109 1 is_stmt 0 view .LVU90
 262 00a2 0CB0     		add	sp, sp, #48
 263              		.cfi_remember_state
 264              		.cfi_def_cfa_offset 16
 265              		@ sp needed
 266 00a4 70BD     		pop	{r4, r5, r6, pc}
 267              	.L16:
 268              		.cfi_restore_state
  77:Core/Src/i2s.c ****     }
 269              		.loc 1 77 7 is_stmt 1 view .LVU91
 270 00a6 FFF7FEFF 		bl	Error_Handler
 271              	.LVL7:
 272 00aa C3E7     		b	.L10
 273              	.L18:
 274              		.align	2
 275              	.L17:
 276 00ac 003C0040 		.word	1073757184
 277 00b0 00380240 		.word	1073887232
 278 00b4 00000240 		.word	1073872896
 279 00b8 00080240 		.word	1073874944
 280              		.cfi_endproc
 281              	.LFE243:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 9


 283              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 284              		.align	1
 285              		.p2align 2,,3
 286              		.global	HAL_I2S_MspDeInit
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 291              	HAL_I2S_MspDeInit:
 292              	.LVL8:
 293              	.LFB244:
 110:Core/Src/i2s.c **** 
 111:Core/Src/i2s.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* i2sHandle)
 112:Core/Src/i2s.c **** {
 294              		.loc 1 112 1 view -0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 113:Core/Src/i2s.c **** 
 114:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI3)
 298              		.loc 1 114 3 view .LVU93
 112:Core/Src/i2s.c **** 
 299              		.loc 1 112 1 is_stmt 0 view .LVU94
 300 0000 08B5     		push	{r3, lr}
 301              		.cfi_def_cfa_offset 8
 302              		.cfi_offset 3, -8
 303              		.cfi_offset 14, -4
 304              		.loc 1 114 5 view .LVU95
 305 0002 0268     		ldr	r2, [r0]
 306 0004 094B     		ldr	r3, .L23
 307 0006 9A42     		cmp	r2, r3
 308 0008 00D0     		beq	.L22
 115:Core/Src/i2s.c ****   {
 116:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 117:Core/Src/i2s.c **** 
 118:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 119:Core/Src/i2s.c ****     /* Peripheral clock disable */
 120:Core/Src/i2s.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 121:Core/Src/i2s.c **** 
 122:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 123:Core/Src/i2s.c ****     PA4     ------> I2S3_WS
 124:Core/Src/i2s.c ****     PC7     ------> I2S3_MCK
 125:Core/Src/i2s.c ****     PC10     ------> I2S3_CK
 126:Core/Src/i2s.c ****     PC12     ------> I2S3_SD
 127:Core/Src/i2s.c ****     */
 128:Core/Src/i2s.c ****     HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 129:Core/Src/i2s.c **** 
 130:Core/Src/i2s.c ****     HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 131:Core/Src/i2s.c **** 
 132:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 133:Core/Src/i2s.c **** 
 134:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 135:Core/Src/i2s.c ****   }
 136:Core/Src/i2s.c **** }
 309              		.loc 1 136 1 view .LVU96
 310 000a 08BD     		pop	{r3, pc}
 311              	.L22:
 120:Core/Src/i2s.c **** 
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 10


 312              		.loc 1 120 5 is_stmt 1 view .LVU97
 313 000c 084A     		ldr	r2, .L23+4
 128:Core/Src/i2s.c **** 
 314              		.loc 1 128 5 is_stmt 0 view .LVU98
 315 000e 0948     		ldr	r0, .L23+8
 316              	.LVL9:
 120:Core/Src/i2s.c **** 
 317              		.loc 1 120 5 view .LVU99
 318 0010 136C     		ldr	r3, [r2, #64]
 319 0012 23F40043 		bic	r3, r3, #32768
 128:Core/Src/i2s.c **** 
 320              		.loc 1 128 5 view .LVU100
 321 0016 1021     		movs	r1, #16
 120:Core/Src/i2s.c **** 
 322              		.loc 1 120 5 view .LVU101
 323 0018 1364     		str	r3, [r2, #64]
 128:Core/Src/i2s.c **** 
 324              		.loc 1 128 5 is_stmt 1 view .LVU102
 325 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 326              	.LVL10:
 130:Core/Src/i2s.c **** 
 327              		.loc 1 130 5 view .LVU103
 328              		.loc 1 136 1 is_stmt 0 view .LVU104
 329 001e BDE80840 		pop	{r3, lr}
 330              		.cfi_restore 14
 331              		.cfi_restore 3
 332              		.cfi_def_cfa_offset 0
 130:Core/Src/i2s.c **** 
 333              		.loc 1 130 5 view .LVU105
 334 0022 0548     		ldr	r0, .L23+12
 335 0024 4FF4A451 		mov	r1, #5248
 336 0028 FFF7FEBF 		b	HAL_GPIO_DeInit
 337              	.LVL11:
 338              	.L24:
 339              		.align	2
 340              	.L23:
 341 002c 003C0040 		.word	1073757184
 342 0030 00380240 		.word	1073887232
 343 0034 00000240 		.word	1073872896
 344 0038 00080240 		.word	1073874944
 345              		.cfi_endproc
 346              	.LFE244:
 348              		.global	hi2s3
 349              		.section	.bss.hi2s3,"aw",%nobits
 350              		.align	2
 351              		.set	.LANCHOR0,. + 0
 354              	hi2s3:
 355 0000 00000000 		.space	72
 355      00000000 
 355      00000000 
 355      00000000 
 355      00000000 
 356              		.text
 357              	.Letext0:
 358              		.file 2 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 359              		.file 3 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 360              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 11


 361              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 362              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 363              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 364              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 365              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 366              		.file 10 "Core/Inc/i2s.h"
 367              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2s.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:20     .text.MX_I2S3_Init:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:27     .text.MX_I2S3_Init:0000000000000000 MX_I2S3_Init
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:84     .text.MX_I2S3_Init:0000000000000034 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:90     .text.HAL_I2S_MspInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:97     .text.HAL_I2S_MspInit:0000000000000000 HAL_I2S_MspInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:276    .text.HAL_I2S_MspInit:00000000000000ac $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:284    .text.HAL_I2S_MspDeInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:291    .text.HAL_I2S_MspDeInit:0000000000000000 HAL_I2S_MspDeInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:341    .text.HAL_I2S_MspDeInit:000000000000002c $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:354    .bss.hi2s3:0000000000000000 hi2s3
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cckxxpjm.s:350    .bss.hi2s3:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_I2S_Init
Error_Handler
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
