|top_synthesis
fpga_clk => fpga_clk_ibuf.PADIO
fpga_rst => fpga_rst_ibuf.PADIO
right => right_ibuf.PADIO
left => left_ibuf.PADIO
up => up_ibuf.PADIO
down => down_ibuf.PADIO
clk_sdram_out <= clk_sdram_out_obuf.PADIO
clk_vesa_out <= clk_vesa_out_obuf.PADIO
uart_serial_in => uart_serial_in_ibuf.PADIO
uart_serial_out <= uart_serial_out_obuf.PADIO
dram_addr[0] <= dram_addr_obuf_0_.PADIO
dram_addr[1] <= dram_addr_obuf_1_.PADIO
dram_addr[2] <= dram_addr_obuf_2_.PADIO
dram_addr[3] <= dram_addr_obuf_3_.PADIO
dram_addr[4] <= dram_addr_obuf_4_.PADIO
dram_addr[5] <= dram_addr_obuf_5_.PADIO
dram_addr[6] <= dram_addr_obuf_6_.PADIO
dram_addr[7] <= dram_addr_obuf_7_.PADIO
dram_addr[8] <= dram_addr_obuf_8_.PADIO
dram_addr[9] <= dram_addr_obuf_9_.PADIO
dram_addr[10] <= dram_addr_obuf_10_.PADIO
dram_addr[11] <= dram_addr_obuf_11_.PADIO
dram_bank[0] <= dram_bank_obuf_0_.PADIO
dram_bank[1] <= dram_bank_obuf_1_.PADIO
dram_cas_n <= dram_cas_n_obuf.PADIO
dram_cke <= dram_cke_obuf.PADIO
dram_cs_n <= dram_cs_n_obuf.PADIO
dram_dq[0] <> dram_dq_tbuf_0_
dram_dq[1] <> dram_dq_tbuf_1_
dram_dq[2] <> dram_dq_tbuf_2_
dram_dq[3] <> dram_dq_tbuf_3_
dram_dq[4] <> dram_dq_tbuf_4_
dram_dq[5] <> dram_dq_tbuf_5_
dram_dq[6] <> dram_dq_tbuf_6_
dram_dq[7] <> dram_dq_tbuf_7_
dram_dq[8] <> dram_dq_tbuf_8_
dram_dq[9] <> dram_dq_tbuf_9_
dram_dq[10] <> dram_dq_tbuf_10_
dram_dq[11] <> dram_dq_tbuf_11_
dram_dq[12] <> dram_dq_tbuf_12_
dram_dq[13] <> dram_dq_tbuf_13_
dram_dq[14] <> dram_dq_tbuf_14_
dram_dq[15] <> dram_dq_tbuf_15_
dram_ldqm <= dram_ldqm_obuf.PADIO
dram_udqm <= dram_udqm_obuf.PADIO
dram_ras_n <= dram_ras_n_obuf.PADIO
dram_we_n <= dram_we_n_obuf.PADIO
r_out[0] <= r_out_obuf_0_.PADIO
r_out[1] <= r_out_obuf_1_.PADIO
r_out[2] <= r_out_obuf_2_.PADIO
r_out[3] <= r_out_obuf_3_.PADIO
r_out[4] <= r_out_obuf_4_.PADIO
r_out[5] <= r_out_obuf_5_.PADIO
r_out[6] <= r_out_obuf_6_.PADIO
r_out[7] <= r_out_obuf_7_.PADIO
r_out[8] <= r_out_obuf_8_.PADIO
r_out[9] <= r_out_obuf_9_.PADIO
g_out[0] <= g_out_obuf_0_.PADIO
g_out[1] <= g_out_obuf_1_.PADIO
g_out[2] <= g_out_obuf_2_.PADIO
g_out[3] <= g_out_obuf_3_.PADIO
g_out[4] <= g_out_obuf_4_.PADIO
g_out[5] <= g_out_obuf_5_.PADIO
g_out[6] <= g_out_obuf_6_.PADIO
g_out[7] <= g_out_obuf_7_.PADIO
g_out[8] <= g_out_obuf_8_.PADIO
g_out[9] <= g_out_obuf_9_.PADIO
b_out[0] <= b_out_obuf_0_.PADIO
b_out[1] <= b_out_obuf_1_.PADIO
b_out[2] <= b_out_obuf_2_.PADIO
b_out[3] <= b_out_obuf_3_.PADIO
b_out[4] <= b_out_obuf_4_.PADIO
b_out[5] <= b_out_obuf_5_.PADIO
b_out[6] <= b_out_obuf_6_.PADIO
b_out[7] <= b_out_obuf_7_.PADIO
b_out[8] <= b_out_obuf_8_.PADIO
b_out[9] <= b_out_obuf_9_.PADIO
blank <= blank_obuf.PADIO
hsync <= hsync_obuf.PADIO
vsync <= vsync_obuf.PADIO
dbg_rx_path_cyc <= dbg_rx_path_cyc_obuf.PADIO
dbg_sdram_active <= dbg_sdram_active_obuf.PADIO
dbg_disp_active <= dbg_disp_active_obuf.PADIO
dbg_icy_bus_taken <= dbg_icy_bus_taken_obuf.PADIO
dbg_icz_bus_taken <= dbg_icz_bus_taken_obuf.PADIO
dbg_wr_bank_val <= dbg_wr_bank_val_obuf.PADIO
dbg_rd_bank_val <= dbg_rd_bank_val_obuf.PADIO
dbg_actual_wr_bank <= dbg_actual_wr_bank_obuf.PADIO
dbg_actual_rd_bank <= dbg_actual_rd_bank_obuf.PADIO
programming_indication_led <= programming_indication_led_obuf.PADIO
lsb_mem[0] <= lsb_mem_obuf_0_.PADIO
lsb_mem[1] <= lsb_mem_obuf_1_.PADIO
lsb_mem[2] <= lsb_mem_obuf_2_.PADIO
lsb_mem[3] <= lsb_mem_obuf_3_.PADIO
lsb_mem[4] <= lsb_mem_obuf_4_.PADIO
lsb_mem[5] <= lsb_mem_obuf_5_.PADIO
lsb_mem[6] <= lsb_mem_obuf_6_.PADIO
msb_mem[0] <= msb_mem_obuf_0_.PADIO
msb_mem[1] <= msb_mem_obuf_1_.PADIO
msb_mem[2] <= msb_mem_obuf_2_.PADIO
msb_mem[3] <= msb_mem_obuf_3_.PADIO
msb_mem[4] <= msb_mem_obuf_4_.PADIO
msb_mem[5] <= msb_mem_obuf_5_.PADIO
msb_mem[6] <= msb_mem_obuf_6_.PADIO
lsb_disp[0] <= lsb_disp_obuf_0_.PADIO
lsb_disp[1] <= lsb_disp_obuf_1_.PADIO
lsb_disp[2] <= lsb_disp_obuf_2_.PADIO
lsb_disp[3] <= lsb_disp_obuf_3_.PADIO
lsb_disp[4] <= lsb_disp_obuf_4_.PADIO
lsb_disp[5] <= lsb_disp_obuf_5_.PADIO
lsb_disp[6] <= lsb_disp_obuf_6_.PADIO
msb_disp[0] <= msb_disp_obuf_0_.PADIO
msb_disp[1] <= msb_disp_obuf_1_.PADIO
msb_disp[2] <= msb_disp_obuf_2_.PADIO
msb_disp[3] <= msb_disp_obuf_3_.PADIO
msb_disp[4] <= msb_disp_obuf_4_.PADIO
msb_disp[5] <= msb_disp_obuf_5_.PADIO
msb_disp[6] <= msb_disp_obuf_6_.PADIO
lsb_tx[0] <= lsb_tx_obuf_0_.PADIO
lsb_tx[1] <= lsb_tx_obuf_1_.PADIO
lsb_tx[2] <= lsb_tx_obuf_2_.PADIO
lsb_tx[3] <= lsb_tx_obuf_3_.PADIO
lsb_tx[4] <= lsb_tx_obuf_4_.PADIO
lsb_tx[5] <= lsb_tx_obuf_5_.PADIO
lsb_tx[6] <= lsb_tx_obuf_6_.PADIO
msb_tx[0] <= msb_tx_obuf_0_.PADIO
msb_tx[1] <= msb_tx_obuf_1_.PADIO
msb_tx[2] <= msb_tx_obuf_2_.PADIO
msb_tx[3] <= msb_tx_obuf_3_.PADIO
msb_tx[4] <= msb_tx_obuf_4_.PADIO
msb_tx[5] <= msb_tx_obuf_5_.PADIO
msb_tx[6] <= msb_tx_obuf_6_.PADIO
lsb_version[0] <= lsb_version_obuf_0_.PADIO
lsb_version[1] <= lsb_version_obuf_1_.PADIO
lsb_version[2] <= lsb_version_obuf_2_.PADIO
lsb_version[3] <= lsb_version_obuf_3_.PADIO
lsb_version[4] <= lsb_version_obuf_4_.PADIO
lsb_version[5] <= lsb_version_obuf_5_.PADIO
lsb_version[6] <= lsb_version_obuf_6_.PADIO
msb_version[0] <= msb_version_obuf_0_.PADIO
msb_version[1] <= msb_version_obuf_1_.PADIO
msb_version[2] <= msb_version_obuf_2_.PADIO
msb_version[3] <= msb_version_obuf_3_.PADIO
msb_version[4] <= msb_version_obuf_4_.PADIO
msb_version[5] <= msb_version_obuf_5_.PADIO
msb_version[6] <= msb_version_obuf_6_.PADIO


|top_synthesis|altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_synthesis|modgen_counter_27_0:mds_top_inst_led_inst_modgen_counter_timer_counter
clock => reg_q_9_.CLK
clock => reg_q_8_.CLK
clock => reg_q_7_.CLK
clock => reg_q_6_.CLK
clock => reg_q_5_.CLK
clock => reg_q_4_.CLK
clock => reg_q_3_.CLK
clock => reg_q_26_.CLK
clock => reg_q_25_.CLK
clock => reg_q_24_.CLK
clock => reg_q_23_.CLK
clock => reg_q_22_.CLK
clock => reg_q_21_.CLK
clock => reg_q_20_.CLK
clock => reg_q_2_.CLK
clock => reg_q_19_.CLK
clock => reg_q_18_.CLK
clock => reg_q_17_.CLK
clock => reg_q_16_.CLK
clock => reg_q_15_.CLK
clock => reg_q_14_.CLK
clock => reg_q_13_.CLK
clock => reg_q_12_.CLK
clock => reg_q_11_.CLK
clock => reg_q_10_.CLK
clock => reg_q_1_.CLK
clock => reg_q_0_.CLK
q[0] <= reg_q_0_.REGOUT
q[1] <= reg_q_1_.REGOUT
q[2] <= reg_q_2_.REGOUT
q[3] <= reg_q_3_.REGOUT
q[4] <= reg_q_4_.REGOUT
q[5] <= reg_q_5_.REGOUT
q[6] <= reg_q_6_.REGOUT
q[7] <= reg_q_7_.REGOUT
q[8] <= reg_q_8_.REGOUT
q[9] <= reg_q_9_.REGOUT
q[10] <= reg_q_10_.REGOUT
q[11] <= reg_q_11_.REGOUT
q[12] <= reg_q_12_.REGOUT
q[13] <= reg_q_13_.REGOUT
q[14] <= reg_q_14_.REGOUT
q[15] <= reg_q_15_.REGOUT
q[16] <= reg_q_16_.REGOUT
q[17] <= reg_q_17_.REGOUT
q[18] <= reg_q_18_.REGOUT
q[19] <= reg_q_19_.REGOUT
q[20] <= reg_q_20_.REGOUT
q[21] <= reg_q_21_.REGOUT
q[22] <= reg_q_22_.REGOUT
q[23] <= reg_q_23_.REGOUT
q[24] <= reg_q_24_.REGOUT
q[25] <= reg_q_25_.REGOUT
q[26] <= reg_q_26_.REGOUT
clk_en => ~NO_FANOUT~
aclear => reg_q_9_.ACLR
aclear => reg_q_8_.ACLR
aclear => reg_q_7_.ACLR
aclear => reg_q_6_.ACLR
aclear => reg_q_5_.ACLR
aclear => reg_q_4_.ACLR
aclear => reg_q_3_.ACLR
aclear => reg_q_26_.ACLR
aclear => reg_q_25_.ACLR
aclear => reg_q_24_.ACLR
aclear => reg_q_23_.ACLR
aclear => reg_q_22_.ACLR
aclear => reg_q_21_.ACLR
aclear => reg_q_20_.ACLR
aclear => reg_q_2_.ACLR
aclear => reg_q_19_.ACLR
aclear => reg_q_18_.ACLR
aclear => reg_q_17_.ACLR
aclear => reg_q_16_.ACLR
aclear => reg_q_15_.ACLR
aclear => reg_q_14_.ACLR
aclear => reg_q_13_.ACLR
aclear => reg_q_12_.ACLR
aclear => reg_q_11_.ACLR
aclear => reg_q_10_.ACLR
aclear => reg_q_1_.ACLR
aclear => reg_q_0_.ACLR
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclear => reg_q_9_.SCLR
sclear => reg_q_8_.SCLR
sclear => reg_q_7_.SCLR
sclear => reg_q_6_.SCLR
sclear => reg_q_5_.SCLR
sclear => reg_q_4_.SCLR
sclear => reg_q_3_.SCLR
sclear => reg_q_26_.SCLR
sclear => reg_q_25_.SCLR
sclear => reg_q_24_.SCLR
sclear => reg_q_23_.SCLR
sclear => reg_q_22_.SCLR
sclear => reg_q_21_.SCLR
sclear => reg_q_20_.SCLR
sclear => reg_q_2_.SCLR
sclear => reg_q_19_.SCLR
sclear => reg_q_18_.SCLR
sclear => reg_q_17_.SCLR
sclear => reg_q_16_.SCLR
sclear => reg_q_15_.SCLR
sclear => reg_q_14_.SCLR
sclear => reg_q_13_.SCLR
sclear => reg_q_12_.SCLR
sclear => reg_q_11_.SCLR
sclear => reg_q_10_.SCLR
sclear => reg_q_1_.SCLR
sclear => reg_q_0_.SCLR
updn => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~


|top_synthesis|inc_10_0:mds_top_inst_rx_path_inst_ram_addr_out_inc10_8i11
cin => ~NO_FANOUT~
a[0] => ix46946z52933.DATAA
a[1] => ix46946z52932.DATAA
a[2] => ix46946z52931.DATAA
a[3] => ix46946z52930.DATAA
a[4] => ix46946z52929.DATAA
a[5] => ix46946z52928.DATAA
a[6] => ix46946z52927.DATAA
a[7] => ix46946z52926.DATAA
a[8] => ix46946z52925.DATAA
a[9] => ix46946z52923.DATAA
d[0] <= ix46946z52933.COMBOUT
d[1] <= ix46946z52932.COMBOUT
d[2] <= ix46946z52931.COMBOUT
d[3] <= ix46946z52930.COMBOUT
d[4] <= ix46946z52929.COMBOUT
d[5] <= ix46946z52928.COMBOUT
d[6] <= ix46946z52927.COMBOUT
d[7] <= ix46946z52926.COMBOUT
d[8] <= ix46946z52925.COMBOUT
d[9] <= ix46946z52923.COMBOUT
cout <= <GND>


|top_synthesis|inc_10_1:mds_top_inst_rx_path_inst_wbm_adr_internal_inc10_8i13
cin => ~NO_FANOUT~
a[0] => ix46946z52933.DATAA
a[1] => ix46946z52932.DATAA
a[2] => ix46946z52931.DATAA
a[3] => ix46946z52930.DATAA
a[4] => ix46946z52929.DATAA
a[5] => ix46946z52928.DATAA
a[6] => ix46946z52927.DATAA
a[7] => ix46946z52926.DATAA
a[8] => ix46946z52925.DATAA
a[9] => ix46946z52923.DATAA
d[0] <= ix46946z52933.COMBOUT
d[1] <= ix46946z52932.COMBOUT
d[2] <= ix46946z52931.COMBOUT
d[3] <= ix46946z52930.COMBOUT
d[4] <= ix46946z52929.COMBOUT
d[5] <= ix46946z52928.COMBOUT
d[6] <= ix46946z52927.COMBOUT
d[7] <= ix46946z52926.COMBOUT
d[8] <= ix46946z52925.COMBOUT
d[9] <= ix46946z52923.COMBOUT
cout <= <GND>


|top_synthesis|incdec_11_0:mds_top_inst_rx_path_inst_modgen_incdec_603
mode => ix62798z52923.DATAA
mode => ix62798z52925.DATAA
mode => ix62798z52926.DATAA
mode => ix62798z52927.DATAA
mode => ix62798z52928.DATAA
mode => ix62798z52929.DATAA
mode => ix62798z52930.DATAA
mode => ix62798z52931.DATAA
mode => ix62798z52932.DATAA
mode => ix62798z52933.DATAA
mode => ix62798z52935.DATAA
cin => ix62798z52934.DATAA
a[0] => ix62798z52934.DATAB
a[1] => ix62798z52933.DATAB
a[2] => ix62798z52932.DATAB
a[3] => ix62798z52931.DATAB
a[4] => ix62798z52930.DATAB
a[5] => ix62798z52929.DATAB
a[6] => ix62798z52928.DATAB
a[7] => ix62798z52927.DATAB
a[8] => ix62798z52926.DATAB
a[9] => ix62798z52925.DATAB
a[10] => ix62798z52923.DATAB
d[0] <= ix62798z52934.COMBOUT
d[1] <= ix62798z52933.COMBOUT
d[2] <= ix62798z52932.COMBOUT
d[3] <= ix62798z52931.COMBOUT
d[4] <= ix62798z52930.COMBOUT
d[5] <= ix62798z52929.COMBOUT
d[6] <= ix62798z52928.COMBOUT
d[7] <= ix62798z52927.COMBOUT
d[8] <= ix62798z52926.COMBOUT
d[9] <= ix62798z52925.COMBOUT
d[10] <= ix62798z52923.COMBOUT
cout <= <GND>


|top_synthesis|ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data
wr_data1[0] => altsyncram:ix9899z34210.data_a
wr_data1[1] => altsyncram:ix9899z34210.data_a
wr_data1[2] => altsyncram:ix9899z34210.data_a
wr_data1[3] => altsyncram:ix9899z34210.data_a
wr_data1[4] => altsyncram:ix9899z34210.data_a
wr_data1[5] => altsyncram:ix9899z34210.data_a
wr_data1[6] => altsyncram:ix9899z34210.data_a
wr_data1[7] => altsyncram:ix9899z34210.data_a
rd_data1[0] <= <GND>
rd_data1[1] <= <GND>
rd_data1[2] <= <GND>
rd_data1[3] <= <GND>
rd_data1[4] <= <GND>
rd_data1[5] <= <GND>
rd_data1[6] <= <GND>
rd_data1[7] <= <GND>
addr1[0] => altsyncram:ix9899z34210.address_a
addr1[1] => altsyncram:ix9899z34210.address_a
addr1[2] => altsyncram:ix9899z34210.address_a
addr1[3] => altsyncram:ix9899z34210.address_a
addr1[4] => altsyncram:ix9899z34210.address_a
addr1[5] => altsyncram:ix9899z34210.address_a
addr1[6] => altsyncram:ix9899z34210.address_a
addr1[7] => altsyncram:ix9899z34210.address_a
addr1[8] => altsyncram:ix9899z34210.address_a
addr1[9] => altsyncram:ix9899z34210.address_a
wr_clk1 => altsyncram:ix9899z34210.clock1
wr_clk1 => altsyncram:ix9899z34210.clock0
rd_clk1 => ~NO_FANOUT~
wr_ena1 => altsyncram:ix9899z34210.clocken0
rd_ena1 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
rst1 => ~NO_FANOUT~
regce1 => ~NO_FANOUT~
regrst1 => ~NO_FANOUT~
wr_data2[0] => ~NO_FANOUT~
wr_data2[1] => ~NO_FANOUT~
wr_data2[2] => ~NO_FANOUT~
wr_data2[3] => ~NO_FANOUT~
wr_data2[4] => ~NO_FANOUT~
wr_data2[5] => ~NO_FANOUT~
wr_data2[6] => ~NO_FANOUT~
wr_data2[7] => ~NO_FANOUT~
rd_data2[0] <= altsyncram:ix9899z34210.q_b
rd_data2[1] <= altsyncram:ix9899z34210.q_b
rd_data2[2] <= altsyncram:ix9899z34210.q_b
rd_data2[3] <= altsyncram:ix9899z34210.q_b
rd_data2[4] <= altsyncram:ix9899z34210.q_b
rd_data2[5] <= altsyncram:ix9899z34210.q_b
rd_data2[6] <= altsyncram:ix9899z34210.q_b
rd_data2[7] <= altsyncram:ix9899z34210.q_b
addr2[0] => altsyncram:ix9899z34210.address_b
addr2[1] => altsyncram:ix9899z34210.address_b
addr2[2] => altsyncram:ix9899z34210.address_b
addr2[3] => altsyncram:ix9899z34210.address_b
addr2[4] => altsyncram:ix9899z34210.address_b
addr2[5] => altsyncram:ix9899z34210.address_b
addr2[6] => altsyncram:ix9899z34210.address_b
addr2[7] => altsyncram:ix9899z34210.address_b
addr2[8] => altsyncram:ix9899z34210.address_b
addr2[9] => altsyncram:ix9899z34210.address_b
wr_clk2 => ~NO_FANOUT~
rd_clk2 => ~NO_FANOUT~
wr_ena2 => ~NO_FANOUT~
rd_ena2 => altsyncram:ix9899z34210.clocken1
ena2 => ~NO_FANOUT~
rst2 => ~NO_FANOUT~
regce2 => ~NO_FANOUT~
regrst2 => ~NO_FANOUT~


|top_synthesis|ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210
wren_a => altsyncram_aoj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aoj2:auto_generated.data_a[0]
data_a[1] => altsyncram_aoj2:auto_generated.data_a[1]
data_a[2] => altsyncram_aoj2:auto_generated.data_a[2]
data_a[3] => altsyncram_aoj2:auto_generated.data_a[3]
data_a[4] => altsyncram_aoj2:auto_generated.data_a[4]
data_a[5] => altsyncram_aoj2:auto_generated.data_a[5]
data_a[6] => altsyncram_aoj2:auto_generated.data_a[6]
data_a[7] => altsyncram_aoj2:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_aoj2:auto_generated.address_a[0]
address_a[1] => altsyncram_aoj2:auto_generated.address_a[1]
address_a[2] => altsyncram_aoj2:auto_generated.address_a[2]
address_a[3] => altsyncram_aoj2:auto_generated.address_a[3]
address_a[4] => altsyncram_aoj2:auto_generated.address_a[4]
address_a[5] => altsyncram_aoj2:auto_generated.address_a[5]
address_a[6] => altsyncram_aoj2:auto_generated.address_a[6]
address_a[7] => altsyncram_aoj2:auto_generated.address_a[7]
address_a[8] => altsyncram_aoj2:auto_generated.address_a[8]
address_a[9] => altsyncram_aoj2:auto_generated.address_a[9]
address_b[0] => altsyncram_aoj2:auto_generated.address_b[0]
address_b[1] => altsyncram_aoj2:auto_generated.address_b[1]
address_b[2] => altsyncram_aoj2:auto_generated.address_b[2]
address_b[3] => altsyncram_aoj2:auto_generated.address_b[3]
address_b[4] => altsyncram_aoj2:auto_generated.address_b[4]
address_b[5] => altsyncram_aoj2:auto_generated.address_b[5]
address_b[6] => altsyncram_aoj2:auto_generated.address_b[6]
address_b[7] => altsyncram_aoj2:auto_generated.address_b[7]
address_b[8] => altsyncram_aoj2:auto_generated.address_b[8]
address_b[9] => altsyncram_aoj2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aoj2:auto_generated.clock0
clock1 => altsyncram_aoj2:auto_generated.clock1
clocken0 => altsyncram_aoj2:auto_generated.clocken0
clocken1 => altsyncram_aoj2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_aoj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_aoj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_aoj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_aoj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_aoj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_aoj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_aoj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_aoj2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated
address_a[0] => altsyncram_jnn1:altsyncram1.address_b[0]
address_a[1] => altsyncram_jnn1:altsyncram1.address_b[1]
address_a[2] => altsyncram_jnn1:altsyncram1.address_b[2]
address_a[3] => altsyncram_jnn1:altsyncram1.address_b[3]
address_a[4] => altsyncram_jnn1:altsyncram1.address_b[4]
address_a[5] => altsyncram_jnn1:altsyncram1.address_b[5]
address_a[6] => altsyncram_jnn1:altsyncram1.address_b[6]
address_a[7] => altsyncram_jnn1:altsyncram1.address_b[7]
address_a[8] => altsyncram_jnn1:altsyncram1.address_b[8]
address_a[9] => altsyncram_jnn1:altsyncram1.address_b[9]
address_b[0] => altsyncram_jnn1:altsyncram1.address_a[0]
address_b[1] => altsyncram_jnn1:altsyncram1.address_a[1]
address_b[2] => altsyncram_jnn1:altsyncram1.address_a[2]
address_b[3] => altsyncram_jnn1:altsyncram1.address_a[3]
address_b[4] => altsyncram_jnn1:altsyncram1.address_a[4]
address_b[5] => altsyncram_jnn1:altsyncram1.address_a[5]
address_b[6] => altsyncram_jnn1:altsyncram1.address_a[6]
address_b[7] => altsyncram_jnn1:altsyncram1.address_a[7]
address_b[8] => altsyncram_jnn1:altsyncram1.address_a[8]
address_b[9] => altsyncram_jnn1:altsyncram1.address_a[9]
clock0 => altsyncram_jnn1:altsyncram1.clock1
clock1 => altsyncram_jnn1:altsyncram1.clock0
clocken0 => altsyncram_jnn1:altsyncram1.clocken1
clocken1 => altsyncram_jnn1:altsyncram1.clocken0
data_a[0] => altsyncram_jnn1:altsyncram1.data_b[0]
data_a[1] => altsyncram_jnn1:altsyncram1.data_b[1]
data_a[2] => altsyncram_jnn1:altsyncram1.data_b[2]
data_a[3] => altsyncram_jnn1:altsyncram1.data_b[3]
data_a[4] => altsyncram_jnn1:altsyncram1.data_b[4]
data_a[5] => altsyncram_jnn1:altsyncram1.data_b[5]
data_a[6] => altsyncram_jnn1:altsyncram1.data_b[6]
data_a[7] => altsyncram_jnn1:altsyncram1.data_b[7]
q_b[0] <= altsyncram_jnn1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_jnn1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_jnn1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_jnn1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_jnn1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_jnn1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_jnn1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_jnn1:altsyncram1.q_a[7]
wren_a => altsyncram_jnn1:altsyncram1.wren_b


|top_synthesis|ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|inc_10_2:mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt_inc10_5i2
cin => ~NO_FANOUT~
a[0] => ix46946z52933.DATAA
a[1] => ix46946z52932.DATAA
a[2] => ix46946z52931.DATAA
a[3] => ix46946z52930.DATAA
a[4] => ix46946z52929.DATAA
a[5] => ix46946z52928.DATAA
a[6] => ix46946z52927.DATAA
a[7] => ix46946z52926.DATAA
a[8] => ix46946z52925.DATAA
a[9] => ix46946z52923.DATAA
d[0] <= ix46946z52933.COMBOUT
d[1] <= ix46946z52932.COMBOUT
d[2] <= ix46946z52931.COMBOUT
d[3] <= ix46946z52930.COMBOUT
d[4] <= ix46946z52929.COMBOUT
d[5] <= ix46946z52928.COMBOUT
d[6] <= ix46946z52927.COMBOUT
d[7] <= ix46946z52926.COMBOUT
d[8] <= ix46946z52925.COMBOUT
d[9] <= ix46946z52923.COMBOUT
cout <= <GND>


|top_synthesis|ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data
wr_data1[0] => altsyncram:ix9899z34209.data_a
wr_data1[1] => altsyncram:ix9899z34209.data_a
wr_data1[2] => altsyncram:ix9899z34209.data_a
wr_data1[3] => altsyncram:ix9899z34209.data_a
wr_data1[4] => altsyncram:ix9899z34209.data_a
wr_data1[5] => altsyncram:ix9899z34209.data_a
wr_data1[6] => altsyncram:ix9899z34209.data_a
wr_data1[7] => altsyncram:ix9899z34209.data_a
rd_data1[0] <= <GND>
rd_data1[1] <= <GND>
rd_data1[2] <= <GND>
rd_data1[3] <= <GND>
rd_data1[4] <= <GND>
rd_data1[5] <= <GND>
rd_data1[6] <= <GND>
rd_data1[7] <= <GND>
addr1[0] => altsyncram:ix9899z34209.address_a
addr1[1] => altsyncram:ix9899z34209.address_a
addr1[2] => altsyncram:ix9899z34209.address_a
addr1[3] => altsyncram:ix9899z34209.address_a
addr1[4] => altsyncram:ix9899z34209.address_a
addr1[5] => altsyncram:ix9899z34209.address_a
addr1[6] => altsyncram:ix9899z34209.address_a
addr1[7] => altsyncram:ix9899z34209.address_a
addr1[8] => altsyncram:ix9899z34209.address_a
addr1[9] => altsyncram:ix9899z34209.address_a
wr_clk1 => altsyncram:ix9899z34209.clock1
wr_clk1 => altsyncram:ix9899z34209.clock0
rd_clk1 => ~NO_FANOUT~
wr_ena1 => altsyncram:ix9899z34209.clocken0
rd_ena1 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
rst1 => ~NO_FANOUT~
regce1 => ~NO_FANOUT~
regrst1 => ~NO_FANOUT~
wr_data2[0] => ~NO_FANOUT~
wr_data2[1] => ~NO_FANOUT~
wr_data2[2] => ~NO_FANOUT~
wr_data2[3] => ~NO_FANOUT~
wr_data2[4] => ~NO_FANOUT~
wr_data2[5] => ~NO_FANOUT~
wr_data2[6] => ~NO_FANOUT~
wr_data2[7] => ~NO_FANOUT~
rd_data2[0] <= altsyncram:ix9899z34209.q_b
rd_data2[1] <= altsyncram:ix9899z34209.q_b
rd_data2[2] <= altsyncram:ix9899z34209.q_b
rd_data2[3] <= altsyncram:ix9899z34209.q_b
rd_data2[4] <= altsyncram:ix9899z34209.q_b
rd_data2[5] <= altsyncram:ix9899z34209.q_b
rd_data2[6] <= altsyncram:ix9899z34209.q_b
rd_data2[7] <= altsyncram:ix9899z34209.q_b
addr2[0] => altsyncram:ix9899z34209.address_b
addr2[1] => altsyncram:ix9899z34209.address_b
addr2[2] => altsyncram:ix9899z34209.address_b
addr2[3] => altsyncram:ix9899z34209.address_b
addr2[4] => altsyncram:ix9899z34209.address_b
addr2[5] => altsyncram:ix9899z34209.address_b
addr2[6] => altsyncram:ix9899z34209.address_b
addr2[7] => altsyncram:ix9899z34209.address_b
addr2[8] => altsyncram:ix9899z34209.address_b
addr2[9] => altsyncram:ix9899z34209.address_b
wr_clk2 => ~NO_FANOUT~
rd_clk2 => ~NO_FANOUT~
wr_ena2 => ~NO_FANOUT~
rd_ena2 => altsyncram:ix9899z34209.clocken1
ena2 => ~NO_FANOUT~
rst2 => ~NO_FANOUT~
regce2 => ~NO_FANOUT~
regrst2 => ~NO_FANOUT~


|top_synthesis|ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209
wren_a => altsyncram_aoj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aoj2:auto_generated.data_a[0]
data_a[1] => altsyncram_aoj2:auto_generated.data_a[1]
data_a[2] => altsyncram_aoj2:auto_generated.data_a[2]
data_a[3] => altsyncram_aoj2:auto_generated.data_a[3]
data_a[4] => altsyncram_aoj2:auto_generated.data_a[4]
data_a[5] => altsyncram_aoj2:auto_generated.data_a[5]
data_a[6] => altsyncram_aoj2:auto_generated.data_a[6]
data_a[7] => altsyncram_aoj2:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_aoj2:auto_generated.address_a[0]
address_a[1] => altsyncram_aoj2:auto_generated.address_a[1]
address_a[2] => altsyncram_aoj2:auto_generated.address_a[2]
address_a[3] => altsyncram_aoj2:auto_generated.address_a[3]
address_a[4] => altsyncram_aoj2:auto_generated.address_a[4]
address_a[5] => altsyncram_aoj2:auto_generated.address_a[5]
address_a[6] => altsyncram_aoj2:auto_generated.address_a[6]
address_a[7] => altsyncram_aoj2:auto_generated.address_a[7]
address_a[8] => altsyncram_aoj2:auto_generated.address_a[8]
address_a[9] => altsyncram_aoj2:auto_generated.address_a[9]
address_b[0] => altsyncram_aoj2:auto_generated.address_b[0]
address_b[1] => altsyncram_aoj2:auto_generated.address_b[1]
address_b[2] => altsyncram_aoj2:auto_generated.address_b[2]
address_b[3] => altsyncram_aoj2:auto_generated.address_b[3]
address_b[4] => altsyncram_aoj2:auto_generated.address_b[4]
address_b[5] => altsyncram_aoj2:auto_generated.address_b[5]
address_b[6] => altsyncram_aoj2:auto_generated.address_b[6]
address_b[7] => altsyncram_aoj2:auto_generated.address_b[7]
address_b[8] => altsyncram_aoj2:auto_generated.address_b[8]
address_b[9] => altsyncram_aoj2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aoj2:auto_generated.clock0
clock1 => altsyncram_aoj2:auto_generated.clock1
clocken0 => altsyncram_aoj2:auto_generated.clocken0
clocken1 => altsyncram_aoj2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_aoj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_aoj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_aoj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_aoj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_aoj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_aoj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_aoj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_aoj2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated
address_a[0] => altsyncram_jnn1:altsyncram1.address_b[0]
address_a[1] => altsyncram_jnn1:altsyncram1.address_b[1]
address_a[2] => altsyncram_jnn1:altsyncram1.address_b[2]
address_a[3] => altsyncram_jnn1:altsyncram1.address_b[3]
address_a[4] => altsyncram_jnn1:altsyncram1.address_b[4]
address_a[5] => altsyncram_jnn1:altsyncram1.address_b[5]
address_a[6] => altsyncram_jnn1:altsyncram1.address_b[6]
address_a[7] => altsyncram_jnn1:altsyncram1.address_b[7]
address_a[8] => altsyncram_jnn1:altsyncram1.address_b[8]
address_a[9] => altsyncram_jnn1:altsyncram1.address_b[9]
address_b[0] => altsyncram_jnn1:altsyncram1.address_a[0]
address_b[1] => altsyncram_jnn1:altsyncram1.address_a[1]
address_b[2] => altsyncram_jnn1:altsyncram1.address_a[2]
address_b[3] => altsyncram_jnn1:altsyncram1.address_a[3]
address_b[4] => altsyncram_jnn1:altsyncram1.address_a[4]
address_b[5] => altsyncram_jnn1:altsyncram1.address_a[5]
address_b[6] => altsyncram_jnn1:altsyncram1.address_a[6]
address_b[7] => altsyncram_jnn1:altsyncram1.address_a[7]
address_b[8] => altsyncram_jnn1:altsyncram1.address_a[8]
address_b[9] => altsyncram_jnn1:altsyncram1.address_a[9]
clock0 => altsyncram_jnn1:altsyncram1.clock1
clock1 => altsyncram_jnn1:altsyncram1.clock0
clocken0 => altsyncram_jnn1:altsyncram1.clocken1
clocken1 => altsyncram_jnn1:altsyncram1.clocken0
data_a[0] => altsyncram_jnn1:altsyncram1.data_b[0]
data_a[1] => altsyncram_jnn1:altsyncram1.data_b[1]
data_a[2] => altsyncram_jnn1:altsyncram1.data_b[2]
data_a[3] => altsyncram_jnn1:altsyncram1.data_b[3]
data_a[4] => altsyncram_jnn1:altsyncram1.data_b[4]
data_a[5] => altsyncram_jnn1:altsyncram1.data_b[5]
data_a[6] => altsyncram_jnn1:altsyncram1.data_b[6]
data_a[7] => altsyncram_jnn1:altsyncram1.data_b[7]
q_b[0] <= altsyncram_jnn1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_jnn1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_jnn1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_jnn1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_jnn1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_jnn1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_jnn1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_jnn1:altsyncram1.q_a[7]
wren_a => altsyncram_jnn1:altsyncram1.wren_b


|top_synthesis|ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem
wr_data1[0] => altsyncram:ix9899z31085.data_a
wr_data1[1] => altsyncram:ix9899z31085.data_a
wr_data1[2] => altsyncram:ix9899z31085.data_a
wr_data1[3] => altsyncram:ix9899z31085.data_a
wr_data1[4] => altsyncram:ix9899z31085.data_a
wr_data1[5] => altsyncram:ix9899z31085.data_a
wr_data1[6] => altsyncram:ix9899z31085.data_a
wr_data1[7] => altsyncram:ix9899z31085.data_a
rd_data1[0] <= <GND>
rd_data1[1] <= <GND>
rd_data1[2] <= <GND>
rd_data1[3] <= <GND>
rd_data1[4] <= <GND>
rd_data1[5] <= <GND>
rd_data1[6] <= <GND>
rd_data1[7] <= <GND>
addr1[0] => altsyncram:ix9899z31085.address_a
addr1[1] => altsyncram:ix9899z31085.address_a
addr1[2] => altsyncram:ix9899z31085.address_a
addr1[3] => altsyncram:ix9899z31085.address_a
wr_clk1 => altsyncram:ix9899z31085.clock1
wr_clk1 => altsyncram:ix9899z31085.clock0
rd_clk1 => ~NO_FANOUT~
wr_ena1 => altsyncram:ix9899z31085.clocken0
rd_ena1 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
rst1 => ~NO_FANOUT~
regce1 => ~NO_FANOUT~
regrst1 => ~NO_FANOUT~
wr_data2[0] => ~NO_FANOUT~
wr_data2[1] => ~NO_FANOUT~
wr_data2[2] => ~NO_FANOUT~
wr_data2[3] => ~NO_FANOUT~
wr_data2[4] => ~NO_FANOUT~
wr_data2[5] => ~NO_FANOUT~
wr_data2[6] => ~NO_FANOUT~
wr_data2[7] => ~NO_FANOUT~
rd_data2[0] <= altsyncram:ix9899z31085.q_b
rd_data2[1] <= altsyncram:ix9899z31085.q_b
rd_data2[2] <= altsyncram:ix9899z31085.q_b
rd_data2[3] <= altsyncram:ix9899z31085.q_b
rd_data2[4] <= altsyncram:ix9899z31085.q_b
rd_data2[5] <= altsyncram:ix9899z31085.q_b
rd_data2[6] <= altsyncram:ix9899z31085.q_b
rd_data2[7] <= altsyncram:ix9899z31085.q_b
addr2[0] => altsyncram:ix9899z31085.address_b
addr2[1] => altsyncram:ix9899z31085.address_b
addr2[2] => altsyncram:ix9899z31085.address_b
addr2[3] => altsyncram:ix9899z31085.address_b
wr_clk2 => ~NO_FANOUT~
rd_clk2 => ~NO_FANOUT~
wr_ena2 => ~NO_FANOUT~
rd_ena2 => altsyncram:ix9899z31085.clocken1
ena2 => ~NO_FANOUT~
rst2 => ~NO_FANOUT~
regce2 => ~NO_FANOUT~
regrst2 => ~NO_FANOUT~


|top_synthesis|ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem|altsyncram:ix9899z31085
wren_a => altsyncram_kcj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kcj2:auto_generated.data_a[0]
data_a[1] => altsyncram_kcj2:auto_generated.data_a[1]
data_a[2] => altsyncram_kcj2:auto_generated.data_a[2]
data_a[3] => altsyncram_kcj2:auto_generated.data_a[3]
data_a[4] => altsyncram_kcj2:auto_generated.data_a[4]
data_a[5] => altsyncram_kcj2:auto_generated.data_a[5]
data_a[6] => altsyncram_kcj2:auto_generated.data_a[6]
data_a[7] => altsyncram_kcj2:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_kcj2:auto_generated.address_a[0]
address_a[1] => altsyncram_kcj2:auto_generated.address_a[1]
address_a[2] => altsyncram_kcj2:auto_generated.address_a[2]
address_a[3] => altsyncram_kcj2:auto_generated.address_a[3]
address_b[0] => altsyncram_kcj2:auto_generated.address_b[0]
address_b[1] => altsyncram_kcj2:auto_generated.address_b[1]
address_b[2] => altsyncram_kcj2:auto_generated.address_b[2]
address_b[3] => altsyncram_kcj2:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kcj2:auto_generated.clock0
clock1 => altsyncram_kcj2:auto_generated.clock1
clocken0 => altsyncram_kcj2:auto_generated.clocken0
clocken1 => altsyncram_kcj2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_kcj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_kcj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_kcj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_kcj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_kcj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_kcj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_kcj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_kcj2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem|altsyncram:ix9899z31085|altsyncram_kcj2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top_synthesis|inc_10_3:mds_top_inst_tx_path_inst_uart_tx_c_modgen_inc_609
cin => ~NO_FANOUT~
a[0] => ~NO_FANOUT~
a[1] => ix46946z52932.DATAA
a[2] => ix46946z52931.DATAA
a[3] => ix46946z52930.DATAA
a[4] => ix46946z52929.DATAA
a[5] => ix46946z52928.DATAA
a[6] => ix46946z52927.DATAA
a[7] => ix46946z52926.DATAA
a[8] => ix46946z52925.DATAA
a[9] => ix46946z52923.DATAA
d[0] <= ix46946z52933.COMBOUT
d[1] <= ix46946z52932.COMBOUT
d[2] <= ix46946z52931.COMBOUT
d[3] <= ix46946z52930.COMBOUT
d[4] <= ix46946z52929.COMBOUT
d[5] <= ix46946z52928.COMBOUT
d[6] <= ix46946z52927.COMBOUT
d[7] <= ix46946z52926.COMBOUT
d[8] <= ix46946z52925.COMBOUT
d[9] <= ix46946z52923.COMBOUT
cout <= <GND>
px15292 => ix46946z52933.DATAA


|top_synthesis|inc_16_0:mds_top_inst_tx_path_inst_mp_enc1_rtlc2_684_inc_616
cin => ~NO_FANOUT~
a[0] => ix2247z52939.DATAA
a[1] => ix2247z52938.DATAA
a[2] => ix2247z52937.DATAA
a[3] => ix2247z52936.DATAA
a[4] => ix2247z52935.DATAA
a[5] => ix2247z52934.DATAA
a[6] => ix2247z52933.DATAA
a[7] => ix2247z52932.DATAA
a[8] => ix2247z52931.DATAA
a[9] => ix2247z52930.DATAA
a[10] => ix2247z52929.DATAA
a[11] => ix2247z52928.DATAA
a[12] => ix2247z52927.DATAA
a[13] => ix2247z52926.DATAA
a[14] => ix2247z52925.DATAA
a[15] => ix2247z52923.DATAA
d[0] <= ix2247z52939.COMBOUT
d[1] <= ix2247z52938.COMBOUT
d[2] <= ix2247z52937.COMBOUT
d[3] <= ix2247z52936.COMBOUT
d[4] <= ix2247z52935.COMBOUT
d[5] <= ix2247z52934.COMBOUT
d[6] <= ix2247z52933.COMBOUT
d[7] <= ix2247z52932.COMBOUT
d[8] <= ix2247z52931.COMBOUT
d[9] <= ix2247z52930.COMBOUT
d[10] <= ix2247z52929.COMBOUT
d[11] <= ix2247z52928.COMBOUT
d[12] <= ix2247z52927.COMBOUT
d[13] <= ix2247z52926.COMBOUT
d[14] <= ix2247z52925.COMBOUT
d[15] <= ix2247z52923.COMBOUT
cout <= <GND>


|top_synthesis|altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component
wren_a => altsyncram_a4l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a4l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a4l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a4l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a4l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a4l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a4l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a4l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a4l1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_a4l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a4l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a4l1:auto_generated.address_a[2]
address_a[3] => altsyncram_a4l1:auto_generated.address_a[3]
address_a[4] => altsyncram_a4l1:auto_generated.address_a[4]
address_a[5] => altsyncram_a4l1:auto_generated.address_a[5]
address_a[6] => altsyncram_a4l1:auto_generated.address_a[6]
address_a[7] => altsyncram_a4l1:auto_generated.address_a[7]
address_a[8] => altsyncram_a4l1:auto_generated.address_a[8]
address_a[9] => altsyncram_a4l1:auto_generated.address_a[9]
address_b[0] => altsyncram_a4l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a4l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a4l1:auto_generated.address_b[2]
address_b[3] => altsyncram_a4l1:auto_generated.address_b[3]
address_b[4] => altsyncram_a4l1:auto_generated.address_b[4]
address_b[5] => altsyncram_a4l1:auto_generated.address_b[5]
address_b[6] => altsyncram_a4l1:auto_generated.address_b[6]
address_b[7] => altsyncram_a4l1:auto_generated.address_b[7]
address_b[8] => altsyncram_a4l1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a4l1:auto_generated.clock0
clock1 => altsyncram_a4l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_a4l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a4l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a4l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a4l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a4l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a4l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a4l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a4l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a4l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a4l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a4l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a4l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a4l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a4l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a4l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a4l1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated
address_a[0] => altsyncram_s8l1:altsyncram1.address_b[0]
address_a[1] => altsyncram_s8l1:altsyncram1.address_b[1]
address_a[2] => altsyncram_s8l1:altsyncram1.address_b[2]
address_a[3] => altsyncram_s8l1:altsyncram1.address_b[3]
address_a[4] => altsyncram_s8l1:altsyncram1.address_b[4]
address_a[5] => altsyncram_s8l1:altsyncram1.address_b[5]
address_a[6] => altsyncram_s8l1:altsyncram1.address_b[6]
address_a[7] => altsyncram_s8l1:altsyncram1.address_b[7]
address_a[8] => altsyncram_s8l1:altsyncram1.address_b[8]
address_a[9] => altsyncram_s8l1:altsyncram1.address_b[9]
address_b[0] => altsyncram_s8l1:altsyncram1.address_a[0]
address_b[1] => altsyncram_s8l1:altsyncram1.address_a[1]
address_b[2] => altsyncram_s8l1:altsyncram1.address_a[2]
address_b[3] => altsyncram_s8l1:altsyncram1.address_a[3]
address_b[4] => altsyncram_s8l1:altsyncram1.address_a[4]
address_b[5] => altsyncram_s8l1:altsyncram1.address_a[5]
address_b[6] => altsyncram_s8l1:altsyncram1.address_a[6]
address_b[7] => altsyncram_s8l1:altsyncram1.address_a[7]
address_b[8] => altsyncram_s8l1:altsyncram1.address_a[8]
clock0 => altsyncram_s8l1:altsyncram1.clock1
clock1 => altsyncram_s8l1:altsyncram1.clock0
data_a[0] => altsyncram_s8l1:altsyncram1.data_b[0]
data_a[1] => altsyncram_s8l1:altsyncram1.data_b[1]
data_a[2] => altsyncram_s8l1:altsyncram1.data_b[2]
data_a[3] => altsyncram_s8l1:altsyncram1.data_b[3]
data_a[4] => altsyncram_s8l1:altsyncram1.data_b[4]
data_a[5] => altsyncram_s8l1:altsyncram1.data_b[5]
data_a[6] => altsyncram_s8l1:altsyncram1.data_b[6]
data_a[7] => altsyncram_s8l1:altsyncram1.data_b[7]
q_b[0] <= altsyncram_s8l1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_s8l1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_s8l1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_s8l1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_s8l1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_s8l1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_s8l1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_s8l1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_s8l1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_s8l1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_s8l1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_s8l1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_s8l1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_s8l1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_s8l1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_s8l1:altsyncram1.q_a[15]
wren_a => altsyncram_s8l1:altsyncram1.clocken1
wren_a => altsyncram_s8l1:altsyncram1.wren_b


|top_synthesis|altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a0.PORTADATAIN1
data_a[9] => ram_block2a1.PORTADATAIN1
data_a[10] => ram_block2a2.PORTADATAIN1
data_a[11] => ram_block2a3.PORTADATAIN1
data_a[12] => ram_block2a4.PORTADATAIN1
data_a[13] => ram_block2a5.PORTADATAIN1
data_a[14] => ram_block2a6.PORTADATAIN1
data_a[15] => ram_block2a7.PORTADATAIN1
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a0.PORTADATAOUT1
q_a[9] <= ram_block2a1.PORTADATAOUT1
q_a[10] <= ram_block2a2.PORTADATAOUT1
q_a[11] <= ram_block2a3.PORTADATAOUT1
q_a[12] <= ram_block2a4.PORTADATAOUT1
q_a[13] <= ram_block2a5.PORTADATAOUT1
q_a[14] <= ram_block2a6.PORTADATAOUT1
q_a[15] <= ram_block2a7.PORTADATAOUT1
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|inc_10_4:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_ram_expect_adr_inc10_3i1
cin => ~NO_FANOUT~
a[0] => ix46946z52933.DATAA
a[1] => ix46946z52932.DATAA
a[2] => ix46946z52931.DATAA
a[3] => ix46946z52930.DATAA
a[4] => ix46946z52929.DATAA
a[5] => ix46946z52928.DATAA
a[6] => ix46946z52927.DATAA
a[7] => ix46946z52926.DATAA
a[8] => ix46946z52925.DATAA
a[9] => ix46946z52923.DATAA
d[0] <= ix46946z52933.COMBOUT
d[1] <= ix46946z52932.COMBOUT
d[2] <= ix46946z52931.COMBOUT
d[3] <= ix46946z52930.COMBOUT
d[4] <= ix46946z52929.COMBOUT
d[5] <= ix46946z52928.COMBOUT
d[6] <= ix46946z52927.COMBOUT
d[7] <= ix46946z52926.COMBOUT
d[8] <= ix46946z52925.COMBOUT
d[9] <= ix46946z52923.COMBOUT
cout <= <GND>


|top_synthesis|inc_22_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_cur_wr_addr_inc22_5i31
cin => ~NO_FANOUT~
a[0] => ix9228z52945.DATAA
a[1] => ix9228z52944.DATAA
a[2] => ix9228z52943.DATAA
a[3] => ix9228z52942.DATAA
a[4] => ix9228z52941.DATAA
a[5] => ix9228z52940.DATAA
a[6] => ix9228z52939.DATAA
a[7] => ix9228z52938.DATAA
a[8] => ix9228z52937.DATAA
a[9] => ix9228z52936.DATAA
a[10] => ix9228z52935.DATAA
a[11] => ix9228z52934.DATAA
a[12] => ix9228z52933.DATAA
a[13] => ix9228z52932.DATAA
a[14] => ix9228z52931.DATAA
a[15] => ix9228z52930.DATAA
a[16] => ix9228z52929.DATAA
a[17] => ix9228z52928.DATAA
a[18] => ix9228z52927.DATAA
a[19] => ix9228z52926.DATAA
a[20] => ix9228z52925.DATAA
a[21] => ix9228z52923.DATAA
d[0] <= ix9228z52945.COMBOUT
d[1] <= ix9228z52944.COMBOUT
d[2] <= ix9228z52943.COMBOUT
d[3] <= ix9228z52942.COMBOUT
d[4] <= ix9228z52941.COMBOUT
d[5] <= ix9228z52940.COMBOUT
d[6] <= ix9228z52939.COMBOUT
d[7] <= ix9228z52938.COMBOUT
d[8] <= ix9228z52937.COMBOUT
d[9] <= ix9228z52936.COMBOUT
d[10] <= ix9228z52935.COMBOUT
d[11] <= ix9228z52934.COMBOUT
d[12] <= ix9228z52933.COMBOUT
d[13] <= ix9228z52932.COMBOUT
d[14] <= ix9228z52931.COMBOUT
d[15] <= ix9228z52930.COMBOUT
d[16] <= ix9228z52929.COMBOUT
d[17] <= ix9228z52928.COMBOUT
d[18] <= ix9228z52927.COMBOUT
d[19] <= ix9228z52926.COMBOUT
d[20] <= ix9228z52925.COMBOUT
d[21] <= ix9228z52923.COMBOUT
cout <= <GND>


|top_synthesis|add_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt_add19_29i1
cin => ~NO_FANOUT~
a[0] => ix5238z52942.DATAA
a[1] => ix5238z52941.DATAB
a[2] => ix5238z52940.DATAB
a[3] => ix5238z52939.DATAB
a[4] => ix5238z52938.DATAB
a[5] => ix5238z52937.DATAB
a[6] => ix5238z52936.DATAB
a[7] => ix5238z52935.DATAB
a[8] => ix5238z52934.DATAB
a[9] => ix5238z52933.DATAB
a[10] => ix5238z52932.DATAB
a[11] => ix5238z52931.DATAB
a[12] => ix5238z52930.DATAB
a[13] => ix5238z52929.DATAB
a[14] => ix5238z52928.DATAB
a[15] => ix5238z52927.DATAB
a[16] => ix5238z52926.DATAA
a[17] => ix5238z52925.DATAA
a[18] => ix5238z52923.DATAA
b[0] => ix5238z52942.DATAB
b[1] => ix5238z52941.DATAA
b[2] => ix5238z52940.DATAA
b[3] => ix5238z52939.DATAA
b[4] => ix5238z52938.DATAA
b[5] => ix5238z52937.DATAA
b[6] => ix5238z52936.DATAA
b[7] => ix5238z52935.DATAA
b[8] => ix5238z52934.DATAA
b[9] => ix5238z52933.DATAA
b[10] => ix5238z52932.DATAA
b[11] => ix5238z52931.DATAA
b[12] => ix5238z52930.DATAA
b[13] => ix5238z52929.DATAA
b[14] => ix5238z52928.DATAA
b[15] => ix5238z52927.DATAA
b[16] => ~NO_FANOUT~
b[17] => ~NO_FANOUT~
b[18] => ~NO_FANOUT~
d[0] <= ix5238z52942.COMBOUT
d[1] <= ix5238z52941.COMBOUT
d[2] <= ix5238z52940.COMBOUT
d[3] <= ix5238z52939.COMBOUT
d[4] <= ix5238z52938.COMBOUT
d[5] <= ix5238z52937.COMBOUT
d[6] <= ix5238z52936.COMBOUT
d[7] <= ix5238z52935.COMBOUT
d[8] <= ix5238z52934.COMBOUT
d[9] <= ix5238z52933.COMBOUT
d[10] <= ix5238z52932.COMBOUT
d[11] <= ix5238z52931.COMBOUT
d[12] <= ix5238z52930.COMBOUT
d[13] <= ix5238z52929.COMBOUT
d[14] <= ix5238z52928.COMBOUT
d[15] <= ix5238z52927.COMBOUT
d[16] <= ix5238z52926.COMBOUT
d[17] <= ix5238z52925.COMBOUT
d[18] <= ix5238z52923.COMBOUT
cout <= <GND>


|top_synthesis|modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt
clock => reg_q_9_.CLK
clock => reg_q_8_.CLK
clock => reg_q_7_.CLK
clock => reg_q_6_.CLK
clock => reg_q_5_.CLK
clock => reg_q_4_.CLK
clock => reg_q_3_.CLK
clock => reg_q_2_.CLK
clock => reg_q_18_.CLK
clock => reg_q_17_.CLK
clock => reg_q_16_.CLK
clock => reg_q_15_.CLK
clock => reg_q_14_.CLK
clock => reg_q_13_.CLK
clock => reg_q_12_.CLK
clock => reg_q_11_.CLK
clock => reg_q_10_.CLK
clock => reg_q_1_.CLK
clock => reg_q_0_.CLK
q[0] <= reg_q_0_.REGOUT
q[1] <= reg_q_1_.REGOUT
q[2] <= reg_q_2_.REGOUT
q[3] <= reg_q_3_.REGOUT
q[4] <= reg_q_4_.REGOUT
q[5] <= reg_q_5_.REGOUT
q[6] <= reg_q_6_.REGOUT
q[7] <= reg_q_7_.REGOUT
q[8] <= reg_q_8_.REGOUT
q[9] <= reg_q_9_.REGOUT
q[10] <= reg_q_10_.REGOUT
q[11] <= reg_q_11_.REGOUT
q[12] <= reg_q_12_.REGOUT
q[13] <= reg_q_13_.REGOUT
q[14] <= reg_q_14_.REGOUT
q[15] <= reg_q_15_.REGOUT
q[16] <= reg_q_16_.REGOUT
q[17] <= reg_q_17_.REGOUT
q[18] <= reg_q_18_.REGOUT
clk_en => ~NO_FANOUT~
aclear => reg_q_9_.ACLR
aclear => reg_q_8_.ACLR
aclear => reg_q_7_.ACLR
aclear => reg_q_6_.ACLR
aclear => reg_q_5_.ACLR
aclear => reg_q_4_.ACLR
aclear => reg_q_3_.ACLR
aclear => reg_q_2_.ACLR
aclear => reg_q_18_.ACLR
aclear => reg_q_17_.ACLR
aclear => reg_q_16_.ACLR
aclear => reg_q_15_.ACLR
aclear => reg_q_14_.ACLR
aclear => reg_q_13_.ACLR
aclear => reg_q_12_.ACLR
aclear => reg_q_11_.ACLR
aclear => reg_q_10_.ACLR
aclear => reg_q_1_.ACLR
aclear => reg_q_0_.ACLR
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclear => reg_q_9_.SCLR
sclear => reg_q_8_.SCLR
sclear => reg_q_7_.SCLR
sclear => reg_q_6_.SCLR
sclear => reg_q_5_.SCLR
sclear => reg_q_4_.SCLR
sclear => reg_q_3_.SCLR
sclear => reg_q_2_.SCLR
sclear => reg_q_18_.SCLR
sclear => reg_q_17_.SCLR
sclear => reg_q_16_.SCLR
sclear => reg_q_15_.SCLR
sclear => reg_q_14_.SCLR
sclear => reg_q_13_.SCLR
sclear => reg_q_12_.SCLR
sclear => reg_q_11_.SCLR
sclear => reg_q_10_.SCLR
sclear => reg_q_1_.SCLR
sclear => reg_q_0_.SCLR
sclear => ix24075z52923.DATAB
updn => ~NO_FANOUT~
cnt_en => ix24075z52923.DATAA


|top_synthesis|altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component
wren_a => altsyncram_b4l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b4l1:auto_generated.data_a[0]
data_a[1] => altsyncram_b4l1:auto_generated.data_a[1]
data_a[2] => altsyncram_b4l1:auto_generated.data_a[2]
data_a[3] => altsyncram_b4l1:auto_generated.data_a[3]
data_a[4] => altsyncram_b4l1:auto_generated.data_a[4]
data_a[5] => altsyncram_b4l1:auto_generated.data_a[5]
data_a[6] => altsyncram_b4l1:auto_generated.data_a[6]
data_a[7] => altsyncram_b4l1:auto_generated.data_a[7]
data_a[8] => altsyncram_b4l1:auto_generated.data_a[8]
data_a[9] => altsyncram_b4l1:auto_generated.data_a[9]
data_a[10] => altsyncram_b4l1:auto_generated.data_a[10]
data_a[11] => altsyncram_b4l1:auto_generated.data_a[11]
data_a[12] => altsyncram_b4l1:auto_generated.data_a[12]
data_a[13] => altsyncram_b4l1:auto_generated.data_a[13]
data_a[14] => altsyncram_b4l1:auto_generated.data_a[14]
data_a[15] => altsyncram_b4l1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_b4l1:auto_generated.address_a[0]
address_a[1] => altsyncram_b4l1:auto_generated.address_a[1]
address_a[2] => altsyncram_b4l1:auto_generated.address_a[2]
address_a[3] => altsyncram_b4l1:auto_generated.address_a[3]
address_a[4] => altsyncram_b4l1:auto_generated.address_a[4]
address_a[5] => altsyncram_b4l1:auto_generated.address_a[5]
address_a[6] => altsyncram_b4l1:auto_generated.address_a[6]
address_a[7] => altsyncram_b4l1:auto_generated.address_a[7]
address_a[8] => altsyncram_b4l1:auto_generated.address_a[8]
address_b[0] => altsyncram_b4l1:auto_generated.address_b[0]
address_b[1] => altsyncram_b4l1:auto_generated.address_b[1]
address_b[2] => altsyncram_b4l1:auto_generated.address_b[2]
address_b[3] => altsyncram_b4l1:auto_generated.address_b[3]
address_b[4] => altsyncram_b4l1:auto_generated.address_b[4]
address_b[5] => altsyncram_b4l1:auto_generated.address_b[5]
address_b[6] => altsyncram_b4l1:auto_generated.address_b[6]
address_b[7] => altsyncram_b4l1:auto_generated.address_b[7]
address_b[8] => altsyncram_b4l1:auto_generated.address_b[8]
address_b[9] => altsyncram_b4l1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b4l1:auto_generated.clock0
clock1 => altsyncram_b4l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_b4l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_b4l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_b4l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_b4l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_b4l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_b4l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_b4l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_b4l1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated
address_a[0] => altsyncram_t8l1:altsyncram1.address_b[0]
address_a[1] => altsyncram_t8l1:altsyncram1.address_b[1]
address_a[2] => altsyncram_t8l1:altsyncram1.address_b[2]
address_a[3] => altsyncram_t8l1:altsyncram1.address_b[3]
address_a[4] => altsyncram_t8l1:altsyncram1.address_b[4]
address_a[5] => altsyncram_t8l1:altsyncram1.address_b[5]
address_a[6] => altsyncram_t8l1:altsyncram1.address_b[6]
address_a[7] => altsyncram_t8l1:altsyncram1.address_b[7]
address_a[8] => altsyncram_t8l1:altsyncram1.address_b[8]
address_b[0] => altsyncram_t8l1:altsyncram1.address_a[0]
address_b[1] => altsyncram_t8l1:altsyncram1.address_a[1]
address_b[2] => altsyncram_t8l1:altsyncram1.address_a[2]
address_b[3] => altsyncram_t8l1:altsyncram1.address_a[3]
address_b[4] => altsyncram_t8l1:altsyncram1.address_a[4]
address_b[5] => altsyncram_t8l1:altsyncram1.address_a[5]
address_b[6] => altsyncram_t8l1:altsyncram1.address_a[6]
address_b[7] => altsyncram_t8l1:altsyncram1.address_a[7]
address_b[8] => altsyncram_t8l1:altsyncram1.address_a[8]
address_b[9] => altsyncram_t8l1:altsyncram1.address_a[9]
clock0 => altsyncram_t8l1:altsyncram1.clock1
clock1 => altsyncram_t8l1:altsyncram1.clock0
data_a[0] => altsyncram_t8l1:altsyncram1.data_b[0]
data_a[1] => altsyncram_t8l1:altsyncram1.data_b[1]
data_a[2] => altsyncram_t8l1:altsyncram1.data_b[2]
data_a[3] => altsyncram_t8l1:altsyncram1.data_b[3]
data_a[4] => altsyncram_t8l1:altsyncram1.data_b[4]
data_a[5] => altsyncram_t8l1:altsyncram1.data_b[5]
data_a[6] => altsyncram_t8l1:altsyncram1.data_b[6]
data_a[7] => altsyncram_t8l1:altsyncram1.data_b[7]
data_a[8] => altsyncram_t8l1:altsyncram1.data_b[8]
data_a[9] => altsyncram_t8l1:altsyncram1.data_b[9]
data_a[10] => altsyncram_t8l1:altsyncram1.data_b[10]
data_a[11] => altsyncram_t8l1:altsyncram1.data_b[11]
data_a[12] => altsyncram_t8l1:altsyncram1.data_b[12]
data_a[13] => altsyncram_t8l1:altsyncram1.data_b[13]
data_a[14] => altsyncram_t8l1:altsyncram1.data_b[14]
data_a[15] => altsyncram_t8l1:altsyncram1.data_b[15]
q_b[0] <= altsyncram_t8l1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_t8l1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_t8l1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_t8l1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_t8l1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_t8l1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_t8l1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_t8l1:altsyncram1.q_a[7]
wren_a => altsyncram_t8l1:altsyncram1.clocken1
wren_a => altsyncram_t8l1:altsyncram1.wren_b


|top_synthesis|altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a0.PORTBDATAIN1
data_b[9] => ram_block2a1.PORTBDATAIN1
data_b[10] => ram_block2a2.PORTBDATAIN1
data_b[11] => ram_block2a3.PORTBDATAIN1
data_b[12] => ram_block2a4.PORTBDATAIN1
data_b[13] => ram_block2a5.PORTBDATAIN1
data_b[14] => ram_block2a6.PORTBDATAIN1
data_b[15] => ram_block2a7.PORTBDATAIN1
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a0.PORTBDATAOUT1
q_b[9] <= ram_block2a1.PORTBDATAOUT1
q_b[10] <= ram_block2a2.PORTBDATAOUT1
q_b[11] <= ram_block2a3.PORTBDATAOUT1
q_b[12] <= ram_block2a4.PORTBDATAOUT1
q_b[13] <= ram_block2a5.PORTBDATAOUT1
q_b[14] <= ram_block2a6.PORTBDATAOUT1
q_b[15] <= ram_block2a7.PORTBDATAOUT1
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|inc_22_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_cur_rd_addr_inc22_3i39
cin => ~NO_FANOUT~
a[0] => ix9228z52945.DATAA
a[1] => ix9228z52944.DATAA
a[2] => ix9228z52943.DATAA
a[3] => ix9228z52942.DATAA
a[4] => ix9228z52941.DATAA
a[5] => ix9228z52940.DATAA
a[6] => ix9228z52939.DATAA
a[7] => ix9228z52938.DATAA
a[8] => ix9228z52937.DATAA
a[9] => ix9228z52936.DATAA
a[10] => ix9228z52935.DATAA
a[11] => ix9228z52934.DATAA
a[12] => ix9228z52933.DATAA
a[13] => ix9228z52932.DATAA
a[14] => ix9228z52931.DATAA
a[15] => ix9228z52930.DATAA
a[16] => ix9228z52929.DATAA
a[17] => ix9228z52928.DATAA
a[18] => ix9228z52927.DATAA
a[19] => ix9228z52926.DATAA
a[20] => ix9228z52925.DATAA
a[21] => ix9228z52923.DATAA
d[0] <= ix9228z52945.COMBOUT
d[1] <= ix9228z52944.COMBOUT
d[2] <= ix9228z52943.COMBOUT
d[3] <= ix9228z52942.COMBOUT
d[4] <= ix9228z52941.COMBOUT
d[5] <= ix9228z52940.COMBOUT
d[6] <= ix9228z52939.COMBOUT
d[7] <= ix9228z52938.COMBOUT
d[8] <= ix9228z52937.COMBOUT
d[9] <= ix9228z52936.COMBOUT
d[10] <= ix9228z52935.COMBOUT
d[11] <= ix9228z52934.COMBOUT
d[12] <= ix9228z52933.COMBOUT
d[13] <= ix9228z52932.COMBOUT
d[14] <= ix9228z52931.COMBOUT
d[15] <= ix9228z52930.COMBOUT
d[16] <= ix9228z52929.COMBOUT
d[17] <= ix9228z52928.COMBOUT
d[18] <= ix9228z52927.COMBOUT
d[19] <= ix9228z52926.COMBOUT
d[20] <= ix9228z52925.COMBOUT
d[21] <= ix9228z52923.COMBOUT
cout <= <GND>


|top_synthesis|gt_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rtlc3_1444_gt_162
a[0] => ix100z52933.DATAA
a[1] => ix100z52932.DATAB
a[2] => ix100z52931.DATAB
a[3] => ix100z52930.DATAB
a[4] => ix100z52929.DATAB
a[5] => ix100z52928.DATAB
a[6] => ix100z52927.DATAB
a[7] => ix100z52925.DATAB
a[8] => ix100z52924.DATAD
a[9] => ix100z52924.DATAB
a[10] => ix100z52924.DATAA
a[11] => ix100z52934.DATAB
a[12] => ix100z52934.DATAA
a[13] => ix100z52934.DATAC
a[14] => ix100z52934.DATAD
a[15] => ix100z52936.DATAB
a[16] => ix100z52936.DATAA
a[17] => ix100z52935.DATAB
a[18] => ix100z52935.DATAA
b[0] => ix100z52933.DATAB
b[1] => ix100z52932.DATAA
b[2] => ix100z52931.DATAA
b[3] => ix100z52930.DATAA
b[4] => ix100z52929.DATAA
b[5] => ix100z52928.DATAA
b[6] => ix100z52927.DATAA
b[7] => ix100z52925.DATAA
b[8] => ~NO_FANOUT~
b[9] => ~NO_FANOUT~
b[10] => ~NO_FANOUT~
b[11] => ~NO_FANOUT~
b[12] => ~NO_FANOUT~
b[13] => ~NO_FANOUT~
b[14] => ~NO_FANOUT~
b[15] => ~NO_FANOUT~
b[16] => ~NO_FANOUT~
b[17] => ~NO_FANOUT~
b[18] => ~NO_FANOUT~
d <= ix100z52923.COMBOUT
p_modgen_or_131_nx12 <= <GND>
p_modgen_or_131_nx18 <= <GND>
p_modgen_or_131_nx10 <= ix100z52934.COMBOUT
p_modgen_or_131_nx14 <= ix100z52936.COMBOUT
p_modgen_or_131_nx18_dup_0 <= <GND>
p_modgen_or_131_nx16 <= ix100z52935.COMBOUT


|top_synthesis|gt_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rtlc_1555_gt_228
a[0] => ix100z52933.DATAA
a[1] => ix100z52932.DATAB
a[2] => ix100z52931.DATAB
a[3] => ix100z52930.DATAB
a[4] => ix100z52929.DATAB
a[5] => ix100z52928.DATAB
a[6] => ix100z52927.DATAB
a[7] => ix100z52925.DATAB
a[8] => ix100z52924.DATAD
a[9] => ix100z52924.DATAB
a[10] => ix100z52924.DATAA
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
b[0] => ~NO_FANOUT~
b[1] => ~NO_FANOUT~
b[2] => ~NO_FANOUT~
b[3] => ~NO_FANOUT~
b[4] => ~NO_FANOUT~
b[5] => ~NO_FANOUT~
b[6] => ~NO_FANOUT~
b[7] => ~NO_FANOUT~
b[8] => ~NO_FANOUT~
b[9] => ~NO_FANOUT~
b[10] => ~NO_FANOUT~
b[11] => ~NO_FANOUT~
b[12] => ~NO_FANOUT~
b[13] => ~NO_FANOUT~
b[14] => ~NO_FANOUT~
b[15] => ~NO_FANOUT~
b[16] => ~NO_FANOUT~
b[17] => ~NO_FANOUT~
b[18] => ~NO_FANOUT~
d <= ix100z52923.COMBOUT
p_modgen_or_133_nx12 <= <GND>
p_modgen_or_133_nx18 <= <GND>
p_modgen_or_133_nx4 <= <GND>
p_modgen_or_133_nx10 <= <GND>
p_mds_top_inst_mem_mng_inst_rd_wbm_adr_o_7_ => ix100z52925.DATAA
p_mds_top_inst_mem_mng_inst_rd_wbm_adr_o_6_ => ix100z52927.DATAA
p_mds_top_inst_mem_mng_inst_rd_wbm_adr_o_5_ => ix100z52928.DATAA
p_mds_top_inst_mem_mng_inst_rd_wbm_adr_o_4_ => ix100z52929.DATAA
p_mds_top_inst_mem_mng_inst_rd_wbm_adr_o_3_ => ix100z52930.DATAA
p_mds_top_inst_mem_mng_inst_rd_wbm_adr_o_2_ => ix100z52931.DATAA
p_mds_top_inst_mem_mng_inst_rd_wbm_adr_o_1_ => ix100z52932.DATAA
p_mds_top_inst_mem_mng_inst_rd_wbm_adr_o_0_ => ix100z52933.DATAB
p_modgen_or_131_nx10 => ix100z52923.DATAB
p_modgen_or_131_nx14 => ix100z52923.DATAD
p_modgen_or_131_nx18 => ~NO_FANOUT~
p_modgen_or_131_nx16 => ix100z52923.DATAC


|top_synthesis|modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i
clock => reg_q_9_.CLK
clock => reg_q_8_.CLK
clock => reg_q_7_.CLK
clock => reg_q_6_.CLK
clock => reg_q_5_.CLK
clock => reg_q_4_.CLK
clock => reg_q_3_.CLK
clock => reg_q_2_.CLK
clock => reg_q_18_.CLK
clock => reg_q_17_.CLK
clock => reg_q_16_.CLK
clock => reg_q_15_.CLK
clock => reg_q_14_.CLK
clock => reg_q_13_.CLK
clock => reg_q_12_.CLK
clock => reg_q_11_.CLK
clock => reg_q_10_.CLK
clock => reg_q_1_.CLK
clock => reg_q_0_.CLK
q[0] <= reg_q_0_.REGOUT
q[1] <= reg_q_1_.REGOUT
q[2] <= reg_q_2_.REGOUT
q[3] <= reg_q_3_.REGOUT
q[4] <= reg_q_4_.REGOUT
q[5] <= reg_q_5_.REGOUT
q[6] <= reg_q_6_.REGOUT
q[7] <= reg_q_7_.REGOUT
q[8] <= reg_q_8_.REGOUT
q[9] <= reg_q_9_.REGOUT
q[10] <= reg_q_10_.REGOUT
q[11] <= reg_q_11_.REGOUT
q[12] <= reg_q_12_.REGOUT
q[13] <= reg_q_13_.REGOUT
q[14] <= reg_q_14_.REGOUT
q[15] <= reg_q_15_.REGOUT
q[16] <= reg_q_16_.REGOUT
q[17] <= reg_q_17_.REGOUT
q[18] <= reg_q_18_.REGOUT
clk_en => ~NO_FANOUT~
aclear => reg_q_9_.ACLR
aclear => reg_q_8_.ACLR
aclear => reg_q_7_.ACLR
aclear => reg_q_6_.ACLR
aclear => reg_q_5_.ACLR
aclear => reg_q_4_.ACLR
aclear => reg_q_3_.ACLR
aclear => reg_q_2_.ACLR
aclear => reg_q_18_.ACLR
aclear => reg_q_17_.ACLR
aclear => reg_q_16_.ACLR
aclear => reg_q_15_.ACLR
aclear => reg_q_14_.ACLR
aclear => reg_q_13_.ACLR
aclear => reg_q_12_.ACLR
aclear => reg_q_11_.ACLR
aclear => reg_q_10_.ACLR
aclear => reg_q_1_.ACLR
aclear => reg_q_0_.ACLR
sload => reg_q_9_.SLOAD
sload => reg_q_8_.SLOAD
sload => reg_q_7_.SLOAD
sload => reg_q_6_.SLOAD
sload => reg_q_5_.SLOAD
sload => reg_q_4_.SLOAD
sload => reg_q_3_.SLOAD
sload => reg_q_2_.SLOAD
sload => reg_q_17_.SLOAD
sload => reg_q_16_.SLOAD
sload => reg_q_15_.SLOAD
sload => reg_q_14_.SLOAD
sload => reg_q_13_.SLOAD
sload => reg_q_12_.SLOAD
sload => reg_q_11_.SLOAD
sload => reg_q_10_.SLOAD
sload => reg_q_1_.SLOAD
sload => reg_q_0_.SLOAD
sload => ix25072z52923.DATAB
data[0] => reg_q_0_.SDATA
data[1] => reg_q_1_.SDATA
data[2] => reg_q_2_.SDATA
data[3] => reg_q_3_.SDATA
data[4] => reg_q_4_.SDATA
data[5] => reg_q_5_.SDATA
data[6] => reg_q_6_.SDATA
data[7] => reg_q_7_.SDATA
data[8] => reg_q_8_.SDATA
data[9] => reg_q_9_.SDATA
data[10] => reg_q_10_.SDATA
data[11] => reg_q_11_.SDATA
data[12] => reg_q_12_.SDATA
data[13] => reg_q_13_.SDATA
data[14] => reg_q_14_.SDATA
data[15] => reg_q_15_.SDATA
data[16] => reg_q_16_.SDATA
data[17] => reg_q_17_.SDATA
data[18] => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclear => ~NO_FANOUT~
updn => ~NO_FANOUT~
cnt_en => ix24075z52923.DATAA
p_mds_top_inst_mem_mng_inst_bank_switch => ix24075z52923.DATAD
p_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_first_rx_bool => ~NO_FANOUT~
p_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_wbm_cur_st_4_ => ix24075z52923.DATAB
px15119 => ix24075z52923.DATAC


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component
data[0] => dcfifo_7kl1:auto_generated.data[0]
data[1] => dcfifo_7kl1:auto_generated.data[1]
data[2] => dcfifo_7kl1:auto_generated.data[2]
data[3] => dcfifo_7kl1:auto_generated.data[3]
data[4] => dcfifo_7kl1:auto_generated.data[4]
data[5] => dcfifo_7kl1:auto_generated.data[5]
data[6] => dcfifo_7kl1:auto_generated.data[6]
data[7] => dcfifo_7kl1:auto_generated.data[7]
q[0] <= dcfifo_7kl1:auto_generated.q[0]
q[1] <= dcfifo_7kl1:auto_generated.q[1]
q[2] <= dcfifo_7kl1:auto_generated.q[2]
q[3] <= dcfifo_7kl1:auto_generated.q[3]
q[4] <= dcfifo_7kl1:auto_generated.q[4]
q[5] <= dcfifo_7kl1:auto_generated.q[5]
q[6] <= dcfifo_7kl1:auto_generated.q[6]
q[7] <= dcfifo_7kl1:auto_generated.q[7]
rdclk => dcfifo_7kl1:auto_generated.rdclk
rdreq => dcfifo_7kl1:auto_generated.rdreq
wrclk => dcfifo_7kl1:auto_generated.wrclk
wrreq => dcfifo_7kl1:auto_generated.wrreq
aclr => dcfifo_7kl1:auto_generated.aclr
rdempty <= dcfifo_7kl1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
rdusedw[12] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated
aclr => altsyncram_1p61:fifo_ram.aclr1
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[13].IN0
aclr => rs_dgwp_reg[13].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1p61:fifo_ram.data_a[0]
data[1] => altsyncram_1p61:fifo_ram.data_a[1]
data[2] => altsyncram_1p61:fifo_ram.data_a[2]
data[3] => altsyncram_1p61:fifo_ram.data_a[3]
data[4] => altsyncram_1p61:fifo_ram.data_a[4]
data[5] => altsyncram_1p61:fifo_ram.data_a[5]
data[6] => altsyncram_1p61:fifo_ram.data_a[6]
data[7] => altsyncram_1p61:fifo_ram.data_a[7]
q[0] <= altsyncram_1p61:fifo_ram.q_b[0]
q[1] <= altsyncram_1p61:fifo_ram.q_b[1]
q[2] <= altsyncram_1p61:fifo_ram.q_b[2]
q[3] <= altsyncram_1p61:fifo_ram.q_b[3]
q[4] <= altsyncram_1p61:fifo_ram.q_b[4]
q[5] <= altsyncram_1p61:fifo_ram.q_b[5]
q[6] <= altsyncram_1p61:fifo_ram.q_b[6]
q[7] <= altsyncram_1p61:fifo_ram.q_b[7]
rdclk => a_graycounter_s96:rdptr_g1p.clock
rdclk => altsyncram_1p61:fifo_ram.clock1
rdclk => dffpipe_ahe:rdaclr.clock
rdclk => alt_synch_pipe_vdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[13].CLK
rdclk => rs_dgwp_reg[12].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => altsyncram_1p61:fifo_ram.clocken1
rdreq => mux_1u7:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_1u7:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[13].ENA
rdreq => rdptr_g[12].ENA
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_jgc:wrptr_g1p.clock
wrclk => a_graycounter_igc:wrptr_gp.clock
wrclk => altsyncram_1p61:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => alt_synch_pipe_3e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[13].CLK
wrclk => ws_dgrp_reg[12].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p
aclr => counter5a[13].IN0
aclr => counter5a[12].IN0
aclr => counter5a[11].IN0
aclr => counter5a[10].IN0
aclr => counter5a[9].IN0
aclr => counter5a[8].IN0
aclr => counter5a[7].IN0
aclr => counter5a[6].IN0
aclr => counter5a[5].IN0
aclr => counter5a[4].IN0
aclr => counter5a[3].IN0
aclr => counter5a[2].IN0
aclr => counter5a[1].IN0
aclr => counter5a[0].IN0
aclr => parity3.IN0
aclr => sub_parity4a1.IN0
aclr => sub_parity4a0.IN0
clock => counter5a[13].CLK
clock => counter5a[12].CLK
clock => counter5a[11].CLK
clock => counter5a[10].CLK
clock => counter5a[9].CLK
clock => counter5a[8].CLK
clock => counter5a[7].CLK
clock => counter5a[6].CLK
clock => counter5a[5].CLK
clock => counter5a[4].CLK
clock => counter5a[3].CLK
clock => counter5a[2].CLK
clock => counter5a[1].CLK
clock => counter5a[0].CLK
clock => parity3.CLK
clock => sub_parity4a0.CLK
clock => sub_parity4a1.CLK
clock => sub_parity4a2.CLK
clock => sub_parity4a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a[13].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_jgc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[3].IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => counter6a11.CLK
clock => counter6a12.CLK
clock => counter6a13.CLK
clock => parity7.CLK
clock => sub_parity8a[3].CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter6a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter6a13.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp
aclr => counter11a[13].IN0
aclr => counter11a[12].IN0
aclr => counter11a[11].IN0
aclr => counter11a[10].IN0
aclr => counter11a[9].IN0
aclr => counter11a[8].IN0
aclr => counter11a[7].IN0
aclr => counter11a[6].IN0
aclr => counter11a[5].IN0
aclr => counter11a[4].IN0
aclr => counter11a[3].IN0
aclr => counter11a[2].IN0
aclr => counter11a[1].IN0
aclr => counter11a[0].IN0
aclr => parity9.IN0
aclr => sub_parity10a1.IN0
aclr => sub_parity10a0.IN0
clock => counter11a[13].CLK
clock => counter11a[12].CLK
clock => counter11a[11].CLK
clock => counter11a[10].CLK
clock => counter11a[9].CLK
clock => counter11a[8].CLK
clock => counter11a[7].CLK
clock => counter11a[6].CLK
clock => counter11a[5].CLK
clock => counter11a[4].CLK
clock => counter11a[3].CLK
clock => counter11a[2].CLK
clock => counter11a[1].CLK
clock => counter11a[0].CLK
clock => parity9.CLK
clock => sub_parity10a0.CLK
clock => sub_parity10a1.CLK
clock => sub_parity10a2.CLK
clock => sub_parity10a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter11a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter11a[13].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram
aclr1 => altsyncram_dve1:altsyncram12.aclr1
address_a[0] => altsyncram_dve1:altsyncram12.address_b[0]
address_a[1] => altsyncram_dve1:altsyncram12.address_b[1]
address_a[2] => altsyncram_dve1:altsyncram12.address_b[2]
address_a[3] => altsyncram_dve1:altsyncram12.address_b[3]
address_a[4] => altsyncram_dve1:altsyncram12.address_b[4]
address_a[5] => altsyncram_dve1:altsyncram12.address_b[5]
address_a[6] => altsyncram_dve1:altsyncram12.address_b[6]
address_a[7] => altsyncram_dve1:altsyncram12.address_b[7]
address_a[8] => altsyncram_dve1:altsyncram12.address_b[8]
address_a[9] => altsyncram_dve1:altsyncram12.address_b[9]
address_a[10] => altsyncram_dve1:altsyncram12.address_b[10]
address_a[11] => altsyncram_dve1:altsyncram12.address_b[11]
address_a[12] => altsyncram_dve1:altsyncram12.address_b[12]
address_b[0] => altsyncram_dve1:altsyncram12.address_a[0]
address_b[1] => altsyncram_dve1:altsyncram12.address_a[1]
address_b[2] => altsyncram_dve1:altsyncram12.address_a[2]
address_b[3] => altsyncram_dve1:altsyncram12.address_a[3]
address_b[4] => altsyncram_dve1:altsyncram12.address_a[4]
address_b[5] => altsyncram_dve1:altsyncram12.address_a[5]
address_b[6] => altsyncram_dve1:altsyncram12.address_a[6]
address_b[7] => altsyncram_dve1:altsyncram12.address_a[7]
address_b[8] => altsyncram_dve1:altsyncram12.address_a[8]
address_b[9] => altsyncram_dve1:altsyncram12.address_a[9]
address_b[10] => altsyncram_dve1:altsyncram12.address_a[10]
address_b[11] => altsyncram_dve1:altsyncram12.address_a[11]
address_b[12] => altsyncram_dve1:altsyncram12.address_a[12]
addressstall_b => altsyncram_dve1:altsyncram12.addressstall_a
clock0 => altsyncram_dve1:altsyncram12.clock1
clock1 => altsyncram_dve1:altsyncram12.clock0
clocken1 => altsyncram_dve1:altsyncram12.clocken0
data_a[0] => altsyncram_dve1:altsyncram12.data_b[0]
data_a[1] => altsyncram_dve1:altsyncram12.data_b[1]
data_a[2] => altsyncram_dve1:altsyncram12.data_b[2]
data_a[3] => altsyncram_dve1:altsyncram12.data_b[3]
data_a[4] => altsyncram_dve1:altsyncram12.data_b[4]
data_a[5] => altsyncram_dve1:altsyncram12.data_b[5]
data_a[6] => altsyncram_dve1:altsyncram12.data_b[6]
data_a[7] => altsyncram_dve1:altsyncram12.data_b[7]
q_b[0] <= altsyncram_dve1:altsyncram12.q_a[0]
q_b[1] <= altsyncram_dve1:altsyncram12.q_a[1]
q_b[2] <= altsyncram_dve1:altsyncram12.q_a[2]
q_b[3] <= altsyncram_dve1:altsyncram12.q_a[3]
q_b[4] <= altsyncram_dve1:altsyncram12.q_a[4]
q_b[5] <= altsyncram_dve1:altsyncram12.q_a[5]
q_b[6] <= altsyncram_dve1:altsyncram12.q_a[6]
q_b[7] <= altsyncram_dve1:altsyncram12.q_a[7]
wren_a => altsyncram_dve1:altsyncram12.clocken1
wren_a => altsyncram_dve1:altsyncram12.wren_b


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12
aclr1 => ram_block13a0.CLR1
aclr1 => ram_block13a1.CLR1
aclr1 => ram_block13a2.CLR1
aclr1 => ram_block13a3.CLR1
aclr1 => ram_block13a4.CLR1
aclr1 => ram_block13a5.CLR1
aclr1 => ram_block13a6.CLR1
aclr1 => ram_block13a7.CLR1
aclr1 => ram_block13a8.CLR1
aclr1 => ram_block13a9.CLR1
aclr1 => ram_block13a10.CLR1
aclr1 => ram_block13a11.CLR1
aclr1 => ram_block13a12.CLR1
aclr1 => ram_block13a13.CLR1
aclr1 => ram_block13a14.CLR1
aclr1 => ram_block13a15.CLR1
address_a[0] => ram_block13a0.PORTAADDR
address_a[0] => ram_block13a1.PORTAADDR
address_a[0] => ram_block13a2.PORTAADDR
address_a[0] => ram_block13a3.PORTAADDR
address_a[0] => ram_block13a4.PORTAADDR
address_a[0] => ram_block13a5.PORTAADDR
address_a[0] => ram_block13a6.PORTAADDR
address_a[0] => ram_block13a7.PORTAADDR
address_a[0] => ram_block13a8.PORTAADDR
address_a[0] => ram_block13a9.PORTAADDR
address_a[0] => ram_block13a10.PORTAADDR
address_a[0] => ram_block13a11.PORTAADDR
address_a[0] => ram_block13a12.PORTAADDR
address_a[0] => ram_block13a13.PORTAADDR
address_a[0] => ram_block13a14.PORTAADDR
address_a[0] => ram_block13a15.PORTAADDR
address_a[1] => ram_block13a0.PORTAADDR1
address_a[1] => ram_block13a1.PORTAADDR1
address_a[1] => ram_block13a2.PORTAADDR1
address_a[1] => ram_block13a3.PORTAADDR1
address_a[1] => ram_block13a4.PORTAADDR1
address_a[1] => ram_block13a5.PORTAADDR1
address_a[1] => ram_block13a6.PORTAADDR1
address_a[1] => ram_block13a7.PORTAADDR1
address_a[1] => ram_block13a8.PORTAADDR1
address_a[1] => ram_block13a9.PORTAADDR1
address_a[1] => ram_block13a10.PORTAADDR1
address_a[1] => ram_block13a11.PORTAADDR1
address_a[1] => ram_block13a12.PORTAADDR1
address_a[1] => ram_block13a13.PORTAADDR1
address_a[1] => ram_block13a14.PORTAADDR1
address_a[1] => ram_block13a15.PORTAADDR1
address_a[2] => ram_block13a0.PORTAADDR2
address_a[2] => ram_block13a1.PORTAADDR2
address_a[2] => ram_block13a2.PORTAADDR2
address_a[2] => ram_block13a3.PORTAADDR2
address_a[2] => ram_block13a4.PORTAADDR2
address_a[2] => ram_block13a5.PORTAADDR2
address_a[2] => ram_block13a6.PORTAADDR2
address_a[2] => ram_block13a7.PORTAADDR2
address_a[2] => ram_block13a8.PORTAADDR2
address_a[2] => ram_block13a9.PORTAADDR2
address_a[2] => ram_block13a10.PORTAADDR2
address_a[2] => ram_block13a11.PORTAADDR2
address_a[2] => ram_block13a12.PORTAADDR2
address_a[2] => ram_block13a13.PORTAADDR2
address_a[2] => ram_block13a14.PORTAADDR2
address_a[2] => ram_block13a15.PORTAADDR2
address_a[3] => ram_block13a0.PORTAADDR3
address_a[3] => ram_block13a1.PORTAADDR3
address_a[3] => ram_block13a2.PORTAADDR3
address_a[3] => ram_block13a3.PORTAADDR3
address_a[3] => ram_block13a4.PORTAADDR3
address_a[3] => ram_block13a5.PORTAADDR3
address_a[3] => ram_block13a6.PORTAADDR3
address_a[3] => ram_block13a7.PORTAADDR3
address_a[3] => ram_block13a8.PORTAADDR3
address_a[3] => ram_block13a9.PORTAADDR3
address_a[3] => ram_block13a10.PORTAADDR3
address_a[3] => ram_block13a11.PORTAADDR3
address_a[3] => ram_block13a12.PORTAADDR3
address_a[3] => ram_block13a13.PORTAADDR3
address_a[3] => ram_block13a14.PORTAADDR3
address_a[3] => ram_block13a15.PORTAADDR3
address_a[4] => ram_block13a0.PORTAADDR4
address_a[4] => ram_block13a1.PORTAADDR4
address_a[4] => ram_block13a2.PORTAADDR4
address_a[4] => ram_block13a3.PORTAADDR4
address_a[4] => ram_block13a4.PORTAADDR4
address_a[4] => ram_block13a5.PORTAADDR4
address_a[4] => ram_block13a6.PORTAADDR4
address_a[4] => ram_block13a7.PORTAADDR4
address_a[4] => ram_block13a8.PORTAADDR4
address_a[4] => ram_block13a9.PORTAADDR4
address_a[4] => ram_block13a10.PORTAADDR4
address_a[4] => ram_block13a11.PORTAADDR4
address_a[4] => ram_block13a12.PORTAADDR4
address_a[4] => ram_block13a13.PORTAADDR4
address_a[4] => ram_block13a14.PORTAADDR4
address_a[4] => ram_block13a15.PORTAADDR4
address_a[5] => ram_block13a0.PORTAADDR5
address_a[5] => ram_block13a1.PORTAADDR5
address_a[5] => ram_block13a2.PORTAADDR5
address_a[5] => ram_block13a3.PORTAADDR5
address_a[5] => ram_block13a4.PORTAADDR5
address_a[5] => ram_block13a5.PORTAADDR5
address_a[5] => ram_block13a6.PORTAADDR5
address_a[5] => ram_block13a7.PORTAADDR5
address_a[5] => ram_block13a8.PORTAADDR5
address_a[5] => ram_block13a9.PORTAADDR5
address_a[5] => ram_block13a10.PORTAADDR5
address_a[5] => ram_block13a11.PORTAADDR5
address_a[5] => ram_block13a12.PORTAADDR5
address_a[5] => ram_block13a13.PORTAADDR5
address_a[5] => ram_block13a14.PORTAADDR5
address_a[5] => ram_block13a15.PORTAADDR5
address_a[6] => ram_block13a0.PORTAADDR6
address_a[6] => ram_block13a1.PORTAADDR6
address_a[6] => ram_block13a2.PORTAADDR6
address_a[6] => ram_block13a3.PORTAADDR6
address_a[6] => ram_block13a4.PORTAADDR6
address_a[6] => ram_block13a5.PORTAADDR6
address_a[6] => ram_block13a6.PORTAADDR6
address_a[6] => ram_block13a7.PORTAADDR6
address_a[6] => ram_block13a8.PORTAADDR6
address_a[6] => ram_block13a9.PORTAADDR6
address_a[6] => ram_block13a10.PORTAADDR6
address_a[6] => ram_block13a11.PORTAADDR6
address_a[6] => ram_block13a12.PORTAADDR6
address_a[6] => ram_block13a13.PORTAADDR6
address_a[6] => ram_block13a14.PORTAADDR6
address_a[6] => ram_block13a15.PORTAADDR6
address_a[7] => ram_block13a0.PORTAADDR7
address_a[7] => ram_block13a1.PORTAADDR7
address_a[7] => ram_block13a2.PORTAADDR7
address_a[7] => ram_block13a3.PORTAADDR7
address_a[7] => ram_block13a4.PORTAADDR7
address_a[7] => ram_block13a5.PORTAADDR7
address_a[7] => ram_block13a6.PORTAADDR7
address_a[7] => ram_block13a7.PORTAADDR7
address_a[7] => ram_block13a8.PORTAADDR7
address_a[7] => ram_block13a9.PORTAADDR7
address_a[7] => ram_block13a10.PORTAADDR7
address_a[7] => ram_block13a11.PORTAADDR7
address_a[7] => ram_block13a12.PORTAADDR7
address_a[7] => ram_block13a13.PORTAADDR7
address_a[7] => ram_block13a14.PORTAADDR7
address_a[7] => ram_block13a15.PORTAADDR7
address_a[8] => ram_block13a0.PORTAADDR8
address_a[8] => ram_block13a1.PORTAADDR8
address_a[8] => ram_block13a2.PORTAADDR8
address_a[8] => ram_block13a3.PORTAADDR8
address_a[8] => ram_block13a4.PORTAADDR8
address_a[8] => ram_block13a5.PORTAADDR8
address_a[8] => ram_block13a6.PORTAADDR8
address_a[8] => ram_block13a7.PORTAADDR8
address_a[8] => ram_block13a8.PORTAADDR8
address_a[8] => ram_block13a9.PORTAADDR8
address_a[8] => ram_block13a10.PORTAADDR8
address_a[8] => ram_block13a11.PORTAADDR8
address_a[8] => ram_block13a12.PORTAADDR8
address_a[8] => ram_block13a13.PORTAADDR8
address_a[8] => ram_block13a14.PORTAADDR8
address_a[8] => ram_block13a15.PORTAADDR8
address_a[9] => ram_block13a0.PORTAADDR9
address_a[9] => ram_block13a1.PORTAADDR9
address_a[9] => ram_block13a2.PORTAADDR9
address_a[9] => ram_block13a3.PORTAADDR9
address_a[9] => ram_block13a4.PORTAADDR9
address_a[9] => ram_block13a5.PORTAADDR9
address_a[9] => ram_block13a6.PORTAADDR9
address_a[9] => ram_block13a7.PORTAADDR9
address_a[9] => ram_block13a8.PORTAADDR9
address_a[9] => ram_block13a9.PORTAADDR9
address_a[9] => ram_block13a10.PORTAADDR9
address_a[9] => ram_block13a11.PORTAADDR9
address_a[9] => ram_block13a12.PORTAADDR9
address_a[9] => ram_block13a13.PORTAADDR9
address_a[9] => ram_block13a14.PORTAADDR9
address_a[9] => ram_block13a15.PORTAADDR9
address_a[10] => ram_block13a0.PORTAADDR10
address_a[10] => ram_block13a1.PORTAADDR10
address_a[10] => ram_block13a2.PORTAADDR10
address_a[10] => ram_block13a3.PORTAADDR10
address_a[10] => ram_block13a4.PORTAADDR10
address_a[10] => ram_block13a5.PORTAADDR10
address_a[10] => ram_block13a6.PORTAADDR10
address_a[10] => ram_block13a7.PORTAADDR10
address_a[10] => ram_block13a8.PORTAADDR10
address_a[10] => ram_block13a9.PORTAADDR10
address_a[10] => ram_block13a10.PORTAADDR10
address_a[10] => ram_block13a11.PORTAADDR10
address_a[10] => ram_block13a12.PORTAADDR10
address_a[10] => ram_block13a13.PORTAADDR10
address_a[10] => ram_block13a14.PORTAADDR10
address_a[10] => ram_block13a15.PORTAADDR10
address_a[11] => ram_block13a0.PORTAADDR11
address_a[11] => ram_block13a1.PORTAADDR11
address_a[11] => ram_block13a2.PORTAADDR11
address_a[11] => ram_block13a3.PORTAADDR11
address_a[11] => ram_block13a4.PORTAADDR11
address_a[11] => ram_block13a5.PORTAADDR11
address_a[11] => ram_block13a6.PORTAADDR11
address_a[11] => ram_block13a7.PORTAADDR11
address_a[11] => ram_block13a8.PORTAADDR11
address_a[11] => ram_block13a9.PORTAADDR11
address_a[11] => ram_block13a10.PORTAADDR11
address_a[11] => ram_block13a11.PORTAADDR11
address_a[11] => ram_block13a12.PORTAADDR11
address_a[11] => ram_block13a13.PORTAADDR11
address_a[11] => ram_block13a14.PORTAADDR11
address_a[11] => ram_block13a15.PORTAADDR11
address_a[12] => _.IN0
address_a[12] => addrstall_reg_a[0].DATAIN
address_a[12] => _.IN0
address_a[12] => addr_store_a[0].DATAIN
address_b[0] => ram_block13a0.PORTBADDR
address_b[0] => ram_block13a1.PORTBADDR
address_b[0] => ram_block13a2.PORTBADDR
address_b[0] => ram_block13a3.PORTBADDR
address_b[0] => ram_block13a4.PORTBADDR
address_b[0] => ram_block13a5.PORTBADDR
address_b[0] => ram_block13a6.PORTBADDR
address_b[0] => ram_block13a7.PORTBADDR
address_b[0] => ram_block13a8.PORTBADDR
address_b[0] => ram_block13a9.PORTBADDR
address_b[0] => ram_block13a10.PORTBADDR
address_b[0] => ram_block13a11.PORTBADDR
address_b[0] => ram_block13a12.PORTBADDR
address_b[0] => ram_block13a13.PORTBADDR
address_b[0] => ram_block13a14.PORTBADDR
address_b[0] => ram_block13a15.PORTBADDR
address_b[1] => ram_block13a0.PORTBADDR1
address_b[1] => ram_block13a1.PORTBADDR1
address_b[1] => ram_block13a2.PORTBADDR1
address_b[1] => ram_block13a3.PORTBADDR1
address_b[1] => ram_block13a4.PORTBADDR1
address_b[1] => ram_block13a5.PORTBADDR1
address_b[1] => ram_block13a6.PORTBADDR1
address_b[1] => ram_block13a7.PORTBADDR1
address_b[1] => ram_block13a8.PORTBADDR1
address_b[1] => ram_block13a9.PORTBADDR1
address_b[1] => ram_block13a10.PORTBADDR1
address_b[1] => ram_block13a11.PORTBADDR1
address_b[1] => ram_block13a12.PORTBADDR1
address_b[1] => ram_block13a13.PORTBADDR1
address_b[1] => ram_block13a14.PORTBADDR1
address_b[1] => ram_block13a15.PORTBADDR1
address_b[2] => ram_block13a0.PORTBADDR2
address_b[2] => ram_block13a1.PORTBADDR2
address_b[2] => ram_block13a2.PORTBADDR2
address_b[2] => ram_block13a3.PORTBADDR2
address_b[2] => ram_block13a4.PORTBADDR2
address_b[2] => ram_block13a5.PORTBADDR2
address_b[2] => ram_block13a6.PORTBADDR2
address_b[2] => ram_block13a7.PORTBADDR2
address_b[2] => ram_block13a8.PORTBADDR2
address_b[2] => ram_block13a9.PORTBADDR2
address_b[2] => ram_block13a10.PORTBADDR2
address_b[2] => ram_block13a11.PORTBADDR2
address_b[2] => ram_block13a12.PORTBADDR2
address_b[2] => ram_block13a13.PORTBADDR2
address_b[2] => ram_block13a14.PORTBADDR2
address_b[2] => ram_block13a15.PORTBADDR2
address_b[3] => ram_block13a0.PORTBADDR3
address_b[3] => ram_block13a1.PORTBADDR3
address_b[3] => ram_block13a2.PORTBADDR3
address_b[3] => ram_block13a3.PORTBADDR3
address_b[3] => ram_block13a4.PORTBADDR3
address_b[3] => ram_block13a5.PORTBADDR3
address_b[3] => ram_block13a6.PORTBADDR3
address_b[3] => ram_block13a7.PORTBADDR3
address_b[3] => ram_block13a8.PORTBADDR3
address_b[3] => ram_block13a9.PORTBADDR3
address_b[3] => ram_block13a10.PORTBADDR3
address_b[3] => ram_block13a11.PORTBADDR3
address_b[3] => ram_block13a12.PORTBADDR3
address_b[3] => ram_block13a13.PORTBADDR3
address_b[3] => ram_block13a14.PORTBADDR3
address_b[3] => ram_block13a15.PORTBADDR3
address_b[4] => ram_block13a0.PORTBADDR4
address_b[4] => ram_block13a1.PORTBADDR4
address_b[4] => ram_block13a2.PORTBADDR4
address_b[4] => ram_block13a3.PORTBADDR4
address_b[4] => ram_block13a4.PORTBADDR4
address_b[4] => ram_block13a5.PORTBADDR4
address_b[4] => ram_block13a6.PORTBADDR4
address_b[4] => ram_block13a7.PORTBADDR4
address_b[4] => ram_block13a8.PORTBADDR4
address_b[4] => ram_block13a9.PORTBADDR4
address_b[4] => ram_block13a10.PORTBADDR4
address_b[4] => ram_block13a11.PORTBADDR4
address_b[4] => ram_block13a12.PORTBADDR4
address_b[4] => ram_block13a13.PORTBADDR4
address_b[4] => ram_block13a14.PORTBADDR4
address_b[4] => ram_block13a15.PORTBADDR4
address_b[5] => ram_block13a0.PORTBADDR5
address_b[5] => ram_block13a1.PORTBADDR5
address_b[5] => ram_block13a2.PORTBADDR5
address_b[5] => ram_block13a3.PORTBADDR5
address_b[5] => ram_block13a4.PORTBADDR5
address_b[5] => ram_block13a5.PORTBADDR5
address_b[5] => ram_block13a6.PORTBADDR5
address_b[5] => ram_block13a7.PORTBADDR5
address_b[5] => ram_block13a8.PORTBADDR5
address_b[5] => ram_block13a9.PORTBADDR5
address_b[5] => ram_block13a10.PORTBADDR5
address_b[5] => ram_block13a11.PORTBADDR5
address_b[5] => ram_block13a12.PORTBADDR5
address_b[5] => ram_block13a13.PORTBADDR5
address_b[5] => ram_block13a14.PORTBADDR5
address_b[5] => ram_block13a15.PORTBADDR5
address_b[6] => ram_block13a0.PORTBADDR6
address_b[6] => ram_block13a1.PORTBADDR6
address_b[6] => ram_block13a2.PORTBADDR6
address_b[6] => ram_block13a3.PORTBADDR6
address_b[6] => ram_block13a4.PORTBADDR6
address_b[6] => ram_block13a5.PORTBADDR6
address_b[6] => ram_block13a6.PORTBADDR6
address_b[6] => ram_block13a7.PORTBADDR6
address_b[6] => ram_block13a8.PORTBADDR6
address_b[6] => ram_block13a9.PORTBADDR6
address_b[6] => ram_block13a10.PORTBADDR6
address_b[6] => ram_block13a11.PORTBADDR6
address_b[6] => ram_block13a12.PORTBADDR6
address_b[6] => ram_block13a13.PORTBADDR6
address_b[6] => ram_block13a14.PORTBADDR6
address_b[6] => ram_block13a15.PORTBADDR6
address_b[7] => ram_block13a0.PORTBADDR7
address_b[7] => ram_block13a1.PORTBADDR7
address_b[7] => ram_block13a2.PORTBADDR7
address_b[7] => ram_block13a3.PORTBADDR7
address_b[7] => ram_block13a4.PORTBADDR7
address_b[7] => ram_block13a5.PORTBADDR7
address_b[7] => ram_block13a6.PORTBADDR7
address_b[7] => ram_block13a7.PORTBADDR7
address_b[7] => ram_block13a8.PORTBADDR7
address_b[7] => ram_block13a9.PORTBADDR7
address_b[7] => ram_block13a10.PORTBADDR7
address_b[7] => ram_block13a11.PORTBADDR7
address_b[7] => ram_block13a12.PORTBADDR7
address_b[7] => ram_block13a13.PORTBADDR7
address_b[7] => ram_block13a14.PORTBADDR7
address_b[7] => ram_block13a15.PORTBADDR7
address_b[8] => ram_block13a0.PORTBADDR8
address_b[8] => ram_block13a1.PORTBADDR8
address_b[8] => ram_block13a2.PORTBADDR8
address_b[8] => ram_block13a3.PORTBADDR8
address_b[8] => ram_block13a4.PORTBADDR8
address_b[8] => ram_block13a5.PORTBADDR8
address_b[8] => ram_block13a6.PORTBADDR8
address_b[8] => ram_block13a7.PORTBADDR8
address_b[8] => ram_block13a8.PORTBADDR8
address_b[8] => ram_block13a9.PORTBADDR8
address_b[8] => ram_block13a10.PORTBADDR8
address_b[8] => ram_block13a11.PORTBADDR8
address_b[8] => ram_block13a12.PORTBADDR8
address_b[8] => ram_block13a13.PORTBADDR8
address_b[8] => ram_block13a14.PORTBADDR8
address_b[8] => ram_block13a15.PORTBADDR8
address_b[9] => ram_block13a0.PORTBADDR9
address_b[9] => ram_block13a1.PORTBADDR9
address_b[9] => ram_block13a2.PORTBADDR9
address_b[9] => ram_block13a3.PORTBADDR9
address_b[9] => ram_block13a4.PORTBADDR9
address_b[9] => ram_block13a5.PORTBADDR9
address_b[9] => ram_block13a6.PORTBADDR9
address_b[9] => ram_block13a7.PORTBADDR9
address_b[9] => ram_block13a8.PORTBADDR9
address_b[9] => ram_block13a9.PORTBADDR9
address_b[9] => ram_block13a10.PORTBADDR9
address_b[9] => ram_block13a11.PORTBADDR9
address_b[9] => ram_block13a12.PORTBADDR9
address_b[9] => ram_block13a13.PORTBADDR9
address_b[9] => ram_block13a14.PORTBADDR9
address_b[9] => ram_block13a15.PORTBADDR9
address_b[10] => ram_block13a0.PORTBADDR10
address_b[10] => ram_block13a1.PORTBADDR10
address_b[10] => ram_block13a2.PORTBADDR10
address_b[10] => ram_block13a3.PORTBADDR10
address_b[10] => ram_block13a4.PORTBADDR10
address_b[10] => ram_block13a5.PORTBADDR10
address_b[10] => ram_block13a6.PORTBADDR10
address_b[10] => ram_block13a7.PORTBADDR10
address_b[10] => ram_block13a8.PORTBADDR10
address_b[10] => ram_block13a9.PORTBADDR10
address_b[10] => ram_block13a10.PORTBADDR10
address_b[10] => ram_block13a11.PORTBADDR10
address_b[10] => ram_block13a12.PORTBADDR10
address_b[10] => ram_block13a13.PORTBADDR10
address_b[10] => ram_block13a14.PORTBADDR10
address_b[10] => ram_block13a15.PORTBADDR10
address_b[11] => ram_block13a0.PORTBADDR11
address_b[11] => ram_block13a1.PORTBADDR11
address_b[11] => ram_block13a2.PORTBADDR11
address_b[11] => ram_block13a3.PORTBADDR11
address_b[11] => ram_block13a4.PORTBADDR11
address_b[11] => ram_block13a5.PORTBADDR11
address_b[11] => ram_block13a6.PORTBADDR11
address_b[11] => ram_block13a7.PORTBADDR11
address_b[11] => ram_block13a8.PORTBADDR11
address_b[11] => ram_block13a9.PORTBADDR11
address_b[11] => ram_block13a10.PORTBADDR11
address_b[11] => ram_block13a11.PORTBADDR11
address_b[11] => ram_block13a12.PORTBADDR11
address_b[11] => ram_block13a13.PORTBADDR11
address_b[11] => ram_block13a14.PORTBADDR11
address_b[11] => ram_block13a15.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_o37:decode15.data[0]
address_b[12] => decode_o37:decode_b.data[0]
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block13a0.PORTAADDRSTALL
addressstall_a => ram_block13a1.PORTAADDRSTALL
addressstall_a => ram_block13a2.PORTAADDRSTALL
addressstall_a => ram_block13a3.PORTAADDRSTALL
addressstall_a => ram_block13a4.PORTAADDRSTALL
addressstall_a => ram_block13a5.PORTAADDRSTALL
addressstall_a => ram_block13a6.PORTAADDRSTALL
addressstall_a => ram_block13a7.PORTAADDRSTALL
addressstall_a => ram_block13a8.PORTAADDRSTALL
addressstall_a => ram_block13a9.PORTAADDRSTALL
addressstall_a => ram_block13a10.PORTAADDRSTALL
addressstall_a => ram_block13a11.PORTAADDRSTALL
addressstall_a => ram_block13a12.PORTAADDRSTALL
addressstall_a => ram_block13a13.PORTAADDRSTALL
addressstall_a => ram_block13a14.PORTAADDRSTALL
addressstall_a => ram_block13a15.PORTAADDRSTALL
clock0 => ram_block13a0.CLK0
clock0 => ram_block13a1.CLK0
clock0 => ram_block13a2.CLK0
clock0 => ram_block13a3.CLK0
clock0 => ram_block13a4.CLK0
clock0 => ram_block13a5.CLK0
clock0 => ram_block13a6.CLK0
clock0 => ram_block13a7.CLK0
clock0 => ram_block13a8.CLK0
clock0 => ram_block13a9.CLK0
clock0 => ram_block13a10.CLK0
clock0 => ram_block13a11.CLK0
clock0 => ram_block13a12.CLK0
clock0 => ram_block13a13.CLK0
clock0 => ram_block13a14.CLK0
clock0 => ram_block13a15.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block13a0.CLK1
clock1 => ram_block13a1.CLK1
clock1 => ram_block13a2.CLK1
clock1 => ram_block13a3.CLK1
clock1 => ram_block13a4.CLK1
clock1 => ram_block13a5.CLK1
clock1 => ram_block13a6.CLK1
clock1 => ram_block13a7.CLK1
clock1 => ram_block13a8.CLK1
clock1 => ram_block13a9.CLK1
clock1 => ram_block13a10.CLK1
clock1 => ram_block13a11.CLK1
clock1 => ram_block13a12.CLK1
clock1 => ram_block13a13.CLK1
clock1 => ram_block13a14.CLK1
clock1 => ram_block13a15.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block13a0.ENA0
clocken0 => ram_block13a1.ENA0
clocken0 => ram_block13a2.ENA0
clocken0 => ram_block13a3.ENA0
clocken0 => ram_block13a4.ENA0
clocken0 => ram_block13a5.ENA0
clocken0 => ram_block13a6.ENA0
clocken0 => ram_block13a7.ENA0
clocken0 => ram_block13a8.ENA0
clocken0 => ram_block13a9.ENA0
clocken0 => ram_block13a10.ENA0
clocken0 => ram_block13a11.ENA0
clocken0 => ram_block13a12.ENA0
clocken0 => ram_block13a13.ENA0
clocken0 => ram_block13a14.ENA0
clocken0 => ram_block13a15.ENA0
clocken0 => out_address_reg_a[0].ENA
clocken1 => decode_o37:decode_b.enable
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block13a0.PORTADATAIN
data_a[0] => ram_block13a8.PORTADATAIN
data_a[1] => ram_block13a1.PORTADATAIN
data_a[1] => ram_block13a9.PORTADATAIN
data_a[2] => ram_block13a2.PORTADATAIN
data_a[2] => ram_block13a10.PORTADATAIN
data_a[3] => ram_block13a3.PORTADATAIN
data_a[3] => ram_block13a11.PORTADATAIN
data_a[4] => ram_block13a4.PORTADATAIN
data_a[4] => ram_block13a12.PORTADATAIN
data_a[5] => ram_block13a5.PORTADATAIN
data_a[5] => ram_block13a13.PORTADATAIN
data_a[6] => ram_block13a6.PORTADATAIN
data_a[6] => ram_block13a14.PORTADATAIN
data_a[7] => ram_block13a7.PORTADATAIN
data_a[7] => ram_block13a15.PORTADATAIN
data_b[0] => ram_block13a0.PORTBDATAIN
data_b[0] => ram_block13a8.PORTBDATAIN
data_b[1] => ram_block13a1.PORTBDATAIN
data_b[1] => ram_block13a9.PORTBDATAIN
data_b[2] => ram_block13a2.PORTBDATAIN
data_b[2] => ram_block13a10.PORTBDATAIN
data_b[3] => ram_block13a3.PORTBDATAIN
data_b[3] => ram_block13a11.PORTBDATAIN
data_b[4] => ram_block13a4.PORTBDATAIN
data_b[4] => ram_block13a12.PORTBDATAIN
data_b[5] => ram_block13a5.PORTBDATAIN
data_b[5] => ram_block13a13.PORTBDATAIN
data_b[6] => ram_block13a6.PORTBDATAIN
data_b[6] => ram_block13a14.PORTBDATAIN
data_b[7] => ram_block13a7.PORTBDATAIN
data_b[7] => ram_block13a15.PORTBDATAIN
q_a[0] <= mux_8u7:mux16.result[0]
q_a[1] <= mux_8u7:mux16.result[1]
q_a[2] <= mux_8u7:mux16.result[2]
q_a[3] <= mux_8u7:mux16.result[3]
q_a[4] <= mux_8u7:mux16.result[4]
q_a[5] <= mux_8u7:mux16.result[5]
q_a[6] <= mux_8u7:mux16.result[6]
q_a[7] <= mux_8u7:mux16.result[7]
q_b[0] <= mux_8u7:mux17.result[0]
q_b[1] <= mux_8u7:mux17.result[1]
q_b[2] <= mux_8u7:mux17.result[2]
q_b[3] <= mux_8u7:mux17.result[3]
q_b[4] <= mux_8u7:mux17.result[4]
q_b[5] <= mux_8u7:mux17.result[5]
q_b[6] <= mux_8u7:mux17.result[6]
q_b[7] <= mux_8u7:mux17.result[7]
wren_a => decode_o37:decode14.enable
wren_b => decode_o37:decode15.enable


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode14
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode15
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|mux_8u7:mux16
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|mux_8u7:mux17
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr
clock => dffe18a[0].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[0].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp
clock => dffpipe_te9:dffpipe20.clock
clrn => dffpipe_te9:dffpipe20.clrn
d[0] => dffpipe_te9:dffpipe20.d[0]
d[1] => dffpipe_te9:dffpipe20.d[1]
d[2] => dffpipe_te9:dffpipe20.d[2]
d[3] => dffpipe_te9:dffpipe20.d[3]
d[4] => dffpipe_te9:dffpipe20.d[4]
d[5] => dffpipe_te9:dffpipe20.d[5]
d[6] => dffpipe_te9:dffpipe20.d[6]
d[7] => dffpipe_te9:dffpipe20.d[7]
d[8] => dffpipe_te9:dffpipe20.d[8]
d[9] => dffpipe_te9:dffpipe20.d[9]
d[10] => dffpipe_te9:dffpipe20.d[10]
d[11] => dffpipe_te9:dffpipe20.d[11]
d[12] => dffpipe_te9:dffpipe20.d[12]
d[13] => dffpipe_te9:dffpipe20.d[13]
q[0] <= dffpipe_te9:dffpipe20.q[0]
q[1] <= dffpipe_te9:dffpipe20.q[1]
q[2] <= dffpipe_te9:dffpipe20.q[2]
q[3] <= dffpipe_te9:dffpipe20.q[3]
q[4] <= dffpipe_te9:dffpipe20.q[4]
q[5] <= dffpipe_te9:dffpipe20.q[5]
q[6] <= dffpipe_te9:dffpipe20.q[6]
q[7] <= dffpipe_te9:dffpipe20.q[7]
q[8] <= dffpipe_te9:dffpipe20.q[8]
q[9] <= dffpipe_te9:dffpipe20.q[9]
q[10] <= dffpipe_te9:dffpipe20.q[10]
q[11] <= dffpipe_te9:dffpipe20.q[11]
q[12] <= dffpipe_te9:dffpipe20.q[12]
q[13] <= dffpipe_te9:dffpipe20.q[13]


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20
clock => dffe21a[13].CLK
clock => dffe21a[12].CLK
clock => dffe21a[11].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[13].CLK
clock => dffe22a[12].CLK
clock => dffe22a[11].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clrn => dffe21a[13].ACLR
clrn => dffe21a[12].ACLR
clrn => dffe21a[11].ACLR
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
clrn => dffe22a[13].ACLR
clrn => dffe22a[12].ACLR
clrn => dffe22a[11].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
d[10] => dffe21a[10].IN0
d[11] => dffe21a[11].IN0
d[12] => dffe21a[12].IN0
d[13] => dffe21a[13].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe22a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe22a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe22a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe22a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe22a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe22a[13].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr
clock => dffe23a[0].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[0].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
clock => dffpipe_te9:dffpipe25.clock
clrn => dffpipe_te9:dffpipe25.clrn
d[0] => dffpipe_te9:dffpipe25.d[0]
d[1] => dffpipe_te9:dffpipe25.d[1]
d[2] => dffpipe_te9:dffpipe25.d[2]
d[3] => dffpipe_te9:dffpipe25.d[3]
d[4] => dffpipe_te9:dffpipe25.d[4]
d[5] => dffpipe_te9:dffpipe25.d[5]
d[6] => dffpipe_te9:dffpipe25.d[6]
d[7] => dffpipe_te9:dffpipe25.d[7]
d[8] => dffpipe_te9:dffpipe25.d[8]
d[9] => dffpipe_te9:dffpipe25.d[9]
d[10] => dffpipe_te9:dffpipe25.d[10]
d[11] => dffpipe_te9:dffpipe25.d[11]
d[12] => dffpipe_te9:dffpipe25.d[12]
d[13] => dffpipe_te9:dffpipe25.d[13]
q[0] <= dffpipe_te9:dffpipe25.q[0]
q[1] <= dffpipe_te9:dffpipe25.q[1]
q[2] <= dffpipe_te9:dffpipe25.q[2]
q[3] <= dffpipe_te9:dffpipe25.q[3]
q[4] <= dffpipe_te9:dffpipe25.q[4]
q[5] <= dffpipe_te9:dffpipe25.q[5]
q[6] <= dffpipe_te9:dffpipe25.q[6]
q[7] <= dffpipe_te9:dffpipe25.q[7]
q[8] <= dffpipe_te9:dffpipe25.q[8]
q[9] <= dffpipe_te9:dffpipe25.q[9]
q[10] <= dffpipe_te9:dffpipe25.q[10]
q[11] <= dffpipe_te9:dffpipe25.q[11]
q[12] <= dffpipe_te9:dffpipe25.q[12]
q[13] <= dffpipe_te9:dffpipe25.q[13]


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_te9:dffpipe25
clock => dffe21a[13].CLK
clock => dffe21a[12].CLK
clock => dffe21a[11].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[13].CLK
clock => dffe22a[12].CLK
clock => dffe22a[11].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clrn => dffe21a[13].ACLR
clrn => dffe21a[12].ACLR
clrn => dffe21a[11].ACLR
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
clrn => dffe22a[13].ACLR
clrn => dffe22a[12].ACLR
clrn => dffe22a[11].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
d[10] => dffe21a[10].IN0
d[11] => dffe21a[11].IN0
d[12] => dffe21a[12].IN0
d[13] => dffe21a[13].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe22a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe22a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe22a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe22a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe22a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe22a[13].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt
clock => reg_q_9_.CLK
clock => reg_q_8_.CLK
clock => reg_q_7_.CLK
clock => reg_q_6_.CLK
clock => reg_q_5_.CLK
clock => reg_q_4_.CLK
clock => reg_q_3_.CLK
clock => reg_q_26_.CLK
clock => reg_q_25_.CLK
clock => reg_q_24_.CLK
clock => reg_q_23_.CLK
clock => reg_q_22_.CLK
clock => reg_q_21_.CLK
clock => reg_q_20_.CLK
clock => reg_q_2_.CLK
clock => reg_q_19_.CLK
clock => reg_q_18_.CLK
clock => reg_q_17_.CLK
clock => reg_q_16_.CLK
clock => reg_q_15_.CLK
clock => reg_q_14_.CLK
clock => reg_q_13_.CLK
clock => reg_q_12_.CLK
clock => reg_q_11_.CLK
clock => reg_q_10_.CLK
clock => reg_q_1_.CLK
clock => reg_q_0_.CLK
q[0] <= reg_q_0_.REGOUT
q[1] <= reg_q_1_.REGOUT
q[2] <= reg_q_2_.REGOUT
q[3] <= reg_q_3_.REGOUT
q[4] <= reg_q_4_.REGOUT
q[5] <= reg_q_5_.REGOUT
q[6] <= reg_q_6_.REGOUT
q[7] <= reg_q_7_.REGOUT
q[8] <= reg_q_8_.REGOUT
q[9] <= reg_q_9_.REGOUT
q[10] <= reg_q_10_.REGOUT
q[11] <= reg_q_11_.REGOUT
q[12] <= reg_q_12_.REGOUT
q[13] <= reg_q_13_.REGOUT
q[14] <= reg_q_14_.REGOUT
q[15] <= reg_q_15_.REGOUT
q[16] <= reg_q_16_.REGOUT
q[17] <= reg_q_17_.REGOUT
q[18] <= reg_q_18_.REGOUT
q[19] <= reg_q_19_.REGOUT
q[20] <= reg_q_20_.REGOUT
q[21] <= reg_q_21_.REGOUT
q[22] <= reg_q_22_.REGOUT
q[23] <= reg_q_23_.REGOUT
q[24] <= reg_q_24_.REGOUT
q[25] <= reg_q_25_.REGOUT
q[26] <= reg_q_26_.REGOUT
clk_en => ~NO_FANOUT~
aclear => reg_q_9_.ACLR
aclear => reg_q_8_.ACLR
aclear => reg_q_7_.ACLR
aclear => reg_q_6_.ACLR
aclear => reg_q_5_.ACLR
aclear => reg_q_4_.ACLR
aclear => reg_q_3_.ACLR
aclear => reg_q_26_.ACLR
aclear => reg_q_25_.ACLR
aclear => reg_q_24_.ACLR
aclear => reg_q_23_.ACLR
aclear => reg_q_22_.ACLR
aclear => reg_q_21_.ACLR
aclear => reg_q_20_.ACLR
aclear => reg_q_2_.ACLR
aclear => reg_q_19_.ACLR
aclear => reg_q_18_.ACLR
aclear => reg_q_17_.ACLR
aclear => reg_q_16_.ACLR
aclear => reg_q_15_.ACLR
aclear => reg_q_14_.ACLR
aclear => reg_q_13_.ACLR
aclear => reg_q_12_.ACLR
aclear => reg_q_11_.ACLR
aclear => reg_q_10_.ACLR
aclear => reg_q_1_.ACLR
aclear => reg_q_0_.ACLR
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclear => reg_q_9_.SCLR
sclear => reg_q_8_.SCLR
sclear => reg_q_7_.SCLR
sclear => reg_q_6_.SCLR
sclear => reg_q_5_.SCLR
sclear => reg_q_4_.SCLR
sclear => reg_q_3_.SCLR
sclear => reg_q_26_.SCLR
sclear => reg_q_25_.SCLR
sclear => reg_q_24_.SCLR
sclear => reg_q_23_.SCLR
sclear => reg_q_22_.SCLR
sclear => reg_q_21_.SCLR
sclear => reg_q_20_.SCLR
sclear => reg_q_2_.SCLR
sclear => reg_q_19_.SCLR
sclear => reg_q_18_.SCLR
sclear => reg_q_17_.SCLR
sclear => reg_q_16_.SCLR
sclear => reg_q_15_.SCLR
sclear => reg_q_14_.SCLR
sclear => reg_q_13_.SCLR
sclear => reg_q_12_.SCLR
sclear => reg_q_11_.SCLR
sclear => reg_q_10_.SCLR
sclear => reg_q_1_.SCLR
sclear => reg_q_0_.SCLR
updn => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~


|top_synthesis|inc_10_5:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_modgen_inc_332
cin => ~NO_FANOUT~
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => ~NO_FANOUT~
a[3] => ix46946z52930.DATAA
a[4] => ~NO_FANOUT~
a[5] => ix46946z52928.DATAA
a[6] => ~NO_FANOUT~
a[7] => ix46946z52926.DATAA
a[8] => ix46946z52925.DATAA
a[9] => ~NO_FANOUT~
d[0] <= ix46946z52933.COMBOUT
d[1] <= ix46946z52932.COMBOUT
d[2] <= ix46946z52931.COMBOUT
d[3] <= ix46946z52930.COMBOUT
d[4] <= ix46946z52929.COMBOUT
d[5] <= ix46946z52928.COMBOUT
d[6] <= ix46946z52927.COMBOUT
d[7] <= ix46946z52926.COMBOUT
d[8] <= ix46946z52925.COMBOUT
d[9] <= ix46946z52923.COMBOUT
cout <= <GND>
px15077 => ix46946z52923.DATAA
px15070 => ix46946z52927.DATAA
px15063 => ix46946z52929.DATAA
px15056 => ix46946z52931.DATAA
px15049 => ix46946z52932.DATAA
px15042 => ix46946z52933.DATAA


|top_synthesis|inc_11_0:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_modgen_inc_333
cin => ix62798z52934.DATAB
a[0] => ix62798z52934.DATAA
a[1] => ix62798z52933.DATAA
a[2] => ix62798z52932.DATAA
a[3] => ix62798z52931.DATAA
a[4] => ix62798z52930.DATAA
a[5] => ix62798z52929.DATAA
a[6] => ix62798z52928.DATAA
a[7] => ix62798z52927.DATAA
a[8] => ix62798z52926.DATAA
a[9] => ix62798z52925.DATAA
a[10] => ix62798z52923.DATAA
d[0] <= ix62798z52934.COMBOUT
d[1] <= ix62798z52933.COMBOUT
d[2] <= ix62798z52932.COMBOUT
d[3] <= ix62798z52931.COMBOUT
d[4] <= ix62798z52930.COMBOUT
d[5] <= ix62798z52929.COMBOUT
d[6] <= ix62798z52928.COMBOUT
d[7] <= ix62798z52927.COMBOUT
d[8] <= ix62798z52926.COMBOUT
d[9] <= ix62798z52925.COMBOUT
d[10] <= ix62798z52923.COMBOUT
cout <= <GND>


|top_synthesis|inc_10_6:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_req_data_hor_cond1_inc10_20i2
cin => ~NO_FANOUT~
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => ix46946z52931.DATAA
a[3] => ix46946z52930.DATAA
a[4] => ix46946z52929.DATAA
a[5] => ~NO_FANOUT~
a[6] => ix46946z52927.DATAA
a[7] => ~NO_FANOUT~
a[8] => ~NO_FANOUT~
a[9] => ix46946z52923.DATAA
d[0] <= ix46946z52933.COMBOUT
d[1] <= ix46946z52932.COMBOUT
d[2] <= ix46946z52931.COMBOUT
d[3] <= ix46946z52930.COMBOUT
d[4] <= ix46946z52929.COMBOUT
d[5] <= ix46946z52928.COMBOUT
d[6] <= ix46946z52927.COMBOUT
d[7] <= ix46946z52926.COMBOUT
d[8] <= ix46946z52925.COMBOUT
d[9] <= ix46946z52923.COMBOUT
cout <= ix23445z52923.COMBOUT
px15508 => ix46946z52925.DATAA
px15502 => ix46946z52926.DATAA
px15496 => ix46946z52928.DATAA
px15490 => ix46946z52932.DATAA
px15484 => ix46946z52933.DATAA


|top_synthesis|ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem
wr_data1[0] => altsyncram:ix35369z18154.data_a
wr_data1[1] => altsyncram:ix35369z18154.data_a
wr_data1[2] => altsyncram:ix35369z18154.data_a
wr_data1[3] => altsyncram:ix35369z18154.data_a
wr_data1[4] => altsyncram:ix35369z18154.data_a
wr_data1[5] => altsyncram:ix35369z18154.data_a
wr_data1[6] => altsyncram:ix35369z18154.data_a
wr_data1[7] => altsyncram:ix35369z18154.data_a
wr_data1[8] => altsyncram:ix35369z18154.data_a
wr_data1[9] => altsyncram:ix35369z18154.data_a
wr_data1[10] => altsyncram:ix35369z18154.data_a
wr_data1[11] => altsyncram:ix35369z18154.data_a
wr_data1[12] => altsyncram:ix35369z18154.data_a
rd_data1[0] <= <GND>
rd_data1[1] <= <GND>
rd_data1[2] <= <GND>
rd_data1[3] <= <GND>
rd_data1[4] <= <GND>
rd_data1[5] <= <GND>
rd_data1[6] <= <GND>
rd_data1[7] <= <GND>
rd_data1[8] <= <GND>
rd_data1[9] <= <GND>
rd_data1[10] <= <GND>
rd_data1[11] <= <GND>
rd_data1[12] <= <GND>
addr1[0] => altsyncram:ix35369z18154.address_a
addr1[1] => altsyncram:ix35369z18154.address_a
addr1[2] => altsyncram:ix35369z18154.address_a
addr1[3] => altsyncram:ix35369z18154.address_a
addr1[4] => altsyncram:ix35369z18154.address_a
addr1[5] => altsyncram:ix35369z18154.address_a
addr1[6] => altsyncram:ix35369z18154.address_a
addr1[7] => altsyncram:ix35369z18154.address_a
addr1[8] => altsyncram:ix35369z18154.address_a
wr_clk1 => altsyncram:ix35369z18154.clock1
wr_clk1 => altsyncram:ix35369z18154.clock0
rd_clk1 => ~NO_FANOUT~
wr_ena1 => altsyncram:ix35369z18154.clocken0
rd_ena1 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
rst1 => ~NO_FANOUT~
regce1 => ~NO_FANOUT~
regrst1 => ~NO_FANOUT~
wr_data2[0] => ~NO_FANOUT~
wr_data2[1] => ~NO_FANOUT~
wr_data2[2] => ~NO_FANOUT~
wr_data2[3] => ~NO_FANOUT~
wr_data2[4] => ~NO_FANOUT~
wr_data2[5] => ~NO_FANOUT~
wr_data2[6] => ~NO_FANOUT~
wr_data2[7] => ~NO_FANOUT~
wr_data2[8] => ~NO_FANOUT~
wr_data2[9] => ~NO_FANOUT~
wr_data2[10] => ~NO_FANOUT~
wr_data2[11] => ~NO_FANOUT~
wr_data2[12] => ~NO_FANOUT~
rd_data2[0] <= altsyncram:ix35369z18154.q_b
rd_data2[1] <= altsyncram:ix35369z18154.q_b
rd_data2[2] <= altsyncram:ix35369z18154.q_b
rd_data2[3] <= altsyncram:ix35369z18154.q_b
rd_data2[4] <= altsyncram:ix35369z18154.q_b
rd_data2[5] <= altsyncram:ix35369z18154.q_b
rd_data2[6] <= altsyncram:ix35369z18154.q_b
rd_data2[7] <= altsyncram:ix35369z18154.q_b
rd_data2[8] <= altsyncram:ix35369z18154.q_b
rd_data2[9] <= altsyncram:ix35369z18154.q_b
rd_data2[10] <= altsyncram:ix35369z18154.q_b
rd_data2[11] <= altsyncram:ix35369z18154.q_b
rd_data2[12] <= altsyncram:ix35369z18154.q_b
addr2[0] => altsyncram:ix35369z18154.address_b
addr2[1] => altsyncram:ix35369z18154.address_b
addr2[2] => altsyncram:ix35369z18154.address_b
addr2[3] => altsyncram:ix35369z18154.address_b
addr2[4] => altsyncram:ix35369z18154.address_b
addr2[5] => altsyncram:ix35369z18154.address_b
addr2[6] => altsyncram:ix35369z18154.address_b
addr2[7] => altsyncram:ix35369z18154.address_b
addr2[8] => altsyncram:ix35369z18154.address_b
wr_clk2 => ~NO_FANOUT~
rd_clk2 => ~NO_FANOUT~
wr_ena2 => ~NO_FANOUT~
rd_ena2 => altsyncram:ix35369z18154.clocken1
ena2 => ~NO_FANOUT~
rst2 => ~NO_FANOUT~
regce2 => ~NO_FANOUT~
regrst2 => ~NO_FANOUT~


|top_synthesis|ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154
wren_a => altsyncram_alj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_alj2:auto_generated.data_a[0]
data_a[1] => altsyncram_alj2:auto_generated.data_a[1]
data_a[2] => altsyncram_alj2:auto_generated.data_a[2]
data_a[3] => altsyncram_alj2:auto_generated.data_a[3]
data_a[4] => altsyncram_alj2:auto_generated.data_a[4]
data_a[5] => altsyncram_alj2:auto_generated.data_a[5]
data_a[6] => altsyncram_alj2:auto_generated.data_a[6]
data_a[7] => altsyncram_alj2:auto_generated.data_a[7]
data_a[8] => altsyncram_alj2:auto_generated.data_a[8]
data_a[9] => altsyncram_alj2:auto_generated.data_a[9]
data_a[10] => altsyncram_alj2:auto_generated.data_a[10]
data_a[11] => altsyncram_alj2:auto_generated.data_a[11]
data_a[12] => altsyncram_alj2:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_alj2:auto_generated.address_a[0]
address_a[1] => altsyncram_alj2:auto_generated.address_a[1]
address_a[2] => altsyncram_alj2:auto_generated.address_a[2]
address_a[3] => altsyncram_alj2:auto_generated.address_a[3]
address_a[4] => altsyncram_alj2:auto_generated.address_a[4]
address_a[5] => altsyncram_alj2:auto_generated.address_a[5]
address_a[6] => altsyncram_alj2:auto_generated.address_a[6]
address_a[7] => altsyncram_alj2:auto_generated.address_a[7]
address_a[8] => altsyncram_alj2:auto_generated.address_a[8]
address_b[0] => altsyncram_alj2:auto_generated.address_b[0]
address_b[1] => altsyncram_alj2:auto_generated.address_b[1]
address_b[2] => altsyncram_alj2:auto_generated.address_b[2]
address_b[3] => altsyncram_alj2:auto_generated.address_b[3]
address_b[4] => altsyncram_alj2:auto_generated.address_b[4]
address_b[5] => altsyncram_alj2:auto_generated.address_b[5]
address_b[6] => altsyncram_alj2:auto_generated.address_b[6]
address_b[7] => altsyncram_alj2:auto_generated.address_b[7]
address_b[8] => altsyncram_alj2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_alj2:auto_generated.clock0
clock1 => altsyncram_alj2:auto_generated.clock1
clocken0 => altsyncram_alj2:auto_generated.clocken0
clocken1 => altsyncram_alj2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_alj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_alj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_alj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_alj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_alj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_alj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_alj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_alj2:auto_generated.q_b[7]
q_b[8] <= altsyncram_alj2:auto_generated.q_b[8]
q_b[9] <= altsyncram_alj2:auto_generated.q_b[9]
q_b[10] <= altsyncram_alj2:auto_generated.q_b[10]
q_b[11] <= altsyncram_alj2:auto_generated.q_b[11]
q_b[12] <= altsyncram_alj2:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated
address_a[0] => altsyncram_jkn1:altsyncram1.address_b[0]
address_a[1] => altsyncram_jkn1:altsyncram1.address_b[1]
address_a[2] => altsyncram_jkn1:altsyncram1.address_b[2]
address_a[3] => altsyncram_jkn1:altsyncram1.address_b[3]
address_a[4] => altsyncram_jkn1:altsyncram1.address_b[4]
address_a[5] => altsyncram_jkn1:altsyncram1.address_b[5]
address_a[6] => altsyncram_jkn1:altsyncram1.address_b[6]
address_a[7] => altsyncram_jkn1:altsyncram1.address_b[7]
address_a[8] => altsyncram_jkn1:altsyncram1.address_b[8]
address_b[0] => altsyncram_jkn1:altsyncram1.address_a[0]
address_b[1] => altsyncram_jkn1:altsyncram1.address_a[1]
address_b[2] => altsyncram_jkn1:altsyncram1.address_a[2]
address_b[3] => altsyncram_jkn1:altsyncram1.address_a[3]
address_b[4] => altsyncram_jkn1:altsyncram1.address_a[4]
address_b[5] => altsyncram_jkn1:altsyncram1.address_a[5]
address_b[6] => altsyncram_jkn1:altsyncram1.address_a[6]
address_b[7] => altsyncram_jkn1:altsyncram1.address_a[7]
address_b[8] => altsyncram_jkn1:altsyncram1.address_a[8]
clock0 => altsyncram_jkn1:altsyncram1.clock1
clock1 => altsyncram_jkn1:altsyncram1.clock0
clocken0 => altsyncram_jkn1:altsyncram1.clocken1
clocken1 => altsyncram_jkn1:altsyncram1.clocken0
data_a[0] => altsyncram_jkn1:altsyncram1.data_b[0]
data_a[1] => altsyncram_jkn1:altsyncram1.data_b[1]
data_a[2] => altsyncram_jkn1:altsyncram1.data_b[2]
data_a[3] => altsyncram_jkn1:altsyncram1.data_b[3]
data_a[4] => altsyncram_jkn1:altsyncram1.data_b[4]
data_a[5] => altsyncram_jkn1:altsyncram1.data_b[5]
data_a[6] => altsyncram_jkn1:altsyncram1.data_b[6]
data_a[7] => altsyncram_jkn1:altsyncram1.data_b[7]
data_a[8] => altsyncram_jkn1:altsyncram1.data_b[8]
data_a[9] => altsyncram_jkn1:altsyncram1.data_b[9]
data_a[10] => altsyncram_jkn1:altsyncram1.data_b[10]
data_a[11] => altsyncram_jkn1:altsyncram1.data_b[11]
data_a[12] => altsyncram_jkn1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_jkn1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_jkn1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_jkn1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_jkn1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_jkn1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_jkn1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_jkn1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_jkn1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_jkn1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_jkn1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_jkn1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_jkn1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_jkn1:altsyncram1.q_a[12]
wren_a => altsyncram_jkn1:altsyncram1.wren_b


|top_synthesis|ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|top_synthesis|inc_10_7:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_modgen_inc_404
cin => ~NO_FANOUT~
a[0] => ix46946z52933.DATAA
a[1] => ix46946z52932.DATAA
a[2] => ix46946z52931.DATAA
a[3] => ix46946z52930.DATAA
a[4] => ix46946z52929.DATAA
a[5] => ix46946z52928.DATAA
a[6] => ix46946z52927.DATAA
a[7] => ix46946z52926.DATAA
a[8] => ix46946z52925.DATAA
a[9] => ix46946z52923.DATAA
d[0] <= ix46946z52933.COMBOUT
d[1] <= ix46946z52932.COMBOUT
d[2] <= ix46946z52931.COMBOUT
d[3] <= ix46946z52930.COMBOUT
d[4] <= ix46946z52929.COMBOUT
d[5] <= ix46946z52928.COMBOUT
d[6] <= ix46946z52927.COMBOUT
d[7] <= ix46946z52926.COMBOUT
d[8] <= ix46946z52925.COMBOUT
d[9] <= ix46946z52923.COMBOUT
cout <= <GND>


|top_synthesis|ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem
wr_data1[0] => altsyncram:ix9899z51759.data_a
wr_data1[1] => altsyncram:ix9899z51759.data_a
wr_data1[2] => altsyncram:ix9899z51759.data_a
wr_data1[3] => altsyncram:ix9899z51759.data_a
wr_data1[4] => altsyncram:ix9899z51759.data_a
wr_data1[5] => altsyncram:ix9899z51759.data_a
wr_data1[6] => altsyncram:ix9899z51759.data_a
wr_data1[7] => altsyncram:ix9899z51759.data_a
rd_data1[0] <= <GND>
rd_data1[1] <= <GND>
rd_data1[2] <= <GND>
rd_data1[3] <= <GND>
rd_data1[4] <= <GND>
rd_data1[5] <= <GND>
rd_data1[6] <= <GND>
rd_data1[7] <= <GND>
addr1[0] => altsyncram:ix9899z51759.address_a
addr1[1] => altsyncram:ix9899z51759.address_a
addr1[2] => altsyncram:ix9899z51759.address_a
addr1[3] => altsyncram:ix9899z51759.address_a
addr1[4] => altsyncram:ix9899z51759.address_a
addr1[5] => altsyncram:ix9899z51759.address_a
addr1[6] => altsyncram:ix9899z51759.address_a
addr1[7] => altsyncram:ix9899z51759.address_a
addr1[8] => altsyncram:ix9899z51759.address_a
addr1[9] => altsyncram:ix9899z51759.address_a
wr_clk1 => altsyncram:ix9899z51759.clock1
wr_clk1 => altsyncram:ix9899z51759.clock0
rd_clk1 => ~NO_FANOUT~
wr_ena1 => altsyncram:ix9899z51759.clocken0
rd_ena1 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
rst1 => ~NO_FANOUT~
regce1 => ~NO_FANOUT~
regrst1 => ~NO_FANOUT~
wr_data2[0] => ~NO_FANOUT~
wr_data2[1] => ~NO_FANOUT~
wr_data2[2] => ~NO_FANOUT~
wr_data2[3] => ~NO_FANOUT~
wr_data2[4] => ~NO_FANOUT~
wr_data2[5] => ~NO_FANOUT~
wr_data2[6] => ~NO_FANOUT~
wr_data2[7] => ~NO_FANOUT~
rd_data2[0] <= altsyncram:ix9899z51759.q_b
rd_data2[1] <= altsyncram:ix9899z51759.q_b
rd_data2[2] <= altsyncram:ix9899z51759.q_b
rd_data2[3] <= altsyncram:ix9899z51759.q_b
rd_data2[4] <= altsyncram:ix9899z51759.q_b
rd_data2[5] <= altsyncram:ix9899z51759.q_b
rd_data2[6] <= altsyncram:ix9899z51759.q_b
rd_data2[7] <= altsyncram:ix9899z51759.q_b
addr2[0] => altsyncram:ix9899z51759.address_b
addr2[1] => altsyncram:ix9899z51759.address_b
addr2[2] => altsyncram:ix9899z51759.address_b
addr2[3] => altsyncram:ix9899z51759.address_b
addr2[4] => altsyncram:ix9899z51759.address_b
addr2[5] => altsyncram:ix9899z51759.address_b
addr2[6] => altsyncram:ix9899z51759.address_b
addr2[7] => altsyncram:ix9899z51759.address_b
addr2[8] => altsyncram:ix9899z51759.address_b
addr2[9] => altsyncram:ix9899z51759.address_b
wr_clk2 => ~NO_FANOUT~
rd_clk2 => ~NO_FANOUT~
wr_ena2 => ~NO_FANOUT~
rd_ena2 => altsyncram:ix9899z51759.clocken1
ena2 => ~NO_FANOUT~
rst2 => ~NO_FANOUT~
regce2 => ~NO_FANOUT~
regrst2 => ~NO_FANOUT~


|top_synthesis|ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759
wren_a => altsyncram_glj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_glj2:auto_generated.data_a[0]
data_a[1] => altsyncram_glj2:auto_generated.data_a[1]
data_a[2] => altsyncram_glj2:auto_generated.data_a[2]
data_a[3] => altsyncram_glj2:auto_generated.data_a[3]
data_a[4] => altsyncram_glj2:auto_generated.data_a[4]
data_a[5] => altsyncram_glj2:auto_generated.data_a[5]
data_a[6] => altsyncram_glj2:auto_generated.data_a[6]
data_a[7] => altsyncram_glj2:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_glj2:auto_generated.address_a[0]
address_a[1] => altsyncram_glj2:auto_generated.address_a[1]
address_a[2] => altsyncram_glj2:auto_generated.address_a[2]
address_a[3] => altsyncram_glj2:auto_generated.address_a[3]
address_a[4] => altsyncram_glj2:auto_generated.address_a[4]
address_a[5] => altsyncram_glj2:auto_generated.address_a[5]
address_a[6] => altsyncram_glj2:auto_generated.address_a[6]
address_a[7] => altsyncram_glj2:auto_generated.address_a[7]
address_a[8] => altsyncram_glj2:auto_generated.address_a[8]
address_a[9] => altsyncram_glj2:auto_generated.address_a[9]
address_b[0] => altsyncram_glj2:auto_generated.address_b[0]
address_b[1] => altsyncram_glj2:auto_generated.address_b[1]
address_b[2] => altsyncram_glj2:auto_generated.address_b[2]
address_b[3] => altsyncram_glj2:auto_generated.address_b[3]
address_b[4] => altsyncram_glj2:auto_generated.address_b[4]
address_b[5] => altsyncram_glj2:auto_generated.address_b[5]
address_b[6] => altsyncram_glj2:auto_generated.address_b[6]
address_b[7] => altsyncram_glj2:auto_generated.address_b[7]
address_b[8] => altsyncram_glj2:auto_generated.address_b[8]
address_b[9] => altsyncram_glj2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_glj2:auto_generated.clock0
clock1 => altsyncram_glj2:auto_generated.clock1
clocken0 => altsyncram_glj2:auto_generated.clocken0
clocken1 => altsyncram_glj2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_glj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_glj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_glj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_glj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_glj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_glj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_glj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_glj2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759|altsyncram_glj2:auto_generated
address_a[0] => altsyncram_pkn1:altsyncram1.address_b[0]
address_a[1] => altsyncram_pkn1:altsyncram1.address_b[1]
address_a[2] => altsyncram_pkn1:altsyncram1.address_b[2]
address_a[3] => altsyncram_pkn1:altsyncram1.address_b[3]
address_a[4] => altsyncram_pkn1:altsyncram1.address_b[4]
address_a[5] => altsyncram_pkn1:altsyncram1.address_b[5]
address_a[6] => altsyncram_pkn1:altsyncram1.address_b[6]
address_a[7] => altsyncram_pkn1:altsyncram1.address_b[7]
address_a[8] => altsyncram_pkn1:altsyncram1.address_b[8]
address_a[9] => altsyncram_pkn1:altsyncram1.address_b[9]
address_b[0] => altsyncram_pkn1:altsyncram1.address_a[0]
address_b[1] => altsyncram_pkn1:altsyncram1.address_a[1]
address_b[2] => altsyncram_pkn1:altsyncram1.address_a[2]
address_b[3] => altsyncram_pkn1:altsyncram1.address_a[3]
address_b[4] => altsyncram_pkn1:altsyncram1.address_a[4]
address_b[5] => altsyncram_pkn1:altsyncram1.address_a[5]
address_b[6] => altsyncram_pkn1:altsyncram1.address_a[6]
address_b[7] => altsyncram_pkn1:altsyncram1.address_a[7]
address_b[8] => altsyncram_pkn1:altsyncram1.address_a[8]
address_b[9] => altsyncram_pkn1:altsyncram1.address_a[9]
clock0 => altsyncram_pkn1:altsyncram1.clock1
clock1 => altsyncram_pkn1:altsyncram1.clock0
clocken0 => altsyncram_pkn1:altsyncram1.clocken1
clocken1 => altsyncram_pkn1:altsyncram1.clocken0
data_a[0] => altsyncram_pkn1:altsyncram1.data_b[0]
data_a[1] => altsyncram_pkn1:altsyncram1.data_b[1]
data_a[2] => altsyncram_pkn1:altsyncram1.data_b[2]
data_a[3] => altsyncram_pkn1:altsyncram1.data_b[3]
data_a[4] => altsyncram_pkn1:altsyncram1.data_b[4]
data_a[5] => altsyncram_pkn1:altsyncram1.data_b[5]
data_a[6] => altsyncram_pkn1:altsyncram1.data_b[6]
data_a[7] => altsyncram_pkn1:altsyncram1.data_b[7]
q_b[0] <= altsyncram_pkn1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_pkn1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_pkn1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_pkn1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_pkn1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_pkn1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_pkn1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_pkn1:altsyncram1.q_a[7]
wren_a => altsyncram_pkn1:altsyncram1.wren_b


|top_synthesis|ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759|altsyncram_glj2:auto_generated|altsyncram_pkn1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|inc_10_8:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_modgen_inc_404
cin => ~NO_FANOUT~
a[0] => ix46946z52933.DATAA
a[1] => ix46946z52932.DATAA
a[2] => ix46946z52931.DATAA
a[3] => ix46946z52930.DATAA
a[4] => ix46946z52929.DATAA
a[5] => ix46946z52928.DATAA
a[6] => ix46946z52927.DATAA
a[7] => ix46946z52926.DATAA
a[8] => ix46946z52925.DATAA
a[9] => ix46946z52923.DATAA
d[0] <= ix46946z52933.COMBOUT
d[1] <= ix46946z52932.COMBOUT
d[2] <= ix46946z52931.COMBOUT
d[3] <= ix46946z52930.COMBOUT
d[4] <= ix46946z52929.COMBOUT
d[5] <= ix46946z52928.COMBOUT
d[6] <= ix46946z52927.COMBOUT
d[7] <= ix46946z52926.COMBOUT
d[8] <= ix46946z52925.COMBOUT
d[9] <= ix46946z52923.COMBOUT
cout <= <GND>


|top_synthesis|ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem
wr_data1[0] => altsyncram:ix9899z51760.data_a
wr_data1[1] => altsyncram:ix9899z51760.data_a
wr_data1[2] => altsyncram:ix9899z51760.data_a
wr_data1[3] => altsyncram:ix9899z51760.data_a
wr_data1[4] => altsyncram:ix9899z51760.data_a
wr_data1[5] => altsyncram:ix9899z51760.data_a
wr_data1[6] => altsyncram:ix9899z51760.data_a
wr_data1[7] => altsyncram:ix9899z51760.data_a
rd_data1[0] <= <GND>
rd_data1[1] <= <GND>
rd_data1[2] <= <GND>
rd_data1[3] <= <GND>
rd_data1[4] <= <GND>
rd_data1[5] <= <GND>
rd_data1[6] <= <GND>
rd_data1[7] <= <GND>
addr1[0] => altsyncram:ix9899z51760.address_a
addr1[1] => altsyncram:ix9899z51760.address_a
addr1[2] => altsyncram:ix9899z51760.address_a
addr1[3] => altsyncram:ix9899z51760.address_a
addr1[4] => altsyncram:ix9899z51760.address_a
addr1[5] => altsyncram:ix9899z51760.address_a
addr1[6] => altsyncram:ix9899z51760.address_a
addr1[7] => altsyncram:ix9899z51760.address_a
addr1[8] => altsyncram:ix9899z51760.address_a
addr1[9] => altsyncram:ix9899z51760.address_a
wr_clk1 => altsyncram:ix9899z51760.clock1
wr_clk1 => altsyncram:ix9899z51760.clock0
rd_clk1 => ~NO_FANOUT~
wr_ena1 => altsyncram:ix9899z51760.clocken0
rd_ena1 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
rst1 => ~NO_FANOUT~
regce1 => ~NO_FANOUT~
regrst1 => ~NO_FANOUT~
wr_data2[0] => ~NO_FANOUT~
wr_data2[1] => ~NO_FANOUT~
wr_data2[2] => ~NO_FANOUT~
wr_data2[3] => ~NO_FANOUT~
wr_data2[4] => ~NO_FANOUT~
wr_data2[5] => ~NO_FANOUT~
wr_data2[6] => ~NO_FANOUT~
wr_data2[7] => ~NO_FANOUT~
rd_data2[0] <= altsyncram:ix9899z51760.q_b
rd_data2[1] <= altsyncram:ix9899z51760.q_b
rd_data2[2] <= altsyncram:ix9899z51760.q_b
rd_data2[3] <= altsyncram:ix9899z51760.q_b
rd_data2[4] <= altsyncram:ix9899z51760.q_b
rd_data2[5] <= altsyncram:ix9899z51760.q_b
rd_data2[6] <= altsyncram:ix9899z51760.q_b
rd_data2[7] <= altsyncram:ix9899z51760.q_b
addr2[0] => altsyncram:ix9899z51760.address_b
addr2[1] => altsyncram:ix9899z51760.address_b
addr2[2] => altsyncram:ix9899z51760.address_b
addr2[3] => altsyncram:ix9899z51760.address_b
addr2[4] => altsyncram:ix9899z51760.address_b
addr2[5] => altsyncram:ix9899z51760.address_b
addr2[6] => altsyncram:ix9899z51760.address_b
addr2[7] => altsyncram:ix9899z51760.address_b
addr2[8] => altsyncram:ix9899z51760.address_b
addr2[9] => altsyncram:ix9899z51760.address_b
wr_clk2 => ~NO_FANOUT~
rd_clk2 => ~NO_FANOUT~
wr_ena2 => ~NO_FANOUT~
rd_ena2 => altsyncram:ix9899z51760.clocken1
ena2 => ~NO_FANOUT~
rst2 => ~NO_FANOUT~
regce2 => ~NO_FANOUT~
regrst2 => ~NO_FANOUT~


|top_synthesis|ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem|altsyncram:ix9899z51760
wren_a => altsyncram_glj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_glj2:auto_generated.data_a[0]
data_a[1] => altsyncram_glj2:auto_generated.data_a[1]
data_a[2] => altsyncram_glj2:auto_generated.data_a[2]
data_a[3] => altsyncram_glj2:auto_generated.data_a[3]
data_a[4] => altsyncram_glj2:auto_generated.data_a[4]
data_a[5] => altsyncram_glj2:auto_generated.data_a[5]
data_a[6] => altsyncram_glj2:auto_generated.data_a[6]
data_a[7] => altsyncram_glj2:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_glj2:auto_generated.address_a[0]
address_a[1] => altsyncram_glj2:auto_generated.address_a[1]
address_a[2] => altsyncram_glj2:auto_generated.address_a[2]
address_a[3] => altsyncram_glj2:auto_generated.address_a[3]
address_a[4] => altsyncram_glj2:auto_generated.address_a[4]
address_a[5] => altsyncram_glj2:auto_generated.address_a[5]
address_a[6] => altsyncram_glj2:auto_generated.address_a[6]
address_a[7] => altsyncram_glj2:auto_generated.address_a[7]
address_a[8] => altsyncram_glj2:auto_generated.address_a[8]
address_a[9] => altsyncram_glj2:auto_generated.address_a[9]
address_b[0] => altsyncram_glj2:auto_generated.address_b[0]
address_b[1] => altsyncram_glj2:auto_generated.address_b[1]
address_b[2] => altsyncram_glj2:auto_generated.address_b[2]
address_b[3] => altsyncram_glj2:auto_generated.address_b[3]
address_b[4] => altsyncram_glj2:auto_generated.address_b[4]
address_b[5] => altsyncram_glj2:auto_generated.address_b[5]
address_b[6] => altsyncram_glj2:auto_generated.address_b[6]
address_b[7] => altsyncram_glj2:auto_generated.address_b[7]
address_b[8] => altsyncram_glj2:auto_generated.address_b[8]
address_b[9] => altsyncram_glj2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_glj2:auto_generated.clock0
clock1 => altsyncram_glj2:auto_generated.clock1
clocken0 => altsyncram_glj2:auto_generated.clocken0
clocken1 => altsyncram_glj2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_glj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_glj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_glj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_glj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_glj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_glj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_glj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_glj2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem|altsyncram:ix9899z51760|altsyncram_glj2:auto_generated
address_a[0] => altsyncram_pkn1:altsyncram1.address_b[0]
address_a[1] => altsyncram_pkn1:altsyncram1.address_b[1]
address_a[2] => altsyncram_pkn1:altsyncram1.address_b[2]
address_a[3] => altsyncram_pkn1:altsyncram1.address_b[3]
address_a[4] => altsyncram_pkn1:altsyncram1.address_b[4]
address_a[5] => altsyncram_pkn1:altsyncram1.address_b[5]
address_a[6] => altsyncram_pkn1:altsyncram1.address_b[6]
address_a[7] => altsyncram_pkn1:altsyncram1.address_b[7]
address_a[8] => altsyncram_pkn1:altsyncram1.address_b[8]
address_a[9] => altsyncram_pkn1:altsyncram1.address_b[9]
address_b[0] => altsyncram_pkn1:altsyncram1.address_a[0]
address_b[1] => altsyncram_pkn1:altsyncram1.address_a[1]
address_b[2] => altsyncram_pkn1:altsyncram1.address_a[2]
address_b[3] => altsyncram_pkn1:altsyncram1.address_a[3]
address_b[4] => altsyncram_pkn1:altsyncram1.address_a[4]
address_b[5] => altsyncram_pkn1:altsyncram1.address_a[5]
address_b[6] => altsyncram_pkn1:altsyncram1.address_a[6]
address_b[7] => altsyncram_pkn1:altsyncram1.address_a[7]
address_b[8] => altsyncram_pkn1:altsyncram1.address_a[8]
address_b[9] => altsyncram_pkn1:altsyncram1.address_a[9]
clock0 => altsyncram_pkn1:altsyncram1.clock1
clock1 => altsyncram_pkn1:altsyncram1.clock0
clocken0 => altsyncram_pkn1:altsyncram1.clocken1
clocken1 => altsyncram_pkn1:altsyncram1.clocken0
data_a[0] => altsyncram_pkn1:altsyncram1.data_b[0]
data_a[1] => altsyncram_pkn1:altsyncram1.data_b[1]
data_a[2] => altsyncram_pkn1:altsyncram1.data_b[2]
data_a[3] => altsyncram_pkn1:altsyncram1.data_b[3]
data_a[4] => altsyncram_pkn1:altsyncram1.data_b[4]
data_a[5] => altsyncram_pkn1:altsyncram1.data_b[5]
data_a[6] => altsyncram_pkn1:altsyncram1.data_b[6]
data_a[7] => altsyncram_pkn1:altsyncram1.data_b[7]
q_b[0] <= altsyncram_pkn1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_pkn1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_pkn1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_pkn1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_pkn1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_pkn1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_pkn1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_pkn1:altsyncram1.q_a[7]
wren_a => altsyncram_pkn1:altsyncram1.wren_b


|top_synthesis|ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem|altsyncram:ix9899z51760|altsyncram_glj2:auto_generated|altsyncram_pkn1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|inc_9_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_modgen_inc_371
cin => ~NO_FANOUT~
a[0] => ix45949z52932.DATAA
a[1] => ix45949z52931.DATAA
a[2] => ix45949z52930.DATAA
a[3] => ix45949z52929.DATAA
a[4] => ix45949z52928.DATAA
a[5] => ix45949z52927.DATAA
a[6] => ix45949z52926.DATAA
a[7] => ix45949z52925.DATAA
a[8] => ix45949z52923.DATAA
d[0] <= ix45949z52932.COMBOUT
d[1] <= ix45949z52931.COMBOUT
d[2] <= ix45949z52930.COMBOUT
d[3] <= ix45949z52929.COMBOUT
d[4] <= ix45949z52928.COMBOUT
d[5] <= ix45949z52927.COMBOUT
d[6] <= ix45949z52926.COMBOUT
d[7] <= ix45949z52925.COMBOUT
d[8] <= ix45949z52923.COMBOUT
cout <= <GND>


|top_synthesis|ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem
wr_data1[0] => altsyncram:ix46338z44324.data_a
wr_data1[1] => altsyncram:ix46338z44324.data_a
wr_data1[2] => altsyncram:ix46338z44324.data_a
wr_data1[3] => altsyncram:ix46338z44324.data_a
wr_data1[4] => altsyncram:ix46338z44324.data_a
wr_data1[5] => altsyncram:ix46338z44324.data_a
wr_data1[6] => altsyncram:ix46338z44324.data_a
wr_data1[7] => altsyncram:ix46338z44324.data_a
wr_data1[8] => altsyncram:ix46338z44324.data_a
wr_data1[9] => altsyncram:ix46338z44324.data_a
wr_data1[10] => altsyncram:ix46338z44324.data_a
wr_data1[11] => altsyncram:ix46338z44324.data_a
wr_data1[12] => altsyncram:ix46338z44324.data_a
wr_data1[13] => altsyncram:ix46338z44324.data_a
wr_data1[14] => altsyncram:ix46338z44324.data_a
wr_data1[15] => altsyncram:ix46338z44324.data_a
wr_data1[16] => altsyncram:ix46338z44324.data_a
wr_data1[17] => altsyncram:ix46338z44324.data_a
wr_data1[18] => altsyncram:ix46338z44324.data_a
wr_data1[19] => altsyncram:ix46338z44324.data_a
wr_data1[20] => altsyncram:ix46338z44324.data_a
wr_data1[21] => altsyncram:ix46338z44324.data_a
wr_data1[22] => altsyncram:ix46338z44324.data_a
wr_data1[23] => ~NO_FANOUT~
rd_data1[0] <= <GND>
rd_data1[1] <= <GND>
rd_data1[2] <= <GND>
rd_data1[3] <= <GND>
rd_data1[4] <= <GND>
rd_data1[5] <= <GND>
rd_data1[6] <= <GND>
rd_data1[7] <= <GND>
rd_data1[8] <= <GND>
rd_data1[9] <= <GND>
rd_data1[10] <= <GND>
rd_data1[11] <= <GND>
rd_data1[12] <= <GND>
rd_data1[13] <= <GND>
rd_data1[14] <= <GND>
rd_data1[15] <= <GND>
rd_data1[16] <= <GND>
rd_data1[17] <= <GND>
rd_data1[18] <= <GND>
rd_data1[19] <= <GND>
rd_data1[20] <= <GND>
rd_data1[21] <= <GND>
rd_data1[22] <= <GND>
rd_data1[23] <= <GND>
addr1[0] => altsyncram:ix46338z44324.address_a
addr1[1] => altsyncram:ix46338z44324.address_a
addr1[2] => altsyncram:ix46338z44324.address_a
addr1[3] => altsyncram:ix46338z44324.address_a
addr1[4] => altsyncram:ix46338z44324.address_a
addr1[5] => altsyncram:ix46338z44324.address_a
addr1[6] => altsyncram:ix46338z44324.address_a
addr1[7] => altsyncram:ix46338z44324.address_a
addr1[8] => altsyncram:ix46338z44324.address_a
wr_clk1 => altsyncram:ix46338z44324.clock1
wr_clk1 => altsyncram:ix46338z44324.clock0
rd_clk1 => ~NO_FANOUT~
wr_ena1 => altsyncram:ix46338z44324.clocken0
rd_ena1 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
rst1 => ~NO_FANOUT~
regce1 => ~NO_FANOUT~
regrst1 => ~NO_FANOUT~
wr_data2[0] => ~NO_FANOUT~
wr_data2[1] => ~NO_FANOUT~
wr_data2[2] => ~NO_FANOUT~
wr_data2[3] => ~NO_FANOUT~
wr_data2[4] => ~NO_FANOUT~
wr_data2[5] => ~NO_FANOUT~
wr_data2[6] => ~NO_FANOUT~
wr_data2[7] => ~NO_FANOUT~
wr_data2[8] => ~NO_FANOUT~
wr_data2[9] => ~NO_FANOUT~
wr_data2[10] => ~NO_FANOUT~
wr_data2[11] => ~NO_FANOUT~
wr_data2[12] => ~NO_FANOUT~
wr_data2[13] => ~NO_FANOUT~
wr_data2[14] => ~NO_FANOUT~
wr_data2[15] => ~NO_FANOUT~
wr_data2[16] => ~NO_FANOUT~
wr_data2[17] => ~NO_FANOUT~
wr_data2[18] => ~NO_FANOUT~
wr_data2[19] => ~NO_FANOUT~
wr_data2[20] => ~NO_FANOUT~
wr_data2[21] => ~NO_FANOUT~
wr_data2[22] => ~NO_FANOUT~
wr_data2[23] => ~NO_FANOUT~
rd_data2[0] <= altsyncram:ix46338z44324.q_b
rd_data2[1] <= altsyncram:ix46338z44324.q_b
rd_data2[2] <= altsyncram:ix46338z44324.q_b
rd_data2[3] <= altsyncram:ix46338z44324.q_b
rd_data2[4] <= altsyncram:ix46338z44324.q_b
rd_data2[5] <= altsyncram:ix46338z44324.q_b
rd_data2[6] <= altsyncram:ix46338z44324.q_b
rd_data2[7] <= altsyncram:ix46338z44324.q_b
rd_data2[8] <= altsyncram:ix46338z44324.q_b
rd_data2[9] <= altsyncram:ix46338z44324.q_b
rd_data2[10] <= altsyncram:ix46338z44324.q_b
rd_data2[11] <= altsyncram:ix46338z44324.q_b
rd_data2[12] <= altsyncram:ix46338z44324.q_b
rd_data2[13] <= altsyncram:ix46338z44324.q_b
rd_data2[14] <= altsyncram:ix46338z44324.q_b
rd_data2[15] <= altsyncram:ix46338z44324.q_b
rd_data2[16] <= altsyncram:ix46338z44324.q_b
rd_data2[17] <= altsyncram:ix46338z44324.q_b
rd_data2[18] <= altsyncram:ix46338z44324.q_b
rd_data2[19] <= altsyncram:ix46338z44324.q_b
rd_data2[20] <= altsyncram:ix46338z44324.q_b
rd_data2[21] <= altsyncram:ix46338z44324.q_b
rd_data2[22] <= altsyncram:ix46338z44324.q_b
rd_data2[23] <= <GND>
addr2[0] => altsyncram:ix46338z44324.address_b
addr2[1] => altsyncram:ix46338z44324.address_b
addr2[2] => altsyncram:ix46338z44324.address_b
addr2[3] => altsyncram:ix46338z44324.address_b
addr2[4] => altsyncram:ix46338z44324.address_b
addr2[5] => altsyncram:ix46338z44324.address_b
addr2[6] => altsyncram:ix46338z44324.address_b
addr2[7] => altsyncram:ix46338z44324.address_b
addr2[8] => altsyncram:ix46338z44324.address_b
wr_clk2 => ~NO_FANOUT~
rd_clk2 => ~NO_FANOUT~
wr_ena2 => ~NO_FANOUT~
rd_ena2 => altsyncram:ix46338z44324.clocken1
ena2 => ~NO_FANOUT~
rst2 => ~NO_FANOUT~
regce2 => ~NO_FANOUT~
regrst2 => ~NO_FANOUT~


|top_synthesis|ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324
wren_a => altsyncram_elj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_elj2:auto_generated.data_a[0]
data_a[1] => altsyncram_elj2:auto_generated.data_a[1]
data_a[2] => altsyncram_elj2:auto_generated.data_a[2]
data_a[3] => altsyncram_elj2:auto_generated.data_a[3]
data_a[4] => altsyncram_elj2:auto_generated.data_a[4]
data_a[5] => altsyncram_elj2:auto_generated.data_a[5]
data_a[6] => altsyncram_elj2:auto_generated.data_a[6]
data_a[7] => altsyncram_elj2:auto_generated.data_a[7]
data_a[8] => altsyncram_elj2:auto_generated.data_a[8]
data_a[9] => altsyncram_elj2:auto_generated.data_a[9]
data_a[10] => altsyncram_elj2:auto_generated.data_a[10]
data_a[11] => altsyncram_elj2:auto_generated.data_a[11]
data_a[12] => altsyncram_elj2:auto_generated.data_a[12]
data_a[13] => altsyncram_elj2:auto_generated.data_a[13]
data_a[14] => altsyncram_elj2:auto_generated.data_a[14]
data_a[15] => altsyncram_elj2:auto_generated.data_a[15]
data_a[16] => altsyncram_elj2:auto_generated.data_a[16]
data_a[17] => altsyncram_elj2:auto_generated.data_a[17]
data_a[18] => altsyncram_elj2:auto_generated.data_a[18]
data_a[19] => altsyncram_elj2:auto_generated.data_a[19]
data_a[20] => altsyncram_elj2:auto_generated.data_a[20]
data_a[21] => altsyncram_elj2:auto_generated.data_a[21]
data_a[22] => altsyncram_elj2:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
address_a[0] => altsyncram_elj2:auto_generated.address_a[0]
address_a[1] => altsyncram_elj2:auto_generated.address_a[1]
address_a[2] => altsyncram_elj2:auto_generated.address_a[2]
address_a[3] => altsyncram_elj2:auto_generated.address_a[3]
address_a[4] => altsyncram_elj2:auto_generated.address_a[4]
address_a[5] => altsyncram_elj2:auto_generated.address_a[5]
address_a[6] => altsyncram_elj2:auto_generated.address_a[6]
address_a[7] => altsyncram_elj2:auto_generated.address_a[7]
address_a[8] => altsyncram_elj2:auto_generated.address_a[8]
address_b[0] => altsyncram_elj2:auto_generated.address_b[0]
address_b[1] => altsyncram_elj2:auto_generated.address_b[1]
address_b[2] => altsyncram_elj2:auto_generated.address_b[2]
address_b[3] => altsyncram_elj2:auto_generated.address_b[3]
address_b[4] => altsyncram_elj2:auto_generated.address_b[4]
address_b[5] => altsyncram_elj2:auto_generated.address_b[5]
address_b[6] => altsyncram_elj2:auto_generated.address_b[6]
address_b[7] => altsyncram_elj2:auto_generated.address_b[7]
address_b[8] => altsyncram_elj2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_elj2:auto_generated.clock0
clock1 => altsyncram_elj2:auto_generated.clock1
clocken0 => altsyncram_elj2:auto_generated.clocken0
clocken1 => altsyncram_elj2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_b[0] <= altsyncram_elj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_elj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_elj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_elj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_elj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_elj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_elj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_elj2:auto_generated.q_b[7]
q_b[8] <= altsyncram_elj2:auto_generated.q_b[8]
q_b[9] <= altsyncram_elj2:auto_generated.q_b[9]
q_b[10] <= altsyncram_elj2:auto_generated.q_b[10]
q_b[11] <= altsyncram_elj2:auto_generated.q_b[11]
q_b[12] <= altsyncram_elj2:auto_generated.q_b[12]
q_b[13] <= altsyncram_elj2:auto_generated.q_b[13]
q_b[14] <= altsyncram_elj2:auto_generated.q_b[14]
q_b[15] <= altsyncram_elj2:auto_generated.q_b[15]
q_b[16] <= altsyncram_elj2:auto_generated.q_b[16]
q_b[17] <= altsyncram_elj2:auto_generated.q_b[17]
q_b[18] <= altsyncram_elj2:auto_generated.q_b[18]
q_b[19] <= altsyncram_elj2:auto_generated.q_b[19]
q_b[20] <= altsyncram_elj2:auto_generated.q_b[20]
q_b[21] <= altsyncram_elj2:auto_generated.q_b[21]
q_b[22] <= altsyncram_elj2:auto_generated.q_b[22]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324|altsyncram_elj2:auto_generated
address_a[0] => altsyncram_nkn1:altsyncram1.address_b[0]
address_a[1] => altsyncram_nkn1:altsyncram1.address_b[1]
address_a[2] => altsyncram_nkn1:altsyncram1.address_b[2]
address_a[3] => altsyncram_nkn1:altsyncram1.address_b[3]
address_a[4] => altsyncram_nkn1:altsyncram1.address_b[4]
address_a[5] => altsyncram_nkn1:altsyncram1.address_b[5]
address_a[6] => altsyncram_nkn1:altsyncram1.address_b[6]
address_a[7] => altsyncram_nkn1:altsyncram1.address_b[7]
address_a[8] => altsyncram_nkn1:altsyncram1.address_b[8]
address_b[0] => altsyncram_nkn1:altsyncram1.address_a[0]
address_b[1] => altsyncram_nkn1:altsyncram1.address_a[1]
address_b[2] => altsyncram_nkn1:altsyncram1.address_a[2]
address_b[3] => altsyncram_nkn1:altsyncram1.address_a[3]
address_b[4] => altsyncram_nkn1:altsyncram1.address_a[4]
address_b[5] => altsyncram_nkn1:altsyncram1.address_a[5]
address_b[6] => altsyncram_nkn1:altsyncram1.address_a[6]
address_b[7] => altsyncram_nkn1:altsyncram1.address_a[7]
address_b[8] => altsyncram_nkn1:altsyncram1.address_a[8]
clock0 => altsyncram_nkn1:altsyncram1.clock1
clock1 => altsyncram_nkn1:altsyncram1.clock0
clocken0 => altsyncram_nkn1:altsyncram1.clocken1
clocken1 => altsyncram_nkn1:altsyncram1.clocken0
data_a[0] => altsyncram_nkn1:altsyncram1.data_b[0]
data_a[1] => altsyncram_nkn1:altsyncram1.data_b[1]
data_a[2] => altsyncram_nkn1:altsyncram1.data_b[2]
data_a[3] => altsyncram_nkn1:altsyncram1.data_b[3]
data_a[4] => altsyncram_nkn1:altsyncram1.data_b[4]
data_a[5] => altsyncram_nkn1:altsyncram1.data_b[5]
data_a[6] => altsyncram_nkn1:altsyncram1.data_b[6]
data_a[7] => altsyncram_nkn1:altsyncram1.data_b[7]
data_a[8] => altsyncram_nkn1:altsyncram1.data_b[8]
data_a[9] => altsyncram_nkn1:altsyncram1.data_b[9]
data_a[10] => altsyncram_nkn1:altsyncram1.data_b[10]
data_a[11] => altsyncram_nkn1:altsyncram1.data_b[11]
data_a[12] => altsyncram_nkn1:altsyncram1.data_b[12]
data_a[13] => altsyncram_nkn1:altsyncram1.data_b[13]
data_a[14] => altsyncram_nkn1:altsyncram1.data_b[14]
data_a[15] => altsyncram_nkn1:altsyncram1.data_b[15]
data_a[16] => altsyncram_nkn1:altsyncram1.data_b[16]
data_a[17] => altsyncram_nkn1:altsyncram1.data_b[17]
data_a[18] => altsyncram_nkn1:altsyncram1.data_b[18]
data_a[19] => altsyncram_nkn1:altsyncram1.data_b[19]
data_a[20] => altsyncram_nkn1:altsyncram1.data_b[20]
data_a[21] => altsyncram_nkn1:altsyncram1.data_b[21]
data_a[22] => altsyncram_nkn1:altsyncram1.data_b[22]
q_b[0] <= altsyncram_nkn1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_nkn1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_nkn1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_nkn1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_nkn1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_nkn1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_nkn1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_nkn1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_nkn1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_nkn1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_nkn1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_nkn1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_nkn1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_nkn1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_nkn1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_nkn1:altsyncram1.q_a[15]
q_b[16] <= altsyncram_nkn1:altsyncram1.q_a[16]
q_b[17] <= altsyncram_nkn1:altsyncram1.q_a[17]
q_b[18] <= altsyncram_nkn1:altsyncram1.q_a[18]
q_b[19] <= altsyncram_nkn1:altsyncram1.q_a[19]
q_b[20] <= altsyncram_nkn1:altsyncram1.q_a[20]
q_b[21] <= altsyncram_nkn1:altsyncram1.q_a[21]
q_b[22] <= altsyncram_nkn1:altsyncram1.q_a[22]
wren_a => altsyncram_nkn1:altsyncram1.wren_b


|top_synthesis|ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324|altsyncram_elj2:auto_generated|altsyncram_nkn1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken0 => ram_block2a16.ENA0
clocken0 => ram_block2a17.ENA0
clocken0 => ram_block2a18.ENA0
clocken0 => ram_block2a19.ENA0
clocken0 => ram_block2a20.ENA0
clocken0 => ram_block2a21.ENA0
clocken0 => ram_block2a22.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
data_b[16] => ram_block2a16.PORTBDATAIN
data_b[17] => ram_block2a17.PORTBDATAIN
data_b[18] => ram_block2a18.PORTBDATAIN
data_b[19] => ram_block2a19.PORTBDATAIN
data_b[20] => ram_block2a20.PORTBDATAIN
data_b[21] => ram_block2a21.PORTBDATAIN
data_b[22] => ram_block2a22.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_a[16] <= ram_block2a16.PORTADATAOUT
q_a[17] <= ram_block2a17.PORTADATAOUT
q_a[18] <= ram_block2a18.PORTADATAOUT
q_a[19] <= ram_block2a19.PORTADATAOUT
q_a[20] <= ram_block2a20.PORTADATAOUT
q_a[21] <= ram_block2a21.PORTADATAOUT
q_a[22] <= ram_block2a22.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a22.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE
wren_b => ram_block2a16.PORTBRE
wren_b => ram_block2a17.PORTBRE
wren_b => ram_block2a18.PORTBRE
wren_b => ram_block2a19.PORTBRE
wren_b => ram_block2a20.PORTBRE
wren_b => ram_block2a21.PORTBRE
wren_b => ram_block2a22.PORTBRE


|top_synthesis|inc_5_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_rtlc_1394_inc_392
cin => ~NO_FANOUT~
a[0] => ix41961z52928.DATAA
a[1] => ix41961z52927.DATAA
a[2] => ix41961z52926.DATAA
a[3] => ix41961z52925.DATAA
a[4] => ix41961z52923.DATAA
d[0] <= ix41961z52928.COMBOUT
d[1] <= ix41961z52927.COMBOUT
d[2] <= ix41961z52926.COMBOUT
d[3] <= ix41961z52925.COMBOUT
d[4] <= ix41961z52923.COMBOUT
cout <= ix23445z52923.COMBOUT


|top_synthesis|modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count
clock => reg_q_9_.CLK
clock => reg_q_8_.CLK
clock => reg_q_7_.CLK
clock => reg_q_6_.CLK
clock => reg_q_5_.CLK
clock => reg_q_4_.CLK
clock => reg_q_3_.CLK
clock => reg_q_25_.CLK
clock => reg_q_24_.CLK
clock => reg_q_23_.CLK
clock => reg_q_22_.CLK
clock => reg_q_21_.CLK
clock => reg_q_20_.CLK
clock => reg_q_2_.CLK
clock => reg_q_19_.CLK
clock => reg_q_18_.CLK
clock => reg_q_17_.CLK
clock => reg_q_16_.CLK
clock => reg_q_15_.CLK
clock => reg_q_14_.CLK
clock => reg_q_13_.CLK
clock => reg_q_12_.CLK
clock => reg_q_11_.CLK
clock => reg_q_10_.CLK
clock => reg_q_1_.CLK
clock => reg_q_0_.CLK
q[0] <= reg_q_0_.REGOUT
q[1] <= reg_q_1_.REGOUT
q[2] <= reg_q_2_.REGOUT
q[3] <= reg_q_3_.REGOUT
q[4] <= reg_q_4_.REGOUT
q[5] <= reg_q_5_.REGOUT
q[6] <= reg_q_6_.REGOUT
q[7] <= reg_q_7_.REGOUT
q[8] <= reg_q_8_.REGOUT
q[9] <= reg_q_9_.REGOUT
q[10] <= reg_q_10_.REGOUT
q[11] <= reg_q_11_.REGOUT
q[12] <= reg_q_12_.REGOUT
q[13] <= reg_q_13_.REGOUT
q[14] <= reg_q_14_.REGOUT
q[15] <= reg_q_15_.REGOUT
q[16] <= reg_q_16_.REGOUT
q[17] <= reg_q_17_.REGOUT
q[18] <= reg_q_18_.REGOUT
q[19] <= reg_q_19_.REGOUT
q[20] <= reg_q_20_.REGOUT
q[21] <= reg_q_21_.REGOUT
q[22] <= reg_q_22_.REGOUT
q[23] <= reg_q_23_.REGOUT
q[24] <= reg_q_24_.REGOUT
q[25] <= reg_q_25_.REGOUT
clk_en => ~NO_FANOUT~
aclear => reg_q_9_.ACLR
aclear => reg_q_8_.ACLR
aclear => reg_q_7_.ACLR
aclear => reg_q_6_.ACLR
aclear => reg_q_5_.ACLR
aclear => reg_q_4_.ACLR
aclear => reg_q_3_.ACLR
aclear => reg_q_25_.ACLR
aclear => reg_q_24_.ACLR
aclear => reg_q_23_.ACLR
aclear => reg_q_22_.ACLR
aclear => reg_q_21_.ACLR
aclear => reg_q_20_.ACLR
aclear => reg_q_2_.ACLR
aclear => reg_q_19_.ACLR
aclear => reg_q_18_.ACLR
aclear => reg_q_17_.ACLR
aclear => reg_q_16_.ACLR
aclear => reg_q_15_.ACLR
aclear => reg_q_14_.ACLR
aclear => reg_q_13_.ACLR
aclear => reg_q_12_.ACLR
aclear => reg_q_11_.ACLR
aclear => reg_q_10_.ACLR
aclear => reg_q_1_.ACLR
aclear => reg_q_0_.ACLR
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclear => reg_q_9_.SCLR
sclear => reg_q_8_.SCLR
sclear => reg_q_7_.SCLR
sclear => reg_q_6_.SCLR
sclear => reg_q_5_.SCLR
sclear => reg_q_4_.SCLR
sclear => reg_q_3_.SCLR
sclear => reg_q_25_.SCLR
sclear => reg_q_24_.SCLR
sclear => reg_q_23_.SCLR
sclear => reg_q_22_.SCLR
sclear => reg_q_21_.SCLR
sclear => reg_q_20_.SCLR
sclear => reg_q_2_.SCLR
sclear => reg_q_19_.SCLR
sclear => reg_q_18_.SCLR
sclear => reg_q_17_.SCLR
sclear => reg_q_16_.SCLR
sclear => reg_q_15_.SCLR
sclear => reg_q_14_.SCLR
sclear => reg_q_13_.SCLR
sclear => reg_q_12_.SCLR
sclear => reg_q_11_.SCLR
sclear => reg_q_10_.SCLR
sclear => reg_q_1_.SCLR
sclear => reg_q_0_.SCLR
updn => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~


|top_synthesis|modgen_counter_26_1:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_left_debouncer_inst_modgen_counter_int_count
clock => reg_q_9_.CLK
clock => reg_q_8_.CLK
clock => reg_q_7_.CLK
clock => reg_q_6_.CLK
clock => reg_q_5_.CLK
clock => reg_q_4_.CLK
clock => reg_q_3_.CLK
clock => reg_q_25_.CLK
clock => reg_q_24_.CLK
clock => reg_q_23_.CLK
clock => reg_q_22_.CLK
clock => reg_q_21_.CLK
clock => reg_q_20_.CLK
clock => reg_q_2_.CLK
clock => reg_q_19_.CLK
clock => reg_q_18_.CLK
clock => reg_q_17_.CLK
clock => reg_q_16_.CLK
clock => reg_q_15_.CLK
clock => reg_q_14_.CLK
clock => reg_q_13_.CLK
clock => reg_q_12_.CLK
clock => reg_q_11_.CLK
clock => reg_q_10_.CLK
clock => reg_q_1_.CLK
clock => reg_q_0_.CLK
q[0] <= reg_q_0_.REGOUT
q[1] <= reg_q_1_.REGOUT
q[2] <= reg_q_2_.REGOUT
q[3] <= reg_q_3_.REGOUT
q[4] <= reg_q_4_.REGOUT
q[5] <= reg_q_5_.REGOUT
q[6] <= reg_q_6_.REGOUT
q[7] <= reg_q_7_.REGOUT
q[8] <= reg_q_8_.REGOUT
q[9] <= reg_q_9_.REGOUT
q[10] <= reg_q_10_.REGOUT
q[11] <= reg_q_11_.REGOUT
q[12] <= reg_q_12_.REGOUT
q[13] <= reg_q_13_.REGOUT
q[14] <= reg_q_14_.REGOUT
q[15] <= reg_q_15_.REGOUT
q[16] <= reg_q_16_.REGOUT
q[17] <= reg_q_17_.REGOUT
q[18] <= reg_q_18_.REGOUT
q[19] <= reg_q_19_.REGOUT
q[20] <= reg_q_20_.REGOUT
q[21] <= reg_q_21_.REGOUT
q[22] <= reg_q_22_.REGOUT
q[23] <= reg_q_23_.REGOUT
q[24] <= reg_q_24_.REGOUT
q[25] <= reg_q_25_.REGOUT
clk_en => ~NO_FANOUT~
aclear => reg_q_9_.ACLR
aclear => reg_q_8_.ACLR
aclear => reg_q_7_.ACLR
aclear => reg_q_6_.ACLR
aclear => reg_q_5_.ACLR
aclear => reg_q_4_.ACLR
aclear => reg_q_3_.ACLR
aclear => reg_q_25_.ACLR
aclear => reg_q_24_.ACLR
aclear => reg_q_23_.ACLR
aclear => reg_q_22_.ACLR
aclear => reg_q_21_.ACLR
aclear => reg_q_20_.ACLR
aclear => reg_q_2_.ACLR
aclear => reg_q_19_.ACLR
aclear => reg_q_18_.ACLR
aclear => reg_q_17_.ACLR
aclear => reg_q_16_.ACLR
aclear => reg_q_15_.ACLR
aclear => reg_q_14_.ACLR
aclear => reg_q_13_.ACLR
aclear => reg_q_12_.ACLR
aclear => reg_q_11_.ACLR
aclear => reg_q_10_.ACLR
aclear => reg_q_1_.ACLR
aclear => reg_q_0_.ACLR
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclear => reg_q_9_.SCLR
sclear => reg_q_8_.SCLR
sclear => reg_q_7_.SCLR
sclear => reg_q_6_.SCLR
sclear => reg_q_5_.SCLR
sclear => reg_q_4_.SCLR
sclear => reg_q_3_.SCLR
sclear => reg_q_25_.SCLR
sclear => reg_q_24_.SCLR
sclear => reg_q_23_.SCLR
sclear => reg_q_22_.SCLR
sclear => reg_q_21_.SCLR
sclear => reg_q_20_.SCLR
sclear => reg_q_2_.SCLR
sclear => reg_q_19_.SCLR
sclear => reg_q_18_.SCLR
sclear => reg_q_17_.SCLR
sclear => reg_q_16_.SCLR
sclear => reg_q_15_.SCLR
sclear => reg_q_14_.SCLR
sclear => reg_q_13_.SCLR
sclear => reg_q_12_.SCLR
sclear => reg_q_11_.SCLR
sclear => reg_q_10_.SCLR
sclear => reg_q_1_.SCLR
sclear => reg_q_0_.SCLR
updn => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~


|top_synthesis|modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count
clock => reg_q_9_.CLK
clock => reg_q_8_.CLK
clock => reg_q_7_.CLK
clock => reg_q_6_.CLK
clock => reg_q_5_.CLK
clock => reg_q_4_.CLK
clock => reg_q_3_.CLK
clock => reg_q_25_.CLK
clock => reg_q_24_.CLK
clock => reg_q_23_.CLK
clock => reg_q_22_.CLK
clock => reg_q_21_.CLK
clock => reg_q_20_.CLK
clock => reg_q_2_.CLK
clock => reg_q_19_.CLK
clock => reg_q_18_.CLK
clock => reg_q_17_.CLK
clock => reg_q_16_.CLK
clock => reg_q_15_.CLK
clock => reg_q_14_.CLK
clock => reg_q_13_.CLK
clock => reg_q_12_.CLK
clock => reg_q_11_.CLK
clock => reg_q_10_.CLK
clock => reg_q_1_.CLK
clock => reg_q_0_.CLK
q[0] <= reg_q_0_.REGOUT
q[1] <= reg_q_1_.REGOUT
q[2] <= reg_q_2_.REGOUT
q[3] <= reg_q_3_.REGOUT
q[4] <= reg_q_4_.REGOUT
q[5] <= reg_q_5_.REGOUT
q[6] <= reg_q_6_.REGOUT
q[7] <= reg_q_7_.REGOUT
q[8] <= reg_q_8_.REGOUT
q[9] <= reg_q_9_.REGOUT
q[10] <= reg_q_10_.REGOUT
q[11] <= reg_q_11_.REGOUT
q[12] <= reg_q_12_.REGOUT
q[13] <= reg_q_13_.REGOUT
q[14] <= reg_q_14_.REGOUT
q[15] <= reg_q_15_.REGOUT
q[16] <= reg_q_16_.REGOUT
q[17] <= reg_q_17_.REGOUT
q[18] <= reg_q_18_.REGOUT
q[19] <= reg_q_19_.REGOUT
q[20] <= reg_q_20_.REGOUT
q[21] <= reg_q_21_.REGOUT
q[22] <= reg_q_22_.REGOUT
q[23] <= reg_q_23_.REGOUT
q[24] <= reg_q_24_.REGOUT
q[25] <= reg_q_25_.REGOUT
clk_en => ~NO_FANOUT~
aclear => reg_q_9_.ACLR
aclear => reg_q_8_.ACLR
aclear => reg_q_7_.ACLR
aclear => reg_q_6_.ACLR
aclear => reg_q_5_.ACLR
aclear => reg_q_4_.ACLR
aclear => reg_q_3_.ACLR
aclear => reg_q_25_.ACLR
aclear => reg_q_24_.ACLR
aclear => reg_q_23_.ACLR
aclear => reg_q_22_.ACLR
aclear => reg_q_21_.ACLR
aclear => reg_q_20_.ACLR
aclear => reg_q_2_.ACLR
aclear => reg_q_19_.ACLR
aclear => reg_q_18_.ACLR
aclear => reg_q_17_.ACLR
aclear => reg_q_16_.ACLR
aclear => reg_q_15_.ACLR
aclear => reg_q_14_.ACLR
aclear => reg_q_13_.ACLR
aclear => reg_q_12_.ACLR
aclear => reg_q_11_.ACLR
aclear => reg_q_10_.ACLR
aclear => reg_q_1_.ACLR
aclear => reg_q_0_.ACLR
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclear => reg_q_9_.SCLR
sclear => reg_q_8_.SCLR
sclear => reg_q_7_.SCLR
sclear => reg_q_6_.SCLR
sclear => reg_q_5_.SCLR
sclear => reg_q_4_.SCLR
sclear => reg_q_3_.SCLR
sclear => reg_q_25_.SCLR
sclear => reg_q_24_.SCLR
sclear => reg_q_23_.SCLR
sclear => reg_q_22_.SCLR
sclear => reg_q_21_.SCLR
sclear => reg_q_20_.SCLR
sclear => reg_q_2_.SCLR
sclear => reg_q_19_.SCLR
sclear => reg_q_18_.SCLR
sclear => reg_q_17_.SCLR
sclear => reg_q_16_.SCLR
sclear => reg_q_15_.SCLR
sclear => reg_q_14_.SCLR
sclear => reg_q_13_.SCLR
sclear => reg_q_12_.SCLR
sclear => reg_q_11_.SCLR
sclear => reg_q_10_.SCLR
sclear => reg_q_1_.SCLR
sclear => reg_q_0_.SCLR
updn => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~


|top_synthesis|modgen_counter_26_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_down_debouncer_inst_modgen_counter_int_count
clock => reg_q_9_.CLK
clock => reg_q_8_.CLK
clock => reg_q_7_.CLK
clock => reg_q_6_.CLK
clock => reg_q_5_.CLK
clock => reg_q_4_.CLK
clock => reg_q_3_.CLK
clock => reg_q_25_.CLK
clock => reg_q_24_.CLK
clock => reg_q_23_.CLK
clock => reg_q_22_.CLK
clock => reg_q_21_.CLK
clock => reg_q_20_.CLK
clock => reg_q_2_.CLK
clock => reg_q_19_.CLK
clock => reg_q_18_.CLK
clock => reg_q_17_.CLK
clock => reg_q_16_.CLK
clock => reg_q_15_.CLK
clock => reg_q_14_.CLK
clock => reg_q_13_.CLK
clock => reg_q_12_.CLK
clock => reg_q_11_.CLK
clock => reg_q_10_.CLK
clock => reg_q_1_.CLK
clock => reg_q_0_.CLK
q[0] <= reg_q_0_.REGOUT
q[1] <= reg_q_1_.REGOUT
q[2] <= reg_q_2_.REGOUT
q[3] <= reg_q_3_.REGOUT
q[4] <= reg_q_4_.REGOUT
q[5] <= reg_q_5_.REGOUT
q[6] <= reg_q_6_.REGOUT
q[7] <= reg_q_7_.REGOUT
q[8] <= reg_q_8_.REGOUT
q[9] <= reg_q_9_.REGOUT
q[10] <= reg_q_10_.REGOUT
q[11] <= reg_q_11_.REGOUT
q[12] <= reg_q_12_.REGOUT
q[13] <= reg_q_13_.REGOUT
q[14] <= reg_q_14_.REGOUT
q[15] <= reg_q_15_.REGOUT
q[16] <= reg_q_16_.REGOUT
q[17] <= reg_q_17_.REGOUT
q[18] <= reg_q_18_.REGOUT
q[19] <= reg_q_19_.REGOUT
q[20] <= reg_q_20_.REGOUT
q[21] <= reg_q_21_.REGOUT
q[22] <= reg_q_22_.REGOUT
q[23] <= reg_q_23_.REGOUT
q[24] <= reg_q_24_.REGOUT
q[25] <= reg_q_25_.REGOUT
clk_en => ~NO_FANOUT~
aclear => reg_q_9_.ACLR
aclear => reg_q_8_.ACLR
aclear => reg_q_7_.ACLR
aclear => reg_q_6_.ACLR
aclear => reg_q_5_.ACLR
aclear => reg_q_4_.ACLR
aclear => reg_q_3_.ACLR
aclear => reg_q_25_.ACLR
aclear => reg_q_24_.ACLR
aclear => reg_q_23_.ACLR
aclear => reg_q_22_.ACLR
aclear => reg_q_21_.ACLR
aclear => reg_q_20_.ACLR
aclear => reg_q_2_.ACLR
aclear => reg_q_19_.ACLR
aclear => reg_q_18_.ACLR
aclear => reg_q_17_.ACLR
aclear => reg_q_16_.ACLR
aclear => reg_q_15_.ACLR
aclear => reg_q_14_.ACLR
aclear => reg_q_13_.ACLR
aclear => reg_q_12_.ACLR
aclear => reg_q_11_.ACLR
aclear => reg_q_10_.ACLR
aclear => reg_q_1_.ACLR
aclear => reg_q_0_.ACLR
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclear => reg_q_9_.SCLR
sclear => reg_q_8_.SCLR
sclear => reg_q_7_.SCLR
sclear => reg_q_6_.SCLR
sclear => reg_q_5_.SCLR
sclear => reg_q_4_.SCLR
sclear => reg_q_3_.SCLR
sclear => reg_q_25_.SCLR
sclear => reg_q_24_.SCLR
sclear => reg_q_23_.SCLR
sclear => reg_q_22_.SCLR
sclear => reg_q_21_.SCLR
sclear => reg_q_20_.SCLR
sclear => reg_q_2_.SCLR
sclear => reg_q_19_.SCLR
sclear => reg_q_18_.SCLR
sclear => reg_q_17_.SCLR
sclear => reg_q_16_.SCLR
sclear => reg_q_15_.SCLR
sclear => reg_q_14_.SCLR
sclear => reg_q_13_.SCLR
sclear => reg_q_12_.SCLR
sclear => reg_q_11_.SCLR
sclear => reg_q_10_.SCLR
sclear => reg_q_1_.SCLR
sclear => reg_q_0_.SCLR
updn => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~


|top_synthesis|inc_32_0:mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_rtlc6_959_inc_273
cin => ~NO_FANOUT~
a[0] => ix20197z52955.DATAA
a[1] => ix20197z52954.DATAA
a[2] => ix20197z52953.DATAA
a[3] => ix20197z52952.DATAA
a[4] => ix20197z52951.DATAA
a[5] => ix20197z52950.DATAA
a[6] => ix20197z52949.DATAA
a[7] => ix20197z52948.DATAA
a[8] => ix20197z52947.DATAA
a[9] => ix20197z52946.DATAA
a[10] => ix20197z52945.DATAA
a[11] => ix20197z52944.DATAA
a[12] => ix20197z52943.DATAA
a[13] => ix20197z52942.DATAA
a[14] => ix20197z52941.DATAA
a[15] => ix20197z52940.DATAA
a[16] => ix20197z52939.DATAA
a[17] => ix20197z52938.DATAA
a[18] => ix20197z52937.DATAA
a[19] => ix20197z52936.DATAA
a[20] => ix20197z52935.DATAA
a[21] => ix20197z52934.DATAA
a[22] => ix20197z52933.DATAA
a[23] => ix20197z52932.DATAA
a[24] => ix20197z52931.DATAA
a[25] => ix20197z52930.DATAA
a[26] => ix20197z52929.DATAA
a[27] => ix20197z52928.DATAA
a[28] => ix20197z52927.DATAA
a[29] => ix20197z52926.DATAA
a[30] => ix20197z52925.DATAA
a[31] => ix20197z52923.DATAA
d[0] <= ix20197z52955.COMBOUT
d[1] <= ix20197z52954.COMBOUT
d[2] <= ix20197z52953.COMBOUT
d[3] <= ix20197z52952.COMBOUT
d[4] <= ix20197z52951.COMBOUT
d[5] <= ix20197z52950.COMBOUT
d[6] <= ix20197z52949.COMBOUT
d[7] <= ix20197z52948.COMBOUT
d[8] <= ix20197z52947.COMBOUT
d[9] <= ix20197z52946.COMBOUT
d[10] <= ix20197z52945.COMBOUT
d[11] <= ix20197z52944.COMBOUT
d[12] <= ix20197z52943.COMBOUT
d[13] <= ix20197z52942.COMBOUT
d[14] <= ix20197z52941.COMBOUT
d[15] <= ix20197z52940.COMBOUT
d[16] <= ix20197z52939.COMBOUT
d[17] <= ix20197z52938.COMBOUT
d[18] <= ix20197z52937.COMBOUT
d[19] <= ix20197z52936.COMBOUT
d[20] <= ix20197z52935.COMBOUT
d[21] <= ix20197z52934.COMBOUT
d[22] <= ix20197z52933.COMBOUT
d[23] <= ix20197z52932.COMBOUT
d[24] <= ix20197z52931.COMBOUT
d[25] <= ix20197z52930.COMBOUT
d[26] <= ix20197z52929.COMBOUT
d[27] <= ix20197z52928.COMBOUT
d[28] <= ix20197z52927.COMBOUT
d[29] <= ix20197z52926.COMBOUT
d[30] <= ix20197z52925.COMBOUT
d[31] <= ix20197z52923.COMBOUT
cout <= <GND>


|top_synthesis|inc_10_9:mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_adr_internal_inc10_6i2
cin => ~NO_FANOUT~
a[0] => ix46946z52933.DATAA
a[1] => ix46946z52932.DATAA
a[2] => ix46946z52931.DATAA
a[3] => ix46946z52930.DATAA
a[4] => ix46946z52929.DATAA
a[5] => ix46946z52928.DATAA
a[6] => ix46946z52927.DATAA
a[7] => ix46946z52926.DATAA
a[8] => ix46946z52925.DATAA
a[9] => ix46946z52923.DATAA
d[0] <= ix46946z52933.COMBOUT
d[1] <= ix46946z52932.COMBOUT
d[2] <= ix46946z52931.COMBOUT
d[3] <= ix46946z52930.COMBOUT
d[4] <= ix46946z52929.COMBOUT
d[5] <= ix46946z52928.COMBOUT
d[6] <= ix46946z52927.COMBOUT
d[7] <= ix46946z52926.COMBOUT
d[8] <= ix46946z52925.COMBOUT
d[9] <= ix46946z52923.COMBOUT
cout <= <GND>


