
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.29

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[5][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[5][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[5][0]$_DFFE_PP_/CK (DFF_X1)
     1    0.94    0.01    0.08    0.08 ^ mem[5][0]$_DFFE_PP_/Q (DFF_X1)
                                         mem[5][0] (net)
                  0.01    0.00    0.08 ^ _727_/B (MUX2_X1)
     1    1.14    0.01    0.03    0.12 ^ _727_/Z (MUX2_X1)
                                         _228_ (net)
                  0.01    0.00    0.12 ^ mem[5][0]$_DFFE_PP_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[5][0]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5   10.60    0.03    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.10 ^ _977_/A (HA_X1)
     1    1.70    0.01    0.04    0.14 ^ _977_/CO (HA_X1)
                                         _556_ (net)
                  0.01    0.00    0.14 ^ _562_/A (INV_X1)
     2    5.65    0.01    0.01    0.15 v _562_/ZN (INV_X1)
                                         _537_ (net)
                  0.01    0.00    0.15 v _968_/CI (FA_X1)
     2    0.88    0.01    0.08    0.24 v _968_/S (FA_X1)
                                         data_count[1] (net)
                  0.01    0.00    0.24 v _574_/A (BUF_X1)
     5    8.50    0.01    0.04    0.28 v _574_/Z (BUF_X1)
                                         _286_ (net)
                  0.01    0.00    0.28 v _575_/A (INV_X1)
     2    3.28    0.01    0.02    0.29 ^ _575_/ZN (INV_X1)
                                         _287_ (net)
                  0.01    0.00    0.29 ^ _578_/A3 (NAND4_X1)
     1    0.90    0.01    0.03    0.32 v _578_/ZN (NAND4_X1)
                                         _290_ (net)
                  0.01    0.00    0.32 v _579_/B (MUX2_X1)
     1    3.00    0.01    0.06    0.38 v _579_/Z (MUX2_X1)
                                         _291_ (net)
                  0.01    0.00    0.38 v _580_/A (BUF_X4)
     6   24.50    0.01    0.03    0.42 v _580_/Z (BUF_X4)
                                         _292_ (net)
                  0.01    0.00    0.42 v _581_/A (BUF_X16)
    10   45.19    0.01    0.03    0.45 v _581_/Z (BUF_X16)
                                         _293_ (net)
                  0.01    0.00    0.45 v _583_/A2 (NOR2_X2)
    10   15.42    0.04    0.06    0.50 ^ _583_/ZN (NOR2_X2)
                                         empty (net)
                  0.04    0.00    0.50 ^ _855_/A1 (NOR2_X1)
     1    0.00    0.01    0.00    0.51 v _855_/ZN (NOR2_X1)
                                         rd_data[0] (net)
                  0.01    0.00    0.51 v rd_data[0] (out)
                                  0.51   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5   10.60    0.03    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.10 ^ _977_/A (HA_X1)
     1    1.70    0.01    0.04    0.14 ^ _977_/CO (HA_X1)
                                         _556_ (net)
                  0.01    0.00    0.14 ^ _562_/A (INV_X1)
     2    5.65    0.01    0.01    0.15 v _562_/ZN (INV_X1)
                                         _537_ (net)
                  0.01    0.00    0.15 v _968_/CI (FA_X1)
     2    0.88    0.01    0.08    0.24 v _968_/S (FA_X1)
                                         data_count[1] (net)
                  0.01    0.00    0.24 v _574_/A (BUF_X1)
     5    8.50    0.01    0.04    0.28 v _574_/Z (BUF_X1)
                                         _286_ (net)
                  0.01    0.00    0.28 v _575_/A (INV_X1)
     2    3.28    0.01    0.02    0.29 ^ _575_/ZN (INV_X1)
                                         _287_ (net)
                  0.01    0.00    0.29 ^ _578_/A3 (NAND4_X1)
     1    0.90    0.01    0.03    0.32 v _578_/ZN (NAND4_X1)
                                         _290_ (net)
                  0.01    0.00    0.32 v _579_/B (MUX2_X1)
     1    3.00    0.01    0.06    0.38 v _579_/Z (MUX2_X1)
                                         _291_ (net)
                  0.01    0.00    0.38 v _580_/A (BUF_X4)
     6   24.50    0.01    0.03    0.42 v _580_/Z (BUF_X4)
                                         _292_ (net)
                  0.01    0.00    0.42 v _581_/A (BUF_X16)
    10   45.19    0.01    0.03    0.45 v _581_/Z (BUF_X16)
                                         _293_ (net)
                  0.01    0.00    0.45 v _583_/A2 (NOR2_X2)
    10   15.42    0.04    0.06    0.50 ^ _583_/ZN (NOR2_X2)
                                         empty (net)
                  0.04    0.00    0.50 ^ _855_/A1 (NOR2_X1)
     1    0.00    0.01    0.00    0.51 v _855_/ZN (NOR2_X1)
                                         rd_data[0] (net)
                  0.01    0.00    0.51 v rd_data[0] (out)
                                  0.51   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-03   9.05e-05   1.10e-05   1.47e-03  46.1%
Combinational          1.02e-03   6.89e-04   1.48e-05   1.72e-03  53.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.39e-03   7.79e-04   2.57e-05   3.19e-03 100.0%
                          74.8%      24.4%       0.8%
